
Don_nhiem_ngat_timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a07c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000604  0800a190  0800a190  0000b190  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a794  0800a794  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800a794  0800a794  0000b794  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a79c  0800a79c  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a79c  0800a79c  0000b79c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800a7a0  0800a7a0  0000b7a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800a7a4  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a8  200001d4  0800a978  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000057c  0800a978  0000c57c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010e9f  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002703  00000000  00000000  0001d09c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  0001f7a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d29  00000000  00000000  00020858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019189  00000000  00000000  00021581  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000137b7  00000000  00000000  0003a70a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ed55  00000000  00000000  0004dec1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dcc16  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ef0  00000000  00000000  000dcc5c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000056  00000000  00000000  000e2b4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a174 	.word	0x0800a174

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800a174 	.word	0x0800a174

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_d2lz>:
 8000b68:	b538      	push	{r3, r4, r5, lr}
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	4604      	mov	r4, r0
 8000b70:	460d      	mov	r5, r1
 8000b72:	f7ff ff23 	bl	80009bc <__aeabi_dcmplt>
 8000b76:	b928      	cbnz	r0, 8000b84 <__aeabi_d2lz+0x1c>
 8000b78:	4620      	mov	r0, r4
 8000b7a:	4629      	mov	r1, r5
 8000b7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000b80:	f000 b80a 	b.w	8000b98 <__aeabi_d2ulz>
 8000b84:	4620      	mov	r0, r4
 8000b86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000b8a:	f000 f805 	bl	8000b98 <__aeabi_d2ulz>
 8000b8e:	4240      	negs	r0, r0
 8000b90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b94:	bd38      	pop	{r3, r4, r5, pc}
 8000b96:	bf00      	nop

08000b98 <__aeabi_d2ulz>:
 8000b98:	b5d0      	push	{r4, r6, r7, lr}
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <__aeabi_d2ulz+0x34>)
 8000b9e:	4606      	mov	r6, r0
 8000ba0:	460f      	mov	r7, r1
 8000ba2:	f7ff fc99 	bl	80004d8 <__aeabi_dmul>
 8000ba6:	f7ff ff6f 	bl	8000a88 <__aeabi_d2uiz>
 8000baa:	4604      	mov	r4, r0
 8000bac:	f7ff fc1a 	bl	80003e4 <__aeabi_ui2d>
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	4b07      	ldr	r3, [pc, #28]	@ (8000bd0 <__aeabi_d2ulz+0x38>)
 8000bb4:	f7ff fc90 	bl	80004d8 <__aeabi_dmul>
 8000bb8:	4602      	mov	r2, r0
 8000bba:	460b      	mov	r3, r1
 8000bbc:	4630      	mov	r0, r6
 8000bbe:	4639      	mov	r1, r7
 8000bc0:	f7ff fad2 	bl	8000168 <__aeabi_dsub>
 8000bc4:	f7ff ff60 	bl	8000a88 <__aeabi_d2uiz>
 8000bc8:	4621      	mov	r1, r4
 8000bca:	bdd0      	pop	{r4, r6, r7, pc}
 8000bcc:	3df00000 	.word	0x3df00000
 8000bd0:	41f00000 	.word	0x41f00000

08000bd4 <DHT11_SetPinOutput>:
/* ========= Bạn phải set timer để chạy 1MHz (1 tick = 1us)
   Ví dụ với STM32F103: TIM2 Prescaler = (SystemCoreClock/1000000)-1
   Period đủ lớn (>= 20000) để đếm vài ms.
*/

static void DHT11_SetPinOutput(DHT11_HandleTypeDef *dht) {
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b086      	sub	sp, #24
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bdc:	f107 0308 	add.w	r3, r7, #8
 8000be0:	2200      	movs	r2, #0
 8000be2:	601a      	str	r2, [r3, #0]
 8000be4:	605a      	str	r2, [r3, #4]
 8000be6:	609a      	str	r2, [r3, #8]
 8000be8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	889b      	ldrh	r3, [r3, #4]
 8000bee:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	f107 0208 	add.w	r2, r7, #8
 8000c00:	4611      	mov	r1, r2
 8000c02:	4618      	mov	r0, r3
 8000c04:	f001 fd88 	bl	8002718 <HAL_GPIO_Init>
}
 8000c08:	bf00      	nop
 8000c0a:	3718      	adds	r7, #24
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <DHT11_SetPinInput>:

static void DHT11_SetPinInput(DHT11_HandleTypeDef *dht) {
 8000c10:	b580      	push	{r7, lr}
 8000c12:	b086      	sub	sp, #24
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c18:	f107 0308 	add.w	r3, r7, #8
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	601a      	str	r2, [r3, #0]
 8000c20:	605a      	str	r2, [r3, #4]
 8000c22:	609a      	str	r2, [r3, #8]
 8000c24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Pin = dht->GPIO_Pin;
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	889b      	ldrh	r3, [r3, #4]
 8000c2a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL; // DHT11 thường dùng điện trở kéo lên ngoài 4.7k~10k
 8000c30:	2300      	movs	r3, #0
 8000c32:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(dht->GPIOx, &GPIO_InitStruct);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f107 0208 	add.w	r2, r7, #8
 8000c3c:	4611      	mov	r1, r2
 8000c3e:	4618      	mov	r0, r3
 8000c40:	f001 fd6a 	bl	8002718 <HAL_GPIO_Init>
}
 8000c44:	bf00      	nop
 8000c46:	3718      	adds	r7, #24
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}

08000c4c <DHT11_DelayUs>:

static inline void DHT11_DelayUs(DHT11_HandleTypeDef *dht, uint16_t us) {
 8000c4c:	b480      	push	{r7}
 8000c4e:	b083      	sub	sp, #12
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
 8000c54:	460b      	mov	r3, r1
 8000c56:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	689b      	ldr	r3, [r3, #8]
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	2200      	movs	r2, #0
 8000c60:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(dht->htim) < us) {;}
 8000c62:	bf00      	nop
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	689b      	ldr	r3, [r3, #8]
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000c6c:	887b      	ldrh	r3, [r7, #2]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d3f8      	bcc.n	8000c64 <DHT11_DelayUs+0x18>
}
 8000c72:	bf00      	nop
 8000c74:	bf00      	nop
 8000c76:	370c      	adds	r7, #12
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bc80      	pop	{r7}
 8000c7c:	4770      	bx	lr

08000c7e <DHT11_WaitForLevel>:

// đợi pin về mức level trong timeout_us, return 0 OK, -1 timeout
static int DHT11_WaitForLevel(DHT11_HandleTypeDef *dht, GPIO_PinState level, uint32_t timeout_us) {
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b084      	sub	sp, #16
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	60f8      	str	r0, [r7, #12]
 8000c86:	460b      	mov	r3, r1
 8000c88:	607a      	str	r2, [r7, #4]
 8000c8a:	72fb      	strb	r3, [r7, #11]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	689b      	ldr	r3, [r3, #8]
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	2200      	movs	r2, #0
 8000c94:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) != level) {
 8000c96:	e009      	b.n	8000cac <DHT11_WaitForLevel+0x2e>
        if (__HAL_TIM_GET_COUNTER(dht->htim) > timeout_us) return -1;
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	689b      	ldr	r3, [r3, #8]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ca0:	687a      	ldr	r2, [r7, #4]
 8000ca2:	429a      	cmp	r2, r3
 8000ca4:	d202      	bcs.n	8000cac <DHT11_WaitForLevel+0x2e>
 8000ca6:	f04f 33ff 	mov.w	r3, #4294967295
 8000caa:	e00d      	b.n	8000cc8 <DHT11_WaitForLevel+0x4a>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) != level) {
 8000cac:	68fb      	ldr	r3, [r7, #12]
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	68fb      	ldr	r3, [r7, #12]
 8000cb2:	889b      	ldrh	r3, [r3, #4]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	4610      	mov	r0, r2
 8000cb8:	f001 feb2 	bl	8002a20 <HAL_GPIO_ReadPin>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	7afb      	ldrb	r3, [r7, #11]
 8000cc2:	4293      	cmp	r3, r2
 8000cc4:	d1e8      	bne.n	8000c98 <DHT11_WaitForLevel+0x1a>
    }
    return 0;
 8000cc6:	2300      	movs	r3, #0
}
 8000cc8:	4618      	mov	r0, r3
 8000cca:	3710      	adds	r7, #16
 8000ccc:	46bd      	mov	sp, r7
 8000cce:	bd80      	pop	{r7, pc}

08000cd0 <DHT11_MeasureHighUs>:

// đo độ rộng xung mức HIGH (us) với timeout, trả về -1 nếu lỗi
static int DHT11_MeasureHighUs(DHT11_HandleTypeDef *dht, uint32_t timeout_us) {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b082      	sub	sp, #8
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
 8000cd8:	6039      	str	r1, [r7, #0]
    __HAL_TIM_SET_COUNTER(dht->htim, 0);
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	689b      	ldr	r3, [r3, #8]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	2200      	movs	r2, #0
 8000ce2:	625a      	str	r2, [r3, #36]	@ 0x24
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8000ce4:	e009      	b.n	8000cfa <DHT11_MeasureHighUs+0x2a>
        if (__HAL_TIM_GET_COUNTER(dht->htim) > timeout_us) return -1;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	689b      	ldr	r3, [r3, #8]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cee:	683a      	ldr	r2, [r7, #0]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d202      	bcs.n	8000cfa <DHT11_MeasureHighUs+0x2a>
 8000cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8000cf8:	e00e      	b.n	8000d18 <DHT11_MeasureHighUs+0x48>
    while (HAL_GPIO_ReadPin(dht->GPIOx, dht->GPIO_Pin) == GPIO_PIN_SET) {
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	889b      	ldrh	r3, [r3, #4]
 8000d02:	4619      	mov	r1, r3
 8000d04:	4610      	mov	r0, r2
 8000d06:	f001 fe8b 	bl	8002a20 <HAL_GPIO_ReadPin>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b01      	cmp	r3, #1
 8000d0e:	d0ea      	beq.n	8000ce6 <DHT11_MeasureHighUs+0x16>
    }
    return (int)__HAL_TIM_GET_COUNTER(dht->htim);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	681b      	ldr	r3, [r3, #0]
 8000d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8000d18:	4618      	mov	r0, r3
 8000d1a:	3708      	adds	r7, #8
 8000d1c:	46bd      	mov	sp, r7
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <DHT11_Init>:

void DHT11_Init(DHT11_HandleTypeDef *dht) {
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
    // pin mặc định để input (nhàn rỗi mức HIGH do kéo lên)
    DHT11_SetPinInput(dht);
 8000d28:	6878      	ldr	r0, [r7, #4]
 8000d2a:	f7ff ff71 	bl	8000c10 <DHT11_SetPinInput>
    // đảm bảo timer đang chạy
    HAL_TIM_Base_Start(dht->htim);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	689b      	ldr	r3, [r3, #8]
 8000d32:	4618      	mov	r0, r3
 8000d34:	f002 ffa0 	bl	8003c78 <HAL_TIM_Base_Start>
}
 8000d38:	bf00      	nop
 8000d3a:	3708      	adds	r7, #8
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}

08000d40 <DHT11_Read>:

int DHT11_Read(DHT11_HandleTypeDef *dht, DHT11_Data_t *out) {
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b088      	sub	sp, #32
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	6078      	str	r0, [r7, #4]
 8000d48:	6039      	str	r1, [r7, #0]
    uint8_t data[5] = {0};
 8000d4a:	f107 030c 	add.w	r3, r7, #12
 8000d4e:	2200      	movs	r2, #0
 8000d50:	601a      	str	r2, [r3, #0]
 8000d52:	711a      	strb	r2, [r3, #4]

    // 1) Start signal: kéo LOW >= 18ms
    DHT11_SetPinOutput(dht);
 8000d54:	6878      	ldr	r0, [r7, #4]
 8000d56:	f7ff ff3d 	bl	8000bd4 <DHT11_SetPinOutput>
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_RESET);
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6818      	ldr	r0, [r3, #0]
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	889b      	ldrh	r3, [r3, #4]
 8000d62:	2200      	movs	r2, #0
 8000d64:	4619      	mov	r1, r3
 8000d66:	f001 fe72 	bl	8002a4e <HAL_GPIO_WritePin>
    HAL_Delay(18);
 8000d6a:	2012      	movs	r0, #18
 8000d6c:	f001 faf0 	bl	8002350 <HAL_Delay>

    // 2) thả lên HIGH 20~40us rồi chuyển sang input
    HAL_GPIO_WritePin(dht->GPIOx, dht->GPIO_Pin, GPIO_PIN_SET);
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6818      	ldr	r0, [r3, #0]
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	889b      	ldrh	r3, [r3, #4]
 8000d78:	2201      	movs	r2, #1
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	f001 fe67 	bl	8002a4e <HAL_GPIO_WritePin>
    DHT11_DelayUs(dht, 30);
 8000d80:	211e      	movs	r1, #30
 8000d82:	6878      	ldr	r0, [r7, #4]
 8000d84:	f7ff ff62 	bl	8000c4c <DHT11_DelayUs>
    DHT11_SetPinInput(dht);
 8000d88:	6878      	ldr	r0, [r7, #4]
 8000d8a:	f7ff ff41 	bl	8000c10 <DHT11_SetPinInput>

    // 3) DHT11 response: LOW ~80us, HIGH ~80us
    if (DHT11_WaitForLevel(dht, GPIO_PIN_RESET, 100) < 0) return -1;
 8000d8e:	2264      	movs	r2, #100	@ 0x64
 8000d90:	2100      	movs	r1, #0
 8000d92:	6878      	ldr	r0, [r7, #4]
 8000d94:	f7ff ff73 	bl	8000c7e <DHT11_WaitForLevel>
 8000d98:	4603      	mov	r3, r0
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	da02      	bge.n	8000da4 <DHT11_Read+0x64>
 8000d9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000da2:	e080      	b.n	8000ea6 <DHT11_Read+0x166>
    if (DHT11_WaitForLevel(dht, GPIO_PIN_SET,   100) < 0) return -2;
 8000da4:	2264      	movs	r2, #100	@ 0x64
 8000da6:	2101      	movs	r1, #1
 8000da8:	6878      	ldr	r0, [r7, #4]
 8000daa:	f7ff ff68 	bl	8000c7e <DHT11_WaitForLevel>
 8000dae:	4603      	mov	r3, r0
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	da02      	bge.n	8000dba <DHT11_Read+0x7a>
 8000db4:	f06f 0301 	mvn.w	r3, #1
 8000db8:	e075      	b.n	8000ea6 <DHT11_Read+0x166>
    if (DHT11_WaitForLevel(dht, GPIO_PIN_RESET, 100) < 0) return -3;
 8000dba:	2264      	movs	r2, #100	@ 0x64
 8000dbc:	2100      	movs	r1, #0
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f7ff ff5d 	bl	8000c7e <DHT11_WaitForLevel>
 8000dc4:	4603      	mov	r3, r0
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	da02      	bge.n	8000dd0 <DHT11_Read+0x90>
 8000dca:	f06f 0302 	mvn.w	r3, #2
 8000dce:	e06a      	b.n	8000ea6 <DHT11_Read+0x166>

    // 4) Read 40 bits
    for (int i = 0; i < 40; i++) {
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	61fb      	str	r3, [r7, #28]
 8000dd4:	e040      	b.n	8000e58 <DHT11_Read+0x118>
        // mỗi bit bắt đầu bằng LOW ~50us
        if (DHT11_WaitForLevel(dht, GPIO_PIN_SET, 80) < 0) return -4;
 8000dd6:	2250      	movs	r2, #80	@ 0x50
 8000dd8:	2101      	movs	r1, #1
 8000dda:	6878      	ldr	r0, [r7, #4]
 8000ddc:	f7ff ff4f 	bl	8000c7e <DHT11_WaitForLevel>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	da02      	bge.n	8000dec <DHT11_Read+0xac>
 8000de6:	f06f 0303 	mvn.w	r3, #3
 8000dea:	e05c      	b.n	8000ea6 <DHT11_Read+0x166>

        // sau đó là HIGH: ~26-28us (bit 0) hoặc ~70us (bit 1)
        int high_us = DHT11_MeasureHighUs(dht, 120);
 8000dec:	2178      	movs	r1, #120	@ 0x78
 8000dee:	6878      	ldr	r0, [r7, #4]
 8000df0:	f7ff ff6e 	bl	8000cd0 <DHT11_MeasureHighUs>
 8000df4:	6178      	str	r0, [r7, #20]
        if (high_us < 0) return -5;
 8000df6:	697b      	ldr	r3, [r7, #20]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	da02      	bge.n	8000e02 <DHT11_Read+0xc2>
 8000dfc:	f06f 0304 	mvn.w	r3, #4
 8000e00:	e051      	b.n	8000ea6 <DHT11_Read+0x166>

        uint8_t bit = (high_us > 45) ? 1 : 0; // ngưỡng 45us khá an toàn
 8000e02:	697b      	ldr	r3, [r7, #20]
 8000e04:	2b2d      	cmp	r3, #45	@ 0x2d
 8000e06:	bfcc      	ite	gt
 8000e08:	2301      	movgt	r3, #1
 8000e0a:	2300      	movle	r3, #0
 8000e0c:	b2db      	uxtb	r3, r3
 8000e0e:	74fb      	strb	r3, [r7, #19]
        data[i / 8] <<= 1;
 8000e10:	69fb      	ldr	r3, [r7, #28]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	da00      	bge.n	8000e18 <DHT11_Read+0xd8>
 8000e16:	3307      	adds	r3, #7
 8000e18:	10db      	asrs	r3, r3, #3
 8000e1a:	f103 0220 	add.w	r2, r3, #32
 8000e1e:	443a      	add	r2, r7
 8000e20:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8000e24:	0052      	lsls	r2, r2, #1
 8000e26:	b2d2      	uxtb	r2, r2
 8000e28:	3320      	adds	r3, #32
 8000e2a:	443b      	add	r3, r7
 8000e2c:	f803 2c14 	strb.w	r2, [r3, #-20]
        data[i / 8] |= bit;
 8000e30:	69fb      	ldr	r3, [r7, #28]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	da00      	bge.n	8000e38 <DHT11_Read+0xf8>
 8000e36:	3307      	adds	r3, #7
 8000e38:	10db      	asrs	r3, r3, #3
 8000e3a:	f103 0220 	add.w	r2, r3, #32
 8000e3e:	443a      	add	r2, r7
 8000e40:	f812 1c14 	ldrb.w	r1, [r2, #-20]
 8000e44:	7cfa      	ldrb	r2, [r7, #19]
 8000e46:	430a      	orrs	r2, r1
 8000e48:	b2d2      	uxtb	r2, r2
 8000e4a:	3320      	adds	r3, #32
 8000e4c:	443b      	add	r3, r7
 8000e4e:	f803 2c14 	strb.w	r2, [r3, #-20]
    for (int i = 0; i < 40; i++) {
 8000e52:	69fb      	ldr	r3, [r7, #28]
 8000e54:	3301      	adds	r3, #1
 8000e56:	61fb      	str	r3, [r7, #28]
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	2b27      	cmp	r3, #39	@ 0x27
 8000e5c:	ddbb      	ble.n	8000dd6 <DHT11_Read+0x96>
    }

    // 5) checksum
    uint8_t sum = (uint8_t)(data[0] + data[1] + data[2] + data[3]);
 8000e5e:	7b3a      	ldrb	r2, [r7, #12]
 8000e60:	7b7b      	ldrb	r3, [r7, #13]
 8000e62:	4413      	add	r3, r2
 8000e64:	b2da      	uxtb	r2, r3
 8000e66:	7bbb      	ldrb	r3, [r7, #14]
 8000e68:	4413      	add	r3, r2
 8000e6a:	b2da      	uxtb	r2, r3
 8000e6c:	7bfb      	ldrb	r3, [r7, #15]
 8000e6e:	4413      	add	r3, r2
 8000e70:	76fb      	strb	r3, [r7, #27]
    if (sum != data[4]) return -6;
 8000e72:	7c3b      	ldrb	r3, [r7, #16]
 8000e74:	7efa      	ldrb	r2, [r7, #27]
 8000e76:	429a      	cmp	r2, r3
 8000e78:	d002      	beq.n	8000e80 <DHT11_Read+0x140>
 8000e7a:	f06f 0305 	mvn.w	r3, #5
 8000e7e:	e012      	b.n	8000ea6 <DHT11_Read+0x166>

    if (out) {
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	2b00      	cmp	r3, #0
 8000e84:	d00e      	beq.n	8000ea4 <DHT11_Read+0x164>
        out->humidity_int     = data[0];
 8000e86:	7b3a      	ldrb	r2, [r7, #12]
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	701a      	strb	r2, [r3, #0]
        out->humidity_dec     = data[1];
 8000e8c:	7b7a      	ldrb	r2, [r7, #13]
 8000e8e:	683b      	ldr	r3, [r7, #0]
 8000e90:	705a      	strb	r2, [r3, #1]
        out->temperature_int  = data[2];
 8000e92:	7bba      	ldrb	r2, [r7, #14]
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	709a      	strb	r2, [r3, #2]
        out->temperature_dec  = data[3];
 8000e98:	7bfa      	ldrb	r2, [r7, #15]
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	70da      	strb	r2, [r3, #3]
        out->checksum         = data[4];
 8000e9e:	7c3a      	ldrb	r2, [r7, #16]
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	711a      	strb	r2, [r3, #4]
    }

    return 0;
 8000ea4:	2300      	movs	r3, #0
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	3720      	adds	r7, #32
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <pcf_write>:
#define LCD_RW   (1U<<1)
#define LCD_EN   (1U<<2)
#define LCD_BL   (1U<<3)

static void pcf_write(LCD1602_I2C_t *lcd, uint8_t data)
{
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b086      	sub	sp, #24
 8000eb2:	af02      	add	r7, sp, #8
 8000eb4:	6078      	str	r0, [r7, #4]
 8000eb6:	460b      	mov	r3, r1
 8000eb8:	70fb      	strb	r3, [r7, #3]
    uint8_t d = data | (lcd->backlight ? LCD_BL : 0);
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	795b      	ldrb	r3, [r3, #5]
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d001      	beq.n	8000ec6 <pcf_write+0x18>
 8000ec2:	2208      	movs	r2, #8
 8000ec4:	e000      	b.n	8000ec8 <pcf_write+0x1a>
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	78fb      	ldrb	r3, [r7, #3]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	73fb      	strb	r3, [r7, #15]
    // HAL expects 8-bit address => shift left 1
    HAL_I2C_Master_Transmit(lcd->hi2c, (uint16_t)(lcd->addr << 1), &d, 1, 50);
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6818      	ldr	r0, [r3, #0]
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	791b      	ldrb	r3, [r3, #4]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	b299      	uxth	r1, r3
 8000edc:	f107 020f 	add.w	r2, r7, #15
 8000ee0:	2332      	movs	r3, #50	@ 0x32
 8000ee2:	9300      	str	r3, [sp, #0]
 8000ee4:	2301      	movs	r3, #1
 8000ee6:	f001 ff0f 	bl	8002d08 <HAL_I2C_Master_Transmit>
}
 8000eea:	bf00      	nop
 8000eec:	3710      	adds	r7, #16
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <lcd_pulse_enable>:

static void lcd_pulse_enable(LCD1602_I2C_t *lcd, uint8_t data)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	6078      	str	r0, [r7, #4]
 8000efa:	460b      	mov	r3, r1
 8000efc:	70fb      	strb	r3, [r7, #3]
    pcf_write(lcd, data | LCD_EN);
 8000efe:	78fb      	ldrb	r3, [r7, #3]
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	4619      	mov	r1, r3
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f7ff ffd0 	bl	8000eae <pcf_write>
    delay_us(1);
 8000f0e:	2001      	movs	r0, #1
 8000f10:	f001 f980 	bl	8002214 <delay_us>
    pcf_write(lcd, data & ~LCD_EN);
 8000f14:	78fb      	ldrb	r3, [r7, #3]
 8000f16:	f023 0304 	bic.w	r3, r3, #4
 8000f1a:	b2db      	uxtb	r3, r3
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff ffc5 	bl	8000eae <pcf_write>
    delay_us(50);
 8000f24:	2032      	movs	r0, #50	@ 0x32
 8000f26:	f001 f975 	bl	8002214 <delay_us>
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <lcd_write4>:

static void lcd_write4(LCD1602_I2C_t *lcd, uint8_t nibble, uint8_t control)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b084      	sub	sp, #16
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	6078      	str	r0, [r7, #4]
 8000f3a:	460b      	mov	r3, r1
 8000f3c:	70fb      	strb	r3, [r7, #3]
 8000f3e:	4613      	mov	r3, r2
 8000f40:	70bb      	strb	r3, [r7, #2]
    // nibble: high 4 bits contain data for D4..D7
    uint8_t data = (nibble & 0xF0) | control;
 8000f42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f46:	f023 030f 	bic.w	r3, r3, #15
 8000f4a:	b25a      	sxtb	r2, r3
 8000f4c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8000f50:	4313      	orrs	r3, r2
 8000f52:	b25b      	sxtb	r3, r3
 8000f54:	73fb      	strb	r3, [r7, #15]
    pcf_write(lcd, data);
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
 8000f58:	4619      	mov	r1, r3
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f7ff ffa7 	bl	8000eae <pcf_write>
    lcd_pulse_enable(lcd, data);
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	4619      	mov	r1, r3
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f7ff ffc4 	bl	8000ef2 <lcd_pulse_enable>
}
 8000f6a:	bf00      	nop
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}

08000f72 <lcd_send>:

static void lcd_send(LCD1602_I2C_t *lcd, uint8_t value, uint8_t mode_rs)
{
 8000f72:	b580      	push	{r7, lr}
 8000f74:	b084      	sub	sp, #16
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	70fb      	strb	r3, [r7, #3]
 8000f7e:	4613      	mov	r3, r2
 8000f80:	70bb      	strb	r3, [r7, #2]
    uint8_t control = mode_rs ? LCD_RS : 0; // RW = 0 always
 8000f82:	78bb      	ldrb	r3, [r7, #2]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d001      	beq.n	8000f8c <lcd_send+0x1a>
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e000      	b.n	8000f8e <lcd_send+0x1c>
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	73fb      	strb	r3, [r7, #15]
    lcd_write4(lcd, value & 0xF0, control);
 8000f90:	78fb      	ldrb	r3, [r7, #3]
 8000f92:	f023 030f 	bic.w	r3, r3, #15
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	7bfa      	ldrb	r2, [r7, #15]
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	6878      	ldr	r0, [r7, #4]
 8000f9e:	f7ff ffc8 	bl	8000f32 <lcd_write4>
    lcd_write4(lcd, (value << 4) & 0xF0, control);
 8000fa2:	78fb      	ldrb	r3, [r7, #3]
 8000fa4:	011b      	lsls	r3, r3, #4
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	7bfa      	ldrb	r2, [r7, #15]
 8000faa:	4619      	mov	r1, r3
 8000fac:	6878      	ldr	r0, [r7, #4]
 8000fae:	f7ff ffc0 	bl	8000f32 <lcd_write4>
}
 8000fb2:	bf00      	nop
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}

08000fba <lcd_cmd>:

static void lcd_cmd(LCD1602_I2C_t *lcd, uint8_t cmd)
{
 8000fba:	b580      	push	{r7, lr}
 8000fbc:	b082      	sub	sp, #8
 8000fbe:	af00      	add	r7, sp, #0
 8000fc0:	6078      	str	r0, [r7, #4]
 8000fc2:	460b      	mov	r3, r1
 8000fc4:	70fb      	strb	r3, [r7, #3]
    lcd_send(lcd, cmd, 0);
 8000fc6:	78fb      	ldrb	r3, [r7, #3]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	4619      	mov	r1, r3
 8000fcc:	6878      	ldr	r0, [r7, #4]
 8000fce:	f7ff ffd0 	bl	8000f72 <lcd_send>
    if (cmd == 0x01 || cmd == 0x02) HAL_Delay(2); // clear/home need >1.5ms
 8000fd2:	78fb      	ldrb	r3, [r7, #3]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d002      	beq.n	8000fde <lcd_cmd+0x24>
 8000fd8:	78fb      	ldrb	r3, [r7, #3]
 8000fda:	2b02      	cmp	r3, #2
 8000fdc:	d102      	bne.n	8000fe4 <lcd_cmd+0x2a>
 8000fde:	2002      	movs	r0, #2
 8000fe0:	f001 f9b6 	bl	8002350 <HAL_Delay>
}
 8000fe4:	bf00      	nop
 8000fe6:	3708      	adds	r7, #8
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <lcd_data>:

static void lcd_data(LCD1602_I2C_t *lcd, uint8_t data)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	70fb      	strb	r3, [r7, #3]
    lcd_send(lcd, data, 1);
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	6878      	ldr	r0, [r7, #4]
 8001000:	f7ff ffb7 	bl	8000f72 <lcd_send>
}
 8001004:	bf00      	nop
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <LCD1602_Init>:
    lcd->backlight = on ? 1 : 0;
    pcf_write(lcd, 0); // refresh
}

void LCD1602_Init(LCD1602_I2C_t *lcd, I2C_HandleTypeDef *hi2c, uint8_t addr7bit)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b084      	sub	sp, #16
 8001010:	af00      	add	r7, sp, #0
 8001012:	60f8      	str	r0, [r7, #12]
 8001014:	60b9      	str	r1, [r7, #8]
 8001016:	4613      	mov	r3, r2
 8001018:	71fb      	strb	r3, [r7, #7]
    lcd->hi2c = hi2c;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	68ba      	ldr	r2, [r7, #8]
 800101e:	601a      	str	r2, [r3, #0]
    lcd->addr = addr7bit;
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	79fa      	ldrb	r2, [r7, #7]
 8001024:	711a      	strb	r2, [r3, #4]
    lcd->backlight = 1;
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	2201      	movs	r2, #1
 800102a:	715a      	strb	r2, [r3, #5]

    HAL_Delay(50); // wait LCD power up
 800102c:	2032      	movs	r0, #50	@ 0x32
 800102e:	f001 f98f 	bl	8002350 <HAL_Delay>

    // init 4-bit mode sequence
    lcd_write4(lcd, 0x30, 0);
 8001032:	2200      	movs	r2, #0
 8001034:	2130      	movs	r1, #48	@ 0x30
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f7ff ff7b 	bl	8000f32 <lcd_write4>
    HAL_Delay(5);
 800103c:	2005      	movs	r0, #5
 800103e:	f001 f987 	bl	8002350 <HAL_Delay>
    lcd_write4(lcd, 0x30, 0);
 8001042:	2200      	movs	r2, #0
 8001044:	2130      	movs	r1, #48	@ 0x30
 8001046:	68f8      	ldr	r0, [r7, #12]
 8001048:	f7ff ff73 	bl	8000f32 <lcd_write4>
    delay_us(150);
 800104c:	2096      	movs	r0, #150	@ 0x96
 800104e:	f001 f8e1 	bl	8002214 <delay_us>
    lcd_write4(lcd, 0x30, 0);
 8001052:	2200      	movs	r2, #0
 8001054:	2130      	movs	r1, #48	@ 0x30
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f7ff ff6b 	bl	8000f32 <lcd_write4>
    delay_us(150);
 800105c:	2096      	movs	r0, #150	@ 0x96
 800105e:	f001 f8d9 	bl	8002214 <delay_us>
    lcd_write4(lcd, 0x20, 0); // 4-bit
 8001062:	2200      	movs	r2, #0
 8001064:	2120      	movs	r1, #32
 8001066:	68f8      	ldr	r0, [r7, #12]
 8001068:	f7ff ff63 	bl	8000f32 <lcd_write4>
    HAL_Delay(2);
 800106c:	2002      	movs	r0, #2
 800106e:	f001 f96f 	bl	8002350 <HAL_Delay>

    lcd_cmd(lcd, 0x28); // 4-bit, 2 line, 5x8
 8001072:	2128      	movs	r1, #40	@ 0x28
 8001074:	68f8      	ldr	r0, [r7, #12]
 8001076:	f7ff ffa0 	bl	8000fba <lcd_cmd>
    lcd_cmd(lcd, 0x0C); // display on, cursor off
 800107a:	210c      	movs	r1, #12
 800107c:	68f8      	ldr	r0, [r7, #12]
 800107e:	f7ff ff9c 	bl	8000fba <lcd_cmd>
    lcd_cmd(lcd, 0x06); // entry mode
 8001082:	2106      	movs	r1, #6
 8001084:	68f8      	ldr	r0, [r7, #12]
 8001086:	f7ff ff98 	bl	8000fba <lcd_cmd>
    lcd_cmd(lcd, 0x01); // clear
 800108a:	2101      	movs	r1, #1
 800108c:	68f8      	ldr	r0, [r7, #12]
 800108e:	f7ff ff94 	bl	8000fba <lcd_cmd>
}
 8001092:	bf00      	nop
 8001094:	3710      	adds	r7, #16
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}

0800109a <LCD1602_Clear>:

void LCD1602_Clear(LCD1602_I2C_t *lcd)
{
 800109a:	b580      	push	{r7, lr}
 800109c:	b082      	sub	sp, #8
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
    lcd_cmd(lcd, 0x01);
 80010a2:	2101      	movs	r1, #1
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff ff88 	bl	8000fba <lcd_cmd>
}
 80010aa:	bf00      	nop
 80010ac:	3708      	adds	r7, #8
 80010ae:	46bd      	mov	sp, r7
 80010b0:	bd80      	pop	{r7, pc}

080010b2 <LCD1602_SetCursor>:

void LCD1602_SetCursor(LCD1602_I2C_t *lcd, uint8_t row, uint8_t col)
{
 80010b2:	b580      	push	{r7, lr}
 80010b4:	b084      	sub	sp, #16
 80010b6:	af00      	add	r7, sp, #0
 80010b8:	6078      	str	r0, [r7, #4]
 80010ba:	460b      	mov	r3, r1
 80010bc:	70fb      	strb	r3, [r7, #3]
 80010be:	4613      	mov	r3, r2
 80010c0:	70bb      	strb	r3, [r7, #2]
    // row: 0/1
    uint8_t addr = (row == 0) ? (0x00 + col) : (0x40 + col);
 80010c2:	78fb      	ldrb	r3, [r7, #3]
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d003      	beq.n	80010d0 <LCD1602_SetCursor+0x1e>
 80010c8:	78bb      	ldrb	r3, [r7, #2]
 80010ca:	3340      	adds	r3, #64	@ 0x40
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	e000      	b.n	80010d2 <LCD1602_SetCursor+0x20>
 80010d0:	78bb      	ldrb	r3, [r7, #2]
 80010d2:	73fb      	strb	r3, [r7, #15]
    lcd_cmd(lcd, 0x80 | addr);
 80010d4:	7bfb      	ldrb	r3, [r7, #15]
 80010d6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	4619      	mov	r1, r3
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ff6b 	bl	8000fba <lcd_cmd>
}
 80010e4:	bf00      	nop
 80010e6:	3710      	adds	r7, #16
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <LCD1602_Print>:

void LCD1602_Print(LCD1602_I2C_t *lcd, const char *s)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
 80010f4:	6039      	str	r1, [r7, #0]
    while (*s) lcd_data(lcd, (uint8_t)(*s++));
 80010f6:	e007      	b.n	8001108 <LCD1602_Print+0x1c>
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	1c5a      	adds	r2, r3, #1
 80010fc:	603a      	str	r2, [r7, #0]
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ff72 	bl	8000fec <lcd_data>
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d1f3      	bne.n	80010f8 <LCD1602_Print+0xc>
}
 8001110:	bf00      	nop
 8001112:	bf00      	nop
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
	...

0800111c <push_event>:
#define QUEUE_SIZE 15
EventID_t event_queue[QUEUE_SIZE];
int8_t head = 0, tail = 0, event_count = 0;

// Hàm đẩy sự kiện vào hàng đợi
void push_event(EventID_t id) {
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	71fb      	strb	r3, [r7, #7]
  if (event_count < QUEUE_SIZE) {
 8001126:	4b16      	ldr	r3, [pc, #88]	@ (8001180 <push_event+0x64>)
 8001128:	f993 3000 	ldrsb.w	r3, [r3]
 800112c:	2b0e      	cmp	r3, #14
 800112e:	dc21      	bgt.n	8001174 <push_event+0x58>
    event_queue[tail] = id;
 8001130:	4b14      	ldr	r3, [pc, #80]	@ (8001184 <push_event+0x68>)
 8001132:	f993 3000 	ldrsb.w	r3, [r3]
 8001136:	4619      	mov	r1, r3
 8001138:	4a13      	ldr	r2, [pc, #76]	@ (8001188 <push_event+0x6c>)
 800113a:	79fb      	ldrb	r3, [r7, #7]
 800113c:	5453      	strb	r3, [r2, r1]
    tail = (tail + 1) % QUEUE_SIZE;
 800113e:	4b11      	ldr	r3, [pc, #68]	@ (8001184 <push_event+0x68>)
 8001140:	f993 3000 	ldrsb.w	r3, [r3]
 8001144:	1c5a      	adds	r2, r3, #1
 8001146:	4b11      	ldr	r3, [pc, #68]	@ (800118c <push_event+0x70>)
 8001148:	fb83 1302 	smull	r1, r3, r3, r2
 800114c:	4413      	add	r3, r2
 800114e:	10d9      	asrs	r1, r3, #3
 8001150:	17d3      	asrs	r3, r2, #31
 8001152:	1ac9      	subs	r1, r1, r3
 8001154:	460b      	mov	r3, r1
 8001156:	011b      	lsls	r3, r3, #4
 8001158:	1a5b      	subs	r3, r3, r1
 800115a:	1ad1      	subs	r1, r2, r3
 800115c:	b24a      	sxtb	r2, r1
 800115e:	4b09      	ldr	r3, [pc, #36]	@ (8001184 <push_event+0x68>)
 8001160:	701a      	strb	r2, [r3, #0]
    event_count++;
 8001162:	4b07      	ldr	r3, [pc, #28]	@ (8001180 <push_event+0x64>)
 8001164:	f993 3000 	ldrsb.w	r3, [r3]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	3301      	adds	r3, #1
 800116c:	b2db      	uxtb	r3, r3
 800116e:	b25a      	sxtb	r2, r3
 8001170:	4b03      	ldr	r3, [pc, #12]	@ (8001180 <push_event+0x64>)
 8001172:	701a      	strb	r2, [r3, #0]
  }
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	bc80      	pop	{r7}
 800117c:	4770      	bx	lr
 800117e:	bf00      	nop
 8001180:	20000201 	.word	0x20000201
 8001184:	20000200 	.word	0x20000200
 8001188:	200001f0 	.word	0x200001f0
 800118c:	88888889 	.word	0x88888889

08001190 <pop_event>:

// Hàm lấy sự kiện ra khỏi hàng đợi
EventID_t pop_event(void) {
 8001190:	b480      	push	{r7}
 8001192:	b083      	sub	sp, #12
 8001194:	af00      	add	r7, sp, #0
  if (event_count == 0) return EVENT_NONE;
 8001196:	4b17      	ldr	r3, [pc, #92]	@ (80011f4 <pop_event+0x64>)
 8001198:	f993 3000 	ldrsb.w	r3, [r3]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d101      	bne.n	80011a4 <pop_event+0x14>
 80011a0:	2300      	movs	r3, #0
 80011a2:	e022      	b.n	80011ea <pop_event+0x5a>
  EventID_t id = event_queue[head];
 80011a4:	4b14      	ldr	r3, [pc, #80]	@ (80011f8 <pop_event+0x68>)
 80011a6:	f993 3000 	ldrsb.w	r3, [r3]
 80011aa:	461a      	mov	r2, r3
 80011ac:	4b13      	ldr	r3, [pc, #76]	@ (80011fc <pop_event+0x6c>)
 80011ae:	5c9b      	ldrb	r3, [r3, r2]
 80011b0:	71fb      	strb	r3, [r7, #7]
  head = (head + 1) % QUEUE_SIZE;
 80011b2:	4b11      	ldr	r3, [pc, #68]	@ (80011f8 <pop_event+0x68>)
 80011b4:	f993 3000 	ldrsb.w	r3, [r3]
 80011b8:	1c5a      	adds	r2, r3, #1
 80011ba:	4b11      	ldr	r3, [pc, #68]	@ (8001200 <pop_event+0x70>)
 80011bc:	fb83 1302 	smull	r1, r3, r3, r2
 80011c0:	4413      	add	r3, r2
 80011c2:	10d9      	asrs	r1, r3, #3
 80011c4:	17d3      	asrs	r3, r2, #31
 80011c6:	1ac9      	subs	r1, r1, r3
 80011c8:	460b      	mov	r3, r1
 80011ca:	011b      	lsls	r3, r3, #4
 80011cc:	1a5b      	subs	r3, r3, r1
 80011ce:	1ad1      	subs	r1, r2, r3
 80011d0:	b24a      	sxtb	r2, r1
 80011d2:	4b09      	ldr	r3, [pc, #36]	@ (80011f8 <pop_event+0x68>)
 80011d4:	701a      	strb	r2, [r3, #0]
  event_count--;
 80011d6:	4b07      	ldr	r3, [pc, #28]	@ (80011f4 <pop_event+0x64>)
 80011d8:	f993 3000 	ldrsb.w	r3, [r3]
 80011dc:	b2db      	uxtb	r3, r3
 80011de:	3b01      	subs	r3, #1
 80011e0:	b2db      	uxtb	r3, r3
 80011e2:	b25a      	sxtb	r2, r3
 80011e4:	4b03      	ldr	r3, [pc, #12]	@ (80011f4 <pop_event+0x64>)
 80011e6:	701a      	strb	r2, [r3, #0]
  return id;
 80011e8:	79fb      	ldrb	r3, [r7, #7]
}
 80011ea:	4618      	mov	r0, r3
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	20000201 	.word	0x20000201
 80011f8:	200001ff 	.word	0x200001ff
 80011fc:	200001f0 	.word	0x200001f0
 8001200:	88888889 	.word	0x88888889

08001204 <TASK_DHT11_Measure>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
//TASK1: đo DHT11 và lưu dữ liệu vào ctx
static void TASK_DHT11_Measure(AppCtx *ctx, DHT11_HandleTypeDef *dht)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b086      	sub	sp, #24
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]
 800120c:	6039      	str	r1, [r7, #0]
  DHT11_Data_t raw;
  int err = DHT11_Read(dht, &raw);
 800120e:	f107 030c 	add.w	r3, r7, #12
 8001212:	4619      	mov	r1, r3
 8001214:	6838      	ldr	r0, [r7, #0]
 8001216:	f7ff fd93 	bl	8000d40 <DHT11_Read>
 800121a:	6178      	str	r0, [r7, #20]

  if (err == 0) {
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d109      	bne.n	8001236 <TASK_DHT11_Measure+0x32>
    ctx->temp_c = raw.temperature_int;
 8001222:	7bba      	ldrb	r2, [r7, #14]
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	701a      	strb	r2, [r3, #0]
    ctx->hum_pct = raw.humidity_int;
 8001228:	7b3a      	ldrb	r2, [r7, #12]
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	705a      	strb	r2, [r3, #1]
    ctx->valid = 1;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	2201      	movs	r2, #1
 8001232:	709a      	strb	r2, [r3, #2]
  } else {
    ctx->valid = 0;
  }
}
 8001234:	e002      	b.n	800123c <TASK_DHT11_Measure+0x38>
    ctx->valid = 0;
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	2200      	movs	r2, #0
 800123a:	709a      	strb	r2, [r3, #2]
}
 800123c:	bf00      	nop
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <TASK_CheckThreshold_BlinkOnce>:

// Task2 kiểm tra ngưỡng + nháy LED 1 lần sau khi kiểm tra
static void TASK_CheckThreshold_BlinkOnce(AppCtx *ctx)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  // nếu lỗi cảm biến thì coi như cảnh báo
  if (!ctx->valid) {
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	789b      	ldrb	r3, [r3, #2]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d103      	bne.n	800125c <TASK_CheckThreshold_BlinkOnce+0x18>
    ctx->alarm = 1;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	2201      	movs	r2, #1
 8001258:	729a      	strb	r2, [r3, #10]
 800125a:	e011      	b.n	8001280 <TASK_CheckThreshold_BlinkOnce+0x3c>
  } else {
	  // nháy 1 lần (non-blocking kiểu ngắn dùng HAL_Delay OK vì chỉ 1 nháy)
    ctx->alarm = (ctx->temp_c >= ctx->th_temp) || (ctx->hum_pct >= ctx->th_hum);
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	781a      	ldrb	r2, [r3, #0]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	7a1b      	ldrb	r3, [r3, #8]
 8001264:	429a      	cmp	r2, r3
 8001266:	d205      	bcs.n	8001274 <TASK_CheckThreshold_BlinkOnce+0x30>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	785a      	ldrb	r2, [r3, #1]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	7a5b      	ldrb	r3, [r3, #9]
 8001270:	429a      	cmp	r2, r3
 8001272:	d301      	bcc.n	8001278 <TASK_CheckThreshold_BlinkOnce+0x34>
 8001274:	2301      	movs	r3, #1
 8001276:	e000      	b.n	800127a <TASK_CheckThreshold_BlinkOnce+0x36>
 8001278:	2300      	movs	r3, #0
 800127a:	b2da      	uxtb	r2, r3
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	729a      	strb	r2, [r3, #10]
  }
  if(ctx->alarm){
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	7a9b      	ldrb	r3, [r3, #10]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d006      	beq.n	8001296 <TASK_CheckThreshold_BlinkOnce+0x52>
	  LED_ON();
 8001288:	2200      	movs	r2, #0
 800128a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800128e:	4807      	ldr	r0, [pc, #28]	@ (80012ac <TASK_CheckThreshold_BlinkOnce+0x68>)
 8001290:	f001 fbdd 	bl	8002a4e <HAL_GPIO_WritePin>

  // nháy 1 lần (non-blocking kiểu ngắn dùng HAL_Delay OK vì chỉ 1 nháy)
  //LED_ON();
  //HAL_Delay(100);
  //LED_OFF();
}
 8001294:	e005      	b.n	80012a2 <TASK_CheckThreshold_BlinkOnce+0x5e>
	  LED_OFF();
 8001296:	2201      	movs	r2, #1
 8001298:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800129c:	4803      	ldr	r0, [pc, #12]	@ (80012ac <TASK_CheckThreshold_BlinkOnce+0x68>)
 800129e:	f001 fbd6 	bl	8002a4e <HAL_GPIO_WritePin>
}
 80012a2:	bf00      	nop
 80012a4:	3708      	adds	r7, #8
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	40011000 	.word	0x40011000

080012b0 <TASK_LCD_Update>:

// Task3 LCD: dòng 1 = T/H, dòng 2 = chu kì + TT(Bth/Cbao)
static void TASK_LCD_Update(AppCtx *ctx, LCD1602_I2C_t *lcd)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b08e      	sub	sp, #56	@ 0x38
 80012b4:	af02      	add	r7, sp, #8
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
  char l1[17], l2[17];

  if (ctx->valid) {
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	789b      	ldrb	r3, [r3, #2]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d00d      	beq.n	80012de <TASK_LCD_Update+0x2e>
    snprintf(l1, sizeof(l1), "Tem:%2uC Hum:%2u%%", ctx->temp_c, ctx->hum_pct);
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	781b      	ldrb	r3, [r3, #0]
 80012c6:	461a      	mov	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	785b      	ldrb	r3, [r3, #1]
 80012cc:	f107 001c 	add.w	r0, r7, #28
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	4613      	mov	r3, r2
 80012d4:	4a1d      	ldr	r2, [pc, #116]	@ (800134c <TASK_LCD_Update+0x9c>)
 80012d6:	2111      	movs	r1, #17
 80012d8:	f004 fe4a 	bl	8005f70 <sniprintf>
 80012dc:	e006      	b.n	80012ec <TASK_LCD_Update+0x3c>
  } else {
    snprintf(l1, sizeof(l1), "Tem:--C Hum:--%%");
 80012de:	f107 031c 	add.w	r3, r7, #28
 80012e2:	4a1b      	ldr	r2, [pc, #108]	@ (8001350 <TASK_LCD_Update+0xa0>)
 80012e4:	2111      	movs	r1, #17
 80012e6:	4618      	mov	r0, r3
 80012e8:	f004 fe42 	bl	8005f70 <sniprintf>
  }

  // hiển thị chu kì dạng giây hoặc ms cho gọn
  // ví dụ: "Cyc=2000 TT=Bth"
  snprintf(l2, sizeof(l2), "Trangthai: %s",
           ctx->alarm ? "Cbao" : "Bth");
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	7a9b      	ldrb	r3, [r3, #10]
  snprintf(l2, sizeof(l2), "Trangthai: %s",
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d001      	beq.n	80012f8 <TASK_LCD_Update+0x48>
 80012f4:	4b17      	ldr	r3, [pc, #92]	@ (8001354 <TASK_LCD_Update+0xa4>)
 80012f6:	e000      	b.n	80012fa <TASK_LCD_Update+0x4a>
 80012f8:	4b17      	ldr	r3, [pc, #92]	@ (8001358 <TASK_LCD_Update+0xa8>)
 80012fa:	f107 0008 	add.w	r0, r7, #8
 80012fe:	4a17      	ldr	r2, [pc, #92]	@ (800135c <TASK_LCD_Update+0xac>)
 8001300:	2111      	movs	r1, #17
 8001302:	f004 fe35 	bl	8005f70 <sniprintf>

  LCD1602_SetCursor(lcd, 0, 0);
 8001306:	2200      	movs	r2, #0
 8001308:	2100      	movs	r1, #0
 800130a:	6838      	ldr	r0, [r7, #0]
 800130c:	f7ff fed1 	bl	80010b2 <LCD1602_SetCursor>
  LCD1602_Print(lcd, l1);
 8001310:	f107 031c 	add.w	r3, r7, #28
 8001314:	4619      	mov	r1, r3
 8001316:	6838      	ldr	r0, [r7, #0]
 8001318:	f7ff fee8 	bl	80010ec <LCD1602_Print>


  LCD1602_SetCursor(lcd, 1, 0);
 800131c:	2200      	movs	r2, #0
 800131e:	2101      	movs	r1, #1
 8001320:	6838      	ldr	r0, [r7, #0]
 8001322:	f7ff fec6 	bl	80010b2 <LCD1602_SetCursor>
  LCD1602_Print(lcd, "                ");
 8001326:	490e      	ldr	r1, [pc, #56]	@ (8001360 <TASK_LCD_Update+0xb0>)
 8001328:	6838      	ldr	r0, [r7, #0]
 800132a:	f7ff fedf 	bl	80010ec <LCD1602_Print>

  LCD1602_SetCursor(lcd, 1, 0);
 800132e:	2200      	movs	r2, #0
 8001330:	2101      	movs	r1, #1
 8001332:	6838      	ldr	r0, [r7, #0]
 8001334:	f7ff febd 	bl	80010b2 <LCD1602_SetCursor>
  LCD1602_Print(lcd, l2);
 8001338:	f107 0308 	add.w	r3, r7, #8
 800133c:	4619      	mov	r1, r3
 800133e:	6838      	ldr	r0, [r7, #0]
 8001340:	f7ff fed4 	bl	80010ec <LCD1602_Print>
}
 8001344:	bf00      	nop
 8001346:	3730      	adds	r7, #48	@ 0x30
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	0800a190 	.word	0x0800a190
 8001350:	0800a1a4 	.word	0x0800a1a4
 8001354:	0800a1b8 	.word	0x0800a1b8
 8001358:	0800a1c0 	.word	0x0800a1c0
 800135c:	0800a1c4 	.word	0x0800a1c4
 8001360:	0800a1d4 	.word	0x0800a1d4

08001364 <TASK_UART_SendStatus>:

// Task4 UART TX: gửi nhiệt độ, ẩm, chu kì, ngưỡng, TT
static void TASK_UART_SendStatus(AppCtx *ctx, UART_HandleTypeDef *huart)
{
 8001364:	b5b0      	push	{r4, r5, r7, lr}
 8001366:	b0aa      	sub	sp, #168	@ 0xa8
 8001368:	af06      	add	r7, sp, #24
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
  char tx[128];
  int n;
 //Lấy thời điểm hiện tại để kiểm tra độ chính xác của lập lịch
  uint32_t current_time = HAL_GetTick();
 800136e:	f000 ffe5 	bl	800233c <HAL_GetTick>
 8001372:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88

  if (ctx->valid) {
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	789b      	ldrb	r3, [r3, #2]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d022      	beq.n	80013c4 <TASK_UART_SendStatus+0x60>
    n = snprintf(tx, sizeof(tx),
      "[%lu ms] T=%u H=%u Tth=%u Hth=%u Status=%s\r\n",
	  current_time,
      ctx->temp_c, ctx->hum_pct,
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	781b      	ldrb	r3, [r3, #0]
    n = snprintf(tx, sizeof(tx),
 8001382:	461a      	mov	r2, r3
      ctx->temp_c, ctx->hum_pct,
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	785b      	ldrb	r3, [r3, #1]
    n = snprintf(tx, sizeof(tx),
 8001388:	4619      	mov	r1, r3
      ctx->th_temp, ctx->th_hum,
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	7a1b      	ldrb	r3, [r3, #8]
    n = snprintf(tx, sizeof(tx),
 800138e:	461c      	mov	r4, r3
      ctx->th_temp, ctx->th_hum,
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	7a5b      	ldrb	r3, [r3, #9]
    n = snprintf(tx, sizeof(tx),
 8001394:	461d      	mov	r5, r3
      ctx->alarm ? "Cbao" : "Bth"
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	7a9b      	ldrb	r3, [r3, #10]
    n = snprintf(tx, sizeof(tx),
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <TASK_UART_SendStatus+0x3e>
 800139e:	4b1d      	ldr	r3, [pc, #116]	@ (8001414 <TASK_UART_SendStatus+0xb0>)
 80013a0:	e000      	b.n	80013a4 <TASK_UART_SendStatus+0x40>
 80013a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001418 <TASK_UART_SendStatus+0xb4>)
 80013a4:	f107 0008 	add.w	r0, r7, #8
 80013a8:	9304      	str	r3, [sp, #16]
 80013aa:	9503      	str	r5, [sp, #12]
 80013ac:	9402      	str	r4, [sp, #8]
 80013ae:	9101      	str	r1, [sp, #4]
 80013b0:	9200      	str	r2, [sp, #0]
 80013b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013b6:	4a19      	ldr	r2, [pc, #100]	@ (800141c <TASK_UART_SendStatus+0xb8>)
 80013b8:	2180      	movs	r1, #128	@ 0x80
 80013ba:	f004 fdd9 	bl	8005f70 <sniprintf>
 80013be:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
 80013c2:	e019      	b.n	80013f8 <TASK_UART_SendStatus+0x94>
    );
  } else {
    n = snprintf(tx, sizeof(tx),
      "[%lu ms] DHT11_ERROR Tth=%u Hth=%u Status=%s\r\n",
	  current_time,
      ctx->th_temp, ctx->th_hum,
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	7a1b      	ldrb	r3, [r3, #8]
    n = snprintf(tx, sizeof(tx),
 80013c8:	461a      	mov	r2, r3
      ctx->th_temp, ctx->th_hum,
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	7a5b      	ldrb	r3, [r3, #9]
    n = snprintf(tx, sizeof(tx),
 80013ce:	4619      	mov	r1, r3
      ctx->alarm ? "Cbao" : "Bth"
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	7a9b      	ldrb	r3, [r3, #10]
    n = snprintf(tx, sizeof(tx),
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d001      	beq.n	80013dc <TASK_UART_SendStatus+0x78>
 80013d8:	4b0e      	ldr	r3, [pc, #56]	@ (8001414 <TASK_UART_SendStatus+0xb0>)
 80013da:	e000      	b.n	80013de <TASK_UART_SendStatus+0x7a>
 80013dc:	4b0e      	ldr	r3, [pc, #56]	@ (8001418 <TASK_UART_SendStatus+0xb4>)
 80013de:	f107 0008 	add.w	r0, r7, #8
 80013e2:	9302      	str	r3, [sp, #8]
 80013e4:	9101      	str	r1, [sp, #4]
 80013e6:	9200      	str	r2, [sp, #0]
 80013e8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80013ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001420 <TASK_UART_SendStatus+0xbc>)
 80013ee:	2180      	movs	r1, #128	@ 0x80
 80013f0:	f004 fdbe 	bl	8005f70 <sniprintf>
 80013f4:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    );
  }

  HAL_UART_Transmit(huart, (uint8_t*)tx, (uint16_t)n, 100);
 80013f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80013fc:	b29a      	uxth	r2, r3
 80013fe:	f107 0108 	add.w	r1, r7, #8
 8001402:	2364      	movs	r3, #100	@ 0x64
 8001404:	6838      	ldr	r0, [r7, #0]
 8001406:	f003 f873 	bl	80044f0 <HAL_UART_Transmit>
}
 800140a:	bf00      	nop
 800140c:	3790      	adds	r7, #144	@ 0x90
 800140e:	46bd      	mov	sp, r7
 8001410:	bdb0      	pop	{r4, r5, r7, pc}
 8001412:	bf00      	nop
 8001414:	0800a1b8 	.word	0x0800a1b8
 8001418:	0800a1c0 	.word	0x0800a1c0
 800141c:	0800a1e8 	.word	0x0800a1e8
 8001420:	0800a218 	.word	0x0800a218

08001424 <TASK_UART_ParseLine>:

// Task5 UART RX: parse line để cập nhật chu kì và ngưỡng
// Nhận các token: P=..., T=..., H=...
static void TASK_UART_ParseLine(AppCtx *ctx, UART_HandleTypeDef *huart)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b0b0      	sub	sp, #192	@ 0xc0
 8001428:	af02      	add	r7, sp, #8
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  if (!ctx->line_ready) return;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8001434:	b2db      	uxtb	r3, r3
 8001436:	2b00      	cmp	r3, #0
 8001438:	f000 80e7 	beq.w	800160a <TASK_UART_ParseLine+0x1e6>
  ctx->line_ready = 0;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2200      	movs	r2, #0
 8001440:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d

  // copy ra buffer tạm để strtok
  char buf[64];
  strncpy(buf, ctx->rx_line, sizeof(buf));
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	f103 010c 	add.w	r1, r3, #12
 800144a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800144e:	2240      	movs	r2, #64	@ 0x40
 8001450:	4618      	mov	r0, r3
 8001452:	f004 fe5e 	bl	8006112 <strncpy>
  buf[sizeof(buf)-1] = 0;
 8001456:	2300      	movs	r3, #0
 8001458:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  // tách theo space hoặc comma
  char *tok = strtok(buf, " ,");
 800145c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001460:	496c      	ldr	r1, [pc, #432]	@ (8001614 <TASK_UART_ParseLine+0x1f0>)
 8001462:	4618      	mov	r0, r3
 8001464:	f004 fe68 	bl	8006138 <strtok>
 8001468:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
  uint8_t updated = 0;
 800146c:	2300      	movs	r3, #0
 800146e:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3

  while (tok) {
 8001472:	e095      	b.n	80015a0 <TASK_UART_ParseLine+0x17c>
    if (tok[0] == 'P' || tok[0] == 'p') {
 8001474:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b50      	cmp	r3, #80	@ 0x50
 800147c:	d004      	beq.n	8001488 <TASK_UART_ParseLine+0x64>
 800147e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	2b70      	cmp	r3, #112	@ 0x70
 8001486:	d128      	bne.n	80014da <TASK_UART_ParseLine+0xb6>
      uint32_t p = 0;
 8001488:	2300      	movs	r3, #0
 800148a:	667b      	str	r3, [r7, #100]	@ 0x64
      if (sscanf(tok, "P=%lu", &p) == 1 || sscanf(tok, "p=%lu", &p) == 1 ) {
 800148c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001490:	461a      	mov	r2, r3
 8001492:	4961      	ldr	r1, [pc, #388]	@ (8001618 <TASK_UART_ParseLine+0x1f4>)
 8001494:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8001498:	f004 fdc2 	bl	8006020 <siscanf>
 800149c:	4603      	mov	r3, r0
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d00a      	beq.n	80014b8 <TASK_UART_ParseLine+0x94>
 80014a2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80014a6:	461a      	mov	r2, r3
 80014a8:	495c      	ldr	r1, [pc, #368]	@ (800161c <TASK_UART_ParseLine+0x1f8>)
 80014aa:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80014ae:	f004 fdb7 	bl	8006020 <siscanf>
 80014b2:	4603      	mov	r3, r0
 80014b4:	2b01      	cmp	r3, #1
 80014b6:	d16a      	bne.n	800158e <TASK_UART_ParseLine+0x16a>
    	  __HAL_TIM_SET_AUTORELOAD(&htim1, p - 1);
 80014b8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80014ba:	4b59      	ldr	r3, [pc, #356]	@ (8001620 <TASK_UART_ParseLine+0x1fc>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	3a01      	subs	r2, #1
 80014c0:	62da      	str	r2, [r3, #44]	@ 0x2c
 80014c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80014c4:	3b01      	subs	r3, #1
 80014c6:	4a56      	ldr	r2, [pc, #344]	@ (8001620 <TASK_UART_ParseLine+0x1fc>)
 80014c8:	60d3      	str	r3, [r2, #12]
    	          // Reset counter để áp dụng ngay lập tức
    	          __HAL_TIM_SET_COUNTER(&htim1, 0);
 80014ca:	4b55      	ldr	r3, [pc, #340]	@ (8001620 <TASK_UART_ParseLine+0x1fc>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	2200      	movs	r2, #0
 80014d0:	625a      	str	r2, [r3, #36]	@ 0x24
        updated = 1;
 80014d2:	2301      	movs	r3, #1
 80014d4:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
    if (tok[0] == 'P' || tok[0] == 'p') {
 80014d8:	e059      	b.n	800158e <TASK_UART_ParseLine+0x16a>
      }
    } else if (tok[0] == 'T' || tok[0] == 't') {
 80014da:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b54      	cmp	r3, #84	@ 0x54
 80014e2:	d004      	beq.n	80014ee <TASK_UART_ParseLine+0xca>
 80014e4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80014e8:	781b      	ldrb	r3, [r3, #0]
 80014ea:	2b74      	cmp	r3, #116	@ 0x74
 80014ec:	d122      	bne.n	8001534 <TASK_UART_ParseLine+0x110>
      unsigned t = 0;
 80014ee:	2300      	movs	r3, #0
 80014f0:	663b      	str	r3, [r7, #96]	@ 0x60
      if (sscanf(tok, "T=%u", &t) == 1 || sscanf(tok, "t=%u", &t) == 1 ) {
 80014f2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80014f6:	461a      	mov	r2, r3
 80014f8:	494a      	ldr	r1, [pc, #296]	@ (8001624 <TASK_UART_ParseLine+0x200>)
 80014fa:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 80014fe:	f004 fd8f 	bl	8006020 <siscanf>
 8001502:	4603      	mov	r3, r0
 8001504:	2b01      	cmp	r3, #1
 8001506:	d00a      	beq.n	800151e <TASK_UART_ParseLine+0xfa>
 8001508:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800150c:	461a      	mov	r2, r3
 800150e:	4946      	ldr	r1, [pc, #280]	@ (8001628 <TASK_UART_ParseLine+0x204>)
 8001510:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8001514:	f004 fd84 	bl	8006020 <siscanf>
 8001518:	4603      	mov	r3, r0
 800151a:	2b01      	cmp	r3, #1
 800151c:	d139      	bne.n	8001592 <TASK_UART_ParseLine+0x16e>
        if (t <= 99) { ctx->th_temp = (uint8_t)t; updated = 1; }
 800151e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001520:	2b63      	cmp	r3, #99	@ 0x63
 8001522:	d836      	bhi.n	8001592 <TASK_UART_ParseLine+0x16e>
 8001524:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001526:	b2da      	uxtb	r2, r3
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	721a      	strb	r2, [r3, #8]
 800152c:	2301      	movs	r3, #1
 800152e:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
    } else if (tok[0] == 'T' || tok[0] == 't') {
 8001532:	e02e      	b.n	8001592 <TASK_UART_ParseLine+0x16e>
      }
    } else if (tok[0] == 'H' || tok[0] == 'h') {
 8001534:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b48      	cmp	r3, #72	@ 0x48
 800153c:	d004      	beq.n	8001548 <TASK_UART_ParseLine+0x124>
 800153e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001542:	781b      	ldrb	r3, [r3, #0]
 8001544:	2b68      	cmp	r3, #104	@ 0x68
 8001546:	d125      	bne.n	8001594 <TASK_UART_ParseLine+0x170>
      unsigned h = 0;
 8001548:	2300      	movs	r3, #0
 800154a:	65fb      	str	r3, [r7, #92]	@ 0x5c
      if (sscanf(tok, "H=%u", &h) == 1 || sscanf(tok, "h=%u", &h) == 1 ) {
 800154c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001550:	461a      	mov	r2, r3
 8001552:	4936      	ldr	r1, [pc, #216]	@ (800162c <TASK_UART_ParseLine+0x208>)
 8001554:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 8001558:	f004 fd62 	bl	8006020 <siscanf>
 800155c:	4603      	mov	r3, r0
 800155e:	2b01      	cmp	r3, #1
 8001560:	d00a      	beq.n	8001578 <TASK_UART_ParseLine+0x154>
 8001562:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001566:	461a      	mov	r2, r3
 8001568:	4931      	ldr	r1, [pc, #196]	@ (8001630 <TASK_UART_ParseLine+0x20c>)
 800156a:	f8d7 00b4 	ldr.w	r0, [r7, #180]	@ 0xb4
 800156e:	f004 fd57 	bl	8006020 <siscanf>
 8001572:	4603      	mov	r3, r0
 8001574:	2b01      	cmp	r3, #1
 8001576:	d10d      	bne.n	8001594 <TASK_UART_ParseLine+0x170>
        if (h <= 99) { ctx->th_hum = (uint8_t)h; updated = 1; }
 8001578:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800157a:	2b63      	cmp	r3, #99	@ 0x63
 800157c:	d80a      	bhi.n	8001594 <TASK_UART_ParseLine+0x170>
 800157e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001580:	b2da      	uxtb	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	725a      	strb	r2, [r3, #9]
 8001586:	2301      	movs	r3, #1
 8001588:	f887 30b3 	strb.w	r3, [r7, #179]	@ 0xb3
 800158c:	e002      	b.n	8001594 <TASK_UART_ParseLine+0x170>
    if (tok[0] == 'P' || tok[0] == 'p') {
 800158e:	bf00      	nop
 8001590:	e000      	b.n	8001594 <TASK_UART_ParseLine+0x170>
    } else if (tok[0] == 'T' || tok[0] == 't') {
 8001592:	bf00      	nop
      }
    }

    tok = strtok(NULL, " ,");
 8001594:	491f      	ldr	r1, [pc, #124]	@ (8001614 <TASK_UART_ParseLine+0x1f0>)
 8001596:	2000      	movs	r0, #0
 8001598:	f004 fdce 	bl	8006138 <strtok>
 800159c:	f8c7 00b4 	str.w	r0, [r7, #180]	@ 0xb4
  while (tok) {
 80015a0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	f47f af65 	bne.w	8001474 <TASK_UART_ParseLine+0x50>
  }

  // phản hồi lại cấu hình hiện tại
  if (updated) {
 80015aa:	f897 30b3 	ldrb.w	r3, [r7, #179]	@ 0xb3
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d01b      	beq.n	80015ea <TASK_UART_ParseLine+0x1c6>
    char ack[80];
    int n = snprintf(ack, sizeof(ack), "OK P=%lu Tth=%u Hth=%u\r\n",
                     (unsigned long)ctx->period_ms, ctx->th_temp, ctx->th_hum);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	685a      	ldr	r2, [r3, #4]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	7a1b      	ldrb	r3, [r3, #8]
    int n = snprintf(ack, sizeof(ack), "OK P=%lu Tth=%u Hth=%u\r\n",
 80015ba:	4619      	mov	r1, r3
                     (unsigned long)ctx->period_ms, ctx->th_temp, ctx->th_hum);
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	7a5b      	ldrb	r3, [r3, #9]
    int n = snprintf(ack, sizeof(ack), "OK P=%lu Tth=%u Hth=%u\r\n",
 80015c0:	f107 000c 	add.w	r0, r7, #12
 80015c4:	9301      	str	r3, [sp, #4]
 80015c6:	9100      	str	r1, [sp, #0]
 80015c8:	4613      	mov	r3, r2
 80015ca:	4a1a      	ldr	r2, [pc, #104]	@ (8001634 <TASK_UART_ParseLine+0x210>)
 80015cc:	2150      	movs	r1, #80	@ 0x50
 80015ce:	f004 fccf 	bl	8005f70 <sniprintf>
 80015d2:	f8c7 00a8 	str.w	r0, [r7, #168]	@ 0xa8
    HAL_UART_Transmit(huart, (uint8_t*)ack, (uint16_t)n, 100);
 80015d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015da:	b29a      	uxth	r2, r3
 80015dc:	f107 010c 	add.w	r1, r7, #12
 80015e0:	2364      	movs	r3, #100	@ 0x64
 80015e2:	6838      	ldr	r0, [r7, #0]
 80015e4:	f002 ff84 	bl	80044f0 <HAL_UART_Transmit>
 80015e8:	e010      	b.n	800160c <TASK_UART_ParseLine+0x1e8>
  } else {
    const char *msg = "FORMAT: P=2000 T=20 H=50\r\n";
 80015ea:	4b13      	ldr	r3, [pc, #76]	@ (8001638 <TASK_UART_ParseLine+0x214>)
 80015ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_UART_Transmit(huart, (uint8_t*)msg, (uint16_t)strlen(msg), 100);
 80015f0:	f8d7 00ac 	ldr.w	r0, [r7, #172]	@ 0xac
 80015f4:	f7fe fdac 	bl	8000150 <strlen>
 80015f8:	4603      	mov	r3, r0
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	2364      	movs	r3, #100	@ 0x64
 80015fe:	f8d7 10ac 	ldr.w	r1, [r7, #172]	@ 0xac
 8001602:	6838      	ldr	r0, [r7, #0]
 8001604:	f002 ff74 	bl	80044f0 <HAL_UART_Transmit>
 8001608:	e000      	b.n	800160c <TASK_UART_ParseLine+0x1e8>
  if (!ctx->line_ready) return;
 800160a:	bf00      	nop
  }
}
 800160c:	37b8      	adds	r7, #184	@ 0xb8
 800160e:	46bd      	mov	sp, r7
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	0800a248 	.word	0x0800a248
 8001618:	0800a24c 	.word	0x0800a24c
 800161c:	0800a254 	.word	0x0800a254
 8001620:	20000258 	.word	0x20000258
 8001624:	0800a25c 	.word	0x0800a25c
 8001628:	0800a264 	.word	0x0800a264
 800162c:	0800a26c 	.word	0x0800a26c
 8001630:	0800a274 	.word	0x0800a274
 8001634:	0800a27c 	.word	0x0800a27c
 8001638:	0800a298 	.word	0x0800a298

0800163c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b082      	sub	sp, #8
 8001640:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001642:	f000 fe23 	bl	800228c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001646:	f000 f8af 	bl	80017a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800164a:	f000 fa85 	bl	8001b58 <MX_GPIO_Init>
  MX_I2C1_Init();
 800164e:	f000 f8f1 	bl	8001834 <MX_I2C1_Init>
  MX_TIM1_Init();
 8001652:	f000 f91d 	bl	8001890 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001656:	f000 f96d 	bl	8001934 <MX_TIM2_Init>
  MX_TIM3_Init();
 800165a:	f000 f9b7 	bl	80019cc <MX_TIM3_Init>
  MX_TIM4_Init();
 800165e:	f000 fa03 	bl	8001a68 <MX_TIM4_Init>
  MX_USART1_UART_Init();
 8001662:	f000 fa4f 	bl	8001b04 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001666:	4843      	ldr	r0, [pc, #268]	@ (8001774 <main+0x138>)
 8001668:	f002 fb06 	bl	8003c78 <HAL_TIM_Base_Start>
    TIM2_Delay_Init(&htim2);   // nếu time_delay của bạn dùng TIM2 thì cứ giữ
 800166c:	4841      	ldr	r0, [pc, #260]	@ (8001774 <main+0x138>)
 800166e:	f000 fdb1 	bl	80021d4 <TIM2_Delay_Init>
  // init dht11

    // Khởi chạy ngắt cho các timer tạo sự kiện định kỳ
      HAL_TIM_Base_Start_IT(&htim1); // Cho UART TX
 8001672:	4841      	ldr	r0, [pc, #260]	@ (8001778 <main+0x13c>)
 8001674:	f002 fb4a 	bl	8003d0c <HAL_TIM_Base_Start_IT>
      HAL_TIM_Base_Start_IT(&htim3); // Cho DHT11
 8001678:	4840      	ldr	r0, [pc, #256]	@ (800177c <main+0x140>)
 800167a:	f002 fb47 	bl	8003d0c <HAL_TIM_Base_Start_IT>
      HAL_TIM_Base_Start_IT(&htim4); // Cho LCD
 800167e:	4840      	ldr	r0, [pc, #256]	@ (8001780 <main+0x144>)
 8001680:	f002 fb44 	bl	8003d0c <HAL_TIM_Base_Start_IT>

    hdht11.GPIOx = GPIOA;
 8001684:	4b3f      	ldr	r3, [pc, #252]	@ (8001784 <main+0x148>)
 8001686:	4a40      	ldr	r2, [pc, #256]	@ (8001788 <main+0x14c>)
 8001688:	601a      	str	r2, [r3, #0]
    hdht11.GPIO_Pin = GPIO_PIN_5;
 800168a:	4b3e      	ldr	r3, [pc, #248]	@ (8001784 <main+0x148>)
 800168c:	2220      	movs	r2, #32
 800168e:	809a      	strh	r2, [r3, #4]
    hdht11.htim = &htim2;
 8001690:	4b3c      	ldr	r3, [pc, #240]	@ (8001784 <main+0x148>)
 8001692:	4a38      	ldr	r2, [pc, #224]	@ (8001774 <main+0x138>)
 8001694:	609a      	str	r2, [r3, #8]
    DHT11_Init(&hdht11);
 8001696:	483b      	ldr	r0, [pc, #236]	@ (8001784 <main+0x148>)
 8001698:	f7ff fb42 	bl	8000d20 <DHT11_Init>

    // LCD address: 0x27 hoặc 0x3F
    LCD1602_Init(&lcd, &hi2c1, 0x27);
 800169c:	2227      	movs	r2, #39	@ 0x27
 800169e:	493b      	ldr	r1, [pc, #236]	@ (800178c <main+0x150>)
 80016a0:	483b      	ldr	r0, [pc, #236]	@ (8001790 <main+0x154>)
 80016a2:	f7ff fcb3 	bl	800100c <LCD1602_Init>
    LCD1602_Clear(&lcd);
 80016a6:	483a      	ldr	r0, [pc, #232]	@ (8001790 <main+0x154>)
 80016a8:	f7ff fcf7 	bl	800109a <LCD1602_Clear>
    LCD1602_SetCursor(&lcd, 0, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2100      	movs	r1, #0
 80016b0:	4837      	ldr	r0, [pc, #220]	@ (8001790 <main+0x154>)
 80016b2:	f7ff fcfe 	bl	80010b2 <LCD1602_SetCursor>
    LCD1602_Print(&lcd, "DHT11 + LCD");
 80016b6:	4937      	ldr	r1, [pc, #220]	@ (8001794 <main+0x158>)
 80016b8:	4835      	ldr	r0, [pc, #212]	@ (8001790 <main+0x154>)
 80016ba:	f7ff fd17 	bl	80010ec <LCD1602_Print>
    HAL_Delay(1000);
 80016be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80016c2:	f000 fe45 	bl	8002350 <HAL_Delay>
    LCD1602_Clear(&lcd);
 80016c6:	4832      	ldr	r0, [pc, #200]	@ (8001790 <main+0x154>)
 80016c8:	f7ff fce7 	bl	800109a <LCD1602_Clear>

    // app default
    memset(&app, 0, sizeof(app));
 80016cc:	2250      	movs	r2, #80	@ 0x50
 80016ce:	2100      	movs	r1, #0
 80016d0:	4831      	ldr	r0, [pc, #196]	@ (8001798 <main+0x15c>)
 80016d2:	f004 fd16 	bl	8006102 <memset>
    app.period_ms = 4000;  // chu kì mặc định
 80016d6:	4b30      	ldr	r3, [pc, #192]	@ (8001798 <main+0x15c>)
 80016d8:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80016dc:	605a      	str	r2, [r3, #4]
    app.th_temp   = 29;    // ngưỡng mặc định
 80016de:	4b2e      	ldr	r3, [pc, #184]	@ (8001798 <main+0x15c>)
 80016e0:	221d      	movs	r2, #29
 80016e2:	721a      	strb	r2, [r3, #8]
    app.th_hum    = 70;    // ngưỡng mặc định
 80016e4:	4b2c      	ldr	r3, [pc, #176]	@ (8001798 <main+0x15c>)
 80016e6:	2246      	movs	r2, #70	@ 0x46
 80016e8:	725a      	strb	r2, [r3, #9]
    app.alarm     = 0;
 80016ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001798 <main+0x15c>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	729a      	strb	r2, [r3, #10]
    LED_OFF();
 80016f0:	2201      	movs	r2, #1
 80016f2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80016f6:	4829      	ldr	r0, [pc, #164]	@ (800179c <main+0x160>)
 80016f8:	f001 f9a9 	bl	8002a4e <HAL_GPIO_WritePin>

    // start UART RX interrupt (1 byte)
    HAL_UART_Receive_IT(&huart1, &app.rx_byte, 1);
 80016fc:	2201      	movs	r2, #1
 80016fe:	4928      	ldr	r1, [pc, #160]	@ (80017a0 <main+0x164>)
 8001700:	4828      	ldr	r0, [pc, #160]	@ (80017a4 <main+0x168>)
 8001702:	f002 ff80 	bl	8004606 <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  EventID_t active_event = pop_event(); // Kiểm tra hàng đợi
 8001706:	f7ff fd43 	bl	8001190 <pop_event>
 800170a:	4603      	mov	r3, r0
 800170c:	71fb      	strb	r3, [r7, #7]

	      if (active_event != EVENT_NONE) {
 800170e:	79fb      	ldrb	r3, [r7, #7]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d02a      	beq.n	800176a <main+0x12e>
	        // Thực thi nhiệm vụ không ưu tiên (Non-preemptive)
	        switch (active_event) {
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	3b01      	subs	r3, #1
 8001718:	2b03      	cmp	r3, #3
 800171a:	d828      	bhi.n	800176e <main+0x132>
 800171c:	a201      	add	r2, pc, #4	@ (adr r2, 8001724 <main+0xe8>)
 800171e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001722:	bf00      	nop
 8001724:	08001735 	.word	0x08001735
 8001728:	08001745 	.word	0x08001745
 800172c:	0800174f 	.word	0x0800174f
 8001730:	08001759 	.word	0x08001759
	          case EVENT_TASK_TEMP:
	            TASK_DHT11_Measure(&app, &hdht11);
 8001734:	4913      	ldr	r1, [pc, #76]	@ (8001784 <main+0x148>)
 8001736:	4818      	ldr	r0, [pc, #96]	@ (8001798 <main+0x15c>)
 8001738:	f7ff fd64 	bl	8001204 <TASK_DHT11_Measure>
	            TASK_CheckThreshold_BlinkOnce(&app);
 800173c:	4816      	ldr	r0, [pc, #88]	@ (8001798 <main+0x15c>)
 800173e:	f7ff fd81 	bl	8001244 <TASK_CheckThreshold_BlinkOnce>
	            break;
 8001742:	e015      	b.n	8001770 <main+0x134>
	          case EVENT_TASK_LCD:
	            TASK_LCD_Update(&app, &lcd);
 8001744:	4912      	ldr	r1, [pc, #72]	@ (8001790 <main+0x154>)
 8001746:	4814      	ldr	r0, [pc, #80]	@ (8001798 <main+0x15c>)
 8001748:	f7ff fdb2 	bl	80012b0 <TASK_LCD_Update>
	            break;
 800174c:	e010      	b.n	8001770 <main+0x134>
	          case EVENT_TASK_UART:
	            TASK_UART_SendStatus(&app, &huart1);
 800174e:	4915      	ldr	r1, [pc, #84]	@ (80017a4 <main+0x168>)
 8001750:	4811      	ldr	r0, [pc, #68]	@ (8001798 <main+0x15c>)
 8001752:	f7ff fe07 	bl	8001364 <TASK_UART_SendStatus>
	            break;
 8001756:	e00b      	b.n	8001770 <main+0x134>
	          case EVENT_TASK_CMD:
	            app.line_ready = 1; // Đánh dấu để hàm parse nhận diện
 8001758:	4b0f      	ldr	r3, [pc, #60]	@ (8001798 <main+0x15c>)
 800175a:	2201      	movs	r2, #1
 800175c:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
	            TASK_UART_ParseLine(&app, &huart1);
 8001760:	4910      	ldr	r1, [pc, #64]	@ (80017a4 <main+0x168>)
 8001762:	480d      	ldr	r0, [pc, #52]	@ (8001798 <main+0x15c>)
 8001764:	f7ff fe5e 	bl	8001424 <TASK_UART_ParseLine>
	            break;
 8001768:	e002      	b.n	8001770 <main+0x134>
	          default: break;
	        }
	      } else {
	        __NOP();
 800176a:	bf00      	nop
 800176c:	e7cb      	b.n	8001706 <main+0xca>
	          default: break;
 800176e:	bf00      	nop
  {
 8001770:	e7c9      	b.n	8001706 <main+0xca>
 8001772:	bf00      	nop
 8001774:	200002a0 	.word	0x200002a0
 8001778:	20000258 	.word	0x20000258
 800177c:	200002e8 	.word	0x200002e8
 8001780:	20000330 	.word	0x20000330
 8001784:	200003c8 	.word	0x200003c8
 8001788:	40010800 	.word	0x40010800
 800178c:	20000204 	.word	0x20000204
 8001790:	200003c0 	.word	0x200003c0
 8001794:	0800a2b4 	.word	0x0800a2b4
 8001798:	200003d4 	.word	0x200003d4
 800179c:	40011000 	.word	0x40011000
 80017a0:	200003df 	.word	0x200003df
 80017a4:	20000378 	.word	0x20000378

080017a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b090      	sub	sp, #64	@ 0x40
 80017ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017ae:	f107 0318 	add.w	r3, r7, #24
 80017b2:	2228      	movs	r2, #40	@ 0x28
 80017b4:	2100      	movs	r1, #0
 80017b6:	4618      	mov	r0, r3
 80017b8:	f004 fca3 	bl	8006102 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017bc:	1d3b      	adds	r3, r7, #4
 80017be:	2200      	movs	r2, #0
 80017c0:	601a      	str	r2, [r3, #0]
 80017c2:	605a      	str	r2, [r3, #4]
 80017c4:	609a      	str	r2, [r3, #8]
 80017c6:	60da      	str	r2, [r3, #12]
 80017c8:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017ca:	2301      	movs	r3, #1
 80017cc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017d2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017d4:	2300      	movs	r3, #0
 80017d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017d8:	2301      	movs	r3, #1
 80017da:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017dc:	2302      	movs	r3, #2
 80017de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017e6:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80017ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017ec:	f107 0318 	add.w	r3, r7, #24
 80017f0:	4618      	mov	r0, r3
 80017f2:	f001 fde1 	bl	80033b8 <HAL_RCC_OscConfig>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d001      	beq.n	8001800 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80017fc:	f000 fa94 	bl	8001d28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001800:	230f      	movs	r3, #15
 8001802:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001804:	2302      	movs	r3, #2
 8001806:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001808:	2300      	movs	r3, #0
 800180a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800180c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001810:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001812:	2300      	movs	r3, #0
 8001814:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001816:	1d3b      	adds	r3, r7, #4
 8001818:	2102      	movs	r1, #2
 800181a:	4618      	mov	r0, r3
 800181c:	f002 f84e 	bl	80038bc <HAL_RCC_ClockConfig>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d001      	beq.n	800182a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001826:	f000 fa7f 	bl	8001d28 <Error_Handler>
  }
}
 800182a:	bf00      	nop
 800182c:	3740      	adds	r7, #64	@ 0x40
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
	...

08001834 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001838:	4b12      	ldr	r3, [pc, #72]	@ (8001884 <MX_I2C1_Init+0x50>)
 800183a:	4a13      	ldr	r2, [pc, #76]	@ (8001888 <MX_I2C1_Init+0x54>)
 800183c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800183e:	4b11      	ldr	r3, [pc, #68]	@ (8001884 <MX_I2C1_Init+0x50>)
 8001840:	4a12      	ldr	r2, [pc, #72]	@ (800188c <MX_I2C1_Init+0x58>)
 8001842:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001844:	4b0f      	ldr	r3, [pc, #60]	@ (8001884 <MX_I2C1_Init+0x50>)
 8001846:	2200      	movs	r2, #0
 8001848:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800184a:	4b0e      	ldr	r3, [pc, #56]	@ (8001884 <MX_I2C1_Init+0x50>)
 800184c:	2200      	movs	r2, #0
 800184e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001850:	4b0c      	ldr	r3, [pc, #48]	@ (8001884 <MX_I2C1_Init+0x50>)
 8001852:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001856:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001858:	4b0a      	ldr	r3, [pc, #40]	@ (8001884 <MX_I2C1_Init+0x50>)
 800185a:	2200      	movs	r2, #0
 800185c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800185e:	4b09      	ldr	r3, [pc, #36]	@ (8001884 <MX_I2C1_Init+0x50>)
 8001860:	2200      	movs	r2, #0
 8001862:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001864:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <MX_I2C1_Init+0x50>)
 8001866:	2200      	movs	r2, #0
 8001868:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800186a:	4b06      	ldr	r3, [pc, #24]	@ (8001884 <MX_I2C1_Init+0x50>)
 800186c:	2200      	movs	r2, #0
 800186e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001870:	4804      	ldr	r0, [pc, #16]	@ (8001884 <MX_I2C1_Init+0x50>)
 8001872:	f001 f905 	bl	8002a80 <HAL_I2C_Init>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d001      	beq.n	8001880 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800187c:	f000 fa54 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001880:	bf00      	nop
 8001882:	bd80      	pop	{r7, pc}
 8001884:	20000204 	.word	0x20000204
 8001888:	40005400 	.word	0x40005400
 800188c:	000186a0 	.word	0x000186a0

08001890 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b086      	sub	sp, #24
 8001894:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001896:	f107 0308 	add.w	r3, r7, #8
 800189a:	2200      	movs	r2, #0
 800189c:	601a      	str	r2, [r3, #0]
 800189e:	605a      	str	r2, [r3, #4]
 80018a0:	609a      	str	r2, [r3, #8]
 80018a2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a4:	463b      	mov	r3, r7
 80018a6:	2200      	movs	r2, #0
 80018a8:	601a      	str	r2, [r3, #0]
 80018aa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018ac:	4b1f      	ldr	r3, [pc, #124]	@ (800192c <MX_TIM1_Init+0x9c>)
 80018ae:	4a20      	ldr	r2, [pc, #128]	@ (8001930 <MX_TIM1_Init+0xa0>)
 80018b0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 80018b2:	4b1e      	ldr	r3, [pc, #120]	@ (800192c <MX_TIM1_Init+0x9c>)
 80018b4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80018b8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ba:	4b1c      	ldr	r3, [pc, #112]	@ (800192c <MX_TIM1_Init+0x9c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 29999;
 80018c0:	4b1a      	ldr	r3, [pc, #104]	@ (800192c <MX_TIM1_Init+0x9c>)
 80018c2:	f247 522f 	movw	r2, #29999	@ 0x752f
 80018c6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c8:	4b18      	ldr	r3, [pc, #96]	@ (800192c <MX_TIM1_Init+0x9c>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018ce:	4b17      	ldr	r3, [pc, #92]	@ (800192c <MX_TIM1_Init+0x9c>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d4:	4b15      	ldr	r3, [pc, #84]	@ (800192c <MX_TIM1_Init+0x9c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80018da:	4814      	ldr	r0, [pc, #80]	@ (800192c <MX_TIM1_Init+0x9c>)
 80018dc:	f002 f97c 	bl	8003bd8 <HAL_TIM_Base_Init>
 80018e0:	4603      	mov	r3, r0
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d001      	beq.n	80018ea <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80018e6:	f000 fa1f 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018ee:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80018f0:	f107 0308 	add.w	r3, r7, #8
 80018f4:	4619      	mov	r1, r3
 80018f6:	480d      	ldr	r0, [pc, #52]	@ (800192c <MX_TIM1_Init+0x9c>)
 80018f8:	f002 fb4a 	bl	8003f90 <HAL_TIM_ConfigClockSource>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001902:	f000 fa11 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001906:	2300      	movs	r3, #0
 8001908:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800190a:	2300      	movs	r3, #0
 800190c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800190e:	463b      	mov	r3, r7
 8001910:	4619      	mov	r1, r3
 8001912:	4806      	ldr	r0, [pc, #24]	@ (800192c <MX_TIM1_Init+0x9c>)
 8001914:	f002 fd2c 	bl	8004370 <HAL_TIMEx_MasterConfigSynchronization>
 8001918:	4603      	mov	r3, r0
 800191a:	2b00      	cmp	r3, #0
 800191c:	d001      	beq.n	8001922 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 800191e:	f000 fa03 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001922:	bf00      	nop
 8001924:	3718      	adds	r7, #24
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	20000258 	.word	0x20000258
 8001930:	40012c00 	.word	0x40012c00

08001934 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800193a:	f107 0308 	add.w	r3, r7, #8
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001948:	463b      	mov	r3, r7
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001950:	4b1d      	ldr	r3, [pc, #116]	@ (80019c8 <MX_TIM2_Init+0x94>)
 8001952:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001956:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001958:	4b1b      	ldr	r3, [pc, #108]	@ (80019c8 <MX_TIM2_Init+0x94>)
 800195a:	2247      	movs	r2, #71	@ 0x47
 800195c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800195e:	4b1a      	ldr	r3, [pc, #104]	@ (80019c8 <MX_TIM2_Init+0x94>)
 8001960:	2200      	movs	r2, #0
 8001962:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001964:	4b18      	ldr	r3, [pc, #96]	@ (80019c8 <MX_TIM2_Init+0x94>)
 8001966:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800196a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800196c:	4b16      	ldr	r3, [pc, #88]	@ (80019c8 <MX_TIM2_Init+0x94>)
 800196e:	2200      	movs	r2, #0
 8001970:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001972:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <MX_TIM2_Init+0x94>)
 8001974:	2200      	movs	r2, #0
 8001976:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001978:	4813      	ldr	r0, [pc, #76]	@ (80019c8 <MX_TIM2_Init+0x94>)
 800197a:	f002 f92d 	bl	8003bd8 <HAL_TIM_Base_Init>
 800197e:	4603      	mov	r3, r0
 8001980:	2b00      	cmp	r3, #0
 8001982:	d001      	beq.n	8001988 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001984:	f000 f9d0 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001988:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800198c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800198e:	f107 0308 	add.w	r3, r7, #8
 8001992:	4619      	mov	r1, r3
 8001994:	480c      	ldr	r0, [pc, #48]	@ (80019c8 <MX_TIM2_Init+0x94>)
 8001996:	f002 fafb 	bl	8003f90 <HAL_TIM_ConfigClockSource>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d001      	beq.n	80019a4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80019a0:	f000 f9c2 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019a4:	2300      	movs	r3, #0
 80019a6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a8:	2300      	movs	r3, #0
 80019aa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019ac:	463b      	mov	r3, r7
 80019ae:	4619      	mov	r1, r3
 80019b0:	4805      	ldr	r0, [pc, #20]	@ (80019c8 <MX_TIM2_Init+0x94>)
 80019b2:	f002 fcdd 	bl	8004370 <HAL_TIMEx_MasterConfigSynchronization>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d001      	beq.n	80019c0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80019bc:	f000 f9b4 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019c0:	bf00      	nop
 80019c2:	3718      	adds	r7, #24
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	200002a0 	.word	0x200002a0

080019cc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019d2:	f107 0308 	add.w	r3, r7, #8
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]
 80019de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e0:	463b      	mov	r3, r7
 80019e2:	2200      	movs	r2, #0
 80019e4:	601a      	str	r2, [r3, #0]
 80019e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80019e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001a60 <MX_TIM3_Init+0x94>)
 80019ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001a64 <MX_TIM3_Init+0x98>)
 80019ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 80019ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001a60 <MX_TIM3_Init+0x94>)
 80019f0:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80019f4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001a60 <MX_TIM3_Init+0x94>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80019fc:	4b18      	ldr	r3, [pc, #96]	@ (8001a60 <MX_TIM3_Init+0x94>)
 80019fe:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001a02:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a04:	4b16      	ldr	r3, [pc, #88]	@ (8001a60 <MX_TIM3_Init+0x94>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a0a:	4b15      	ldr	r3, [pc, #84]	@ (8001a60 <MX_TIM3_Init+0x94>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001a10:	4813      	ldr	r0, [pc, #76]	@ (8001a60 <MX_TIM3_Init+0x94>)
 8001a12:	f002 f8e1 	bl	8003bd8 <HAL_TIM_Base_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8001a1c:	f000 f984 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a24:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001a26:	f107 0308 	add.w	r3, r7, #8
 8001a2a:	4619      	mov	r1, r3
 8001a2c:	480c      	ldr	r0, [pc, #48]	@ (8001a60 <MX_TIM3_Init+0x94>)
 8001a2e:	f002 faaf 	bl	8003f90 <HAL_TIM_ConfigClockSource>
 8001a32:	4603      	mov	r3, r0
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d001      	beq.n	8001a3c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001a38:	f000 f976 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a40:	2300      	movs	r3, #0
 8001a42:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a44:	463b      	mov	r3, r7
 8001a46:	4619      	mov	r1, r3
 8001a48:	4805      	ldr	r0, [pc, #20]	@ (8001a60 <MX_TIM3_Init+0x94>)
 8001a4a:	f002 fc91 	bl	8004370 <HAL_TIMEx_MasterConfigSynchronization>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001a54:	f000 f968 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001a58:	bf00      	nop
 8001a5a:	3718      	adds	r7, #24
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}
 8001a60:	200002e8 	.word	0x200002e8
 8001a64:	40000400 	.word	0x40000400

08001a68 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a6e:	f107 0308 	add.w	r3, r7, #8
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
 8001a82:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001a84:	4b1d      	ldr	r3, [pc, #116]	@ (8001afc <MX_TIM4_Init+0x94>)
 8001a86:	4a1e      	ldr	r2, [pc, #120]	@ (8001b00 <MX_TIM4_Init+0x98>)
 8001a88:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7199;
 8001a8a:	4b1c      	ldr	r3, [pc, #112]	@ (8001afc <MX_TIM4_Init+0x94>)
 8001a8c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001a90:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a92:	4b1a      	ldr	r3, [pc, #104]	@ (8001afc <MX_TIM4_Init+0x94>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 19999;
 8001a98:	4b18      	ldr	r3, [pc, #96]	@ (8001afc <MX_TIM4_Init+0x94>)
 8001a9a:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001a9e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa0:	4b16      	ldr	r3, [pc, #88]	@ (8001afc <MX_TIM4_Init+0x94>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001aa6:	4b15      	ldr	r3, [pc, #84]	@ (8001afc <MX_TIM4_Init+0x94>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001aac:	4813      	ldr	r0, [pc, #76]	@ (8001afc <MX_TIM4_Init+0x94>)
 8001aae:	f002 f893 	bl	8003bd8 <HAL_TIM_Base_Init>
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d001      	beq.n	8001abc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001ab8:	f000 f936 	bl	8001d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001abc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ac0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001ac2:	f107 0308 	add.w	r3, r7, #8
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	480c      	ldr	r0, [pc, #48]	@ (8001afc <MX_TIM4_Init+0x94>)
 8001aca:	f002 fa61 	bl	8003f90 <HAL_TIM_ConfigClockSource>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001ad4:	f000 f928 	bl	8001d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001adc:	2300      	movs	r3, #0
 8001ade:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ae0:	463b      	mov	r3, r7
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	4805      	ldr	r0, [pc, #20]	@ (8001afc <MX_TIM4_Init+0x94>)
 8001ae6:	f002 fc43 	bl	8004370 <HAL_TIMEx_MasterConfigSynchronization>
 8001aea:	4603      	mov	r3, r0
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d001      	beq.n	8001af4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001af0:	f000 f91a 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001af4:	bf00      	nop
 8001af6:	3718      	adds	r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000330 	.word	0x20000330
 8001b00:	40000800 	.word	0x40000800

08001b04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001b08:	4b11      	ldr	r3, [pc, #68]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b0a:	4a12      	ldr	r2, [pc, #72]	@ (8001b54 <MX_USART1_UART_Init+0x50>)
 8001b0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001b0e:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001b14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b16:	4b0e      	ldr	r3, [pc, #56]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001b1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001b22:	4b0b      	ldr	r3, [pc, #44]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001b28:	4b09      	ldr	r3, [pc, #36]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b2a:	220c      	movs	r2, #12
 8001b2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b2e:	4b08      	ldr	r3, [pc, #32]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001b34:	4b06      	ldr	r3, [pc, #24]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001b3a:	4805      	ldr	r0, [pc, #20]	@ (8001b50 <MX_USART1_UART_Init+0x4c>)
 8001b3c:	f002 fc88 	bl	8004450 <HAL_UART_Init>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d001      	beq.n	8001b4a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001b46:	f000 f8ef 	bl	8001d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20000378 	.word	0x20000378
 8001b54:	40013800 	.word	0x40013800

08001b58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b088      	sub	sp, #32
 8001b5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5e:	f107 0310 	add.w	r3, r7, #16
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
 8001b68:	609a      	str	r2, [r3, #8]
 8001b6a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b6c:	4b2d      	ldr	r3, [pc, #180]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001b6e:	699b      	ldr	r3, [r3, #24]
 8001b70:	4a2c      	ldr	r2, [pc, #176]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001b72:	f043 0310 	orr.w	r3, r3, #16
 8001b76:	6193      	str	r3, [r2, #24]
 8001b78:	4b2a      	ldr	r3, [pc, #168]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001b7a:	699b      	ldr	r3, [r3, #24]
 8001b7c:	f003 0310 	and.w	r3, r3, #16
 8001b80:	60fb      	str	r3, [r7, #12]
 8001b82:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b84:	4b27      	ldr	r3, [pc, #156]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001b86:	699b      	ldr	r3, [r3, #24]
 8001b88:	4a26      	ldr	r2, [pc, #152]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001b8a:	f043 0320 	orr.w	r3, r3, #32
 8001b8e:	6193      	str	r3, [r2, #24]
 8001b90:	4b24      	ldr	r3, [pc, #144]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	f003 0320 	and.w	r3, r3, #32
 8001b98:	60bb      	str	r3, [r7, #8]
 8001b9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b9c:	4b21      	ldr	r3, [pc, #132]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001b9e:	699b      	ldr	r3, [r3, #24]
 8001ba0:	4a20      	ldr	r2, [pc, #128]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001ba2:	f043 0304 	orr.w	r3, r3, #4
 8001ba6:	6193      	str	r3, [r2, #24]
 8001ba8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001baa:	699b      	ldr	r3, [r3, #24]
 8001bac:	f003 0304 	and.w	r3, r3, #4
 8001bb0:	607b      	str	r3, [r7, #4]
 8001bb2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001bb6:	699b      	ldr	r3, [r3, #24]
 8001bb8:	4a1a      	ldr	r2, [pc, #104]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001bba:	f043 0308 	orr.w	r3, r3, #8
 8001bbe:	6193      	str	r3, [r2, #24]
 8001bc0:	4b18      	ldr	r3, [pc, #96]	@ (8001c24 <MX_GPIO_Init+0xcc>)
 8001bc2:	699b      	ldr	r3, [r3, #24]
 8001bc4:	f003 0308 	and.w	r3, r3, #8
 8001bc8:	603b      	str	r3, [r7, #0]
 8001bca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001bd2:	4815      	ldr	r0, [pc, #84]	@ (8001c28 <MX_GPIO_Init+0xd0>)
 8001bd4:	f000 ff3b 	bl	8002a4e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001bd8:	2200      	movs	r2, #0
 8001bda:	2120      	movs	r1, #32
 8001bdc:	4813      	ldr	r0, [pc, #76]	@ (8001c2c <MX_GPIO_Init+0xd4>)
 8001bde:	f000 ff36 	bl	8002a4e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001be2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001be6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001be8:	2301      	movs	r3, #1
 8001bea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bec:	2300      	movs	r3, #0
 8001bee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bf0:	2302      	movs	r3, #2
 8001bf2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	480b      	ldr	r0, [pc, #44]	@ (8001c28 <MX_GPIO_Init+0xd0>)
 8001bfc:	f000 fd8c 	bl	8002718 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001c00:	2320      	movs	r3, #32
 8001c02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c04:	2301      	movs	r3, #1
 8001c06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c10:	f107 0310 	add.w	r3, r7, #16
 8001c14:	4619      	mov	r1, r3
 8001c16:	4805      	ldr	r0, [pc, #20]	@ (8001c2c <MX_GPIO_Init+0xd4>)
 8001c18:	f000 fd7e 	bl	8002718 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001c1c:	bf00      	nop
 8001c1e:	3720      	adds	r7, #32
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40021000 	.word	0x40021000
 8001c28:	40011000 	.word	0x40011000
 8001c2c:	40010800 	.word	0x40010800

08001c30 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3) push_event(EVENT_TASK_TEMP);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a0c      	ldr	r2, [pc, #48]	@ (8001c70 <HAL_TIM_PeriodElapsedCallback+0x40>)
 8001c3e:	4293      	cmp	r3, r2
 8001c40:	d102      	bne.n	8001c48 <HAL_TIM_PeriodElapsedCallback+0x18>
 8001c42:	2001      	movs	r0, #1
 8001c44:	f7ff fa6a 	bl	800111c <push_event>
  if (htim->Instance == TIM4) push_event(EVENT_TASK_LCD);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	4a09      	ldr	r2, [pc, #36]	@ (8001c74 <HAL_TIM_PeriodElapsedCallback+0x44>)
 8001c4e:	4293      	cmp	r3, r2
 8001c50:	d102      	bne.n	8001c58 <HAL_TIM_PeriodElapsedCallback+0x28>
 8001c52:	2002      	movs	r0, #2
 8001c54:	f7ff fa62 	bl	800111c <push_event>
  if (htim->Instance == TIM1) push_event(EVENT_TASK_UART);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a06      	ldr	r2, [pc, #24]	@ (8001c78 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d102      	bne.n	8001c68 <HAL_TIM_PeriodElapsedCallback+0x38>
 8001c62:	2003      	movs	r0, #3
 8001c64:	f7ff fa5a 	bl	800111c <push_event>
}
 8001c68:	bf00      	nop
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40000400 	.word	0x40000400
 8001c74:	40000800 	.word	0x40000800
 8001c78:	40012c00 	.word	0x40012c00

08001c7c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	b084      	sub	sp, #16
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1) {
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a23      	ldr	r2, [pc, #140]	@ (8001d18 <HAL_UART_RxCpltCallback+0x9c>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d140      	bne.n	8001d10 <HAL_UART_RxCpltCallback+0x94>

    char c = (char)app.rx_byte;
 8001c8e:	4b23      	ldr	r3, [pc, #140]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001c90:	7adb      	ldrb	r3, [r3, #11]
 8001c92:	73fb      	strb	r3, [r7, #15]

    // kết thúc dòng
    if (c == '\n' || c == '\r' || c == ';') {
 8001c94:	7bfb      	ldrb	r3, [r7, #15]
 8001c96:	2b0a      	cmp	r3, #10
 8001c98:	d005      	beq.n	8001ca6 <HAL_UART_RxCpltCallback+0x2a>
 8001c9a:	7bfb      	ldrb	r3, [r7, #15]
 8001c9c:	2b0d      	cmp	r3, #13
 8001c9e:	d002      	beq.n	8001ca6 <HAL_UART_RxCpltCallback+0x2a>
 8001ca0:	7bfb      	ldrb	r3, [r7, #15]
 8001ca2:	2b3b      	cmp	r3, #59	@ 0x3b
 8001ca4:	d118      	bne.n	8001cd8 <HAL_UART_RxCpltCallback+0x5c>
      if (app.rx_len > 0) {
 8001ca6:	4b1d      	ldr	r3, [pc, #116]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001ca8:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d02a      	beq.n	8001d06 <HAL_UART_RxCpltCallback+0x8a>
        app.rx_line[app.rx_len] = 0;
 8001cb0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001cb2:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001cb6:	461a      	mov	r2, r3
 8001cb8:	4b18      	ldr	r3, [pc, #96]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001cba:	4413      	add	r3, r2
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	731a      	strb	r2, [r3, #12]
        app.rx_len = 0;
 8001cc0:	4b16      	ldr	r3, [pc, #88]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        push_event(EVENT_TASK_CMD); // Đẩy sự kiện xử lý lệnh
 8001cc8:	2004      	movs	r0, #4
 8001cca:	f7ff fa27 	bl	800111c <push_event>
        app.line_ready = 1;
 8001cce:	4b13      	ldr	r3, [pc, #76]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      if (app.rx_len > 0) {
 8001cd6:	e016      	b.n	8001d06 <HAL_UART_RxCpltCallback+0x8a>
      }
    } else {
      // tích lũy ký tự
      if (app.rx_len < (sizeof(app.rx_line) - 1)) {
 8001cd8:	4b10      	ldr	r3, [pc, #64]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001cda:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001cde:	2b3e      	cmp	r3, #62	@ 0x3e
 8001ce0:	d80d      	bhi.n	8001cfe <HAL_UART_RxCpltCallback+0x82>
        app.rx_line[app.rx_len++] = c;
 8001ce2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001ce4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8001ce8:	1c5a      	adds	r2, r3, #1
 8001cea:	b2d1      	uxtb	r1, r2
 8001cec:	4a0b      	ldr	r2, [pc, #44]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001cee:	f882 104c 	strb.w	r1, [r2, #76]	@ 0x4c
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	4b09      	ldr	r3, [pc, #36]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001cf6:	4413      	add	r3, r2
 8001cf8:	7bfa      	ldrb	r2, [r7, #15]
 8001cfa:	731a      	strb	r2, [r3, #12]
 8001cfc:	e003      	b.n	8001d06 <HAL_UART_RxCpltCallback+0x8a>
      } else {
        // overflow -> reset
        app.rx_len = 0;
 8001cfe:	4b07      	ldr	r3, [pc, #28]	@ (8001d1c <HAL_UART_RxCpltCallback+0xa0>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
    }

    // nhận tiếp byte sau
    HAL_UART_Receive_IT(&huart1, &app.rx_byte, 1);
 8001d06:	2201      	movs	r2, #1
 8001d08:	4905      	ldr	r1, [pc, #20]	@ (8001d20 <HAL_UART_RxCpltCallback+0xa4>)
 8001d0a:	4806      	ldr	r0, [pc, #24]	@ (8001d24 <HAL_UART_RxCpltCallback+0xa8>)
 8001d0c:	f002 fc7b 	bl	8004606 <HAL_UART_Receive_IT>
  }
}
 8001d10:	bf00      	nop
 8001d12:	3710      	adds	r7, #16
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	40013800 	.word	0x40013800
 8001d1c:	200003d4 	.word	0x200003d4
 8001d20:	200003df 	.word	0x200003df
 8001d24:	20000378 	.word	0x20000378

08001d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d2c:	b672      	cpsid	i
}
 8001d2e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d30:	bf00      	nop
 8001d32:	e7fd      	b.n	8001d30 <Error_Handler+0x8>

08001d34 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d3a:	4b15      	ldr	r3, [pc, #84]	@ (8001d90 <HAL_MspInit+0x5c>)
 8001d3c:	699b      	ldr	r3, [r3, #24]
 8001d3e:	4a14      	ldr	r2, [pc, #80]	@ (8001d90 <HAL_MspInit+0x5c>)
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	6193      	str	r3, [r2, #24]
 8001d46:	4b12      	ldr	r3, [pc, #72]	@ (8001d90 <HAL_MspInit+0x5c>)
 8001d48:	699b      	ldr	r3, [r3, #24]
 8001d4a:	f003 0301 	and.w	r3, r3, #1
 8001d4e:	60bb      	str	r3, [r7, #8]
 8001d50:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d52:	4b0f      	ldr	r3, [pc, #60]	@ (8001d90 <HAL_MspInit+0x5c>)
 8001d54:	69db      	ldr	r3, [r3, #28]
 8001d56:	4a0e      	ldr	r2, [pc, #56]	@ (8001d90 <HAL_MspInit+0x5c>)
 8001d58:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d5c:	61d3      	str	r3, [r2, #28]
 8001d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001d90 <HAL_MspInit+0x5c>)
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d66:	607b      	str	r3, [r7, #4]
 8001d68:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d6a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d94 <HAL_MspInit+0x60>)
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d76:	60fb      	str	r3, [r7, #12]
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d7e:	60fb      	str	r3, [r7, #12]
 8001d80:	4a04      	ldr	r2, [pc, #16]	@ (8001d94 <HAL_MspInit+0x60>)
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d86:	bf00      	nop
 8001d88:	3714      	adds	r7, #20
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40010000 	.word	0x40010000

08001d98 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b088      	sub	sp, #32
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 0310 	add.w	r3, r7, #16
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4a15      	ldr	r2, [pc, #84]	@ (8001e08 <HAL_I2C_MspInit+0x70>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d123      	bne.n	8001e00 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001db8:	4b14      	ldr	r3, [pc, #80]	@ (8001e0c <HAL_I2C_MspInit+0x74>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	4a13      	ldr	r2, [pc, #76]	@ (8001e0c <HAL_I2C_MspInit+0x74>)
 8001dbe:	f043 0308 	orr.w	r3, r3, #8
 8001dc2:	6193      	str	r3, [r2, #24]
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <HAL_I2C_MspInit+0x74>)
 8001dc6:	699b      	ldr	r3, [r3, #24]
 8001dc8:	f003 0308 	and.w	r3, r3, #8
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dd0:	23c0      	movs	r3, #192	@ 0xc0
 8001dd2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dd4:	2312      	movs	r3, #18
 8001dd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dd8:	2303      	movs	r3, #3
 8001dda:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ddc:	f107 0310 	add.w	r3, r7, #16
 8001de0:	4619      	mov	r1, r3
 8001de2:	480b      	ldr	r0, [pc, #44]	@ (8001e10 <HAL_I2C_MspInit+0x78>)
 8001de4:	f000 fc98 	bl	8002718 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001de8:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <HAL_I2C_MspInit+0x74>)
 8001dea:	69db      	ldr	r3, [r3, #28]
 8001dec:	4a07      	ldr	r2, [pc, #28]	@ (8001e0c <HAL_I2C_MspInit+0x74>)
 8001dee:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001df2:	61d3      	str	r3, [r2, #28]
 8001df4:	4b05      	ldr	r3, [pc, #20]	@ (8001e0c <HAL_I2C_MspInit+0x74>)
 8001df6:	69db      	ldr	r3, [r3, #28]
 8001df8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001e00:	bf00      	nop
 8001e02:	3720      	adds	r7, #32
 8001e04:	46bd      	mov	sp, r7
 8001e06:	bd80      	pop	{r7, pc}
 8001e08:	40005400 	.word	0x40005400
 8001e0c:	40021000 	.word	0x40021000
 8001e10:	40010c00 	.word	0x40010c00

08001e14 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	4a30      	ldr	r2, [pc, #192]	@ (8001ee4 <HAL_TIM_Base_MspInit+0xd0>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d114      	bne.n	8001e50 <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e26:	4b30      	ldr	r3, [pc, #192]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001e28:	699b      	ldr	r3, [r3, #24]
 8001e2a:	4a2f      	ldr	r2, [pc, #188]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001e2c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001e30:	6193      	str	r3, [r2, #24]
 8001e32:	4b2d      	ldr	r3, [pc, #180]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001e34:	699b      	ldr	r3, [r3, #24]
 8001e36:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001e3a:	617b      	str	r3, [r7, #20]
 8001e3c:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001e3e:	2200      	movs	r2, #0
 8001e40:	2100      	movs	r1, #0
 8001e42:	2019      	movs	r0, #25
 8001e44:	f000 fb7f 	bl	8002546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001e48:	2019      	movs	r0, #25
 8001e4a:	f000 fb98 	bl	800257e <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001e4e:	e044      	b.n	8001eda <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM2)
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e58:	d10c      	bne.n	8001e74 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e5a:	4b23      	ldr	r3, [pc, #140]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001e5c:	69db      	ldr	r3, [r3, #28]
 8001e5e:	4a22      	ldr	r2, [pc, #136]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001e60:	f043 0301 	orr.w	r3, r3, #1
 8001e64:	61d3      	str	r3, [r2, #28]
 8001e66:	4b20      	ldr	r3, [pc, #128]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001e68:	69db      	ldr	r3, [r3, #28]
 8001e6a:	f003 0301 	and.w	r3, r3, #1
 8001e6e:	613b      	str	r3, [r7, #16]
 8001e70:	693b      	ldr	r3, [r7, #16]
}
 8001e72:	e032      	b.n	8001eda <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM3)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a1c      	ldr	r2, [pc, #112]	@ (8001eec <HAL_TIM_Base_MspInit+0xd8>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d114      	bne.n	8001ea8 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001e7e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001e80:	69db      	ldr	r3, [r3, #28]
 8001e82:	4a19      	ldr	r2, [pc, #100]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001e84:	f043 0302 	orr.w	r3, r3, #2
 8001e88:	61d3      	str	r3, [r2, #28]
 8001e8a:	4b17      	ldr	r3, [pc, #92]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001e8c:	69db      	ldr	r3, [r3, #28]
 8001e8e:	f003 0302 	and.w	r3, r3, #2
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001e96:	2200      	movs	r2, #0
 8001e98:	2100      	movs	r1, #0
 8001e9a:	201d      	movs	r0, #29
 8001e9c:	f000 fb53 	bl	8002546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001ea0:	201d      	movs	r0, #29
 8001ea2:	f000 fb6c 	bl	800257e <HAL_NVIC_EnableIRQ>
}
 8001ea6:	e018      	b.n	8001eda <HAL_TIM_Base_MspInit+0xc6>
  else if(htim_base->Instance==TIM4)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a10      	ldr	r2, [pc, #64]	@ (8001ef0 <HAL_TIM_Base_MspInit+0xdc>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d113      	bne.n	8001eda <HAL_TIM_Base_MspInit+0xc6>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001eb2:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001eb4:	69db      	ldr	r3, [r3, #28]
 8001eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001eb8:	f043 0304 	orr.w	r3, r3, #4
 8001ebc:	61d3      	str	r3, [r2, #28]
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <HAL_TIM_Base_MspInit+0xd4>)
 8001ec0:	69db      	ldr	r3, [r3, #28]
 8001ec2:	f003 0304 	and.w	r3, r3, #4
 8001ec6:	60bb      	str	r3, [r7, #8]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001eca:	2200      	movs	r2, #0
 8001ecc:	2100      	movs	r1, #0
 8001ece:	201e      	movs	r0, #30
 8001ed0:	f000 fb39 	bl	8002546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001ed4:	201e      	movs	r0, #30
 8001ed6:	f000 fb52 	bl	800257e <HAL_NVIC_EnableIRQ>
}
 8001eda:	bf00      	nop
 8001edc:	3718      	adds	r7, #24
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	bf00      	nop
 8001ee4:	40012c00 	.word	0x40012c00
 8001ee8:	40021000 	.word	0x40021000
 8001eec:	40000400 	.word	0x40000400
 8001ef0:	40000800 	.word	0x40000800

08001ef4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b088      	sub	sp, #32
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efc:	f107 0310 	add.w	r3, r7, #16
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	4a20      	ldr	r2, [pc, #128]	@ (8001f90 <HAL_UART_MspInit+0x9c>)
 8001f10:	4293      	cmp	r3, r2
 8001f12:	d139      	bne.n	8001f88 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f14:	4b1f      	ldr	r3, [pc, #124]	@ (8001f94 <HAL_UART_MspInit+0xa0>)
 8001f16:	699b      	ldr	r3, [r3, #24]
 8001f18:	4a1e      	ldr	r2, [pc, #120]	@ (8001f94 <HAL_UART_MspInit+0xa0>)
 8001f1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f1e:	6193      	str	r3, [r2, #24]
 8001f20:	4b1c      	ldr	r3, [pc, #112]	@ (8001f94 <HAL_UART_MspInit+0xa0>)
 8001f22:	699b      	ldr	r3, [r3, #24]
 8001f24:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f28:	60fb      	str	r3, [r7, #12]
 8001f2a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f2c:	4b19      	ldr	r3, [pc, #100]	@ (8001f94 <HAL_UART_MspInit+0xa0>)
 8001f2e:	699b      	ldr	r3, [r3, #24]
 8001f30:	4a18      	ldr	r2, [pc, #96]	@ (8001f94 <HAL_UART_MspInit+0xa0>)
 8001f32:	f043 0304 	orr.w	r3, r3, #4
 8001f36:	6193      	str	r3, [r2, #24]
 8001f38:	4b16      	ldr	r3, [pc, #88]	@ (8001f94 <HAL_UART_MspInit+0xa0>)
 8001f3a:	699b      	ldr	r3, [r3, #24]
 8001f3c:	f003 0304 	and.w	r3, r3, #4
 8001f40:	60bb      	str	r3, [r7, #8]
 8001f42:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f48:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f4a:	2302      	movs	r3, #2
 8001f4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f4e:	2303      	movs	r3, #3
 8001f50:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f52:	f107 0310 	add.w	r3, r7, #16
 8001f56:	4619      	mov	r1, r3
 8001f58:	480f      	ldr	r0, [pc, #60]	@ (8001f98 <HAL_UART_MspInit+0xa4>)
 8001f5a:	f000 fbdd 	bl	8002718 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f5e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f64:	2300      	movs	r3, #0
 8001f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6c:	f107 0310 	add.w	r3, r7, #16
 8001f70:	4619      	mov	r1, r3
 8001f72:	4809      	ldr	r0, [pc, #36]	@ (8001f98 <HAL_UART_MspInit+0xa4>)
 8001f74:	f000 fbd0 	bl	8002718 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001f78:	2200      	movs	r2, #0
 8001f7a:	2100      	movs	r1, #0
 8001f7c:	2025      	movs	r0, #37	@ 0x25
 8001f7e:	f000 fae2 	bl	8002546 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001f82:	2025      	movs	r0, #37	@ 0x25
 8001f84:	f000 fafb 	bl	800257e <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001f88:	bf00      	nop
 8001f8a:	3720      	adds	r7, #32
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40013800 	.word	0x40013800
 8001f94:	40021000 	.word	0x40021000
 8001f98:	40010800 	.word	0x40010800

08001f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fa0:	bf00      	nop
 8001fa2:	e7fd      	b.n	8001fa0 <NMI_Handler+0x4>

08001fa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fa8:	bf00      	nop
 8001faa:	e7fd      	b.n	8001fa8 <HardFault_Handler+0x4>

08001fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fac:	b480      	push	{r7}
 8001fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb0:	bf00      	nop
 8001fb2:	e7fd      	b.n	8001fb0 <MemManage_Handler+0x4>

08001fb4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb4:	b480      	push	{r7}
 8001fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fb8:	bf00      	nop
 8001fba:	e7fd      	b.n	8001fb8 <BusFault_Handler+0x4>

08001fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc0:	bf00      	nop
 8001fc2:	e7fd      	b.n	8001fc0 <UsageFault_Handler+0x4>

08001fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc4:	b480      	push	{r7}
 8001fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fc8:	bf00      	nop
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bc80      	pop	{r7}
 8001fce:	4770      	bx	lr

08001fd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bc80      	pop	{r7}
 8001fda:	4770      	bx	lr

08001fdc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe0:	bf00      	nop
 8001fe2:	46bd      	mov	sp, r7
 8001fe4:	bc80      	pop	{r7}
 8001fe6:	4770      	bx	lr

08001fe8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001fec:	f000 f994 	bl	8002318 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff0:	bf00      	nop
 8001ff2:	bd80      	pop	{r7, pc}

08001ff4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ff8:	4802      	ldr	r0, [pc, #8]	@ (8002004 <TIM1_UP_IRQHandler+0x10>)
 8001ffa:	f001 fed9 	bl	8003db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001ffe:	bf00      	nop
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	20000258 	.word	0x20000258

08002008 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800200c:	4802      	ldr	r0, [pc, #8]	@ (8002018 <TIM3_IRQHandler+0x10>)
 800200e:	f001 fecf 	bl	8003db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002012:	bf00      	nop
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	200002e8 	.word	0x200002e8

0800201c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002020:	4802      	ldr	r0, [pc, #8]	@ (800202c <TIM4_IRQHandler+0x10>)
 8002022:	f001 fec5 	bl	8003db0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002026:	bf00      	nop
 8002028:	bd80      	pop	{r7, pc}
 800202a:	bf00      	nop
 800202c:	20000330 	.word	0x20000330

08002030 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002034:	4802      	ldr	r0, [pc, #8]	@ (8002040 <USART1_IRQHandler+0x10>)
 8002036:	f002 fb0b 	bl	8004650 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	20000378 	.word	0x20000378

08002044 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  return 1;
 8002048:	2301      	movs	r3, #1
}
 800204a:	4618      	mov	r0, r3
 800204c:	46bd      	mov	sp, r7
 800204e:	bc80      	pop	{r7}
 8002050:	4770      	bx	lr

08002052 <_kill>:

int _kill(int pid, int sig)
{
 8002052:	b580      	push	{r7, lr}
 8002054:	b082      	sub	sp, #8
 8002056:	af00      	add	r7, sp, #0
 8002058:	6078      	str	r0, [r7, #4]
 800205a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800205c:	f004 f912 	bl	8006284 <__errno>
 8002060:	4603      	mov	r3, r0
 8002062:	2216      	movs	r2, #22
 8002064:	601a      	str	r2, [r3, #0]
  return -1;
 8002066:	f04f 33ff 	mov.w	r3, #4294967295
}
 800206a:	4618      	mov	r0, r3
 800206c:	3708      	adds	r7, #8
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}

08002072 <_exit>:

void _exit (int status)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	b082      	sub	sp, #8
 8002076:	af00      	add	r7, sp, #0
 8002078:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800207a:	f04f 31ff 	mov.w	r1, #4294967295
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7ff ffe7 	bl	8002052 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002084:	bf00      	nop
 8002086:	e7fd      	b.n	8002084 <_exit+0x12>

08002088 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002094:	2300      	movs	r3, #0
 8002096:	617b      	str	r3, [r7, #20]
 8002098:	e00a      	b.n	80020b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800209a:	f3af 8000 	nop.w
 800209e:	4601      	mov	r1, r0
 80020a0:	68bb      	ldr	r3, [r7, #8]
 80020a2:	1c5a      	adds	r2, r3, #1
 80020a4:	60ba      	str	r2, [r7, #8]
 80020a6:	b2ca      	uxtb	r2, r1
 80020a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3301      	adds	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	dbf0      	blt.n	800209a <_read+0x12>
  }

  return len;
 80020b8:	687b      	ldr	r3, [r7, #4]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80020c2:	b580      	push	{r7, lr}
 80020c4:	b086      	sub	sp, #24
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	60f8      	str	r0, [r7, #12]
 80020ca:	60b9      	str	r1, [r7, #8]
 80020cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ce:	2300      	movs	r3, #0
 80020d0:	617b      	str	r3, [r7, #20]
 80020d2:	e009      	b.n	80020e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	1c5a      	adds	r2, r3, #1
 80020d8:	60ba      	str	r2, [r7, #8]
 80020da:	781b      	ldrb	r3, [r3, #0]
 80020dc:	4618      	mov	r0, r3
 80020de:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	3301      	adds	r3, #1
 80020e6:	617b      	str	r3, [r7, #20]
 80020e8:	697a      	ldr	r2, [r7, #20]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	dbf1      	blt.n	80020d4 <_write+0x12>
  }
  return len;
 80020f0:	687b      	ldr	r3, [r7, #4]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3718      	adds	r7, #24
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <_close>:

int _close(int file)
{
 80020fa:	b480      	push	{r7}
 80020fc:	b083      	sub	sp, #12
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002102:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002106:	4618      	mov	r0, r3
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
 8002118:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002120:	605a      	str	r2, [r3, #4]
  return 0;
 8002122:	2300      	movs	r3, #0
}
 8002124:	4618      	mov	r0, r3
 8002126:	370c      	adds	r7, #12
 8002128:	46bd      	mov	sp, r7
 800212a:	bc80      	pop	{r7}
 800212c:	4770      	bx	lr

0800212e <_isatty>:

int _isatty(int file)
{
 800212e:	b480      	push	{r7}
 8002130:	b083      	sub	sp, #12
 8002132:	af00      	add	r7, sp, #0
 8002134:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002136:	2301      	movs	r3, #1
}
 8002138:	4618      	mov	r0, r3
 800213a:	370c      	adds	r7, #12
 800213c:	46bd      	mov	sp, r7
 800213e:	bc80      	pop	{r7}
 8002140:	4770      	bx	lr

08002142 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002142:	b480      	push	{r7}
 8002144:	b085      	sub	sp, #20
 8002146:	af00      	add	r7, sp, #0
 8002148:	60f8      	str	r0, [r7, #12]
 800214a:	60b9      	str	r1, [r7, #8]
 800214c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3714      	adds	r7, #20
 8002154:	46bd      	mov	sp, r7
 8002156:	bc80      	pop	{r7}
 8002158:	4770      	bx	lr
	...

0800215c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b086      	sub	sp, #24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002164:	4a14      	ldr	r2, [pc, #80]	@ (80021b8 <_sbrk+0x5c>)
 8002166:	4b15      	ldr	r3, [pc, #84]	@ (80021bc <_sbrk+0x60>)
 8002168:	1ad3      	subs	r3, r2, r3
 800216a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002170:	4b13      	ldr	r3, [pc, #76]	@ (80021c0 <_sbrk+0x64>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	2b00      	cmp	r3, #0
 8002176:	d102      	bne.n	800217e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002178:	4b11      	ldr	r3, [pc, #68]	@ (80021c0 <_sbrk+0x64>)
 800217a:	4a12      	ldr	r2, [pc, #72]	@ (80021c4 <_sbrk+0x68>)
 800217c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800217e:	4b10      	ldr	r3, [pc, #64]	@ (80021c0 <_sbrk+0x64>)
 8002180:	681a      	ldr	r2, [r3, #0]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	4413      	add	r3, r2
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	429a      	cmp	r2, r3
 800218a:	d207      	bcs.n	800219c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800218c:	f004 f87a 	bl	8006284 <__errno>
 8002190:	4603      	mov	r3, r0
 8002192:	220c      	movs	r2, #12
 8002194:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002196:	f04f 33ff 	mov.w	r3, #4294967295
 800219a:	e009      	b.n	80021b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800219c:	4b08      	ldr	r3, [pc, #32]	@ (80021c0 <_sbrk+0x64>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021a2:	4b07      	ldr	r3, [pc, #28]	@ (80021c0 <_sbrk+0x64>)
 80021a4:	681a      	ldr	r2, [r3, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4413      	add	r3, r2
 80021aa:	4a05      	ldr	r2, [pc, #20]	@ (80021c0 <_sbrk+0x64>)
 80021ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80021ae:	68fb      	ldr	r3, [r7, #12]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}
 80021b8:	20005000 	.word	0x20005000
 80021bc:	00000400 	.word	0x00000400
 80021c0:	20000424 	.word	0x20000424
 80021c4:	20000580 	.word	0x20000580

080021c8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80021cc:	bf00      	nop
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bc80      	pop	{r7}
 80021d2:	4770      	bx	lr

080021d4 <TIM2_Delay_Init>:
#include "time_delay.h"

static TIM_HandleTypeDef *g_htim = NULL;

void TIM2_Delay_Init(TIM_HandleTypeDef *htim)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
    g_htim = htim;
 80021dc:	4a06      	ldr	r2, [pc, #24]	@ (80021f8 <TIM2_Delay_Init+0x24>)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	6013      	str	r3, [r2, #0]
    __HAL_TIM_SET_COUNTER(g_htim, 0);
 80021e2:	4b05      	ldr	r3, [pc, #20]	@ (80021f8 <TIM2_Delay_Init+0x24>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2200      	movs	r2, #0
 80021ea:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80021ec:	bf00      	nop
 80021ee:	370c      	adds	r7, #12
 80021f0:	46bd      	mov	sp, r7
 80021f2:	bc80      	pop	{r7}
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	20000428 	.word	0x20000428

080021fc <micros>:

uint32_t micros(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
    return __HAL_TIM_GET_COUNTER(g_htim); // 1 tick = 1us (vì PSC đã set)
 8002200:	4b03      	ldr	r3, [pc, #12]	@ (8002210 <micros+0x14>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8002208:	4618      	mov	r0, r3
 800220a:	46bd      	mov	sp, r7
 800220c:	bc80      	pop	{r7}
 800220e:	4770      	bx	lr
 8002210:	20000428 	.word	0x20000428

08002214 <delay_us>:

void delay_us(uint32_t us)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b084      	sub	sp, #16
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
    uint32_t start = micros();
 800221c:	f7ff ffee 	bl	80021fc <micros>
 8002220:	60f8      	str	r0, [r7, #12]
    while ((uint32_t)(micros() - start) < us) { }
 8002222:	bf00      	nop
 8002224:	f7ff ffea 	bl	80021fc <micros>
 8002228:	4602      	mov	r2, r0
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	687a      	ldr	r2, [r7, #4]
 8002230:	429a      	cmp	r2, r3
 8002232:	d8f7      	bhi.n	8002224 <delay_us+0x10>
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
	...

08002240 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002240:	f7ff ffc2 	bl	80021c8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002244:	480b      	ldr	r0, [pc, #44]	@ (8002274 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8002246:	490c      	ldr	r1, [pc, #48]	@ (8002278 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8002248:	4a0c      	ldr	r2, [pc, #48]	@ (800227c <LoopFillZerobss+0x16>)
  movs r3, #0
 800224a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800224c:	e002      	b.n	8002254 <LoopCopyDataInit>

0800224e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800224e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002250:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002252:	3304      	adds	r3, #4

08002254 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002254:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002256:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002258:	d3f9      	bcc.n	800224e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800225a:	4a09      	ldr	r2, [pc, #36]	@ (8002280 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800225c:	4c09      	ldr	r4, [pc, #36]	@ (8002284 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800225e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002260:	e001      	b.n	8002266 <LoopFillZerobss>

08002262 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002262:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002264:	3204      	adds	r2, #4

08002266 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002266:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002268:	d3fb      	bcc.n	8002262 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800226a:	f004 f811 	bl	8006290 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800226e:	f7ff f9e5 	bl	800163c <main>
  bx lr
 8002272:	4770      	bx	lr
  ldr r0, =_sdata
 8002274:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002278:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800227c:	0800a7a4 	.word	0x0800a7a4
  ldr r2, =_sbss
 8002280:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002284:	2000057c 	.word	0x2000057c

08002288 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002288:	e7fe      	b.n	8002288 <ADC1_2_IRQHandler>
	...

0800228c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002290:	4b08      	ldr	r3, [pc, #32]	@ (80022b4 <HAL_Init+0x28>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a07      	ldr	r2, [pc, #28]	@ (80022b4 <HAL_Init+0x28>)
 8002296:	f043 0310 	orr.w	r3, r3, #16
 800229a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800229c:	2003      	movs	r0, #3
 800229e:	f000 f947 	bl	8002530 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022a2:	200f      	movs	r0, #15
 80022a4:	f000 f808 	bl	80022b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022a8:	f7ff fd44 	bl	8001d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022ac:	2300      	movs	r3, #0
}
 80022ae:	4618      	mov	r0, r3
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	40022000 	.word	0x40022000

080022b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022c0:	4b12      	ldr	r3, [pc, #72]	@ (800230c <HAL_InitTick+0x54>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	4b12      	ldr	r3, [pc, #72]	@ (8002310 <HAL_InitTick+0x58>)
 80022c6:	781b      	ldrb	r3, [r3, #0]
 80022c8:	4619      	mov	r1, r3
 80022ca:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80022d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80022d6:	4618      	mov	r0, r3
 80022d8:	f000 f95f 	bl	800259a <HAL_SYSTICK_Config>
 80022dc:	4603      	mov	r3, r0
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d001      	beq.n	80022e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e00e      	b.n	8002304 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2b0f      	cmp	r3, #15
 80022ea:	d80a      	bhi.n	8002302 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80022ec:	2200      	movs	r2, #0
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	f04f 30ff 	mov.w	r0, #4294967295
 80022f4:	f000 f927 	bl	8002546 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80022f8:	4a06      	ldr	r2, [pc, #24]	@ (8002314 <HAL_InitTick+0x5c>)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80022fe:	2300      	movs	r3, #0
 8002300:	e000      	b.n	8002304 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
}
 8002304:	4618      	mov	r0, r3
 8002306:	3708      	adds	r7, #8
 8002308:	46bd      	mov	sp, r7
 800230a:	bd80      	pop	{r7, pc}
 800230c:	20000000 	.word	0x20000000
 8002310:	20000008 	.word	0x20000008
 8002314:	20000004 	.word	0x20000004

08002318 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800231c:	4b05      	ldr	r3, [pc, #20]	@ (8002334 <HAL_IncTick+0x1c>)
 800231e:	781b      	ldrb	r3, [r3, #0]
 8002320:	461a      	mov	r2, r3
 8002322:	4b05      	ldr	r3, [pc, #20]	@ (8002338 <HAL_IncTick+0x20>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4413      	add	r3, r2
 8002328:	4a03      	ldr	r2, [pc, #12]	@ (8002338 <HAL_IncTick+0x20>)
 800232a:	6013      	str	r3, [r2, #0]
}
 800232c:	bf00      	nop
 800232e:	46bd      	mov	sp, r7
 8002330:	bc80      	pop	{r7}
 8002332:	4770      	bx	lr
 8002334:	20000008 	.word	0x20000008
 8002338:	2000042c 	.word	0x2000042c

0800233c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800233c:	b480      	push	{r7}
 800233e:	af00      	add	r7, sp, #0
  return uwTick;
 8002340:	4b02      	ldr	r3, [pc, #8]	@ (800234c <HAL_GetTick+0x10>)
 8002342:	681b      	ldr	r3, [r3, #0]
}
 8002344:	4618      	mov	r0, r3
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr
 800234c:	2000042c 	.word	0x2000042c

08002350 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b084      	sub	sp, #16
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002358:	f7ff fff0 	bl	800233c <HAL_GetTick>
 800235c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002368:	d005      	beq.n	8002376 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800236a:	4b0a      	ldr	r3, [pc, #40]	@ (8002394 <HAL_Delay+0x44>)
 800236c:	781b      	ldrb	r3, [r3, #0]
 800236e:	461a      	mov	r2, r3
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	4413      	add	r3, r2
 8002374:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002376:	bf00      	nop
 8002378:	f7ff ffe0 	bl	800233c <HAL_GetTick>
 800237c:	4602      	mov	r2, r0
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	1ad3      	subs	r3, r2, r3
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	429a      	cmp	r2, r3
 8002386:	d8f7      	bhi.n	8002378 <HAL_Delay+0x28>
  {
  }
}
 8002388:	bf00      	nop
 800238a:	bf00      	nop
 800238c:	3710      	adds	r7, #16
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000008 	.word	0x20000008

08002398 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002398:	b480      	push	{r7}
 800239a:	b085      	sub	sp, #20
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f003 0307 	and.w	r3, r3, #7
 80023a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023a8:	4b0c      	ldr	r3, [pc, #48]	@ (80023dc <__NVIC_SetPriorityGrouping+0x44>)
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023ae:	68ba      	ldr	r2, [r7, #8]
 80023b0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80023b4:	4013      	ands	r3, r2
 80023b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023c0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80023c4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023ca:	4a04      	ldr	r2, [pc, #16]	@ (80023dc <__NVIC_SetPriorityGrouping+0x44>)
 80023cc:	68bb      	ldr	r3, [r7, #8]
 80023ce:	60d3      	str	r3, [r2, #12]
}
 80023d0:	bf00      	nop
 80023d2:	3714      	adds	r7, #20
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bc80      	pop	{r7}
 80023d8:	4770      	bx	lr
 80023da:	bf00      	nop
 80023dc:	e000ed00 	.word	0xe000ed00

080023e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80023e0:	b480      	push	{r7}
 80023e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80023e4:	4b04      	ldr	r3, [pc, #16]	@ (80023f8 <__NVIC_GetPriorityGrouping+0x18>)
 80023e6:	68db      	ldr	r3, [r3, #12]
 80023e8:	0a1b      	lsrs	r3, r3, #8
 80023ea:	f003 0307 	and.w	r3, r3, #7
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bc80      	pop	{r7}
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	e000ed00 	.word	0xe000ed00

080023fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b083      	sub	sp, #12
 8002400:	af00      	add	r7, sp, #0
 8002402:	4603      	mov	r3, r0
 8002404:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240a:	2b00      	cmp	r3, #0
 800240c:	db0b      	blt.n	8002426 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800240e:	79fb      	ldrb	r3, [r7, #7]
 8002410:	f003 021f 	and.w	r2, r3, #31
 8002414:	4906      	ldr	r1, [pc, #24]	@ (8002430 <__NVIC_EnableIRQ+0x34>)
 8002416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241a:	095b      	lsrs	r3, r3, #5
 800241c:	2001      	movs	r0, #1
 800241e:	fa00 f202 	lsl.w	r2, r0, r2
 8002422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002426:	bf00      	nop
 8002428:	370c      	adds	r7, #12
 800242a:	46bd      	mov	sp, r7
 800242c:	bc80      	pop	{r7}
 800242e:	4770      	bx	lr
 8002430:	e000e100 	.word	0xe000e100

08002434 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002434:	b480      	push	{r7}
 8002436:	b083      	sub	sp, #12
 8002438:	af00      	add	r7, sp, #0
 800243a:	4603      	mov	r3, r0
 800243c:	6039      	str	r1, [r7, #0]
 800243e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002440:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002444:	2b00      	cmp	r3, #0
 8002446:	db0a      	blt.n	800245e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	b2da      	uxtb	r2, r3
 800244c:	490c      	ldr	r1, [pc, #48]	@ (8002480 <__NVIC_SetPriority+0x4c>)
 800244e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002452:	0112      	lsls	r2, r2, #4
 8002454:	b2d2      	uxtb	r2, r2
 8002456:	440b      	add	r3, r1
 8002458:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800245c:	e00a      	b.n	8002474 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800245e:	683b      	ldr	r3, [r7, #0]
 8002460:	b2da      	uxtb	r2, r3
 8002462:	4908      	ldr	r1, [pc, #32]	@ (8002484 <__NVIC_SetPriority+0x50>)
 8002464:	79fb      	ldrb	r3, [r7, #7]
 8002466:	f003 030f 	and.w	r3, r3, #15
 800246a:	3b04      	subs	r3, #4
 800246c:	0112      	lsls	r2, r2, #4
 800246e:	b2d2      	uxtb	r2, r2
 8002470:	440b      	add	r3, r1
 8002472:	761a      	strb	r2, [r3, #24]
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	bc80      	pop	{r7}
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	e000e100 	.word	0xe000e100
 8002484:	e000ed00 	.word	0xe000ed00

08002488 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002488:	b480      	push	{r7}
 800248a:	b089      	sub	sp, #36	@ 0x24
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	f003 0307 	and.w	r3, r3, #7
 800249a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	f1c3 0307 	rsb	r3, r3, #7
 80024a2:	2b04      	cmp	r3, #4
 80024a4:	bf28      	it	cs
 80024a6:	2304      	movcs	r3, #4
 80024a8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	3304      	adds	r3, #4
 80024ae:	2b06      	cmp	r3, #6
 80024b0:	d902      	bls.n	80024b8 <NVIC_EncodePriority+0x30>
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	3b03      	subs	r3, #3
 80024b6:	e000      	b.n	80024ba <NVIC_EncodePriority+0x32>
 80024b8:	2300      	movs	r3, #0
 80024ba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024bc:	f04f 32ff 	mov.w	r2, #4294967295
 80024c0:	69bb      	ldr	r3, [r7, #24]
 80024c2:	fa02 f303 	lsl.w	r3, r2, r3
 80024c6:	43da      	mvns	r2, r3
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	401a      	ands	r2, r3
 80024cc:	697b      	ldr	r3, [r7, #20]
 80024ce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024d0:	f04f 31ff 	mov.w	r1, #4294967295
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	fa01 f303 	lsl.w	r3, r1, r3
 80024da:	43d9      	mvns	r1, r3
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e0:	4313      	orrs	r3, r2
         );
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3724      	adds	r7, #36	@ 0x24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr

080024ec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	3b01      	subs	r3, #1
 80024f8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80024fc:	d301      	bcc.n	8002502 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80024fe:	2301      	movs	r3, #1
 8002500:	e00f      	b.n	8002522 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002502:	4a0a      	ldr	r2, [pc, #40]	@ (800252c <SysTick_Config+0x40>)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	3b01      	subs	r3, #1
 8002508:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800250a:	210f      	movs	r1, #15
 800250c:	f04f 30ff 	mov.w	r0, #4294967295
 8002510:	f7ff ff90 	bl	8002434 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002514:	4b05      	ldr	r3, [pc, #20]	@ (800252c <SysTick_Config+0x40>)
 8002516:	2200      	movs	r2, #0
 8002518:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800251a:	4b04      	ldr	r3, [pc, #16]	@ (800252c <SysTick_Config+0x40>)
 800251c:	2207      	movs	r2, #7
 800251e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002520:	2300      	movs	r3, #0
}
 8002522:	4618      	mov	r0, r3
 8002524:	3708      	adds	r7, #8
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	e000e010 	.word	0xe000e010

08002530 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f7ff ff2d 	bl	8002398 <__NVIC_SetPriorityGrouping>
}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002546:	b580      	push	{r7, lr}
 8002548:	b086      	sub	sp, #24
 800254a:	af00      	add	r7, sp, #0
 800254c:	4603      	mov	r3, r0
 800254e:	60b9      	str	r1, [r7, #8]
 8002550:	607a      	str	r2, [r7, #4]
 8002552:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002554:	2300      	movs	r3, #0
 8002556:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002558:	f7ff ff42 	bl	80023e0 <__NVIC_GetPriorityGrouping>
 800255c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	68b9      	ldr	r1, [r7, #8]
 8002562:	6978      	ldr	r0, [r7, #20]
 8002564:	f7ff ff90 	bl	8002488 <NVIC_EncodePriority>
 8002568:	4602      	mov	r2, r0
 800256a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800256e:	4611      	mov	r1, r2
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff ff5f 	bl	8002434 <__NVIC_SetPriority>
}
 8002576:	bf00      	nop
 8002578:	3718      	adds	r7, #24
 800257a:	46bd      	mov	sp, r7
 800257c:	bd80      	pop	{r7, pc}

0800257e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800257e:	b580      	push	{r7, lr}
 8002580:	b082      	sub	sp, #8
 8002582:	af00      	add	r7, sp, #0
 8002584:	4603      	mov	r3, r0
 8002586:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	4618      	mov	r0, r3
 800258e:	f7ff ff35 	bl	80023fc <__NVIC_EnableIRQ>
}
 8002592:	bf00      	nop
 8002594:	3708      	adds	r7, #8
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}

0800259a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800259a:	b580      	push	{r7, lr}
 800259c:	b082      	sub	sp, #8
 800259e:	af00      	add	r7, sp, #0
 80025a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7ff ffa2 	bl	80024ec <SysTick_Config>
 80025a8:	4603      	mov	r3, r0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b085      	sub	sp, #20
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b02      	cmp	r3, #2
 80025c8:	d008      	beq.n	80025dc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2204      	movs	r2, #4
 80025ce:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80025d8:	2301      	movs	r3, #1
 80025da:	e020      	b.n	800261e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f022 020e 	bic.w	r2, r2, #14
 80025ea:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f022 0201 	bic.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002604:	2101      	movs	r1, #1
 8002606:	fa01 f202 	lsl.w	r2, r1, r2
 800260a:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2200      	movs	r2, #0
 8002618:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800261c:	7bfb      	ldrb	r3, [r7, #15]
}
 800261e:	4618      	mov	r0, r3
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	bc80      	pop	{r7}
 8002626:	4770      	bx	lr

08002628 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002628:	b580      	push	{r7, lr}
 800262a:	b084      	sub	sp, #16
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002630:	2300      	movs	r3, #0
 8002632:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800263a:	b2db      	uxtb	r3, r3
 800263c:	2b02      	cmp	r3, #2
 800263e:	d005      	beq.n	800264c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2204      	movs	r2, #4
 8002644:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002646:	2301      	movs	r3, #1
 8002648:	73fb      	strb	r3, [r7, #15]
 800264a:	e051      	b.n	80026f0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	681a      	ldr	r2, [r3, #0]
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	f022 020e 	bic.w	r2, r2, #14
 800265a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f022 0201 	bic.w	r2, r2, #1
 800266a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a22      	ldr	r2, [pc, #136]	@ (80026fc <HAL_DMA_Abort_IT+0xd4>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d029      	beq.n	80026ca <HAL_DMA_Abort_IT+0xa2>
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a21      	ldr	r2, [pc, #132]	@ (8002700 <HAL_DMA_Abort_IT+0xd8>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d022      	beq.n	80026c6 <HAL_DMA_Abort_IT+0x9e>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a1f      	ldr	r2, [pc, #124]	@ (8002704 <HAL_DMA_Abort_IT+0xdc>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d01a      	beq.n	80026c0 <HAL_DMA_Abort_IT+0x98>
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a1e      	ldr	r2, [pc, #120]	@ (8002708 <HAL_DMA_Abort_IT+0xe0>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d012      	beq.n	80026ba <HAL_DMA_Abort_IT+0x92>
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a1c      	ldr	r2, [pc, #112]	@ (800270c <HAL_DMA_Abort_IT+0xe4>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d00a      	beq.n	80026b4 <HAL_DMA_Abort_IT+0x8c>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a1b      	ldr	r2, [pc, #108]	@ (8002710 <HAL_DMA_Abort_IT+0xe8>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d102      	bne.n	80026ae <HAL_DMA_Abort_IT+0x86>
 80026a8:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80026ac:	e00e      	b.n	80026cc <HAL_DMA_Abort_IT+0xa4>
 80026ae:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80026b2:	e00b      	b.n	80026cc <HAL_DMA_Abort_IT+0xa4>
 80026b4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80026b8:	e008      	b.n	80026cc <HAL_DMA_Abort_IT+0xa4>
 80026ba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80026be:	e005      	b.n	80026cc <HAL_DMA_Abort_IT+0xa4>
 80026c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80026c4:	e002      	b.n	80026cc <HAL_DMA_Abort_IT+0xa4>
 80026c6:	2310      	movs	r3, #16
 80026c8:	e000      	b.n	80026cc <HAL_DMA_Abort_IT+0xa4>
 80026ca:	2301      	movs	r3, #1
 80026cc:	4a11      	ldr	r2, [pc, #68]	@ (8002714 <HAL_DMA_Abort_IT+0xec>)
 80026ce:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2201      	movs	r2, #1
 80026d4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d003      	beq.n	80026f0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80026ec:	6878      	ldr	r0, [r7, #4]
 80026ee:	4798      	blx	r3
    } 
  }
  return status;
 80026f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026f2:	4618      	mov	r0, r3
 80026f4:	3710      	adds	r7, #16
 80026f6:	46bd      	mov	sp, r7
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	40020008 	.word	0x40020008
 8002700:	4002001c 	.word	0x4002001c
 8002704:	40020030 	.word	0x40020030
 8002708:	40020044 	.word	0x40020044
 800270c:	40020058 	.word	0x40020058
 8002710:	4002006c 	.word	0x4002006c
 8002714:	40020000 	.word	0x40020000

08002718 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002718:	b480      	push	{r7}
 800271a:	b08b      	sub	sp, #44	@ 0x2c
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002722:	2300      	movs	r3, #0
 8002724:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002726:	2300      	movs	r3, #0
 8002728:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800272a:	e169      	b.n	8002a00 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800272c:	2201      	movs	r2, #1
 800272e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002730:	fa02 f303 	lsl.w	r3, r2, r3
 8002734:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	69fa      	ldr	r2, [r7, #28]
 800273c:	4013      	ands	r3, r2
 800273e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	69fb      	ldr	r3, [r7, #28]
 8002744:	429a      	cmp	r2, r3
 8002746:	f040 8158 	bne.w	80029fa <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	4a9a      	ldr	r2, [pc, #616]	@ (80029b8 <HAL_GPIO_Init+0x2a0>)
 8002750:	4293      	cmp	r3, r2
 8002752:	d05e      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 8002754:	4a98      	ldr	r2, [pc, #608]	@ (80029b8 <HAL_GPIO_Init+0x2a0>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d875      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 800275a:	4a98      	ldr	r2, [pc, #608]	@ (80029bc <HAL_GPIO_Init+0x2a4>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d058      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 8002760:	4a96      	ldr	r2, [pc, #600]	@ (80029bc <HAL_GPIO_Init+0x2a4>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d86f      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 8002766:	4a96      	ldr	r2, [pc, #600]	@ (80029c0 <HAL_GPIO_Init+0x2a8>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d052      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 800276c:	4a94      	ldr	r2, [pc, #592]	@ (80029c0 <HAL_GPIO_Init+0x2a8>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d869      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 8002772:	4a94      	ldr	r2, [pc, #592]	@ (80029c4 <HAL_GPIO_Init+0x2ac>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d04c      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 8002778:	4a92      	ldr	r2, [pc, #584]	@ (80029c4 <HAL_GPIO_Init+0x2ac>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d863      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 800277e:	4a92      	ldr	r2, [pc, #584]	@ (80029c8 <HAL_GPIO_Init+0x2b0>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d046      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
 8002784:	4a90      	ldr	r2, [pc, #576]	@ (80029c8 <HAL_GPIO_Init+0x2b0>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d85d      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 800278a:	2b12      	cmp	r3, #18
 800278c:	d82a      	bhi.n	80027e4 <HAL_GPIO_Init+0xcc>
 800278e:	2b12      	cmp	r3, #18
 8002790:	d859      	bhi.n	8002846 <HAL_GPIO_Init+0x12e>
 8002792:	a201      	add	r2, pc, #4	@ (adr r2, 8002798 <HAL_GPIO_Init+0x80>)
 8002794:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002798:	08002813 	.word	0x08002813
 800279c:	080027ed 	.word	0x080027ed
 80027a0:	080027ff 	.word	0x080027ff
 80027a4:	08002841 	.word	0x08002841
 80027a8:	08002847 	.word	0x08002847
 80027ac:	08002847 	.word	0x08002847
 80027b0:	08002847 	.word	0x08002847
 80027b4:	08002847 	.word	0x08002847
 80027b8:	08002847 	.word	0x08002847
 80027bc:	08002847 	.word	0x08002847
 80027c0:	08002847 	.word	0x08002847
 80027c4:	08002847 	.word	0x08002847
 80027c8:	08002847 	.word	0x08002847
 80027cc:	08002847 	.word	0x08002847
 80027d0:	08002847 	.word	0x08002847
 80027d4:	08002847 	.word	0x08002847
 80027d8:	08002847 	.word	0x08002847
 80027dc:	080027f5 	.word	0x080027f5
 80027e0:	08002809 	.word	0x08002809
 80027e4:	4a79      	ldr	r2, [pc, #484]	@ (80029cc <HAL_GPIO_Init+0x2b4>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d013      	beq.n	8002812 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80027ea:	e02c      	b.n	8002846 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	68db      	ldr	r3, [r3, #12]
 80027f0:	623b      	str	r3, [r7, #32]
          break;
 80027f2:	e029      	b.n	8002848 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	68db      	ldr	r3, [r3, #12]
 80027f8:	3304      	adds	r3, #4
 80027fa:	623b      	str	r3, [r7, #32]
          break;
 80027fc:	e024      	b.n	8002848 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	68db      	ldr	r3, [r3, #12]
 8002802:	3308      	adds	r3, #8
 8002804:	623b      	str	r3, [r7, #32]
          break;
 8002806:	e01f      	b.n	8002848 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	330c      	adds	r3, #12
 800280e:	623b      	str	r3, [r7, #32]
          break;
 8002810:	e01a      	b.n	8002848 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	689b      	ldr	r3, [r3, #8]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d102      	bne.n	8002820 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800281a:	2304      	movs	r3, #4
 800281c:	623b      	str	r3, [r7, #32]
          break;
 800281e:	e013      	b.n	8002848 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	689b      	ldr	r3, [r3, #8]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d105      	bne.n	8002834 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002828:	2308      	movs	r3, #8
 800282a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	69fa      	ldr	r2, [r7, #28]
 8002830:	611a      	str	r2, [r3, #16]
          break;
 8002832:	e009      	b.n	8002848 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002834:	2308      	movs	r3, #8
 8002836:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	69fa      	ldr	r2, [r7, #28]
 800283c:	615a      	str	r2, [r3, #20]
          break;
 800283e:	e003      	b.n	8002848 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002840:	2300      	movs	r3, #0
 8002842:	623b      	str	r3, [r7, #32]
          break;
 8002844:	e000      	b.n	8002848 <HAL_GPIO_Init+0x130>
          break;
 8002846:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002848:	69bb      	ldr	r3, [r7, #24]
 800284a:	2bff      	cmp	r3, #255	@ 0xff
 800284c:	d801      	bhi.n	8002852 <HAL_GPIO_Init+0x13a>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	e001      	b.n	8002856 <HAL_GPIO_Init+0x13e>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	3304      	adds	r3, #4
 8002856:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002858:	69bb      	ldr	r3, [r7, #24]
 800285a:	2bff      	cmp	r3, #255	@ 0xff
 800285c:	d802      	bhi.n	8002864 <HAL_GPIO_Init+0x14c>
 800285e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	e002      	b.n	800286a <HAL_GPIO_Init+0x152>
 8002864:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002866:	3b08      	subs	r3, #8
 8002868:	009b      	lsls	r3, r3, #2
 800286a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	210f      	movs	r1, #15
 8002872:	693b      	ldr	r3, [r7, #16]
 8002874:	fa01 f303 	lsl.w	r3, r1, r3
 8002878:	43db      	mvns	r3, r3
 800287a:	401a      	ands	r2, r3
 800287c:	6a39      	ldr	r1, [r7, #32]
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	fa01 f303 	lsl.w	r3, r1, r3
 8002884:	431a      	orrs	r2, r3
 8002886:	697b      	ldr	r3, [r7, #20]
 8002888:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002892:	2b00      	cmp	r3, #0
 8002894:	f000 80b1 	beq.w	80029fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002898:	4b4d      	ldr	r3, [pc, #308]	@ (80029d0 <HAL_GPIO_Init+0x2b8>)
 800289a:	699b      	ldr	r3, [r3, #24]
 800289c:	4a4c      	ldr	r2, [pc, #304]	@ (80029d0 <HAL_GPIO_Init+0x2b8>)
 800289e:	f043 0301 	orr.w	r3, r3, #1
 80028a2:	6193      	str	r3, [r2, #24]
 80028a4:	4b4a      	ldr	r3, [pc, #296]	@ (80029d0 <HAL_GPIO_Init+0x2b8>)
 80028a6:	699b      	ldr	r3, [r3, #24]
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	60bb      	str	r3, [r7, #8]
 80028ae:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80028b0:	4a48      	ldr	r2, [pc, #288]	@ (80029d4 <HAL_GPIO_Init+0x2bc>)
 80028b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b4:	089b      	lsrs	r3, r3, #2
 80028b6:	3302      	adds	r3, #2
 80028b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028bc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80028be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	220f      	movs	r2, #15
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	43db      	mvns	r3, r3
 80028ce:	68fa      	ldr	r2, [r7, #12]
 80028d0:	4013      	ands	r3, r2
 80028d2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	4a40      	ldr	r2, [pc, #256]	@ (80029d8 <HAL_GPIO_Init+0x2c0>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d013      	beq.n	8002904 <HAL_GPIO_Init+0x1ec>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	4a3f      	ldr	r2, [pc, #252]	@ (80029dc <HAL_GPIO_Init+0x2c4>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d00d      	beq.n	8002900 <HAL_GPIO_Init+0x1e8>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a3e      	ldr	r2, [pc, #248]	@ (80029e0 <HAL_GPIO_Init+0x2c8>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d007      	beq.n	80028fc <HAL_GPIO_Init+0x1e4>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a3d      	ldr	r2, [pc, #244]	@ (80029e4 <HAL_GPIO_Init+0x2cc>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d101      	bne.n	80028f8 <HAL_GPIO_Init+0x1e0>
 80028f4:	2303      	movs	r3, #3
 80028f6:	e006      	b.n	8002906 <HAL_GPIO_Init+0x1ee>
 80028f8:	2304      	movs	r3, #4
 80028fa:	e004      	b.n	8002906 <HAL_GPIO_Init+0x1ee>
 80028fc:	2302      	movs	r3, #2
 80028fe:	e002      	b.n	8002906 <HAL_GPIO_Init+0x1ee>
 8002900:	2301      	movs	r3, #1
 8002902:	e000      	b.n	8002906 <HAL_GPIO_Init+0x1ee>
 8002904:	2300      	movs	r3, #0
 8002906:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002908:	f002 0203 	and.w	r2, r2, #3
 800290c:	0092      	lsls	r2, r2, #2
 800290e:	4093      	lsls	r3, r2
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	4313      	orrs	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002916:	492f      	ldr	r1, [pc, #188]	@ (80029d4 <HAL_GPIO_Init+0x2bc>)
 8002918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291a:	089b      	lsrs	r3, r3, #2
 800291c:	3302      	adds	r3, #2
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800292c:	2b00      	cmp	r3, #0
 800292e:	d006      	beq.n	800293e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002930:	4b2d      	ldr	r3, [pc, #180]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002932:	689a      	ldr	r2, [r3, #8]
 8002934:	492c      	ldr	r1, [pc, #176]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	608b      	str	r3, [r1, #8]
 800293c:	e006      	b.n	800294c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800293e:	4b2a      	ldr	r3, [pc, #168]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002940:	689a      	ldr	r2, [r3, #8]
 8002942:	69bb      	ldr	r3, [r7, #24]
 8002944:	43db      	mvns	r3, r3
 8002946:	4928      	ldr	r1, [pc, #160]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002948:	4013      	ands	r3, r2
 800294a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002954:	2b00      	cmp	r3, #0
 8002956:	d006      	beq.n	8002966 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002958:	4b23      	ldr	r3, [pc, #140]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 800295a:	68da      	ldr	r2, [r3, #12]
 800295c:	4922      	ldr	r1, [pc, #136]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 800295e:	69bb      	ldr	r3, [r7, #24]
 8002960:	4313      	orrs	r3, r2
 8002962:	60cb      	str	r3, [r1, #12]
 8002964:	e006      	b.n	8002974 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002966:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002968:	68da      	ldr	r2, [r3, #12]
 800296a:	69bb      	ldr	r3, [r7, #24]
 800296c:	43db      	mvns	r3, r3
 800296e:	491e      	ldr	r1, [pc, #120]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002970:	4013      	ands	r3, r2
 8002972:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d006      	beq.n	800298e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002980:	4b19      	ldr	r3, [pc, #100]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002982:	685a      	ldr	r2, [r3, #4]
 8002984:	4918      	ldr	r1, [pc, #96]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	4313      	orrs	r3, r2
 800298a:	604b      	str	r3, [r1, #4]
 800298c:	e006      	b.n	800299c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800298e:	4b16      	ldr	r3, [pc, #88]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002990:	685a      	ldr	r2, [r3, #4]
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	43db      	mvns	r3, r3
 8002996:	4914      	ldr	r1, [pc, #80]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 8002998:	4013      	ands	r3, r2
 800299a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d021      	beq.n	80029ec <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80029a8:	4b0f      	ldr	r3, [pc, #60]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	490e      	ldr	r1, [pc, #56]	@ (80029e8 <HAL_GPIO_Init+0x2d0>)
 80029ae:	69bb      	ldr	r3, [r7, #24]
 80029b0:	4313      	orrs	r3, r2
 80029b2:	600b      	str	r3, [r1, #0]
 80029b4:	e021      	b.n	80029fa <HAL_GPIO_Init+0x2e2>
 80029b6:	bf00      	nop
 80029b8:	10320000 	.word	0x10320000
 80029bc:	10310000 	.word	0x10310000
 80029c0:	10220000 	.word	0x10220000
 80029c4:	10210000 	.word	0x10210000
 80029c8:	10120000 	.word	0x10120000
 80029cc:	10110000 	.word	0x10110000
 80029d0:	40021000 	.word	0x40021000
 80029d4:	40010000 	.word	0x40010000
 80029d8:	40010800 	.word	0x40010800
 80029dc:	40010c00 	.word	0x40010c00
 80029e0:	40011000 	.word	0x40011000
 80029e4:	40011400 	.word	0x40011400
 80029e8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80029ec:	4b0b      	ldr	r3, [pc, #44]	@ (8002a1c <HAL_GPIO_Init+0x304>)
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	69bb      	ldr	r3, [r7, #24]
 80029f2:	43db      	mvns	r3, r3
 80029f4:	4909      	ldr	r1, [pc, #36]	@ (8002a1c <HAL_GPIO_Init+0x304>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80029fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029fc:	3301      	adds	r3, #1
 80029fe:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a06:	fa22 f303 	lsr.w	r3, r2, r3
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	f47f ae8e 	bne.w	800272c <HAL_GPIO_Init+0x14>
  }
}
 8002a10:	bf00      	nop
 8002a12:	bf00      	nop
 8002a14:	372c      	adds	r7, #44	@ 0x2c
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bc80      	pop	{r7}
 8002a1a:	4770      	bx	lr
 8002a1c:	40010400 	.word	0x40010400

08002a20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	460b      	mov	r3, r1
 8002a2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	887b      	ldrh	r3, [r7, #2]
 8002a32:	4013      	ands	r3, r2
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d002      	beq.n	8002a3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002a38:	2301      	movs	r3, #1
 8002a3a:	73fb      	strb	r3, [r7, #15]
 8002a3c:	e001      	b.n	8002a42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a44:	4618      	mov	r0, r3
 8002a46:	3714      	adds	r7, #20
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bc80      	pop	{r7}
 8002a4c:	4770      	bx	lr

08002a4e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a4e:	b480      	push	{r7}
 8002a50:	b083      	sub	sp, #12
 8002a52:	af00      	add	r7, sp, #0
 8002a54:	6078      	str	r0, [r7, #4]
 8002a56:	460b      	mov	r3, r1
 8002a58:	807b      	strh	r3, [r7, #2]
 8002a5a:	4613      	mov	r3, r2
 8002a5c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002a5e:	787b      	ldrb	r3, [r7, #1]
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d003      	beq.n	8002a6c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a64:	887a      	ldrh	r2, [r7, #2]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002a6a:	e003      	b.n	8002a74 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002a6c:	887b      	ldrh	r3, [r7, #2]
 8002a6e:	041a      	lsls	r2, r3, #16
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	611a      	str	r2, [r3, #16]
}
 8002a74:	bf00      	nop
 8002a76:	370c      	adds	r7, #12
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	bc80      	pop	{r7}
 8002a7c:	4770      	bx	lr
	...

08002a80 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	b084      	sub	sp, #16
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d101      	bne.n	8002a92 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e12b      	b.n	8002cea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a98:	b2db      	uxtb	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d106      	bne.n	8002aac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	f7ff f976 	bl	8001d98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2224      	movs	r2, #36	@ 0x24
 8002ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f022 0201 	bic.w	r2, r2, #1
 8002ac2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002ad2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ae2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ae4:	f001 f832 	bl	8003b4c <HAL_RCC_GetPCLK1Freq>
 8002ae8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	685b      	ldr	r3, [r3, #4]
 8002aee:	4a81      	ldr	r2, [pc, #516]	@ (8002cf4 <HAL_I2C_Init+0x274>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d807      	bhi.n	8002b04 <HAL_I2C_Init+0x84>
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	4a80      	ldr	r2, [pc, #512]	@ (8002cf8 <HAL_I2C_Init+0x278>)
 8002af8:	4293      	cmp	r3, r2
 8002afa:	bf94      	ite	ls
 8002afc:	2301      	movls	r3, #1
 8002afe:	2300      	movhi	r3, #0
 8002b00:	b2db      	uxtb	r3, r3
 8002b02:	e006      	b.n	8002b12 <HAL_I2C_Init+0x92>
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	4a7d      	ldr	r2, [pc, #500]	@ (8002cfc <HAL_I2C_Init+0x27c>)
 8002b08:	4293      	cmp	r3, r2
 8002b0a:	bf94      	ite	ls
 8002b0c:	2301      	movls	r3, #1
 8002b0e:	2300      	movhi	r3, #0
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d001      	beq.n	8002b1a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b16:	2301      	movs	r3, #1
 8002b18:	e0e7      	b.n	8002cea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	4a78      	ldr	r2, [pc, #480]	@ (8002d00 <HAL_I2C_Init+0x280>)
 8002b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b22:	0c9b      	lsrs	r3, r3, #18
 8002b24:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	68ba      	ldr	r2, [r7, #8]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	6a1b      	ldr	r3, [r3, #32]
 8002b40:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	4a6a      	ldr	r2, [pc, #424]	@ (8002cf4 <HAL_I2C_Init+0x274>)
 8002b4a:	4293      	cmp	r3, r2
 8002b4c:	d802      	bhi.n	8002b54 <HAL_I2C_Init+0xd4>
 8002b4e:	68bb      	ldr	r3, [r7, #8]
 8002b50:	3301      	adds	r3, #1
 8002b52:	e009      	b.n	8002b68 <HAL_I2C_Init+0xe8>
 8002b54:	68bb      	ldr	r3, [r7, #8]
 8002b56:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b5a:	fb02 f303 	mul.w	r3, r2, r3
 8002b5e:	4a69      	ldr	r2, [pc, #420]	@ (8002d04 <HAL_I2C_Init+0x284>)
 8002b60:	fba2 2303 	umull	r2, r3, r2, r3
 8002b64:	099b      	lsrs	r3, r3, #6
 8002b66:	3301      	adds	r3, #1
 8002b68:	687a      	ldr	r2, [r7, #4]
 8002b6a:	6812      	ldr	r2, [r2, #0]
 8002b6c:	430b      	orrs	r3, r1
 8002b6e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	69db      	ldr	r3, [r3, #28]
 8002b76:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b7a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	495c      	ldr	r1, [pc, #368]	@ (8002cf4 <HAL_I2C_Init+0x274>)
 8002b84:	428b      	cmp	r3, r1
 8002b86:	d819      	bhi.n	8002bbc <HAL_I2C_Init+0x13c>
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	1e59      	subs	r1, r3, #1
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	005b      	lsls	r3, r3, #1
 8002b92:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b96:	1c59      	adds	r1, r3, #1
 8002b98:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b9c:	400b      	ands	r3, r1
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d00a      	beq.n	8002bb8 <HAL_I2C_Init+0x138>
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	1e59      	subs	r1, r3, #1
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	685b      	ldr	r3, [r3, #4]
 8002baa:	005b      	lsls	r3, r3, #1
 8002bac:	fbb1 f3f3 	udiv	r3, r1, r3
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bb6:	e051      	b.n	8002c5c <HAL_I2C_Init+0x1dc>
 8002bb8:	2304      	movs	r3, #4
 8002bba:	e04f      	b.n	8002c5c <HAL_I2C_Init+0x1dc>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d111      	bne.n	8002be8 <HAL_I2C_Init+0x168>
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	1e58      	subs	r0, r3, #1
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6859      	ldr	r1, [r3, #4]
 8002bcc:	460b      	mov	r3, r1
 8002bce:	005b      	lsls	r3, r3, #1
 8002bd0:	440b      	add	r3, r1
 8002bd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	bf0c      	ite	eq
 8002be0:	2301      	moveq	r3, #1
 8002be2:	2300      	movne	r3, #0
 8002be4:	b2db      	uxtb	r3, r3
 8002be6:	e012      	b.n	8002c0e <HAL_I2C_Init+0x18e>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	1e58      	subs	r0, r3, #1
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	6859      	ldr	r1, [r3, #4]
 8002bf0:	460b      	mov	r3, r1
 8002bf2:	009b      	lsls	r3, r3, #2
 8002bf4:	440b      	add	r3, r1
 8002bf6:	0099      	lsls	r1, r3, #2
 8002bf8:	440b      	add	r3, r1
 8002bfa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bfe:	3301      	adds	r3, #1
 8002c00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	bf0c      	ite	eq
 8002c08:	2301      	moveq	r3, #1
 8002c0a:	2300      	movne	r3, #0
 8002c0c:	b2db      	uxtb	r3, r3
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <HAL_I2C_Init+0x196>
 8002c12:	2301      	movs	r3, #1
 8002c14:	e022      	b.n	8002c5c <HAL_I2C_Init+0x1dc>
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	689b      	ldr	r3, [r3, #8]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d10e      	bne.n	8002c3c <HAL_I2C_Init+0x1bc>
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	1e58      	subs	r0, r3, #1
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6859      	ldr	r1, [r3, #4]
 8002c26:	460b      	mov	r3, r1
 8002c28:	005b      	lsls	r3, r3, #1
 8002c2a:	440b      	add	r3, r1
 8002c2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c30:	3301      	adds	r3, #1
 8002c32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c3a:	e00f      	b.n	8002c5c <HAL_I2C_Init+0x1dc>
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	1e58      	subs	r0, r3, #1
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	6859      	ldr	r1, [r3, #4]
 8002c44:	460b      	mov	r3, r1
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	440b      	add	r3, r1
 8002c4a:	0099      	lsls	r1, r3, #2
 8002c4c:	440b      	add	r3, r1
 8002c4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c52:	3301      	adds	r3, #1
 8002c54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c58:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c5c:	6879      	ldr	r1, [r7, #4]
 8002c5e:	6809      	ldr	r1, [r1, #0]
 8002c60:	4313      	orrs	r3, r2
 8002c62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	69da      	ldr	r2, [r3, #28]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6a1b      	ldr	r3, [r3, #32]
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c8a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	6911      	ldr	r1, [r2, #16]
 8002c92:	687a      	ldr	r2, [r7, #4]
 8002c94:	68d2      	ldr	r2, [r2, #12]
 8002c96:	4311      	orrs	r1, r2
 8002c98:	687a      	ldr	r2, [r7, #4]
 8002c9a:	6812      	ldr	r2, [r2, #0]
 8002c9c:	430b      	orrs	r3, r1
 8002c9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68db      	ldr	r3, [r3, #12]
 8002ca6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	695a      	ldr	r2, [r3, #20]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	699b      	ldr	r3, [r3, #24]
 8002cb2:	431a      	orrs	r2, r3
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 0201 	orr.w	r2, r2, #1
 8002cca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2220      	movs	r2, #32
 8002cd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ce8:	2300      	movs	r3, #0
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3710      	adds	r7, #16
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	000186a0 	.word	0x000186a0
 8002cf8:	001e847f 	.word	0x001e847f
 8002cfc:	003d08ff 	.word	0x003d08ff
 8002d00:	431bde83 	.word	0x431bde83
 8002d04:	10624dd3 	.word	0x10624dd3

08002d08 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b088      	sub	sp, #32
 8002d0c:	af02      	add	r7, sp, #8
 8002d0e:	60f8      	str	r0, [r7, #12]
 8002d10:	607a      	str	r2, [r7, #4]
 8002d12:	461a      	mov	r2, r3
 8002d14:	460b      	mov	r3, r1
 8002d16:	817b      	strh	r3, [r7, #10]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d1c:	f7ff fb0e 	bl	800233c <HAL_GetTick>
 8002d20:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b20      	cmp	r3, #32
 8002d2c:	f040 80e0 	bne.w	8002ef0 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	2319      	movs	r3, #25
 8002d36:	2201      	movs	r2, #1
 8002d38:	4970      	ldr	r1, [pc, #448]	@ (8002efc <HAL_I2C_Master_Transmit+0x1f4>)
 8002d3a:	68f8      	ldr	r0, [r7, #12]
 8002d3c:	f000 f964 	bl	8003008 <I2C_WaitOnFlagUntilTimeout>
 8002d40:	4603      	mov	r3, r0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d001      	beq.n	8002d4a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002d46:	2302      	movs	r3, #2
 8002d48:	e0d3      	b.n	8002ef2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d50:	2b01      	cmp	r3, #1
 8002d52:	d101      	bne.n	8002d58 <HAL_I2C_Master_Transmit+0x50>
 8002d54:	2302      	movs	r3, #2
 8002d56:	e0cc      	b.n	8002ef2 <HAL_I2C_Master_Transmit+0x1ea>
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f003 0301 	and.w	r3, r3, #1
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d007      	beq.n	8002d7e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f042 0201 	orr.w	r2, r2, #1
 8002d7c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d8c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	2221      	movs	r2, #33	@ 0x21
 8002d92:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2210      	movs	r2, #16
 8002d9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	2200      	movs	r2, #0
 8002da2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	687a      	ldr	r2, [r7, #4]
 8002da8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	893a      	ldrh	r2, [r7, #8]
 8002dae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002db4:	b29a      	uxth	r2, r3
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	4a50      	ldr	r2, [pc, #320]	@ (8002f00 <HAL_I2C_Master_Transmit+0x1f8>)
 8002dbe:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002dc0:	8979      	ldrh	r1, [r7, #10]
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	6a3a      	ldr	r2, [r7, #32]
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 f89c 	bl	8002f04 <I2C_MasterRequestWrite>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e08d      	b.n	8002ef2 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002dd6:	2300      	movs	r3, #0
 8002dd8:	613b      	str	r3, [r7, #16]
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	695b      	ldr	r3, [r3, #20]
 8002de0:	613b      	str	r3, [r7, #16]
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	699b      	ldr	r3, [r3, #24]
 8002de8:	613b      	str	r3, [r7, #16]
 8002dea:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002dec:	e066      	b.n	8002ebc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dee:	697a      	ldr	r2, [r7, #20]
 8002df0:	6a39      	ldr	r1, [r7, #32]
 8002df2:	68f8      	ldr	r0, [r7, #12]
 8002df4:	f000 fa22 	bl	800323c <I2C_WaitOnTXEFlagUntilTimeout>
 8002df8:	4603      	mov	r3, r0
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d00d      	beq.n	8002e1a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	d107      	bne.n	8002e16 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	681a      	ldr	r2, [r3, #0]
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e14:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e06b      	b.n	8002ef2 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e1e:	781a      	ldrb	r2, [r3, #0]
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e2a:	1c5a      	adds	r2, r3, #1
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e34:	b29b      	uxth	r3, r3
 8002e36:	3b01      	subs	r3, #1
 8002e38:	b29a      	uxth	r2, r3
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e42:	3b01      	subs	r3, #1
 8002e44:	b29a      	uxth	r2, r3
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	695b      	ldr	r3, [r3, #20]
 8002e50:	f003 0304 	and.w	r3, r3, #4
 8002e54:	2b04      	cmp	r3, #4
 8002e56:	d11b      	bne.n	8002e90 <HAL_I2C_Master_Transmit+0x188>
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d017      	beq.n	8002e90 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e64:	781a      	ldrb	r2, [r3, #0]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e70:	1c5a      	adds	r2, r3, #1
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	3b01      	subs	r3, #1
 8002e7e:	b29a      	uxth	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	b29a      	uxth	r2, r3
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e90:	697a      	ldr	r2, [r7, #20]
 8002e92:	6a39      	ldr	r1, [r7, #32]
 8002e94:	68f8      	ldr	r0, [r7, #12]
 8002e96:	f000 fa19 	bl	80032cc <I2C_WaitOnBTFFlagUntilTimeout>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d00d      	beq.n	8002ebc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea4:	2b04      	cmp	r3, #4
 8002ea6:	d107      	bne.n	8002eb8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e01a      	b.n	8002ef2 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d194      	bne.n	8002dee <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ed2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2220      	movs	r2, #32
 8002ed8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002eec:	2300      	movs	r3, #0
 8002eee:	e000      	b.n	8002ef2 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002ef0:	2302      	movs	r3, #2
  }
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3718      	adds	r7, #24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}
 8002efa:	bf00      	nop
 8002efc:	00100002 	.word	0x00100002
 8002f00:	ffff0000 	.word	0xffff0000

08002f04 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b088      	sub	sp, #32
 8002f08:	af02      	add	r7, sp, #8
 8002f0a:	60f8      	str	r0, [r7, #12]
 8002f0c:	607a      	str	r2, [r7, #4]
 8002f0e:	603b      	str	r3, [r7, #0]
 8002f10:	460b      	mov	r3, r1
 8002f12:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f18:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d006      	beq.n	8002f2e <I2C_MasterRequestWrite+0x2a>
 8002f20:	697b      	ldr	r3, [r7, #20]
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d003      	beq.n	8002f2e <I2C_MasterRequestWrite+0x2a>
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002f2c:	d108      	bne.n	8002f40 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f3c:	601a      	str	r2, [r3, #0]
 8002f3e:	e00b      	b.n	8002f58 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f44:	2b12      	cmp	r3, #18
 8002f46:	d107      	bne.n	8002f58 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	681a      	ldr	r2, [r3, #0]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002f56:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002f58:	683b      	ldr	r3, [r7, #0]
 8002f5a:	9300      	str	r3, [sp, #0]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2200      	movs	r2, #0
 8002f60:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002f64:	68f8      	ldr	r0, [r7, #12]
 8002f66:	f000 f84f 	bl	8003008 <I2C_WaitOnFlagUntilTimeout>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d00d      	beq.n	8002f8c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f7a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f7e:	d103      	bne.n	8002f88 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f86:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002f88:	2303      	movs	r3, #3
 8002f8a:	e035      	b.n	8002ff8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	691b      	ldr	r3, [r3, #16]
 8002f90:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002f94:	d108      	bne.n	8002fa8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f96:	897b      	ldrh	r3, [r7, #10]
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002fa4:	611a      	str	r2, [r3, #16]
 8002fa6:	e01b      	b.n	8002fe0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002fa8:	897b      	ldrh	r3, [r7, #10]
 8002faa:	11db      	asrs	r3, r3, #7
 8002fac:	b2db      	uxtb	r3, r3
 8002fae:	f003 0306 	and.w	r3, r3, #6
 8002fb2:	b2db      	uxtb	r3, r3
 8002fb4:	f063 030f 	orn	r3, r3, #15
 8002fb8:	b2da      	uxtb	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	490e      	ldr	r1, [pc, #56]	@ (8003000 <I2C_MasterRequestWrite+0xfc>)
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 f898 	bl	80030fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e010      	b.n	8002ff8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002fd6:	897b      	ldrh	r3, [r7, #10]
 8002fd8:	b2da      	uxtb	r2, r3
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	687a      	ldr	r2, [r7, #4]
 8002fe4:	4907      	ldr	r1, [pc, #28]	@ (8003004 <I2C_MasterRequestWrite+0x100>)
 8002fe6:	68f8      	ldr	r0, [r7, #12]
 8002fe8:	f000 f888 	bl	80030fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d001      	beq.n	8002ff6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002ff2:	2301      	movs	r3, #1
 8002ff4:	e000      	b.n	8002ff8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3718      	adds	r7, #24
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	00010008 	.word	0x00010008
 8003004:	00010002 	.word	0x00010002

08003008 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b084      	sub	sp, #16
 800300c:	af00      	add	r7, sp, #0
 800300e:	60f8      	str	r0, [r7, #12]
 8003010:	60b9      	str	r1, [r7, #8]
 8003012:	603b      	str	r3, [r7, #0]
 8003014:	4613      	mov	r3, r2
 8003016:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003018:	e048      	b.n	80030ac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003020:	d044      	beq.n	80030ac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003022:	f7ff f98b 	bl	800233c <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	69bb      	ldr	r3, [r7, #24]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	429a      	cmp	r2, r3
 8003030:	d302      	bcc.n	8003038 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d139      	bne.n	80030ac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	0c1b      	lsrs	r3, r3, #16
 800303c:	b2db      	uxtb	r3, r3
 800303e:	2b01      	cmp	r3, #1
 8003040:	d10d      	bne.n	800305e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	695b      	ldr	r3, [r3, #20]
 8003048:	43da      	mvns	r2, r3
 800304a:	68bb      	ldr	r3, [r7, #8]
 800304c:	4013      	ands	r3, r2
 800304e:	b29b      	uxth	r3, r3
 8003050:	2b00      	cmp	r3, #0
 8003052:	bf0c      	ite	eq
 8003054:	2301      	moveq	r3, #1
 8003056:	2300      	movne	r3, #0
 8003058:	b2db      	uxtb	r3, r3
 800305a:	461a      	mov	r2, r3
 800305c:	e00c      	b.n	8003078 <I2C_WaitOnFlagUntilTimeout+0x70>
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	699b      	ldr	r3, [r3, #24]
 8003064:	43da      	mvns	r2, r3
 8003066:	68bb      	ldr	r3, [r7, #8]
 8003068:	4013      	ands	r3, r2
 800306a:	b29b      	uxth	r3, r3
 800306c:	2b00      	cmp	r3, #0
 800306e:	bf0c      	ite	eq
 8003070:	2301      	moveq	r3, #1
 8003072:	2300      	movne	r3, #0
 8003074:	b2db      	uxtb	r3, r3
 8003076:	461a      	mov	r2, r3
 8003078:	79fb      	ldrb	r3, [r7, #7]
 800307a:	429a      	cmp	r2, r3
 800307c:	d116      	bne.n	80030ac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	2200      	movs	r2, #0
 8003082:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	2220      	movs	r2, #32
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2200      	movs	r2, #0
 8003090:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003098:	f043 0220 	orr.w	r2, r3, #32
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e023      	b.n	80030f4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80030ac:	68bb      	ldr	r3, [r7, #8]
 80030ae:	0c1b      	lsrs	r3, r3, #16
 80030b0:	b2db      	uxtb	r3, r3
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d10d      	bne.n	80030d2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	695b      	ldr	r3, [r3, #20]
 80030bc:	43da      	mvns	r2, r3
 80030be:	68bb      	ldr	r3, [r7, #8]
 80030c0:	4013      	ands	r3, r2
 80030c2:	b29b      	uxth	r3, r3
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	bf0c      	ite	eq
 80030c8:	2301      	moveq	r3, #1
 80030ca:	2300      	movne	r3, #0
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	461a      	mov	r2, r3
 80030d0:	e00c      	b.n	80030ec <I2C_WaitOnFlagUntilTimeout+0xe4>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	43da      	mvns	r2, r3
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	4013      	ands	r3, r2
 80030de:	b29b      	uxth	r3, r3
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	bf0c      	ite	eq
 80030e4:	2301      	moveq	r3, #1
 80030e6:	2300      	movne	r3, #0
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	461a      	mov	r2, r3
 80030ec:	79fb      	ldrb	r3, [r7, #7]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d093      	beq.n	800301a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	3710      	adds	r7, #16
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}

080030fc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
 8003108:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800310a:	e071      	b.n	80031f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003116:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800311a:	d123      	bne.n	8003164 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800312a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003134:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	2220      	movs	r2, #32
 8003140:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	2200      	movs	r2, #0
 8003148:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003150:	f043 0204 	orr.w	r2, r3, #4
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e067      	b.n	8003234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	f1b3 3fff 	cmp.w	r3, #4294967295
 800316a:	d041      	beq.n	80031f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800316c:	f7ff f8e6 	bl	800233c <HAL_GetTick>
 8003170:	4602      	mov	r2, r0
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	1ad3      	subs	r3, r2, r3
 8003176:	687a      	ldr	r2, [r7, #4]
 8003178:	429a      	cmp	r2, r3
 800317a:	d302      	bcc.n	8003182 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d136      	bne.n	80031f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	0c1b      	lsrs	r3, r3, #16
 8003186:	b2db      	uxtb	r3, r3
 8003188:	2b01      	cmp	r3, #1
 800318a:	d10c      	bne.n	80031a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	695b      	ldr	r3, [r3, #20]
 8003192:	43da      	mvns	r2, r3
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	4013      	ands	r3, r2
 8003198:	b29b      	uxth	r3, r3
 800319a:	2b00      	cmp	r3, #0
 800319c:	bf14      	ite	ne
 800319e:	2301      	movne	r3, #1
 80031a0:	2300      	moveq	r3, #0
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	e00b      	b.n	80031be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	699b      	ldr	r3, [r3, #24]
 80031ac:	43da      	mvns	r2, r3
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	4013      	ands	r3, r2
 80031b2:	b29b      	uxth	r3, r3
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	bf14      	ite	ne
 80031b8:	2301      	movne	r3, #1
 80031ba:	2300      	moveq	r3, #0
 80031bc:	b2db      	uxtb	r3, r3
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d016      	beq.n	80031f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2200      	movs	r2, #0
 80031c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2220      	movs	r2, #32
 80031cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031dc:	f043 0220 	orr.w	r2, r3, #32
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e021      	b.n	8003234 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	0c1b      	lsrs	r3, r3, #16
 80031f4:	b2db      	uxtb	r3, r3
 80031f6:	2b01      	cmp	r3, #1
 80031f8:	d10c      	bne.n	8003214 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	695b      	ldr	r3, [r3, #20]
 8003200:	43da      	mvns	r2, r3
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	4013      	ands	r3, r2
 8003206:	b29b      	uxth	r3, r3
 8003208:	2b00      	cmp	r3, #0
 800320a:	bf14      	ite	ne
 800320c:	2301      	movne	r3, #1
 800320e:	2300      	moveq	r3, #0
 8003210:	b2db      	uxtb	r3, r3
 8003212:	e00b      	b.n	800322c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	43da      	mvns	r2, r3
 800321c:	68bb      	ldr	r3, [r7, #8]
 800321e:	4013      	ands	r3, r2
 8003220:	b29b      	uxth	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	bf14      	ite	ne
 8003226:	2301      	movne	r3, #1
 8003228:	2300      	moveq	r3, #0
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b00      	cmp	r3, #0
 800322e:	f47f af6d 	bne.w	800310c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003232:	2300      	movs	r3, #0
}
 8003234:	4618      	mov	r0, r3
 8003236:	3710      	adds	r7, #16
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	60f8      	str	r0, [r7, #12]
 8003244:	60b9      	str	r1, [r7, #8]
 8003246:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003248:	e034      	b.n	80032b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	f000 f886 	bl	800335c <I2C_IsAcknowledgeFailed>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e034      	b.n	80032c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003260:	d028      	beq.n	80032b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003262:	f7ff f86b 	bl	800233c <HAL_GetTick>
 8003266:	4602      	mov	r2, r0
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	1ad3      	subs	r3, r2, r3
 800326c:	68ba      	ldr	r2, [r7, #8]
 800326e:	429a      	cmp	r2, r3
 8003270:	d302      	bcc.n	8003278 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	2b00      	cmp	r3, #0
 8003276:	d11d      	bne.n	80032b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	695b      	ldr	r3, [r3, #20]
 800327e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003282:	2b80      	cmp	r3, #128	@ 0x80
 8003284:	d016      	beq.n	80032b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	2200      	movs	r2, #0
 800328a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	2220      	movs	r2, #32
 8003290:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a0:	f043 0220 	orr.w	r2, r3, #32
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e007      	b.n	80032c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	695b      	ldr	r3, [r3, #20]
 80032ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80032be:	2b80      	cmp	r3, #128	@ 0x80
 80032c0:	d1c3      	bne.n	800324a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80032c2:	2300      	movs	r3, #0
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b084      	sub	sp, #16
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	60f8      	str	r0, [r7, #12]
 80032d4:	60b9      	str	r1, [r7, #8]
 80032d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80032d8:	e034      	b.n	8003344 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80032da:	68f8      	ldr	r0, [r7, #12]
 80032dc:	f000 f83e 	bl	800335c <I2C_IsAcknowledgeFailed>
 80032e0:	4603      	mov	r3, r0
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d001      	beq.n	80032ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80032e6:	2301      	movs	r3, #1
 80032e8:	e034      	b.n	8003354 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032f0:	d028      	beq.n	8003344 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80032f2:	f7ff f823 	bl	800233c <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	68ba      	ldr	r2, [r7, #8]
 80032fe:	429a      	cmp	r2, r3
 8003300:	d302      	bcc.n	8003308 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d11d      	bne.n	8003344 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	f003 0304 	and.w	r3, r3, #4
 8003312:	2b04      	cmp	r3, #4
 8003314:	d016      	beq.n	8003344 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	2220      	movs	r2, #32
 8003320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	2200      	movs	r2, #0
 8003328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003330:	f043 0220 	orr.w	r2, r3, #32
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e007      	b.n	8003354 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	695b      	ldr	r3, [r3, #20]
 800334a:	f003 0304 	and.w	r3, r3, #4
 800334e:	2b04      	cmp	r3, #4
 8003350:	d1c3      	bne.n	80032da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003352:	2300      	movs	r3, #0
}
 8003354:	4618      	mov	r0, r3
 8003356:	3710      	adds	r7, #16
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}

0800335c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	695b      	ldr	r3, [r3, #20]
 800336a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800336e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003372:	d11b      	bne.n	80033ac <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800337c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2200      	movs	r2, #0
 8003382:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2220      	movs	r2, #32
 8003388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2200      	movs	r2, #0
 8003390:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003398:	f043 0204 	orr.w	r2, r3, #4
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e000      	b.n	80033ae <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80033ac:	2300      	movs	r3, #0
}
 80033ae:	4618      	mov	r0, r3
 80033b0:	370c      	adds	r7, #12
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bc80      	pop	{r7}
 80033b6:	4770      	bx	lr

080033b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d101      	bne.n	80033ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033c6:	2301      	movs	r3, #1
 80033c8:	e272      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	f000 8087 	beq.w	80034e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033d8:	4b92      	ldr	r3, [pc, #584]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	f003 030c 	and.w	r3, r3, #12
 80033e0:	2b04      	cmp	r3, #4
 80033e2:	d00c      	beq.n	80033fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033e4:	4b8f      	ldr	r3, [pc, #572]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 030c 	and.w	r3, r3, #12
 80033ec:	2b08      	cmp	r3, #8
 80033ee:	d112      	bne.n	8003416 <HAL_RCC_OscConfig+0x5e>
 80033f0:	4b8c      	ldr	r3, [pc, #560]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033fc:	d10b      	bne.n	8003416 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033fe:	4b89      	ldr	r3, [pc, #548]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003406:	2b00      	cmp	r3, #0
 8003408:	d06c      	beq.n	80034e4 <HAL_RCC_OscConfig+0x12c>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	685b      	ldr	r3, [r3, #4]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d168      	bne.n	80034e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003412:	2301      	movs	r3, #1
 8003414:	e24c      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800341e:	d106      	bne.n	800342e <HAL_RCC_OscConfig+0x76>
 8003420:	4b80      	ldr	r3, [pc, #512]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a7f      	ldr	r2, [pc, #508]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003426:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800342a:	6013      	str	r3, [r2, #0]
 800342c:	e02e      	b.n	800348c <HAL_RCC_OscConfig+0xd4>
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	685b      	ldr	r3, [r3, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10c      	bne.n	8003450 <HAL_RCC_OscConfig+0x98>
 8003436:	4b7b      	ldr	r3, [pc, #492]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a7a      	ldr	r2, [pc, #488]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 800343c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003440:	6013      	str	r3, [r2, #0]
 8003442:	4b78      	ldr	r3, [pc, #480]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a77      	ldr	r2, [pc, #476]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003448:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	e01d      	b.n	800348c <HAL_RCC_OscConfig+0xd4>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	685b      	ldr	r3, [r3, #4]
 8003454:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003458:	d10c      	bne.n	8003474 <HAL_RCC_OscConfig+0xbc>
 800345a:	4b72      	ldr	r3, [pc, #456]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	4a71      	ldr	r2, [pc, #452]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003460:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003464:	6013      	str	r3, [r2, #0]
 8003466:	4b6f      	ldr	r3, [pc, #444]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a6e      	ldr	r2, [pc, #440]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 800346c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003470:	6013      	str	r3, [r2, #0]
 8003472:	e00b      	b.n	800348c <HAL_RCC_OscConfig+0xd4>
 8003474:	4b6b      	ldr	r3, [pc, #428]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	4a6a      	ldr	r2, [pc, #424]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 800347a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800347e:	6013      	str	r3, [r2, #0]
 8003480:	4b68      	ldr	r3, [pc, #416]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a67      	ldr	r2, [pc, #412]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003486:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800348a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	685b      	ldr	r3, [r3, #4]
 8003490:	2b00      	cmp	r3, #0
 8003492:	d013      	beq.n	80034bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003494:	f7fe ff52 	bl	800233c <HAL_GetTick>
 8003498:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800349a:	e008      	b.n	80034ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800349c:	f7fe ff4e 	bl	800233c <HAL_GetTick>
 80034a0:	4602      	mov	r2, r0
 80034a2:	693b      	ldr	r3, [r7, #16]
 80034a4:	1ad3      	subs	r3, r2, r3
 80034a6:	2b64      	cmp	r3, #100	@ 0x64
 80034a8:	d901      	bls.n	80034ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034aa:	2303      	movs	r3, #3
 80034ac:	e200      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ae:	4b5d      	ldr	r3, [pc, #372]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d0f0      	beq.n	800349c <HAL_RCC_OscConfig+0xe4>
 80034ba:	e014      	b.n	80034e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034bc:	f7fe ff3e 	bl	800233c <HAL_GetTick>
 80034c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034c2:	e008      	b.n	80034d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034c4:	f7fe ff3a 	bl	800233c <HAL_GetTick>
 80034c8:	4602      	mov	r2, r0
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	2b64      	cmp	r3, #100	@ 0x64
 80034d0:	d901      	bls.n	80034d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e1ec      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034d6:	4b53      	ldr	r3, [pc, #332]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d1f0      	bne.n	80034c4 <HAL_RCC_OscConfig+0x10c>
 80034e2:	e000      	b.n	80034e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	f003 0302 	and.w	r3, r3, #2
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d063      	beq.n	80035ba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034f2:	4b4c      	ldr	r3, [pc, #304]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f003 030c 	and.w	r3, r3, #12
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d00b      	beq.n	8003516 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80034fe:	4b49      	ldr	r3, [pc, #292]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b08      	cmp	r3, #8
 8003508:	d11c      	bne.n	8003544 <HAL_RCC_OscConfig+0x18c>
 800350a:	4b46      	ldr	r3, [pc, #280]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d116      	bne.n	8003544 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003516:	4b43      	ldr	r3, [pc, #268]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0302 	and.w	r3, r3, #2
 800351e:	2b00      	cmp	r3, #0
 8003520:	d005      	beq.n	800352e <HAL_RCC_OscConfig+0x176>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	691b      	ldr	r3, [r3, #16]
 8003526:	2b01      	cmp	r3, #1
 8003528:	d001      	beq.n	800352e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e1c0      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800352e:	4b3d      	ldr	r3, [pc, #244]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	00db      	lsls	r3, r3, #3
 800353c:	4939      	ldr	r1, [pc, #228]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 800353e:	4313      	orrs	r3, r2
 8003540:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003542:	e03a      	b.n	80035ba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d020      	beq.n	800358e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800354c:	4b36      	ldr	r3, [pc, #216]	@ (8003628 <HAL_RCC_OscConfig+0x270>)
 800354e:	2201      	movs	r2, #1
 8003550:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003552:	f7fe fef3 	bl	800233c <HAL_GetTick>
 8003556:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003558:	e008      	b.n	800356c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800355a:	f7fe feef 	bl	800233c <HAL_GetTick>
 800355e:	4602      	mov	r2, r0
 8003560:	693b      	ldr	r3, [r7, #16]
 8003562:	1ad3      	subs	r3, r2, r3
 8003564:	2b02      	cmp	r3, #2
 8003566:	d901      	bls.n	800356c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003568:	2303      	movs	r3, #3
 800356a:	e1a1      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800356c:	4b2d      	ldr	r3, [pc, #180]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f003 0302 	and.w	r3, r3, #2
 8003574:	2b00      	cmp	r3, #0
 8003576:	d0f0      	beq.n	800355a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003578:	4b2a      	ldr	r3, [pc, #168]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	695b      	ldr	r3, [r3, #20]
 8003584:	00db      	lsls	r3, r3, #3
 8003586:	4927      	ldr	r1, [pc, #156]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 8003588:	4313      	orrs	r3, r2
 800358a:	600b      	str	r3, [r1, #0]
 800358c:	e015      	b.n	80035ba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800358e:	4b26      	ldr	r3, [pc, #152]	@ (8003628 <HAL_RCC_OscConfig+0x270>)
 8003590:	2200      	movs	r2, #0
 8003592:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003594:	f7fe fed2 	bl	800233c <HAL_GetTick>
 8003598:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800359a:	e008      	b.n	80035ae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800359c:	f7fe fece 	bl	800233c <HAL_GetTick>
 80035a0:	4602      	mov	r2, r0
 80035a2:	693b      	ldr	r3, [r7, #16]
 80035a4:	1ad3      	subs	r3, r2, r3
 80035a6:	2b02      	cmp	r3, #2
 80035a8:	d901      	bls.n	80035ae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035aa:	2303      	movs	r3, #3
 80035ac:	e180      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ae:	4b1d      	ldr	r3, [pc, #116]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f003 0302 	and.w	r3, r3, #2
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d1f0      	bne.n	800359c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d03a      	beq.n	800363c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	699b      	ldr	r3, [r3, #24]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d019      	beq.n	8003602 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035ce:	4b17      	ldr	r3, [pc, #92]	@ (800362c <HAL_RCC_OscConfig+0x274>)
 80035d0:	2201      	movs	r2, #1
 80035d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035d4:	f7fe feb2 	bl	800233c <HAL_GetTick>
 80035d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035da:	e008      	b.n	80035ee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035dc:	f7fe feae 	bl	800233c <HAL_GetTick>
 80035e0:	4602      	mov	r2, r0
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	1ad3      	subs	r3, r2, r3
 80035e6:	2b02      	cmp	r3, #2
 80035e8:	d901      	bls.n	80035ee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e160      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003624 <HAL_RCC_OscConfig+0x26c>)
 80035f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f2:	f003 0302 	and.w	r3, r3, #2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d0f0      	beq.n	80035dc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80035fa:	2001      	movs	r0, #1
 80035fc:	f000 face 	bl	8003b9c <RCC_Delay>
 8003600:	e01c      	b.n	800363c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003602:	4b0a      	ldr	r3, [pc, #40]	@ (800362c <HAL_RCC_OscConfig+0x274>)
 8003604:	2200      	movs	r2, #0
 8003606:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003608:	f7fe fe98 	bl	800233c <HAL_GetTick>
 800360c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800360e:	e00f      	b.n	8003630 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003610:	f7fe fe94 	bl	800233c <HAL_GetTick>
 8003614:	4602      	mov	r2, r0
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	1ad3      	subs	r3, r2, r3
 800361a:	2b02      	cmp	r3, #2
 800361c:	d908      	bls.n	8003630 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e146      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
 8003622:	bf00      	nop
 8003624:	40021000 	.word	0x40021000
 8003628:	42420000 	.word	0x42420000
 800362c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003630:	4b92      	ldr	r3, [pc, #584]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003634:	f003 0302 	and.w	r3, r3, #2
 8003638:	2b00      	cmp	r3, #0
 800363a:	d1e9      	bne.n	8003610 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0304 	and.w	r3, r3, #4
 8003644:	2b00      	cmp	r3, #0
 8003646:	f000 80a6 	beq.w	8003796 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800364a:	2300      	movs	r3, #0
 800364c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800364e:	4b8b      	ldr	r3, [pc, #556]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003650:	69db      	ldr	r3, [r3, #28]
 8003652:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d10d      	bne.n	8003676 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800365a:	4b88      	ldr	r3, [pc, #544]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	4a87      	ldr	r2, [pc, #540]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003664:	61d3      	str	r3, [r2, #28]
 8003666:	4b85      	ldr	r3, [pc, #532]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003672:	2301      	movs	r3, #1
 8003674:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003676:	4b82      	ldr	r3, [pc, #520]	@ (8003880 <HAL_RCC_OscConfig+0x4c8>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800367e:	2b00      	cmp	r3, #0
 8003680:	d118      	bne.n	80036b4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003682:	4b7f      	ldr	r3, [pc, #508]	@ (8003880 <HAL_RCC_OscConfig+0x4c8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4a7e      	ldr	r2, [pc, #504]	@ (8003880 <HAL_RCC_OscConfig+0x4c8>)
 8003688:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800368c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800368e:	f7fe fe55 	bl	800233c <HAL_GetTick>
 8003692:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003694:	e008      	b.n	80036a8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003696:	f7fe fe51 	bl	800233c <HAL_GetTick>
 800369a:	4602      	mov	r2, r0
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	2b64      	cmp	r3, #100	@ 0x64
 80036a2:	d901      	bls.n	80036a8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036a4:	2303      	movs	r3, #3
 80036a6:	e103      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a8:	4b75      	ldr	r3, [pc, #468]	@ (8003880 <HAL_RCC_OscConfig+0x4c8>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d0f0      	beq.n	8003696 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	2b01      	cmp	r3, #1
 80036ba:	d106      	bne.n	80036ca <HAL_RCC_OscConfig+0x312>
 80036bc:	4b6f      	ldr	r3, [pc, #444]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80036be:	6a1b      	ldr	r3, [r3, #32]
 80036c0:	4a6e      	ldr	r2, [pc, #440]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80036c2:	f043 0301 	orr.w	r3, r3, #1
 80036c6:	6213      	str	r3, [r2, #32]
 80036c8:	e02d      	b.n	8003726 <HAL_RCC_OscConfig+0x36e>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	68db      	ldr	r3, [r3, #12]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d10c      	bne.n	80036ec <HAL_RCC_OscConfig+0x334>
 80036d2:	4b6a      	ldr	r3, [pc, #424]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	4a69      	ldr	r2, [pc, #420]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80036d8:	f023 0301 	bic.w	r3, r3, #1
 80036dc:	6213      	str	r3, [r2, #32]
 80036de:	4b67      	ldr	r3, [pc, #412]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	4a66      	ldr	r2, [pc, #408]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	f023 0304 	bic.w	r3, r3, #4
 80036e8:	6213      	str	r3, [r2, #32]
 80036ea:	e01c      	b.n	8003726 <HAL_RCC_OscConfig+0x36e>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	2b05      	cmp	r3, #5
 80036f2:	d10c      	bne.n	800370e <HAL_RCC_OscConfig+0x356>
 80036f4:	4b61      	ldr	r3, [pc, #388]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80036f6:	6a1b      	ldr	r3, [r3, #32]
 80036f8:	4a60      	ldr	r2, [pc, #384]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80036fa:	f043 0304 	orr.w	r3, r3, #4
 80036fe:	6213      	str	r3, [r2, #32]
 8003700:	4b5e      	ldr	r3, [pc, #376]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	4a5d      	ldr	r2, [pc, #372]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003706:	f043 0301 	orr.w	r3, r3, #1
 800370a:	6213      	str	r3, [r2, #32]
 800370c:	e00b      	b.n	8003726 <HAL_RCC_OscConfig+0x36e>
 800370e:	4b5b      	ldr	r3, [pc, #364]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003710:	6a1b      	ldr	r3, [r3, #32]
 8003712:	4a5a      	ldr	r2, [pc, #360]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003714:	f023 0301 	bic.w	r3, r3, #1
 8003718:	6213      	str	r3, [r2, #32]
 800371a:	4b58      	ldr	r3, [pc, #352]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	4a57      	ldr	r2, [pc, #348]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003720:	f023 0304 	bic.w	r3, r3, #4
 8003724:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	68db      	ldr	r3, [r3, #12]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d015      	beq.n	800375a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800372e:	f7fe fe05 	bl	800233c <HAL_GetTick>
 8003732:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003734:	e00a      	b.n	800374c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003736:	f7fe fe01 	bl	800233c <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	693b      	ldr	r3, [r7, #16]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003744:	4293      	cmp	r3, r2
 8003746:	d901      	bls.n	800374c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003748:	2303      	movs	r3, #3
 800374a:	e0b1      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800374c:	4b4b      	ldr	r3, [pc, #300]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 800374e:	6a1b      	ldr	r3, [r3, #32]
 8003750:	f003 0302 	and.w	r3, r3, #2
 8003754:	2b00      	cmp	r3, #0
 8003756:	d0ee      	beq.n	8003736 <HAL_RCC_OscConfig+0x37e>
 8003758:	e014      	b.n	8003784 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800375a:	f7fe fdef 	bl	800233c <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003760:	e00a      	b.n	8003778 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003762:	f7fe fdeb 	bl	800233c <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003770:	4293      	cmp	r3, r2
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e09b      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003778:	4b40      	ldr	r3, [pc, #256]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 800377a:	6a1b      	ldr	r3, [r3, #32]
 800377c:	f003 0302 	and.w	r3, r3, #2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d1ee      	bne.n	8003762 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003784:	7dfb      	ldrb	r3, [r7, #23]
 8003786:	2b01      	cmp	r3, #1
 8003788:	d105      	bne.n	8003796 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800378a:	4b3c      	ldr	r3, [pc, #240]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 800378c:	69db      	ldr	r3, [r3, #28]
 800378e:	4a3b      	ldr	r2, [pc, #236]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003790:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003794:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	69db      	ldr	r3, [r3, #28]
 800379a:	2b00      	cmp	r3, #0
 800379c:	f000 8087 	beq.w	80038ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037a0:	4b36      	ldr	r3, [pc, #216]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	f003 030c 	and.w	r3, r3, #12
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d061      	beq.n	8003870 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	69db      	ldr	r3, [r3, #28]
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d146      	bne.n	8003842 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037b4:	4b33      	ldr	r3, [pc, #204]	@ (8003884 <HAL_RCC_OscConfig+0x4cc>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037ba:	f7fe fdbf 	bl	800233c <HAL_GetTick>
 80037be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037c0:	e008      	b.n	80037d4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037c2:	f7fe fdbb 	bl	800233c <HAL_GetTick>
 80037c6:	4602      	mov	r2, r0
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	1ad3      	subs	r3, r2, r3
 80037cc:	2b02      	cmp	r3, #2
 80037ce:	d901      	bls.n	80037d4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037d0:	2303      	movs	r3, #3
 80037d2:	e06d      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037d4:	4b29      	ldr	r3, [pc, #164]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d1f0      	bne.n	80037c2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6a1b      	ldr	r3, [r3, #32]
 80037e4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80037e8:	d108      	bne.n	80037fc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037ea:	4b24      	ldr	r3, [pc, #144]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	689b      	ldr	r3, [r3, #8]
 80037f6:	4921      	ldr	r1, [pc, #132]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	4313      	orrs	r3, r2
 80037fa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80037fc:	4b1f      	ldr	r3, [pc, #124]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 80037fe:	685b      	ldr	r3, [r3, #4]
 8003800:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6a19      	ldr	r1, [r3, #32]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800380c:	430b      	orrs	r3, r1
 800380e:	491b      	ldr	r1, [pc, #108]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003810:	4313      	orrs	r3, r2
 8003812:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003814:	4b1b      	ldr	r3, [pc, #108]	@ (8003884 <HAL_RCC_OscConfig+0x4cc>)
 8003816:	2201      	movs	r2, #1
 8003818:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800381a:	f7fe fd8f 	bl	800233c <HAL_GetTick>
 800381e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003820:	e008      	b.n	8003834 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003822:	f7fe fd8b 	bl	800233c <HAL_GetTick>
 8003826:	4602      	mov	r2, r0
 8003828:	693b      	ldr	r3, [r7, #16]
 800382a:	1ad3      	subs	r3, r2, r3
 800382c:	2b02      	cmp	r3, #2
 800382e:	d901      	bls.n	8003834 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e03d      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003834:	4b11      	ldr	r3, [pc, #68]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800383c:	2b00      	cmp	r3, #0
 800383e:	d0f0      	beq.n	8003822 <HAL_RCC_OscConfig+0x46a>
 8003840:	e035      	b.n	80038ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003842:	4b10      	ldr	r3, [pc, #64]	@ (8003884 <HAL_RCC_OscConfig+0x4cc>)
 8003844:	2200      	movs	r2, #0
 8003846:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003848:	f7fe fd78 	bl	800233c <HAL_GetTick>
 800384c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800384e:	e008      	b.n	8003862 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003850:	f7fe fd74 	bl	800233c <HAL_GetTick>
 8003854:	4602      	mov	r2, r0
 8003856:	693b      	ldr	r3, [r7, #16]
 8003858:	1ad3      	subs	r3, r2, r3
 800385a:	2b02      	cmp	r3, #2
 800385c:	d901      	bls.n	8003862 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800385e:	2303      	movs	r3, #3
 8003860:	e026      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003862:	4b06      	ldr	r3, [pc, #24]	@ (800387c <HAL_RCC_OscConfig+0x4c4>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d1f0      	bne.n	8003850 <HAL_RCC_OscConfig+0x498>
 800386e:	e01e      	b.n	80038ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	69db      	ldr	r3, [r3, #28]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d107      	bne.n	8003888 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	e019      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
 800387c:	40021000 	.word	0x40021000
 8003880:	40007000 	.word	0x40007000
 8003884:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003888:	4b0b      	ldr	r3, [pc, #44]	@ (80038b8 <HAL_RCC_OscConfig+0x500>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6a1b      	ldr	r3, [r3, #32]
 8003898:	429a      	cmp	r2, r3
 800389a:	d106      	bne.n	80038aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038a6:	429a      	cmp	r2, r3
 80038a8:	d001      	beq.n	80038ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e000      	b.n	80038b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038ae:	2300      	movs	r3, #0
}
 80038b0:	4618      	mov	r0, r3
 80038b2:	3718      	adds	r7, #24
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bd80      	pop	{r7, pc}
 80038b8:	40021000 	.word	0x40021000

080038bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
 80038c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d101      	bne.n	80038d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	e0d0      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038d0:	4b6a      	ldr	r3, [pc, #424]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	429a      	cmp	r2, r3
 80038dc:	d910      	bls.n	8003900 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038de:	4b67      	ldr	r3, [pc, #412]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f023 0207 	bic.w	r2, r3, #7
 80038e6:	4965      	ldr	r1, [pc, #404]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	4313      	orrs	r3, r2
 80038ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038ee:	4b63      	ldr	r3, [pc, #396]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0307 	and.w	r3, r3, #7
 80038f6:	683a      	ldr	r2, [r7, #0]
 80038f8:	429a      	cmp	r2, r3
 80038fa:	d001      	beq.n	8003900 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e0b8      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 0302 	and.w	r3, r3, #2
 8003908:	2b00      	cmp	r3, #0
 800390a:	d020      	beq.n	800394e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0304 	and.w	r3, r3, #4
 8003914:	2b00      	cmp	r3, #0
 8003916:	d005      	beq.n	8003924 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003918:	4b59      	ldr	r3, [pc, #356]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	4a58      	ldr	r2, [pc, #352]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 800391e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003922:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f003 0308 	and.w	r3, r3, #8
 800392c:	2b00      	cmp	r3, #0
 800392e:	d005      	beq.n	800393c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003930:	4b53      	ldr	r3, [pc, #332]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	4a52      	ldr	r2, [pc, #328]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003936:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800393a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800393c:	4b50      	ldr	r3, [pc, #320]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	689b      	ldr	r3, [r3, #8]
 8003948:	494d      	ldr	r1, [pc, #308]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 800394a:	4313      	orrs	r3, r2
 800394c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0301 	and.w	r3, r3, #1
 8003956:	2b00      	cmp	r3, #0
 8003958:	d040      	beq.n	80039dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	685b      	ldr	r3, [r3, #4]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d107      	bne.n	8003972 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003962:	4b47      	ldr	r3, [pc, #284]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d115      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800396e:	2301      	movs	r3, #1
 8003970:	e07f      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	2b02      	cmp	r3, #2
 8003978:	d107      	bne.n	800398a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800397a:	4b41      	ldr	r3, [pc, #260]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003982:	2b00      	cmp	r3, #0
 8003984:	d109      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e073      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800398a:	4b3d      	ldr	r3, [pc, #244]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0302 	and.w	r3, r3, #2
 8003992:	2b00      	cmp	r3, #0
 8003994:	d101      	bne.n	800399a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e06b      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800399a:	4b39      	ldr	r3, [pc, #228]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 800399c:	685b      	ldr	r3, [r3, #4]
 800399e:	f023 0203 	bic.w	r2, r3, #3
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	4936      	ldr	r1, [pc, #216]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039ac:	f7fe fcc6 	bl	800233c <HAL_GetTick>
 80039b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039b2:	e00a      	b.n	80039ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039b4:	f7fe fcc2 	bl	800233c <HAL_GetTick>
 80039b8:	4602      	mov	r2, r0
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	1ad3      	subs	r3, r2, r3
 80039be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d901      	bls.n	80039ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039c6:	2303      	movs	r3, #3
 80039c8:	e053      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f003 020c 	and.w	r2, r3, #12
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	429a      	cmp	r2, r3
 80039da:	d1eb      	bne.n	80039b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039dc:	4b27      	ldr	r3, [pc, #156]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f003 0307 	and.w	r3, r3, #7
 80039e4:	683a      	ldr	r2, [r7, #0]
 80039e6:	429a      	cmp	r2, r3
 80039e8:	d210      	bcs.n	8003a0c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039ea:	4b24      	ldr	r3, [pc, #144]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f023 0207 	bic.w	r2, r3, #7
 80039f2:	4922      	ldr	r1, [pc, #136]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80039fa:	4b20      	ldr	r3, [pc, #128]	@ (8003a7c <HAL_RCC_ClockConfig+0x1c0>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f003 0307 	and.w	r3, r3, #7
 8003a02:	683a      	ldr	r2, [r7, #0]
 8003a04:	429a      	cmp	r2, r3
 8003a06:	d001      	beq.n	8003a0c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e032      	b.n	8003a72 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a18:	4b19      	ldr	r3, [pc, #100]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003a1a:	685b      	ldr	r3, [r3, #4]
 8003a1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68db      	ldr	r3, [r3, #12]
 8003a24:	4916      	ldr	r1, [pc, #88]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003a26:	4313      	orrs	r3, r2
 8003a28:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f003 0308 	and.w	r3, r3, #8
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d009      	beq.n	8003a4a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a36:	4b12      	ldr	r3, [pc, #72]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	691b      	ldr	r3, [r3, #16]
 8003a42:	00db      	lsls	r3, r3, #3
 8003a44:	490e      	ldr	r1, [pc, #56]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003a46:	4313      	orrs	r3, r2
 8003a48:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a4a:	f000 f821 	bl	8003a90 <HAL_RCC_GetSysClockFreq>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	4b0b      	ldr	r3, [pc, #44]	@ (8003a80 <HAL_RCC_ClockConfig+0x1c4>)
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	091b      	lsrs	r3, r3, #4
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	490a      	ldr	r1, [pc, #40]	@ (8003a84 <HAL_RCC_ClockConfig+0x1c8>)
 8003a5c:	5ccb      	ldrb	r3, [r1, r3]
 8003a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8003a62:	4a09      	ldr	r2, [pc, #36]	@ (8003a88 <HAL_RCC_ClockConfig+0x1cc>)
 8003a64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a66:	4b09      	ldr	r3, [pc, #36]	@ (8003a8c <HAL_RCC_ClockConfig+0x1d0>)
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	4618      	mov	r0, r3
 8003a6c:	f7fe fc24 	bl	80022b8 <HAL_InitTick>

  return HAL_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3710      	adds	r7, #16
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}
 8003a7a:	bf00      	nop
 8003a7c:	40022000 	.word	0x40022000
 8003a80:	40021000 	.word	0x40021000
 8003a84:	0800a2cc 	.word	0x0800a2cc
 8003a88:	20000000 	.word	0x20000000
 8003a8c:	20000004 	.word	0x20000004

08003a90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a96:	2300      	movs	r3, #0
 8003a98:	60fb      	str	r3, [r7, #12]
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	60bb      	str	r3, [r7, #8]
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	617b      	str	r3, [r7, #20]
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003aaa:	4b1e      	ldr	r3, [pc, #120]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x94>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	f003 030c 	and.w	r3, r3, #12
 8003ab6:	2b04      	cmp	r3, #4
 8003ab8:	d002      	beq.n	8003ac0 <HAL_RCC_GetSysClockFreq+0x30>
 8003aba:	2b08      	cmp	r3, #8
 8003abc:	d003      	beq.n	8003ac6 <HAL_RCC_GetSysClockFreq+0x36>
 8003abe:	e027      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003ac0:	4b19      	ldr	r3, [pc, #100]	@ (8003b28 <HAL_RCC_GetSysClockFreq+0x98>)
 8003ac2:	613b      	str	r3, [r7, #16]
      break;
 8003ac4:	e027      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	0c9b      	lsrs	r3, r3, #18
 8003aca:	f003 030f 	and.w	r3, r3, #15
 8003ace:	4a17      	ldr	r2, [pc, #92]	@ (8003b2c <HAL_RCC_GetSysClockFreq+0x9c>)
 8003ad0:	5cd3      	ldrb	r3, [r2, r3]
 8003ad2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d010      	beq.n	8003b00 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003ade:	4b11      	ldr	r3, [pc, #68]	@ (8003b24 <HAL_RCC_GetSysClockFreq+0x94>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	0c5b      	lsrs	r3, r3, #17
 8003ae4:	f003 0301 	and.w	r3, r3, #1
 8003ae8:	4a11      	ldr	r2, [pc, #68]	@ (8003b30 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003aea:	5cd3      	ldrb	r3, [r2, r3]
 8003aec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a0d      	ldr	r2, [pc, #52]	@ (8003b28 <HAL_RCC_GetSysClockFreq+0x98>)
 8003af2:	fb03 f202 	mul.w	r2, r3, r2
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afc:	617b      	str	r3, [r7, #20]
 8003afe:	e004      	b.n	8003b0a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	4a0c      	ldr	r2, [pc, #48]	@ (8003b34 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003b04:	fb02 f303 	mul.w	r3, r2, r3
 8003b08:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	613b      	str	r3, [r7, #16]
      break;
 8003b0e:	e002      	b.n	8003b16 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b10:	4b05      	ldr	r3, [pc, #20]	@ (8003b28 <HAL_RCC_GetSysClockFreq+0x98>)
 8003b12:	613b      	str	r3, [r7, #16]
      break;
 8003b14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b16:	693b      	ldr	r3, [r7, #16]
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	371c      	adds	r7, #28
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bc80      	pop	{r7}
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	40021000 	.word	0x40021000
 8003b28:	007a1200 	.word	0x007a1200
 8003b2c:	0800a2e4 	.word	0x0800a2e4
 8003b30:	0800a2f4 	.word	0x0800a2f4
 8003b34:	003d0900 	.word	0x003d0900

08003b38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b38:	b480      	push	{r7}
 8003b3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b3c:	4b02      	ldr	r3, [pc, #8]	@ (8003b48 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	46bd      	mov	sp, r7
 8003b44:	bc80      	pop	{r7}
 8003b46:	4770      	bx	lr
 8003b48:	20000000 	.word	0x20000000

08003b4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b50:	f7ff fff2 	bl	8003b38 <HAL_RCC_GetHCLKFreq>
 8003b54:	4602      	mov	r2, r0
 8003b56:	4b05      	ldr	r3, [pc, #20]	@ (8003b6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	0a1b      	lsrs	r3, r3, #8
 8003b5c:	f003 0307 	and.w	r3, r3, #7
 8003b60:	4903      	ldr	r1, [pc, #12]	@ (8003b70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b62:	5ccb      	ldrb	r3, [r1, r3]
 8003b64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	bd80      	pop	{r7, pc}
 8003b6c:	40021000 	.word	0x40021000
 8003b70:	0800a2dc 	.word	0x0800a2dc

08003b74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b78:	f7ff ffde 	bl	8003b38 <HAL_RCC_GetHCLKFreq>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	4b05      	ldr	r3, [pc, #20]	@ (8003b94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	0adb      	lsrs	r3, r3, #11
 8003b84:	f003 0307 	and.w	r3, r3, #7
 8003b88:	4903      	ldr	r1, [pc, #12]	@ (8003b98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b8a:	5ccb      	ldrb	r3, [r1, r3]
 8003b8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b90:	4618      	mov	r0, r3
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	40021000 	.word	0x40021000
 8003b98:	0800a2dc 	.word	0x0800a2dc

08003b9c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b9c:	b480      	push	{r7}
 8003b9e:	b085      	sub	sp, #20
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ba4:	4b0a      	ldr	r3, [pc, #40]	@ (8003bd0 <RCC_Delay+0x34>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4a0a      	ldr	r2, [pc, #40]	@ (8003bd4 <RCC_Delay+0x38>)
 8003baa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bae:	0a5b      	lsrs	r3, r3, #9
 8003bb0:	687a      	ldr	r2, [r7, #4]
 8003bb2:	fb02 f303 	mul.w	r3, r2, r3
 8003bb6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bb8:	bf00      	nop
  }
  while (Delay --);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	1e5a      	subs	r2, r3, #1
 8003bbe:	60fa      	str	r2, [r7, #12]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d1f9      	bne.n	8003bb8 <RCC_Delay+0x1c>
}
 8003bc4:	bf00      	nop
 8003bc6:	bf00      	nop
 8003bc8:	3714      	adds	r7, #20
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bc80      	pop	{r7}
 8003bce:	4770      	bx	lr
 8003bd0:	20000000 	.word	0x20000000
 8003bd4:	10624dd3 	.word	0x10624dd3

08003bd8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b082      	sub	sp, #8
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e041      	b.n	8003c6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d106      	bne.n	8003c04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003bfe:	6878      	ldr	r0, [r7, #4]
 8003c00:	f7fe f908 	bl	8001e14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2202      	movs	r2, #2
 8003c08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	3304      	adds	r3, #4
 8003c14:	4619      	mov	r1, r3
 8003c16:	4610      	mov	r0, r2
 8003c18:	f000 faa6 	bl	8004168 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2201      	movs	r2, #1
 8003c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2201      	movs	r2, #1
 8003c30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2201      	movs	r2, #1
 8003c50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2201      	movs	r2, #1
 8003c58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	2201      	movs	r2, #1
 8003c60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	2201      	movs	r2, #1
 8003c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
}
 8003c6e:	4618      	mov	r0, r3
 8003c70:	3708      	adds	r7, #8
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
	...

08003c78 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b085      	sub	sp, #20
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c86:	b2db      	uxtb	r3, r3
 8003c88:	2b01      	cmp	r3, #1
 8003c8a:	d001      	beq.n	8003c90 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e032      	b.n	8003cf6 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	2202      	movs	r2, #2
 8003c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	4a18      	ldr	r2, [pc, #96]	@ (8003d00 <HAL_TIM_Base_Start+0x88>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d00e      	beq.n	8003cc0 <HAL_TIM_Base_Start+0x48>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003caa:	d009      	beq.n	8003cc0 <HAL_TIM_Base_Start+0x48>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	4a14      	ldr	r2, [pc, #80]	@ (8003d04 <HAL_TIM_Base_Start+0x8c>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d004      	beq.n	8003cc0 <HAL_TIM_Base_Start+0x48>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	4a13      	ldr	r2, [pc, #76]	@ (8003d08 <HAL_TIM_Base_Start+0x90>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d111      	bne.n	8003ce4 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	f003 0307 	and.w	r3, r3, #7
 8003cca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2b06      	cmp	r3, #6
 8003cd0:	d010      	beq.n	8003cf4 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f042 0201 	orr.w	r2, r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ce2:	e007      	b.n	8003cf4 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	681a      	ldr	r2, [r3, #0]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f042 0201 	orr.w	r2, r2, #1
 8003cf2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003cf4:	2300      	movs	r3, #0
}
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	3714      	adds	r7, #20
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr
 8003d00:	40012c00 	.word	0x40012c00
 8003d04:	40000400 	.word	0x40000400
 8003d08:	40000800 	.word	0x40000800

08003d0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003d0c:	b480      	push	{r7}
 8003d0e:	b085      	sub	sp, #20
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d001      	beq.n	8003d24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	e03a      	b.n	8003d9a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2202      	movs	r2, #2
 8003d28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	68da      	ldr	r2, [r3, #12]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f042 0201 	orr.w	r2, r2, #1
 8003d3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	4a18      	ldr	r2, [pc, #96]	@ (8003da4 <HAL_TIM_Base_Start_IT+0x98>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d00e      	beq.n	8003d64 <HAL_TIM_Base_Start_IT+0x58>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d4e:	d009      	beq.n	8003d64 <HAL_TIM_Base_Start_IT+0x58>
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	4a14      	ldr	r2, [pc, #80]	@ (8003da8 <HAL_TIM_Base_Start_IT+0x9c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d004      	beq.n	8003d64 <HAL_TIM_Base_Start_IT+0x58>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4a13      	ldr	r2, [pc, #76]	@ (8003dac <HAL_TIM_Base_Start_IT+0xa0>)
 8003d60:	4293      	cmp	r3, r2
 8003d62:	d111      	bne.n	8003d88 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f003 0307 	and.w	r3, r3, #7
 8003d6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2b06      	cmp	r3, #6
 8003d74:	d010      	beq.n	8003d98 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	681a      	ldr	r2, [r3, #0]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f042 0201 	orr.w	r2, r2, #1
 8003d84:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d86:	e007      	b.n	8003d98 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	681a      	ldr	r2, [r3, #0]
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f042 0201 	orr.w	r2, r2, #1
 8003d96:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d98:	2300      	movs	r3, #0
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc80      	pop	{r7}
 8003da2:	4770      	bx	lr
 8003da4:	40012c00 	.word	0x40012c00
 8003da8:	40000400 	.word	0x40000400
 8003dac:	40000800 	.word	0x40000800

08003db0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b084      	sub	sp, #16
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	68db      	ldr	r3, [r3, #12]
 8003dbe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003dc8:	68bb      	ldr	r3, [r7, #8]
 8003dca:	f003 0302 	and.w	r3, r3, #2
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d020      	beq.n	8003e14 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d01b      	beq.n	8003e14 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f06f 0202 	mvn.w	r2, #2
 8003de4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2201      	movs	r2, #1
 8003dea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	699b      	ldr	r3, [r3, #24]
 8003df2:	f003 0303 	and.w	r3, r3, #3
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d003      	beq.n	8003e02 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f000 f998 	bl	8004130 <HAL_TIM_IC_CaptureCallback>
 8003e00:	e005      	b.n	8003e0e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f98b 	bl	800411e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e08:	6878      	ldr	r0, [r7, #4]
 8003e0a:	f000 f99a 	bl	8004142 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	f003 0304 	and.w	r3, r3, #4
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d020      	beq.n	8003e60 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	f003 0304 	and.w	r3, r3, #4
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d01b      	beq.n	8003e60 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	f06f 0204 	mvn.w	r2, #4
 8003e30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2202      	movs	r2, #2
 8003e36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d003      	beq.n	8003e4e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e46:	6878      	ldr	r0, [r7, #4]
 8003e48:	f000 f972 	bl	8004130 <HAL_TIM_IC_CaptureCallback>
 8003e4c:	e005      	b.n	8003e5a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e4e:	6878      	ldr	r0, [r7, #4]
 8003e50:	f000 f965 	bl	800411e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e54:	6878      	ldr	r0, [r7, #4]
 8003e56:	f000 f974 	bl	8004142 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	f003 0308 	and.w	r3, r3, #8
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d020      	beq.n	8003eac <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	f003 0308 	and.w	r3, r3, #8
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d01b      	beq.n	8003eac <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f06f 0208 	mvn.w	r2, #8
 8003e7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2204      	movs	r2, #4
 8003e82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	69db      	ldr	r3, [r3, #28]
 8003e8a:	f003 0303 	and.w	r3, r3, #3
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d003      	beq.n	8003e9a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e92:	6878      	ldr	r0, [r7, #4]
 8003e94:	f000 f94c 	bl	8004130 <HAL_TIM_IC_CaptureCallback>
 8003e98:	e005      	b.n	8003ea6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 f93f 	bl	800411e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	f000 f94e 	bl	8004142 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003eac:	68bb      	ldr	r3, [r7, #8]
 8003eae:	f003 0310 	and.w	r3, r3, #16
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d020      	beq.n	8003ef8 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	f003 0310 	and.w	r3, r3, #16
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d01b      	beq.n	8003ef8 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f06f 0210 	mvn.w	r2, #16
 8003ec8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2208      	movs	r2, #8
 8003ece:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	69db      	ldr	r3, [r3, #28]
 8003ed6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d003      	beq.n	8003ee6 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ede:	6878      	ldr	r0, [r7, #4]
 8003ee0:	f000 f926 	bl	8004130 <HAL_TIM_IC_CaptureCallback>
 8003ee4:	e005      	b.n	8003ef2 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f000 f919 	bl	800411e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f000 f928 	bl	8004142 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d00c      	beq.n	8003f1c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	f003 0301 	and.w	r3, r3, #1
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d007      	beq.n	8003f1c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f06f 0201 	mvn.w	r2, #1
 8003f14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f16:	6878      	ldr	r0, [r7, #4]
 8003f18:	f7fd fe8a 	bl	8001c30 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d00c      	beq.n	8003f40 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d007      	beq.n	8003f40 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f000 fa7f 	bl	800443e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00c      	beq.n	8003f64 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d007      	beq.n	8003f64 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 f8f8 	bl	8004154 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	f003 0320 	and.w	r3, r3, #32
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00c      	beq.n	8003f88 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f003 0320 	and.w	r3, r3, #32
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d007      	beq.n	8003f88 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f06f 0220 	mvn.w	r2, #32
 8003f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 fa52 	bl	800442c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f88:	bf00      	nop
 8003f8a:	3710      	adds	r7, #16
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f90:	b580      	push	{r7, lr}
 8003f92:	b084      	sub	sp, #16
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
 8003f98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d101      	bne.n	8003fac <HAL_TIM_ConfigClockSource+0x1c>
 8003fa8:	2302      	movs	r3, #2
 8003faa:	e0b4      	b.n	8004116 <HAL_TIM_ConfigClockSource+0x186>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2202      	movs	r2, #2
 8003fb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003fca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003fd2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	68ba      	ldr	r2, [r7, #8]
 8003fda:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fe4:	d03e      	beq.n	8004064 <HAL_TIM_ConfigClockSource+0xd4>
 8003fe6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fea:	f200 8087 	bhi.w	80040fc <HAL_TIM_ConfigClockSource+0x16c>
 8003fee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ff2:	f000 8086 	beq.w	8004102 <HAL_TIM_ConfigClockSource+0x172>
 8003ff6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ffa:	d87f      	bhi.n	80040fc <HAL_TIM_ConfigClockSource+0x16c>
 8003ffc:	2b70      	cmp	r3, #112	@ 0x70
 8003ffe:	d01a      	beq.n	8004036 <HAL_TIM_ConfigClockSource+0xa6>
 8004000:	2b70      	cmp	r3, #112	@ 0x70
 8004002:	d87b      	bhi.n	80040fc <HAL_TIM_ConfigClockSource+0x16c>
 8004004:	2b60      	cmp	r3, #96	@ 0x60
 8004006:	d050      	beq.n	80040aa <HAL_TIM_ConfigClockSource+0x11a>
 8004008:	2b60      	cmp	r3, #96	@ 0x60
 800400a:	d877      	bhi.n	80040fc <HAL_TIM_ConfigClockSource+0x16c>
 800400c:	2b50      	cmp	r3, #80	@ 0x50
 800400e:	d03c      	beq.n	800408a <HAL_TIM_ConfigClockSource+0xfa>
 8004010:	2b50      	cmp	r3, #80	@ 0x50
 8004012:	d873      	bhi.n	80040fc <HAL_TIM_ConfigClockSource+0x16c>
 8004014:	2b40      	cmp	r3, #64	@ 0x40
 8004016:	d058      	beq.n	80040ca <HAL_TIM_ConfigClockSource+0x13a>
 8004018:	2b40      	cmp	r3, #64	@ 0x40
 800401a:	d86f      	bhi.n	80040fc <HAL_TIM_ConfigClockSource+0x16c>
 800401c:	2b30      	cmp	r3, #48	@ 0x30
 800401e:	d064      	beq.n	80040ea <HAL_TIM_ConfigClockSource+0x15a>
 8004020:	2b30      	cmp	r3, #48	@ 0x30
 8004022:	d86b      	bhi.n	80040fc <HAL_TIM_ConfigClockSource+0x16c>
 8004024:	2b20      	cmp	r3, #32
 8004026:	d060      	beq.n	80040ea <HAL_TIM_ConfigClockSource+0x15a>
 8004028:	2b20      	cmp	r3, #32
 800402a:	d867      	bhi.n	80040fc <HAL_TIM_ConfigClockSource+0x16c>
 800402c:	2b00      	cmp	r3, #0
 800402e:	d05c      	beq.n	80040ea <HAL_TIM_ConfigClockSource+0x15a>
 8004030:	2b10      	cmp	r3, #16
 8004032:	d05a      	beq.n	80040ea <HAL_TIM_ConfigClockSource+0x15a>
 8004034:	e062      	b.n	80040fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800403a:	683b      	ldr	r3, [r7, #0]
 800403c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004042:	683b      	ldr	r3, [r7, #0]
 8004044:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004046:	f000 f974 	bl	8004332 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004052:	68bb      	ldr	r3, [r7, #8]
 8004054:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004058:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	609a      	str	r2, [r3, #8]
      break;
 8004062:	e04f      	b.n	8004104 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004074:	f000 f95d 	bl	8004332 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	689a      	ldr	r2, [r3, #8]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004086:	609a      	str	r2, [r3, #8]
      break;
 8004088:	e03c      	b.n	8004104 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004096:	461a      	mov	r2, r3
 8004098:	f000 f8d4 	bl	8004244 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	2150      	movs	r1, #80	@ 0x50
 80040a2:	4618      	mov	r0, r3
 80040a4:	f000 f92b 	bl	80042fe <TIM_ITRx_SetConfig>
      break;
 80040a8:	e02c      	b.n	8004104 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80040b6:	461a      	mov	r2, r3
 80040b8:	f000 f8f2 	bl	80042a0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	2160      	movs	r1, #96	@ 0x60
 80040c2:	4618      	mov	r0, r3
 80040c4:	f000 f91b 	bl	80042fe <TIM_ITRx_SetConfig>
      break;
 80040c8:	e01c      	b.n	8004104 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80040d6:	461a      	mov	r2, r3
 80040d8:	f000 f8b4 	bl	8004244 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	2140      	movs	r1, #64	@ 0x40
 80040e2:	4618      	mov	r0, r3
 80040e4:	f000 f90b 	bl	80042fe <TIM_ITRx_SetConfig>
      break;
 80040e8:	e00c      	b.n	8004104 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4619      	mov	r1, r3
 80040f4:	4610      	mov	r0, r2
 80040f6:	f000 f902 	bl	80042fe <TIM_ITRx_SetConfig>
      break;
 80040fa:	e003      	b.n	8004104 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004100:	e000      	b.n	8004104 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004102:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2200      	movs	r2, #0
 8004110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004114:	7bfb      	ldrb	r3, [r7, #15]
}
 8004116:	4618      	mov	r0, r3
 8004118:	3710      	adds	r7, #16
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}

0800411e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800411e:	b480      	push	{r7}
 8004120:	b083      	sub	sp, #12
 8004122:	af00      	add	r7, sp, #0
 8004124:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004126:	bf00      	nop
 8004128:	370c      	adds	r7, #12
 800412a:	46bd      	mov	sp, r7
 800412c:	bc80      	pop	{r7}
 800412e:	4770      	bx	lr

08004130 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004138:	bf00      	nop
 800413a:	370c      	adds	r7, #12
 800413c:	46bd      	mov	sp, r7
 800413e:	bc80      	pop	{r7}
 8004140:	4770      	bx	lr

08004142 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004142:	b480      	push	{r7}
 8004144:	b083      	sub	sp, #12
 8004146:	af00      	add	r7, sp, #0
 8004148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800414a:	bf00      	nop
 800414c:	370c      	adds	r7, #12
 800414e:	46bd      	mov	sp, r7
 8004150:	bc80      	pop	{r7}
 8004152:	4770      	bx	lr

08004154 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004154:	b480      	push	{r7}
 8004156:	b083      	sub	sp, #12
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	bc80      	pop	{r7}
 8004164:	4770      	bx	lr
	...

08004168 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004168:	b480      	push	{r7}
 800416a:	b085      	sub	sp, #20
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
 8004170:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	4a2f      	ldr	r2, [pc, #188]	@ (8004238 <TIM_Base_SetConfig+0xd0>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d00b      	beq.n	8004198 <TIM_Base_SetConfig+0x30>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004186:	d007      	beq.n	8004198 <TIM_Base_SetConfig+0x30>
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	4a2c      	ldr	r2, [pc, #176]	@ (800423c <TIM_Base_SetConfig+0xd4>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d003      	beq.n	8004198 <TIM_Base_SetConfig+0x30>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	4a2b      	ldr	r2, [pc, #172]	@ (8004240 <TIM_Base_SetConfig+0xd8>)
 8004194:	4293      	cmp	r3, r2
 8004196:	d108      	bne.n	80041aa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800419e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	68fa      	ldr	r2, [r7, #12]
 80041a6:	4313      	orrs	r3, r2
 80041a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a22      	ldr	r2, [pc, #136]	@ (8004238 <TIM_Base_SetConfig+0xd0>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d00b      	beq.n	80041ca <TIM_Base_SetConfig+0x62>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041b8:	d007      	beq.n	80041ca <TIM_Base_SetConfig+0x62>
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	4a1f      	ldr	r2, [pc, #124]	@ (800423c <TIM_Base_SetConfig+0xd4>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d003      	beq.n	80041ca <TIM_Base_SetConfig+0x62>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	4a1e      	ldr	r2, [pc, #120]	@ (8004240 <TIM_Base_SetConfig+0xd8>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d108      	bne.n	80041dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	68db      	ldr	r3, [r3, #12]
 80041d6:	68fa      	ldr	r2, [r7, #12]
 80041d8:	4313      	orrs	r3, r2
 80041da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	695b      	ldr	r3, [r3, #20]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	689a      	ldr	r2, [r3, #8]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	4a0d      	ldr	r2, [pc, #52]	@ (8004238 <TIM_Base_SetConfig+0xd0>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d103      	bne.n	8004210 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	691a      	ldr	r2, [r3, #16]
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	2201      	movs	r2, #1
 8004214:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	f003 0301 	and.w	r3, r3, #1
 800421e:	2b00      	cmp	r3, #0
 8004220:	d005      	beq.n	800422e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	691b      	ldr	r3, [r3, #16]
 8004226:	f023 0201 	bic.w	r2, r3, #1
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	611a      	str	r2, [r3, #16]
  }
}
 800422e:	bf00      	nop
 8004230:	3714      	adds	r7, #20
 8004232:	46bd      	mov	sp, r7
 8004234:	bc80      	pop	{r7}
 8004236:	4770      	bx	lr
 8004238:	40012c00 	.word	0x40012c00
 800423c:	40000400 	.word	0x40000400
 8004240:	40000800 	.word	0x40000800

08004244 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004244:	b480      	push	{r7}
 8004246:	b087      	sub	sp, #28
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6a1b      	ldr	r3, [r3, #32]
 8004254:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	6a1b      	ldr	r3, [r3, #32]
 800425a:	f023 0201 	bic.w	r2, r3, #1
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	699b      	ldr	r3, [r3, #24]
 8004266:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004268:	693b      	ldr	r3, [r7, #16]
 800426a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800426e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	011b      	lsls	r3, r3, #4
 8004274:	693a      	ldr	r2, [r7, #16]
 8004276:	4313      	orrs	r3, r2
 8004278:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800427a:	697b      	ldr	r3, [r7, #20]
 800427c:	f023 030a 	bic.w	r3, r3, #10
 8004280:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004282:	697a      	ldr	r2, [r7, #20]
 8004284:	68bb      	ldr	r3, [r7, #8]
 8004286:	4313      	orrs	r3, r2
 8004288:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	693a      	ldr	r2, [r7, #16]
 800428e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	697a      	ldr	r2, [r7, #20]
 8004294:	621a      	str	r2, [r3, #32]
}
 8004296:	bf00      	nop
 8004298:	371c      	adds	r7, #28
 800429a:	46bd      	mov	sp, r7
 800429c:	bc80      	pop	{r7}
 800429e:	4770      	bx	lr

080042a0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b087      	sub	sp, #28
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6a1b      	ldr	r3, [r3, #32]
 80042b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	6a1b      	ldr	r3, [r3, #32]
 80042b6:	f023 0210 	bic.w	r2, r3, #16
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	699b      	ldr	r3, [r3, #24]
 80042c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80042ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	031b      	lsls	r3, r3, #12
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80042d6:	697b      	ldr	r3, [r7, #20]
 80042d8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80042dc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	011b      	lsls	r3, r3, #4
 80042e2:	697a      	ldr	r2, [r7, #20]
 80042e4:	4313      	orrs	r3, r2
 80042e6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	693a      	ldr	r2, [r7, #16]
 80042ec:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	697a      	ldr	r2, [r7, #20]
 80042f2:	621a      	str	r2, [r3, #32]
}
 80042f4:	bf00      	nop
 80042f6:	371c      	adds	r7, #28
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bc80      	pop	{r7}
 80042fc:	4770      	bx	lr

080042fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80042fe:	b480      	push	{r7}
 8004300:	b085      	sub	sp, #20
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
 8004306:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004314:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004316:	683a      	ldr	r2, [r7, #0]
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	4313      	orrs	r3, r2
 800431c:	f043 0307 	orr.w	r3, r3, #7
 8004320:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	68fa      	ldr	r2, [r7, #12]
 8004326:	609a      	str	r2, [r3, #8]
}
 8004328:	bf00      	nop
 800432a:	3714      	adds	r7, #20
 800432c:	46bd      	mov	sp, r7
 800432e:	bc80      	pop	{r7}
 8004330:	4770      	bx	lr

08004332 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004332:	b480      	push	{r7}
 8004334:	b087      	sub	sp, #28
 8004336:	af00      	add	r7, sp, #0
 8004338:	60f8      	str	r0, [r7, #12]
 800433a:	60b9      	str	r1, [r7, #8]
 800433c:	607a      	str	r2, [r7, #4]
 800433e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800434c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	021a      	lsls	r2, r3, #8
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	431a      	orrs	r2, r3
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	4313      	orrs	r3, r2
 800435a:	697a      	ldr	r2, [r7, #20]
 800435c:	4313      	orrs	r3, r2
 800435e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	697a      	ldr	r2, [r7, #20]
 8004364:	609a      	str	r2, [r3, #8]
}
 8004366:	bf00      	nop
 8004368:	371c      	adds	r7, #28
 800436a:	46bd      	mov	sp, r7
 800436c:	bc80      	pop	{r7}
 800436e:	4770      	bx	lr

08004370 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004370:	b480      	push	{r7}
 8004372:	b085      	sub	sp, #20
 8004374:	af00      	add	r7, sp, #0
 8004376:	6078      	str	r0, [r7, #4]
 8004378:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004380:	2b01      	cmp	r3, #1
 8004382:	d101      	bne.n	8004388 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004384:	2302      	movs	r3, #2
 8004386:	e046      	b.n	8004416 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2201      	movs	r2, #1
 800438c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2202      	movs	r2, #2
 8004394:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	685b      	ldr	r3, [r3, #4]
 800439e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80043ae:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	4a16      	ldr	r2, [pc, #88]	@ (8004420 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80043c8:	4293      	cmp	r3, r2
 80043ca:	d00e      	beq.n	80043ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043d4:	d009      	beq.n	80043ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4a12      	ldr	r2, [pc, #72]	@ (8004424 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80043dc:	4293      	cmp	r3, r2
 80043de:	d004      	beq.n	80043ea <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	4a10      	ldr	r2, [pc, #64]	@ (8004428 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80043e6:	4293      	cmp	r3, r2
 80043e8:	d10c      	bne.n	8004404 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80043f0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	68ba      	ldr	r2, [r7, #8]
 80043f8:	4313      	orrs	r3, r2
 80043fa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	68ba      	ldr	r2, [r7, #8]
 8004402:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004414:	2300      	movs	r3, #0
}
 8004416:	4618      	mov	r0, r3
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr
 8004420:	40012c00 	.word	0x40012c00
 8004424:	40000400 	.word	0x40000400
 8004428:	40000800 	.word	0x40000800

0800442c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	bc80      	pop	{r7}
 800443c:	4770      	bx	lr

0800443e <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800443e:	b480      	push	{r7}
 8004440:	b083      	sub	sp, #12
 8004442:	af00      	add	r7, sp, #0
 8004444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004446:	bf00      	nop
 8004448:	370c      	adds	r7, #12
 800444a:	46bd      	mov	sp, r7
 800444c:	bc80      	pop	{r7}
 800444e:	4770      	bx	lr

08004450 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d101      	bne.n	8004462 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800445e:	2301      	movs	r3, #1
 8004460:	e042      	b.n	80044e8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2b00      	cmp	r3, #0
 800446c:	d106      	bne.n	800447c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f7fd fd3c 	bl	8001ef4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2224      	movs	r2, #36	@ 0x24
 8004480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	68da      	ldr	r2, [r3, #12]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004492:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 fdb7 	bl	8005008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	691a      	ldr	r2, [r3, #16]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80044a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	695a      	ldr	r2, [r3, #20]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80044b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	68da      	ldr	r2, [r3, #12]
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80044c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2220      	movs	r2, #32
 80044d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	2220      	movs	r2, #32
 80044dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2200      	movs	r2, #0
 80044e4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80044e6:	2300      	movs	r3, #0
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3708      	adds	r7, #8
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bd80      	pop	{r7, pc}

080044f0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b08a      	sub	sp, #40	@ 0x28
 80044f4:	af02      	add	r7, sp, #8
 80044f6:	60f8      	str	r0, [r7, #12]
 80044f8:	60b9      	str	r1, [r7, #8]
 80044fa:	603b      	str	r3, [r7, #0]
 80044fc:	4613      	mov	r3, r2
 80044fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004500:	2300      	movs	r3, #0
 8004502:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b20      	cmp	r3, #32
 800450e:	d175      	bne.n	80045fc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d002      	beq.n	800451c <HAL_UART_Transmit+0x2c>
 8004516:	88fb      	ldrh	r3, [r7, #6]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d101      	bne.n	8004520 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800451c:	2301      	movs	r3, #1
 800451e:	e06e      	b.n	80045fe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2200      	movs	r2, #0
 8004524:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	2221      	movs	r2, #33	@ 0x21
 800452a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800452e:	f7fd ff05 	bl	800233c <HAL_GetTick>
 8004532:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	88fa      	ldrh	r2, [r7, #6]
 8004538:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	88fa      	ldrh	r2, [r7, #6]
 800453e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004548:	d108      	bne.n	800455c <HAL_UART_Transmit+0x6c>
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d104      	bne.n	800455c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004552:	2300      	movs	r3, #0
 8004554:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004556:	68bb      	ldr	r3, [r7, #8]
 8004558:	61bb      	str	r3, [r7, #24]
 800455a:	e003      	b.n	8004564 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004560:	2300      	movs	r3, #0
 8004562:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004564:	e02e      	b.n	80045c4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	9300      	str	r3, [sp, #0]
 800456a:	697b      	ldr	r3, [r7, #20]
 800456c:	2200      	movs	r2, #0
 800456e:	2180      	movs	r1, #128	@ 0x80
 8004570:	68f8      	ldr	r0, [r7, #12]
 8004572:	f000 fb1c 	bl	8004bae <UART_WaitOnFlagUntilTimeout>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d005      	beq.n	8004588 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	2220      	movs	r2, #32
 8004580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e03a      	b.n	80045fe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	2b00      	cmp	r3, #0
 800458c:	d10b      	bne.n	80045a6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800458e:	69bb      	ldr	r3, [r7, #24]
 8004590:	881b      	ldrh	r3, [r3, #0]
 8004592:	461a      	mov	r2, r3
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800459c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	3302      	adds	r3, #2
 80045a2:	61bb      	str	r3, [r7, #24]
 80045a4:	e007      	b.n	80045b6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80045a6:	69fb      	ldr	r3, [r7, #28]
 80045a8:	781a      	ldrb	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80045b0:	69fb      	ldr	r3, [r7, #28]
 80045b2:	3301      	adds	r3, #1
 80045b4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045ba:	b29b      	uxth	r3, r3
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d1cb      	bne.n	8004566 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	9300      	str	r3, [sp, #0]
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	2200      	movs	r2, #0
 80045d6:	2140      	movs	r1, #64	@ 0x40
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f000 fae8 	bl	8004bae <UART_WaitOnFlagUntilTimeout>
 80045de:	4603      	mov	r3, r0
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d005      	beq.n	80045f0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2220      	movs	r2, #32
 80045e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80045ec:	2303      	movs	r3, #3
 80045ee:	e006      	b.n	80045fe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2220      	movs	r2, #32
 80045f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80045f8:	2300      	movs	r3, #0
 80045fa:	e000      	b.n	80045fe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80045fc:	2302      	movs	r3, #2
  }
}
 80045fe:	4618      	mov	r0, r3
 8004600:	3720      	adds	r7, #32
 8004602:	46bd      	mov	sp, r7
 8004604:	bd80      	pop	{r7, pc}

08004606 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004606:	b580      	push	{r7, lr}
 8004608:	b084      	sub	sp, #16
 800460a:	af00      	add	r7, sp, #0
 800460c:	60f8      	str	r0, [r7, #12]
 800460e:	60b9      	str	r1, [r7, #8]
 8004610:	4613      	mov	r3, r2
 8004612:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800461a:	b2db      	uxtb	r3, r3
 800461c:	2b20      	cmp	r3, #32
 800461e:	d112      	bne.n	8004646 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004620:	68bb      	ldr	r3, [r7, #8]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d002      	beq.n	800462c <HAL_UART_Receive_IT+0x26>
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	2b00      	cmp	r3, #0
 800462a:	d101      	bne.n	8004630 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e00b      	b.n	8004648 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2200      	movs	r2, #0
 8004634:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004636:	88fb      	ldrh	r3, [r7, #6]
 8004638:	461a      	mov	r2, r3
 800463a:	68b9      	ldr	r1, [r7, #8]
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 fb0f 	bl	8004c60 <UART_Start_Receive_IT>
 8004642:	4603      	mov	r3, r0
 8004644:	e000      	b.n	8004648 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004646:	2302      	movs	r3, #2
  }
}
 8004648:	4618      	mov	r0, r3
 800464a:	3710      	adds	r7, #16
 800464c:	46bd      	mov	sp, r7
 800464e:	bd80      	pop	{r7, pc}

08004650 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004650:	b580      	push	{r7, lr}
 8004652:	b0ba      	sub	sp, #232	@ 0xe8
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	68db      	ldr	r3, [r3, #12]
 8004668:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8004676:	2300      	movs	r3, #0
 8004678:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800467c:	2300      	movs	r3, #0
 800467e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004682:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004686:	f003 030f 	and.w	r3, r3, #15
 800468a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800468e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004692:	2b00      	cmp	r3, #0
 8004694:	d10f      	bne.n	80046b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004696:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800469a:	f003 0320 	and.w	r3, r3, #32
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d009      	beq.n	80046b6 <HAL_UART_IRQHandler+0x66>
 80046a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046a6:	f003 0320 	and.w	r3, r3, #32
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d003      	beq.n	80046b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80046ae:	6878      	ldr	r0, [r7, #4]
 80046b0:	f000 fbec 	bl	8004e8c <UART_Receive_IT>
      return;
 80046b4:	e25b      	b.n	8004b6e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80046b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	f000 80de 	beq.w	800487c <HAL_UART_IRQHandler+0x22c>
 80046c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046c4:	f003 0301 	and.w	r3, r3, #1
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d106      	bne.n	80046da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80046cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046d0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	f000 80d1 	beq.w	800487c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80046da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046de:	f003 0301 	and.w	r3, r3, #1
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d00b      	beq.n	80046fe <HAL_UART_IRQHandler+0xae>
 80046e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d005      	beq.n	80046fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f6:	f043 0201 	orr.w	r2, r3, #1
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80046fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004702:	f003 0304 	and.w	r3, r3, #4
 8004706:	2b00      	cmp	r3, #0
 8004708:	d00b      	beq.n	8004722 <HAL_UART_IRQHandler+0xd2>
 800470a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b00      	cmp	r3, #0
 8004714:	d005      	beq.n	8004722 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800471a:	f043 0202 	orr.w	r2, r3, #2
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004726:	f003 0302 	and.w	r3, r3, #2
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00b      	beq.n	8004746 <HAL_UART_IRQHandler+0xf6>
 800472e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004732:	f003 0301 	and.w	r3, r3, #1
 8004736:	2b00      	cmp	r3, #0
 8004738:	d005      	beq.n	8004746 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800473e:	f043 0204 	orr.w	r2, r3, #4
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004746:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800474a:	f003 0308 	and.w	r3, r3, #8
 800474e:	2b00      	cmp	r3, #0
 8004750:	d011      	beq.n	8004776 <HAL_UART_IRQHandler+0x126>
 8004752:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004756:	f003 0320 	and.w	r3, r3, #32
 800475a:	2b00      	cmp	r3, #0
 800475c:	d105      	bne.n	800476a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800475e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	2b00      	cmp	r3, #0
 8004768:	d005      	beq.n	8004776 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476e:	f043 0208 	orr.w	r2, r3, #8
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800477a:	2b00      	cmp	r3, #0
 800477c:	f000 81f2 	beq.w	8004b64 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004780:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004784:	f003 0320 	and.w	r3, r3, #32
 8004788:	2b00      	cmp	r3, #0
 800478a:	d008      	beq.n	800479e <HAL_UART_IRQHandler+0x14e>
 800478c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004790:	f003 0320 	and.w	r3, r3, #32
 8004794:	2b00      	cmp	r3, #0
 8004796:	d002      	beq.n	800479e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8004798:	6878      	ldr	r0, [r7, #4]
 800479a:	f000 fb77 	bl	8004e8c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	695b      	ldr	r3, [r3, #20]
 80047a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	bf14      	ite	ne
 80047ac:	2301      	movne	r3, #1
 80047ae:	2300      	moveq	r3, #0
 80047b0:	b2db      	uxtb	r3, r3
 80047b2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ba:	f003 0308 	and.w	r3, r3, #8
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d103      	bne.n	80047ca <HAL_UART_IRQHandler+0x17a>
 80047c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d04f      	beq.n	800486a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047ca:	6878      	ldr	r0, [r7, #4]
 80047cc:	f000 fa81 	bl	8004cd2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	695b      	ldr	r3, [r3, #20]
 80047d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d041      	beq.n	8004862 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	3314      	adds	r3, #20
 80047e4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047ec:	e853 3f00 	ldrex	r3, [r3]
 80047f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80047f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80047f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80047fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	3314      	adds	r3, #20
 8004806:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800480a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800480e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004812:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004816:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800481a:	e841 2300 	strex	r3, r2, [r1]
 800481e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004822:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1d9      	bne.n	80047de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800482e:	2b00      	cmp	r3, #0
 8004830:	d013      	beq.n	800485a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004836:	4a7e      	ldr	r2, [pc, #504]	@ (8004a30 <HAL_UART_IRQHandler+0x3e0>)
 8004838:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800483e:	4618      	mov	r0, r3
 8004840:	f7fd fef2 	bl	8002628 <HAL_DMA_Abort_IT>
 8004844:	4603      	mov	r3, r0
 8004846:	2b00      	cmp	r3, #0
 8004848:	d016      	beq.n	8004878 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800484e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004854:	4610      	mov	r0, r2
 8004856:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004858:	e00e      	b.n	8004878 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 f993 	bl	8004b86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004860:	e00a      	b.n	8004878 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004862:	6878      	ldr	r0, [r7, #4]
 8004864:	f000 f98f 	bl	8004b86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004868:	e006      	b.n	8004878 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f98b 	bl	8004b86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2200      	movs	r2, #0
 8004874:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8004876:	e175      	b.n	8004b64 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004878:	bf00      	nop
    return;
 800487a:	e173      	b.n	8004b64 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004880:	2b01      	cmp	r3, #1
 8004882:	f040 814f 	bne.w	8004b24 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004886:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800488a:	f003 0310 	and.w	r3, r3, #16
 800488e:	2b00      	cmp	r3, #0
 8004890:	f000 8148 	beq.w	8004b24 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004894:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004898:	f003 0310 	and.w	r3, r3, #16
 800489c:	2b00      	cmp	r3, #0
 800489e:	f000 8141 	beq.w	8004b24 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048a2:	2300      	movs	r3, #0
 80048a4:	60bb      	str	r3, [r7, #8]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	60bb      	str	r3, [r7, #8]
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	60bb      	str	r3, [r7, #8]
 80048b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	695b      	ldr	r3, [r3, #20]
 80048be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	f000 80b6 	beq.w	8004a34 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80048d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f000 8145 	beq.w	8004b68 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048e6:	429a      	cmp	r2, r3
 80048e8:	f080 813e 	bcs.w	8004b68 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048f2:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048f8:	699b      	ldr	r3, [r3, #24]
 80048fa:	2b20      	cmp	r3, #32
 80048fc:	f000 8088 	beq.w	8004a10 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	330c      	adds	r3, #12
 8004906:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800490a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800490e:	e853 3f00 	ldrex	r3, [r3]
 8004912:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004916:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800491a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800491e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	330c      	adds	r3, #12
 8004928:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800492c:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004930:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004934:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004938:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800493c:	e841 2300 	strex	r3, r2, [r1]
 8004940:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004944:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1d9      	bne.n	8004900 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	3314      	adds	r3, #20
 8004952:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004954:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004956:	e853 3f00 	ldrex	r3, [r3]
 800495a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800495c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800495e:	f023 0301 	bic.w	r3, r3, #1
 8004962:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	3314      	adds	r3, #20
 800496c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004970:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004974:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004976:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004978:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800497c:	e841 2300 	strex	r3, r2, [r1]
 8004980:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004982:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1e1      	bne.n	800494c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	3314      	adds	r3, #20
 800498e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004990:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004992:	e853 3f00 	ldrex	r3, [r3]
 8004996:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004998:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800499a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800499e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	3314      	adds	r3, #20
 80049a8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80049ac:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80049ae:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b0:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80049b2:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80049b4:	e841 2300 	strex	r3, r2, [r1]
 80049b8:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80049ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d1e3      	bne.n	8004988 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2220      	movs	r2, #32
 80049c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2200      	movs	r2, #0
 80049cc:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	330c      	adds	r3, #12
 80049d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049d8:	e853 3f00 	ldrex	r3, [r3]
 80049dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80049de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049e0:	f023 0310 	bic.w	r3, r3, #16
 80049e4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	330c      	adds	r3, #12
 80049ee:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80049f2:	65ba      	str	r2, [r7, #88]	@ 0x58
 80049f4:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80049f8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80049fa:	e841 2300 	strex	r3, r2, [r1]
 80049fe:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1e3      	bne.n	80049ce <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a0a:	4618      	mov	r0, r3
 8004a0c:	f7fd fdd1 	bl	80025b2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2202      	movs	r2, #2
 8004a14:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	1ad3      	subs	r3, r2, r3
 8004a22:	b29b      	uxth	r3, r3
 8004a24:	4619      	mov	r1, r3
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 f8b6 	bl	8004b98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a2c:	e09c      	b.n	8004b68 <HAL_UART_IRQHandler+0x518>
 8004a2e:	bf00      	nop
 8004a30:	08004d97 	.word	0x08004d97
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a48:	b29b      	uxth	r3, r3
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	f000 808e 	beq.w	8004b6c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004a50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	f000 8089 	beq.w	8004b6c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	330c      	adds	r3, #12
 8004a60:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a64:	e853 3f00 	ldrex	r3, [r3]
 8004a68:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a6c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a70:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	330c      	adds	r3, #12
 8004a7a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004a7e:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a80:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a82:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a86:	e841 2300 	strex	r3, r2, [r1]
 8004a8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a8c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d1e3      	bne.n	8004a5a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3314      	adds	r3, #20
 8004a98:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a9c:	e853 3f00 	ldrex	r3, [r3]
 8004aa0:	623b      	str	r3, [r7, #32]
   return(result);
 8004aa2:	6a3b      	ldr	r3, [r7, #32]
 8004aa4:	f023 0301 	bic.w	r3, r3, #1
 8004aa8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	3314      	adds	r3, #20
 8004ab2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004ab6:	633a      	str	r2, [r7, #48]	@ 0x30
 8004ab8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004abc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004abe:	e841 2300 	strex	r3, r2, [r1]
 8004ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1e3      	bne.n	8004a92 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2220      	movs	r2, #32
 8004ace:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	2200      	movs	r2, #0
 8004ad6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	330c      	adds	r3, #12
 8004ade:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae0:	693b      	ldr	r3, [r7, #16]
 8004ae2:	e853 3f00 	ldrex	r3, [r3]
 8004ae6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f023 0310 	bic.w	r3, r3, #16
 8004aee:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	330c      	adds	r3, #12
 8004af8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004afc:	61fa      	str	r2, [r7, #28]
 8004afe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b00:	69b9      	ldr	r1, [r7, #24]
 8004b02:	69fa      	ldr	r2, [r7, #28]
 8004b04:	e841 2300 	strex	r3, r2, [r1]
 8004b08:	617b      	str	r3, [r7, #20]
   return(result);
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d1e3      	bne.n	8004ad8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2202      	movs	r2, #2
 8004b14:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b16:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 f83b 	bl	8004b98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b22:	e023      	b.n	8004b6c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d009      	beq.n	8004b44 <HAL_UART_IRQHandler+0x4f4>
 8004b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f93e 	bl	8004dbe <UART_Transmit_IT>
    return;
 8004b42:	e014      	b.n	8004b6e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00e      	beq.n	8004b6e <HAL_UART_IRQHandler+0x51e>
 8004b50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d008      	beq.n	8004b6e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 f97d 	bl	8004e5c <UART_EndTransmit_IT>
    return;
 8004b62:	e004      	b.n	8004b6e <HAL_UART_IRQHandler+0x51e>
    return;
 8004b64:	bf00      	nop
 8004b66:	e002      	b.n	8004b6e <HAL_UART_IRQHandler+0x51e>
      return;
 8004b68:	bf00      	nop
 8004b6a:	e000      	b.n	8004b6e <HAL_UART_IRQHandler+0x51e>
      return;
 8004b6c:	bf00      	nop
  }
}
 8004b6e:	37e8      	adds	r7, #232	@ 0xe8
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bd80      	pop	{r7, pc}

08004b74 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bc80      	pop	{r7}
 8004b84:	4770      	bx	lr

08004b86 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b86:	b480      	push	{r7}
 8004b88:	b083      	sub	sp, #12
 8004b8a:	af00      	add	r7, sp, #0
 8004b8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004b8e:	bf00      	nop
 8004b90:	370c      	adds	r7, #12
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bc80      	pop	{r7}
 8004b96:	4770      	bx	lr

08004b98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
 8004ba0:	460b      	mov	r3, r1
 8004ba2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004ba4:	bf00      	nop
 8004ba6:	370c      	adds	r7, #12
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bc80      	pop	{r7}
 8004bac:	4770      	bx	lr

08004bae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004bae:	b580      	push	{r7, lr}
 8004bb0:	b086      	sub	sp, #24
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	60f8      	str	r0, [r7, #12]
 8004bb6:	60b9      	str	r1, [r7, #8]
 8004bb8:	603b      	str	r3, [r7, #0]
 8004bba:	4613      	mov	r3, r2
 8004bbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bbe:	e03b      	b.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bc0:	6a3b      	ldr	r3, [r7, #32]
 8004bc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bc6:	d037      	beq.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bc8:	f7fd fbb8 	bl	800233c <HAL_GetTick>
 8004bcc:	4602      	mov	r2, r0
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	1ad3      	subs	r3, r2, r3
 8004bd2:	6a3a      	ldr	r2, [r7, #32]
 8004bd4:	429a      	cmp	r2, r3
 8004bd6:	d302      	bcc.n	8004bde <UART_WaitOnFlagUntilTimeout+0x30>
 8004bd8:	6a3b      	ldr	r3, [r7, #32]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004bde:	2303      	movs	r3, #3
 8004be0:	e03a      	b.n	8004c58 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	68db      	ldr	r3, [r3, #12]
 8004be8:	f003 0304 	and.w	r3, r3, #4
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d023      	beq.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004bf0:	68bb      	ldr	r3, [r7, #8]
 8004bf2:	2b80      	cmp	r3, #128	@ 0x80
 8004bf4:	d020      	beq.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	2b40      	cmp	r3, #64	@ 0x40
 8004bfa:	d01d      	beq.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	f003 0308 	and.w	r3, r3, #8
 8004c06:	2b08      	cmp	r3, #8
 8004c08:	d116      	bne.n	8004c38 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004c0a:	2300      	movs	r3, #0
 8004c0c:	617b      	str	r3, [r7, #20]
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	617b      	str	r3, [r7, #20]
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	617b      	str	r3, [r7, #20]
 8004c1e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c20:	68f8      	ldr	r0, [r7, #12]
 8004c22:	f000 f856 	bl	8004cd2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2208      	movs	r2, #8
 8004c2a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e00f      	b.n	8004c58 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	681a      	ldr	r2, [r3, #0]
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	4013      	ands	r3, r2
 8004c42:	68ba      	ldr	r2, [r7, #8]
 8004c44:	429a      	cmp	r2, r3
 8004c46:	bf0c      	ite	eq
 8004c48:	2301      	moveq	r3, #1
 8004c4a:	2300      	movne	r3, #0
 8004c4c:	b2db      	uxtb	r3, r3
 8004c4e:	461a      	mov	r2, r3
 8004c50:	79fb      	ldrb	r3, [r7, #7]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d0b4      	beq.n	8004bc0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c56:	2300      	movs	r3, #0
}
 8004c58:	4618      	mov	r0, r3
 8004c5a:	3718      	adds	r7, #24
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	bd80      	pop	{r7, pc}

08004c60 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	4613      	mov	r3, r2
 8004c6c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	88fa      	ldrh	r2, [r7, #6]
 8004c78:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	88fa      	ldrh	r2, [r7, #6]
 8004c7e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2222      	movs	r2, #34	@ 0x22
 8004c8a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d007      	beq.n	8004ca6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	68da      	ldr	r2, [r3, #12]
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004ca4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	695a      	ldr	r2, [r3, #20]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f042 0201 	orr.w	r2, r2, #1
 8004cb4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	68da      	ldr	r2, [r3, #12]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f042 0220 	orr.w	r2, r2, #32
 8004cc4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004cc6:	2300      	movs	r3, #0
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3714      	adds	r7, #20
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bc80      	pop	{r7}
 8004cd0:	4770      	bx	lr

08004cd2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cd2:	b480      	push	{r7}
 8004cd4:	b095      	sub	sp, #84	@ 0x54
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	330c      	adds	r3, #12
 8004ce0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ce2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ce4:	e853 3f00 	ldrex	r3, [r3]
 8004ce8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cf0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	330c      	adds	r3, #12
 8004cf8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004cfa:	643a      	str	r2, [r7, #64]	@ 0x40
 8004cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cfe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d00:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d02:	e841 2300 	strex	r3, r2, [r1]
 8004d06:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d1e5      	bne.n	8004cda <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	3314      	adds	r3, #20
 8004d14:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d16:	6a3b      	ldr	r3, [r7, #32]
 8004d18:	e853 3f00 	ldrex	r3, [r3]
 8004d1c:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	f023 0301 	bic.w	r3, r3, #1
 8004d24:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	3314      	adds	r3, #20
 8004d2c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d2e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d30:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d32:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d34:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d36:	e841 2300 	strex	r3, r2, [r1]
 8004d3a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1e5      	bne.n	8004d0e <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d119      	bne.n	8004d7e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	330c      	adds	r3, #12
 8004d50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	e853 3f00 	ldrex	r3, [r3]
 8004d58:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	f023 0310 	bic.w	r3, r3, #16
 8004d60:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	330c      	adds	r3, #12
 8004d68:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d6a:	61ba      	str	r2, [r7, #24]
 8004d6c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d6e:	6979      	ldr	r1, [r7, #20]
 8004d70:	69ba      	ldr	r2, [r7, #24]
 8004d72:	e841 2300 	strex	r3, r2, [r1]
 8004d76:	613b      	str	r3, [r7, #16]
   return(result);
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1e5      	bne.n	8004d4a <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2220      	movs	r2, #32
 8004d82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004d8c:	bf00      	nop
 8004d8e:	3754      	adds	r7, #84	@ 0x54
 8004d90:	46bd      	mov	sp, r7
 8004d92:	bc80      	pop	{r7}
 8004d94:	4770      	bx	lr

08004d96 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004d96:	b580      	push	{r7, lr}
 8004d98:	b084      	sub	sp, #16
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004da2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004db0:	68f8      	ldr	r0, [r7, #12]
 8004db2:	f7ff fee8 	bl	8004b86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004db6:	bf00      	nop
 8004db8:	3710      	adds	r7, #16
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}

08004dbe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	b085      	sub	sp, #20
 8004dc2:	af00      	add	r7, sp, #0
 8004dc4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b21      	cmp	r3, #33	@ 0x21
 8004dd0:	d13e      	bne.n	8004e50 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dda:	d114      	bne.n	8004e06 <UART_Transmit_IT+0x48>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	691b      	ldr	r3, [r3, #16]
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d110      	bne.n	8004e06 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6a1b      	ldr	r3, [r3, #32]
 8004de8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	881b      	ldrh	r3, [r3, #0]
 8004dee:	461a      	mov	r2, r3
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004df8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6a1b      	ldr	r3, [r3, #32]
 8004dfe:	1c9a      	adds	r2, r3, #2
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	621a      	str	r2, [r3, #32]
 8004e04:	e008      	b.n	8004e18 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6a1b      	ldr	r3, [r3, #32]
 8004e0a:	1c59      	adds	r1, r3, #1
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	6211      	str	r1, [r2, #32]
 8004e10:	781a      	ldrb	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e1c:	b29b      	uxth	r3, r3
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	b29b      	uxth	r3, r3
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	4619      	mov	r1, r3
 8004e26:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d10f      	bne.n	8004e4c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68da      	ldr	r2, [r3, #12]
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e3a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004e4a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
 8004e4e:	e000      	b.n	8004e52 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e50:	2302      	movs	r3, #2
  }
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3714      	adds	r7, #20
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bc80      	pop	{r7}
 8004e5a:	4770      	bx	lr

08004e5c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b082      	sub	sp, #8
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	68da      	ldr	r2, [r3, #12]
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004e72:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2220      	movs	r2, #32
 8004e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e7c:	6878      	ldr	r0, [r7, #4]
 8004e7e:	f7ff fe79 	bl	8004b74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	3708      	adds	r7, #8
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}

08004e8c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004e8c:	b580      	push	{r7, lr}
 8004e8e:	b08c      	sub	sp, #48	@ 0x30
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e9a:	b2db      	uxtb	r3, r3
 8004e9c:	2b22      	cmp	r3, #34	@ 0x22
 8004e9e:	f040 80ae 	bne.w	8004ffe <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	689b      	ldr	r3, [r3, #8]
 8004ea6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eaa:	d117      	bne.n	8004edc <UART_Receive_IT+0x50>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	691b      	ldr	r3, [r3, #16]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d113      	bne.n	8004edc <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004eb4:	2300      	movs	r3, #0
 8004eb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	685b      	ldr	r3, [r3, #4]
 8004ec4:	b29b      	uxth	r3, r3
 8004ec6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eca:	b29a      	uxth	r2, r3
 8004ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ece:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ed4:	1c9a      	adds	r2, r3, #2
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	629a      	str	r2, [r3, #40]	@ 0x28
 8004eda:	e026      	b.n	8004f2a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ee0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004eee:	d007      	beq.n	8004f00 <UART_Receive_IT+0x74>
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	689b      	ldr	r3, [r3, #8]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d10a      	bne.n	8004f0e <UART_Receive_IT+0x82>
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	691b      	ldr	r3, [r3, #16]
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d106      	bne.n	8004f0e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	b2da      	uxtb	r2, r3
 8004f08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f0a:	701a      	strb	r2, [r3, #0]
 8004f0c:	e008      	b.n	8004f20 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	b2db      	uxtb	r3, r3
 8004f16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004f1a:	b2da      	uxtb	r2, r3
 8004f1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f1e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f24:	1c5a      	adds	r2, r3, #1
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004f2e:	b29b      	uxth	r3, r3
 8004f30:	3b01      	subs	r3, #1
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	4619      	mov	r1, r3
 8004f38:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d15d      	bne.n	8004ffa <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68da      	ldr	r2, [r3, #12]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f022 0220 	bic.w	r2, r2, #32
 8004f4c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	68da      	ldr	r2, [r3, #12]
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	695a      	ldr	r2, [r3, #20]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f022 0201 	bic.w	r2, r2, #1
 8004f6c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2220      	movs	r2, #32
 8004f72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f80:	2b01      	cmp	r3, #1
 8004f82:	d135      	bne.n	8004ff0 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	2200      	movs	r2, #0
 8004f88:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	330c      	adds	r3, #12
 8004f90:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	e853 3f00 	ldrex	r3, [r3]
 8004f98:	613b      	str	r3, [r7, #16]
   return(result);
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	f023 0310 	bic.w	r3, r3, #16
 8004fa0:	627b      	str	r3, [r7, #36]	@ 0x24
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	330c      	adds	r3, #12
 8004fa8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004faa:	623a      	str	r2, [r7, #32]
 8004fac:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fae:	69f9      	ldr	r1, [r7, #28]
 8004fb0:	6a3a      	ldr	r2, [r7, #32]
 8004fb2:	e841 2300 	strex	r3, r2, [r1]
 8004fb6:	61bb      	str	r3, [r7, #24]
   return(result);
 8004fb8:	69bb      	ldr	r3, [r7, #24]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d1e5      	bne.n	8004f8a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f003 0310 	and.w	r3, r3, #16
 8004fc8:	2b10      	cmp	r3, #16
 8004fca:	d10a      	bne.n	8004fe2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fcc:	2300      	movs	r3, #0
 8004fce:	60fb      	str	r3, [r7, #12]
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	60fb      	str	r3, [r7, #12]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	60fb      	str	r3, [r7, #12]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	6878      	ldr	r0, [r7, #4]
 8004fea:	f7ff fdd5 	bl	8004b98 <HAL_UARTEx_RxEventCallback>
 8004fee:	e002      	b.n	8004ff6 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7fc fe43 	bl	8001c7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004ff6:	2300      	movs	r3, #0
 8004ff8:	e002      	b.n	8005000 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	e000      	b.n	8005000 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004ffe:	2302      	movs	r3, #2
  }
}
 8005000:	4618      	mov	r0, r3
 8005002:	3730      	adds	r7, #48	@ 0x30
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	68da      	ldr	r2, [r3, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	430a      	orrs	r2, r1
 8005024:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689a      	ldr	r2, [r3, #8]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	431a      	orrs	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	695b      	ldr	r3, [r3, #20]
 8005034:	4313      	orrs	r3, r2
 8005036:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005042:	f023 030c 	bic.w	r3, r3, #12
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	6812      	ldr	r2, [r2, #0]
 800504a:	68b9      	ldr	r1, [r7, #8]
 800504c:	430b      	orrs	r3, r1
 800504e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	430a      	orrs	r2, r1
 8005064:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a2c      	ldr	r2, [pc, #176]	@ (800511c <UART_SetConfig+0x114>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d103      	bne.n	8005078 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005070:	f7fe fd80 	bl	8003b74 <HAL_RCC_GetPCLK2Freq>
 8005074:	60f8      	str	r0, [r7, #12]
 8005076:	e002      	b.n	800507e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005078:	f7fe fd68 	bl	8003b4c <HAL_RCC_GetPCLK1Freq>
 800507c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	4613      	mov	r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	4413      	add	r3, r2
 8005086:	009a      	lsls	r2, r3, #2
 8005088:	441a      	add	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	fbb2 f3f3 	udiv	r3, r2, r3
 8005094:	4a22      	ldr	r2, [pc, #136]	@ (8005120 <UART_SetConfig+0x118>)
 8005096:	fba2 2303 	umull	r2, r3, r2, r3
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	0119      	lsls	r1, r3, #4
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4613      	mov	r3, r2
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	4413      	add	r3, r2
 80050a6:	009a      	lsls	r2, r3, #2
 80050a8:	441a      	add	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80050b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005120 <UART_SetConfig+0x118>)
 80050b6:	fba3 0302 	umull	r0, r3, r3, r2
 80050ba:	095b      	lsrs	r3, r3, #5
 80050bc:	2064      	movs	r0, #100	@ 0x64
 80050be:	fb00 f303 	mul.w	r3, r0, r3
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	011b      	lsls	r3, r3, #4
 80050c6:	3332      	adds	r3, #50	@ 0x32
 80050c8:	4a15      	ldr	r2, [pc, #84]	@ (8005120 <UART_SetConfig+0x118>)
 80050ca:	fba2 2303 	umull	r2, r3, r2, r3
 80050ce:	095b      	lsrs	r3, r3, #5
 80050d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050d4:	4419      	add	r1, r3
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4613      	mov	r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4413      	add	r3, r2
 80050de:	009a      	lsls	r2, r3, #2
 80050e0:	441a      	add	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80050ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005120 <UART_SetConfig+0x118>)
 80050ee:	fba3 0302 	umull	r0, r3, r3, r2
 80050f2:	095b      	lsrs	r3, r3, #5
 80050f4:	2064      	movs	r0, #100	@ 0x64
 80050f6:	fb00 f303 	mul.w	r3, r0, r3
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	011b      	lsls	r3, r3, #4
 80050fe:	3332      	adds	r3, #50	@ 0x32
 8005100:	4a07      	ldr	r2, [pc, #28]	@ (8005120 <UART_SetConfig+0x118>)
 8005102:	fba2 2303 	umull	r2, r3, r2, r3
 8005106:	095b      	lsrs	r3, r3, #5
 8005108:	f003 020f 	and.w	r2, r3, #15
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	440a      	add	r2, r1
 8005112:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005114:	bf00      	nop
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40013800 	.word	0x40013800
 8005120:	51eb851f 	.word	0x51eb851f

08005124 <__cvt>:
 8005124:	2b00      	cmp	r3, #0
 8005126:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800512a:	461d      	mov	r5, r3
 800512c:	bfbb      	ittet	lt
 800512e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005132:	461d      	movlt	r5, r3
 8005134:	2300      	movge	r3, #0
 8005136:	232d      	movlt	r3, #45	@ 0x2d
 8005138:	b088      	sub	sp, #32
 800513a:	4614      	mov	r4, r2
 800513c:	bfb8      	it	lt
 800513e:	4614      	movlt	r4, r2
 8005140:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005142:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005144:	7013      	strb	r3, [r2, #0]
 8005146:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005148:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800514c:	f023 0820 	bic.w	r8, r3, #32
 8005150:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005154:	d005      	beq.n	8005162 <__cvt+0x3e>
 8005156:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800515a:	d100      	bne.n	800515e <__cvt+0x3a>
 800515c:	3601      	adds	r6, #1
 800515e:	2302      	movs	r3, #2
 8005160:	e000      	b.n	8005164 <__cvt+0x40>
 8005162:	2303      	movs	r3, #3
 8005164:	aa07      	add	r2, sp, #28
 8005166:	9204      	str	r2, [sp, #16]
 8005168:	aa06      	add	r2, sp, #24
 800516a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800516e:	e9cd 3600 	strd	r3, r6, [sp]
 8005172:	4622      	mov	r2, r4
 8005174:	462b      	mov	r3, r5
 8005176:	f001 f96b 	bl	8006450 <_dtoa_r>
 800517a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800517e:	4607      	mov	r7, r0
 8005180:	d119      	bne.n	80051b6 <__cvt+0x92>
 8005182:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005184:	07db      	lsls	r3, r3, #31
 8005186:	d50e      	bpl.n	80051a6 <__cvt+0x82>
 8005188:	eb00 0906 	add.w	r9, r0, r6
 800518c:	2200      	movs	r2, #0
 800518e:	2300      	movs	r3, #0
 8005190:	4620      	mov	r0, r4
 8005192:	4629      	mov	r1, r5
 8005194:	f7fb fc08 	bl	80009a8 <__aeabi_dcmpeq>
 8005198:	b108      	cbz	r0, 800519e <__cvt+0x7a>
 800519a:	f8cd 901c 	str.w	r9, [sp, #28]
 800519e:	2230      	movs	r2, #48	@ 0x30
 80051a0:	9b07      	ldr	r3, [sp, #28]
 80051a2:	454b      	cmp	r3, r9
 80051a4:	d31e      	bcc.n	80051e4 <__cvt+0xc0>
 80051a6:	4638      	mov	r0, r7
 80051a8:	9b07      	ldr	r3, [sp, #28]
 80051aa:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80051ac:	1bdb      	subs	r3, r3, r7
 80051ae:	6013      	str	r3, [r2, #0]
 80051b0:	b008      	add	sp, #32
 80051b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051b6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051ba:	eb00 0906 	add.w	r9, r0, r6
 80051be:	d1e5      	bne.n	800518c <__cvt+0x68>
 80051c0:	7803      	ldrb	r3, [r0, #0]
 80051c2:	2b30      	cmp	r3, #48	@ 0x30
 80051c4:	d10a      	bne.n	80051dc <__cvt+0xb8>
 80051c6:	2200      	movs	r2, #0
 80051c8:	2300      	movs	r3, #0
 80051ca:	4620      	mov	r0, r4
 80051cc:	4629      	mov	r1, r5
 80051ce:	f7fb fbeb 	bl	80009a8 <__aeabi_dcmpeq>
 80051d2:	b918      	cbnz	r0, 80051dc <__cvt+0xb8>
 80051d4:	f1c6 0601 	rsb	r6, r6, #1
 80051d8:	f8ca 6000 	str.w	r6, [sl]
 80051dc:	f8da 3000 	ldr.w	r3, [sl]
 80051e0:	4499      	add	r9, r3
 80051e2:	e7d3      	b.n	800518c <__cvt+0x68>
 80051e4:	1c59      	adds	r1, r3, #1
 80051e6:	9107      	str	r1, [sp, #28]
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	e7d9      	b.n	80051a0 <__cvt+0x7c>

080051ec <__exponent>:
 80051ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051ee:	2900      	cmp	r1, #0
 80051f0:	bfb6      	itet	lt
 80051f2:	232d      	movlt	r3, #45	@ 0x2d
 80051f4:	232b      	movge	r3, #43	@ 0x2b
 80051f6:	4249      	neglt	r1, r1
 80051f8:	2909      	cmp	r1, #9
 80051fa:	7002      	strb	r2, [r0, #0]
 80051fc:	7043      	strb	r3, [r0, #1]
 80051fe:	dd29      	ble.n	8005254 <__exponent+0x68>
 8005200:	f10d 0307 	add.w	r3, sp, #7
 8005204:	461d      	mov	r5, r3
 8005206:	270a      	movs	r7, #10
 8005208:	fbb1 f6f7 	udiv	r6, r1, r7
 800520c:	461a      	mov	r2, r3
 800520e:	fb07 1416 	mls	r4, r7, r6, r1
 8005212:	3430      	adds	r4, #48	@ 0x30
 8005214:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005218:	460c      	mov	r4, r1
 800521a:	2c63      	cmp	r4, #99	@ 0x63
 800521c:	4631      	mov	r1, r6
 800521e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005222:	dcf1      	bgt.n	8005208 <__exponent+0x1c>
 8005224:	3130      	adds	r1, #48	@ 0x30
 8005226:	1e94      	subs	r4, r2, #2
 8005228:	f803 1c01 	strb.w	r1, [r3, #-1]
 800522c:	4623      	mov	r3, r4
 800522e:	1c41      	adds	r1, r0, #1
 8005230:	42ab      	cmp	r3, r5
 8005232:	d30a      	bcc.n	800524a <__exponent+0x5e>
 8005234:	f10d 0309 	add.w	r3, sp, #9
 8005238:	1a9b      	subs	r3, r3, r2
 800523a:	42ac      	cmp	r4, r5
 800523c:	bf88      	it	hi
 800523e:	2300      	movhi	r3, #0
 8005240:	3302      	adds	r3, #2
 8005242:	4403      	add	r3, r0
 8005244:	1a18      	subs	r0, r3, r0
 8005246:	b003      	add	sp, #12
 8005248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800524a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800524e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005252:	e7ed      	b.n	8005230 <__exponent+0x44>
 8005254:	2330      	movs	r3, #48	@ 0x30
 8005256:	3130      	adds	r1, #48	@ 0x30
 8005258:	7083      	strb	r3, [r0, #2]
 800525a:	70c1      	strb	r1, [r0, #3]
 800525c:	1d03      	adds	r3, r0, #4
 800525e:	e7f1      	b.n	8005244 <__exponent+0x58>

08005260 <_printf_float>:
 8005260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005264:	b091      	sub	sp, #68	@ 0x44
 8005266:	460c      	mov	r4, r1
 8005268:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800526c:	4616      	mov	r6, r2
 800526e:	461f      	mov	r7, r3
 8005270:	4605      	mov	r5, r0
 8005272:	f000 ffbd 	bl	80061f0 <_localeconv_r>
 8005276:	6803      	ldr	r3, [r0, #0]
 8005278:	4618      	mov	r0, r3
 800527a:	9308      	str	r3, [sp, #32]
 800527c:	f7fa ff68 	bl	8000150 <strlen>
 8005280:	2300      	movs	r3, #0
 8005282:	930e      	str	r3, [sp, #56]	@ 0x38
 8005284:	f8d8 3000 	ldr.w	r3, [r8]
 8005288:	9009      	str	r0, [sp, #36]	@ 0x24
 800528a:	3307      	adds	r3, #7
 800528c:	f023 0307 	bic.w	r3, r3, #7
 8005290:	f103 0208 	add.w	r2, r3, #8
 8005294:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005298:	f8d4 b000 	ldr.w	fp, [r4]
 800529c:	f8c8 2000 	str.w	r2, [r8]
 80052a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80052a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80052a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80052aa:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80052ae:	f04f 32ff 	mov.w	r2, #4294967295
 80052b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80052ba:	4b9c      	ldr	r3, [pc, #624]	@ (800552c <_printf_float+0x2cc>)
 80052bc:	f7fb fba6 	bl	8000a0c <__aeabi_dcmpun>
 80052c0:	bb70      	cbnz	r0, 8005320 <_printf_float+0xc0>
 80052c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052c6:	f04f 32ff 	mov.w	r2, #4294967295
 80052ca:	4b98      	ldr	r3, [pc, #608]	@ (800552c <_printf_float+0x2cc>)
 80052cc:	f7fb fb80 	bl	80009d0 <__aeabi_dcmple>
 80052d0:	bb30      	cbnz	r0, 8005320 <_printf_float+0xc0>
 80052d2:	2200      	movs	r2, #0
 80052d4:	2300      	movs	r3, #0
 80052d6:	4640      	mov	r0, r8
 80052d8:	4649      	mov	r1, r9
 80052da:	f7fb fb6f 	bl	80009bc <__aeabi_dcmplt>
 80052de:	b110      	cbz	r0, 80052e6 <_printf_float+0x86>
 80052e0:	232d      	movs	r3, #45	@ 0x2d
 80052e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052e6:	4a92      	ldr	r2, [pc, #584]	@ (8005530 <_printf_float+0x2d0>)
 80052e8:	4b92      	ldr	r3, [pc, #584]	@ (8005534 <_printf_float+0x2d4>)
 80052ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80052ee:	bf8c      	ite	hi
 80052f0:	4690      	movhi	r8, r2
 80052f2:	4698      	movls	r8, r3
 80052f4:	2303      	movs	r3, #3
 80052f6:	f04f 0900 	mov.w	r9, #0
 80052fa:	6123      	str	r3, [r4, #16]
 80052fc:	f02b 0304 	bic.w	r3, fp, #4
 8005300:	6023      	str	r3, [r4, #0]
 8005302:	4633      	mov	r3, r6
 8005304:	4621      	mov	r1, r4
 8005306:	4628      	mov	r0, r5
 8005308:	9700      	str	r7, [sp, #0]
 800530a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800530c:	f000 f9d4 	bl	80056b8 <_printf_common>
 8005310:	3001      	adds	r0, #1
 8005312:	f040 8090 	bne.w	8005436 <_printf_float+0x1d6>
 8005316:	f04f 30ff 	mov.w	r0, #4294967295
 800531a:	b011      	add	sp, #68	@ 0x44
 800531c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005320:	4642      	mov	r2, r8
 8005322:	464b      	mov	r3, r9
 8005324:	4640      	mov	r0, r8
 8005326:	4649      	mov	r1, r9
 8005328:	f7fb fb70 	bl	8000a0c <__aeabi_dcmpun>
 800532c:	b148      	cbz	r0, 8005342 <_printf_float+0xe2>
 800532e:	464b      	mov	r3, r9
 8005330:	2b00      	cmp	r3, #0
 8005332:	bfb8      	it	lt
 8005334:	232d      	movlt	r3, #45	@ 0x2d
 8005336:	4a80      	ldr	r2, [pc, #512]	@ (8005538 <_printf_float+0x2d8>)
 8005338:	bfb8      	it	lt
 800533a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800533e:	4b7f      	ldr	r3, [pc, #508]	@ (800553c <_printf_float+0x2dc>)
 8005340:	e7d3      	b.n	80052ea <_printf_float+0x8a>
 8005342:	6863      	ldr	r3, [r4, #4]
 8005344:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005348:	1c5a      	adds	r2, r3, #1
 800534a:	d13f      	bne.n	80053cc <_printf_float+0x16c>
 800534c:	2306      	movs	r3, #6
 800534e:	6063      	str	r3, [r4, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005356:	6023      	str	r3, [r4, #0]
 8005358:	9206      	str	r2, [sp, #24]
 800535a:	aa0e      	add	r2, sp, #56	@ 0x38
 800535c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005360:	aa0d      	add	r2, sp, #52	@ 0x34
 8005362:	9203      	str	r2, [sp, #12]
 8005364:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005368:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800536c:	6863      	ldr	r3, [r4, #4]
 800536e:	4642      	mov	r2, r8
 8005370:	9300      	str	r3, [sp, #0]
 8005372:	4628      	mov	r0, r5
 8005374:	464b      	mov	r3, r9
 8005376:	910a      	str	r1, [sp, #40]	@ 0x28
 8005378:	f7ff fed4 	bl	8005124 <__cvt>
 800537c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800537e:	4680      	mov	r8, r0
 8005380:	2947      	cmp	r1, #71	@ 0x47
 8005382:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005384:	d128      	bne.n	80053d8 <_printf_float+0x178>
 8005386:	1cc8      	adds	r0, r1, #3
 8005388:	db02      	blt.n	8005390 <_printf_float+0x130>
 800538a:	6863      	ldr	r3, [r4, #4]
 800538c:	4299      	cmp	r1, r3
 800538e:	dd40      	ble.n	8005412 <_printf_float+0x1b2>
 8005390:	f1aa 0a02 	sub.w	sl, sl, #2
 8005394:	fa5f fa8a 	uxtb.w	sl, sl
 8005398:	4652      	mov	r2, sl
 800539a:	3901      	subs	r1, #1
 800539c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80053a0:	910d      	str	r1, [sp, #52]	@ 0x34
 80053a2:	f7ff ff23 	bl	80051ec <__exponent>
 80053a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80053a8:	4681      	mov	r9, r0
 80053aa:	1813      	adds	r3, r2, r0
 80053ac:	2a01      	cmp	r2, #1
 80053ae:	6123      	str	r3, [r4, #16]
 80053b0:	dc02      	bgt.n	80053b8 <_printf_float+0x158>
 80053b2:	6822      	ldr	r2, [r4, #0]
 80053b4:	07d2      	lsls	r2, r2, #31
 80053b6:	d501      	bpl.n	80053bc <_printf_float+0x15c>
 80053b8:	3301      	adds	r3, #1
 80053ba:	6123      	str	r3, [r4, #16]
 80053bc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d09e      	beq.n	8005302 <_printf_float+0xa2>
 80053c4:	232d      	movs	r3, #45	@ 0x2d
 80053c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053ca:	e79a      	b.n	8005302 <_printf_float+0xa2>
 80053cc:	2947      	cmp	r1, #71	@ 0x47
 80053ce:	d1bf      	bne.n	8005350 <_printf_float+0xf0>
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1bd      	bne.n	8005350 <_printf_float+0xf0>
 80053d4:	2301      	movs	r3, #1
 80053d6:	e7ba      	b.n	800534e <_printf_float+0xee>
 80053d8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80053dc:	d9dc      	bls.n	8005398 <_printf_float+0x138>
 80053de:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80053e2:	d118      	bne.n	8005416 <_printf_float+0x1b6>
 80053e4:	2900      	cmp	r1, #0
 80053e6:	6863      	ldr	r3, [r4, #4]
 80053e8:	dd0b      	ble.n	8005402 <_printf_float+0x1a2>
 80053ea:	6121      	str	r1, [r4, #16]
 80053ec:	b913      	cbnz	r3, 80053f4 <_printf_float+0x194>
 80053ee:	6822      	ldr	r2, [r4, #0]
 80053f0:	07d0      	lsls	r0, r2, #31
 80053f2:	d502      	bpl.n	80053fa <_printf_float+0x19a>
 80053f4:	3301      	adds	r3, #1
 80053f6:	440b      	add	r3, r1
 80053f8:	6123      	str	r3, [r4, #16]
 80053fa:	f04f 0900 	mov.w	r9, #0
 80053fe:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005400:	e7dc      	b.n	80053bc <_printf_float+0x15c>
 8005402:	b913      	cbnz	r3, 800540a <_printf_float+0x1aa>
 8005404:	6822      	ldr	r2, [r4, #0]
 8005406:	07d2      	lsls	r2, r2, #31
 8005408:	d501      	bpl.n	800540e <_printf_float+0x1ae>
 800540a:	3302      	adds	r3, #2
 800540c:	e7f4      	b.n	80053f8 <_printf_float+0x198>
 800540e:	2301      	movs	r3, #1
 8005410:	e7f2      	b.n	80053f8 <_printf_float+0x198>
 8005412:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005416:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005418:	4299      	cmp	r1, r3
 800541a:	db05      	blt.n	8005428 <_printf_float+0x1c8>
 800541c:	6823      	ldr	r3, [r4, #0]
 800541e:	6121      	str	r1, [r4, #16]
 8005420:	07d8      	lsls	r0, r3, #31
 8005422:	d5ea      	bpl.n	80053fa <_printf_float+0x19a>
 8005424:	1c4b      	adds	r3, r1, #1
 8005426:	e7e7      	b.n	80053f8 <_printf_float+0x198>
 8005428:	2900      	cmp	r1, #0
 800542a:	bfcc      	ite	gt
 800542c:	2201      	movgt	r2, #1
 800542e:	f1c1 0202 	rsble	r2, r1, #2
 8005432:	4413      	add	r3, r2
 8005434:	e7e0      	b.n	80053f8 <_printf_float+0x198>
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	055a      	lsls	r2, r3, #21
 800543a:	d407      	bmi.n	800544c <_printf_float+0x1ec>
 800543c:	6923      	ldr	r3, [r4, #16]
 800543e:	4642      	mov	r2, r8
 8005440:	4631      	mov	r1, r6
 8005442:	4628      	mov	r0, r5
 8005444:	47b8      	blx	r7
 8005446:	3001      	adds	r0, #1
 8005448:	d12b      	bne.n	80054a2 <_printf_float+0x242>
 800544a:	e764      	b.n	8005316 <_printf_float+0xb6>
 800544c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005450:	f240 80dc 	bls.w	800560c <_printf_float+0x3ac>
 8005454:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005458:	2200      	movs	r2, #0
 800545a:	2300      	movs	r3, #0
 800545c:	f7fb faa4 	bl	80009a8 <__aeabi_dcmpeq>
 8005460:	2800      	cmp	r0, #0
 8005462:	d033      	beq.n	80054cc <_printf_float+0x26c>
 8005464:	2301      	movs	r3, #1
 8005466:	4631      	mov	r1, r6
 8005468:	4628      	mov	r0, r5
 800546a:	4a35      	ldr	r2, [pc, #212]	@ (8005540 <_printf_float+0x2e0>)
 800546c:	47b8      	blx	r7
 800546e:	3001      	adds	r0, #1
 8005470:	f43f af51 	beq.w	8005316 <_printf_float+0xb6>
 8005474:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005478:	4543      	cmp	r3, r8
 800547a:	db02      	blt.n	8005482 <_printf_float+0x222>
 800547c:	6823      	ldr	r3, [r4, #0]
 800547e:	07d8      	lsls	r0, r3, #31
 8005480:	d50f      	bpl.n	80054a2 <_printf_float+0x242>
 8005482:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005486:	4631      	mov	r1, r6
 8005488:	4628      	mov	r0, r5
 800548a:	47b8      	blx	r7
 800548c:	3001      	adds	r0, #1
 800548e:	f43f af42 	beq.w	8005316 <_printf_float+0xb6>
 8005492:	f04f 0900 	mov.w	r9, #0
 8005496:	f108 38ff 	add.w	r8, r8, #4294967295
 800549a:	f104 0a1a 	add.w	sl, r4, #26
 800549e:	45c8      	cmp	r8, r9
 80054a0:	dc09      	bgt.n	80054b6 <_printf_float+0x256>
 80054a2:	6823      	ldr	r3, [r4, #0]
 80054a4:	079b      	lsls	r3, r3, #30
 80054a6:	f100 8102 	bmi.w	80056ae <_printf_float+0x44e>
 80054aa:	68e0      	ldr	r0, [r4, #12]
 80054ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054ae:	4298      	cmp	r0, r3
 80054b0:	bfb8      	it	lt
 80054b2:	4618      	movlt	r0, r3
 80054b4:	e731      	b.n	800531a <_printf_float+0xba>
 80054b6:	2301      	movs	r3, #1
 80054b8:	4652      	mov	r2, sl
 80054ba:	4631      	mov	r1, r6
 80054bc:	4628      	mov	r0, r5
 80054be:	47b8      	blx	r7
 80054c0:	3001      	adds	r0, #1
 80054c2:	f43f af28 	beq.w	8005316 <_printf_float+0xb6>
 80054c6:	f109 0901 	add.w	r9, r9, #1
 80054ca:	e7e8      	b.n	800549e <_printf_float+0x23e>
 80054cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	dc38      	bgt.n	8005544 <_printf_float+0x2e4>
 80054d2:	2301      	movs	r3, #1
 80054d4:	4631      	mov	r1, r6
 80054d6:	4628      	mov	r0, r5
 80054d8:	4a19      	ldr	r2, [pc, #100]	@ (8005540 <_printf_float+0x2e0>)
 80054da:	47b8      	blx	r7
 80054dc:	3001      	adds	r0, #1
 80054de:	f43f af1a 	beq.w	8005316 <_printf_float+0xb6>
 80054e2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80054e6:	ea59 0303 	orrs.w	r3, r9, r3
 80054ea:	d102      	bne.n	80054f2 <_printf_float+0x292>
 80054ec:	6823      	ldr	r3, [r4, #0]
 80054ee:	07d9      	lsls	r1, r3, #31
 80054f0:	d5d7      	bpl.n	80054a2 <_printf_float+0x242>
 80054f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054f6:	4631      	mov	r1, r6
 80054f8:	4628      	mov	r0, r5
 80054fa:	47b8      	blx	r7
 80054fc:	3001      	adds	r0, #1
 80054fe:	f43f af0a 	beq.w	8005316 <_printf_float+0xb6>
 8005502:	f04f 0a00 	mov.w	sl, #0
 8005506:	f104 0b1a 	add.w	fp, r4, #26
 800550a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800550c:	425b      	negs	r3, r3
 800550e:	4553      	cmp	r3, sl
 8005510:	dc01      	bgt.n	8005516 <_printf_float+0x2b6>
 8005512:	464b      	mov	r3, r9
 8005514:	e793      	b.n	800543e <_printf_float+0x1de>
 8005516:	2301      	movs	r3, #1
 8005518:	465a      	mov	r2, fp
 800551a:	4631      	mov	r1, r6
 800551c:	4628      	mov	r0, r5
 800551e:	47b8      	blx	r7
 8005520:	3001      	adds	r0, #1
 8005522:	f43f aef8 	beq.w	8005316 <_printf_float+0xb6>
 8005526:	f10a 0a01 	add.w	sl, sl, #1
 800552a:	e7ee      	b.n	800550a <_printf_float+0x2aa>
 800552c:	7fefffff 	.word	0x7fefffff
 8005530:	0800a2fa 	.word	0x0800a2fa
 8005534:	0800a2f6 	.word	0x0800a2f6
 8005538:	0800a302 	.word	0x0800a302
 800553c:	0800a2fe 	.word	0x0800a2fe
 8005540:	0800a4d2 	.word	0x0800a4d2
 8005544:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005546:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800554a:	4553      	cmp	r3, sl
 800554c:	bfa8      	it	ge
 800554e:	4653      	movge	r3, sl
 8005550:	2b00      	cmp	r3, #0
 8005552:	4699      	mov	r9, r3
 8005554:	dc36      	bgt.n	80055c4 <_printf_float+0x364>
 8005556:	f04f 0b00 	mov.w	fp, #0
 800555a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800555e:	f104 021a 	add.w	r2, r4, #26
 8005562:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005564:	930a      	str	r3, [sp, #40]	@ 0x28
 8005566:	eba3 0309 	sub.w	r3, r3, r9
 800556a:	455b      	cmp	r3, fp
 800556c:	dc31      	bgt.n	80055d2 <_printf_float+0x372>
 800556e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005570:	459a      	cmp	sl, r3
 8005572:	dc3a      	bgt.n	80055ea <_printf_float+0x38a>
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	07da      	lsls	r2, r3, #31
 8005578:	d437      	bmi.n	80055ea <_printf_float+0x38a>
 800557a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800557c:	ebaa 0903 	sub.w	r9, sl, r3
 8005580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005582:	ebaa 0303 	sub.w	r3, sl, r3
 8005586:	4599      	cmp	r9, r3
 8005588:	bfa8      	it	ge
 800558a:	4699      	movge	r9, r3
 800558c:	f1b9 0f00 	cmp.w	r9, #0
 8005590:	dc33      	bgt.n	80055fa <_printf_float+0x39a>
 8005592:	f04f 0800 	mov.w	r8, #0
 8005596:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800559a:	f104 0b1a 	add.w	fp, r4, #26
 800559e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055a0:	ebaa 0303 	sub.w	r3, sl, r3
 80055a4:	eba3 0309 	sub.w	r3, r3, r9
 80055a8:	4543      	cmp	r3, r8
 80055aa:	f77f af7a 	ble.w	80054a2 <_printf_float+0x242>
 80055ae:	2301      	movs	r3, #1
 80055b0:	465a      	mov	r2, fp
 80055b2:	4631      	mov	r1, r6
 80055b4:	4628      	mov	r0, r5
 80055b6:	47b8      	blx	r7
 80055b8:	3001      	adds	r0, #1
 80055ba:	f43f aeac 	beq.w	8005316 <_printf_float+0xb6>
 80055be:	f108 0801 	add.w	r8, r8, #1
 80055c2:	e7ec      	b.n	800559e <_printf_float+0x33e>
 80055c4:	4642      	mov	r2, r8
 80055c6:	4631      	mov	r1, r6
 80055c8:	4628      	mov	r0, r5
 80055ca:	47b8      	blx	r7
 80055cc:	3001      	adds	r0, #1
 80055ce:	d1c2      	bne.n	8005556 <_printf_float+0x2f6>
 80055d0:	e6a1      	b.n	8005316 <_printf_float+0xb6>
 80055d2:	2301      	movs	r3, #1
 80055d4:	4631      	mov	r1, r6
 80055d6:	4628      	mov	r0, r5
 80055d8:	920a      	str	r2, [sp, #40]	@ 0x28
 80055da:	47b8      	blx	r7
 80055dc:	3001      	adds	r0, #1
 80055de:	f43f ae9a 	beq.w	8005316 <_printf_float+0xb6>
 80055e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055e4:	f10b 0b01 	add.w	fp, fp, #1
 80055e8:	e7bb      	b.n	8005562 <_printf_float+0x302>
 80055ea:	4631      	mov	r1, r6
 80055ec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80055f0:	4628      	mov	r0, r5
 80055f2:	47b8      	blx	r7
 80055f4:	3001      	adds	r0, #1
 80055f6:	d1c0      	bne.n	800557a <_printf_float+0x31a>
 80055f8:	e68d      	b.n	8005316 <_printf_float+0xb6>
 80055fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055fc:	464b      	mov	r3, r9
 80055fe:	4631      	mov	r1, r6
 8005600:	4628      	mov	r0, r5
 8005602:	4442      	add	r2, r8
 8005604:	47b8      	blx	r7
 8005606:	3001      	adds	r0, #1
 8005608:	d1c3      	bne.n	8005592 <_printf_float+0x332>
 800560a:	e684      	b.n	8005316 <_printf_float+0xb6>
 800560c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005610:	f1ba 0f01 	cmp.w	sl, #1
 8005614:	dc01      	bgt.n	800561a <_printf_float+0x3ba>
 8005616:	07db      	lsls	r3, r3, #31
 8005618:	d536      	bpl.n	8005688 <_printf_float+0x428>
 800561a:	2301      	movs	r3, #1
 800561c:	4642      	mov	r2, r8
 800561e:	4631      	mov	r1, r6
 8005620:	4628      	mov	r0, r5
 8005622:	47b8      	blx	r7
 8005624:	3001      	adds	r0, #1
 8005626:	f43f ae76 	beq.w	8005316 <_printf_float+0xb6>
 800562a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800562e:	4631      	mov	r1, r6
 8005630:	4628      	mov	r0, r5
 8005632:	47b8      	blx	r7
 8005634:	3001      	adds	r0, #1
 8005636:	f43f ae6e 	beq.w	8005316 <_printf_float+0xb6>
 800563a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800563e:	2200      	movs	r2, #0
 8005640:	2300      	movs	r3, #0
 8005642:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005646:	f7fb f9af 	bl	80009a8 <__aeabi_dcmpeq>
 800564a:	b9c0      	cbnz	r0, 800567e <_printf_float+0x41e>
 800564c:	4653      	mov	r3, sl
 800564e:	f108 0201 	add.w	r2, r8, #1
 8005652:	4631      	mov	r1, r6
 8005654:	4628      	mov	r0, r5
 8005656:	47b8      	blx	r7
 8005658:	3001      	adds	r0, #1
 800565a:	d10c      	bne.n	8005676 <_printf_float+0x416>
 800565c:	e65b      	b.n	8005316 <_printf_float+0xb6>
 800565e:	2301      	movs	r3, #1
 8005660:	465a      	mov	r2, fp
 8005662:	4631      	mov	r1, r6
 8005664:	4628      	mov	r0, r5
 8005666:	47b8      	blx	r7
 8005668:	3001      	adds	r0, #1
 800566a:	f43f ae54 	beq.w	8005316 <_printf_float+0xb6>
 800566e:	f108 0801 	add.w	r8, r8, #1
 8005672:	45d0      	cmp	r8, sl
 8005674:	dbf3      	blt.n	800565e <_printf_float+0x3fe>
 8005676:	464b      	mov	r3, r9
 8005678:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800567c:	e6e0      	b.n	8005440 <_printf_float+0x1e0>
 800567e:	f04f 0800 	mov.w	r8, #0
 8005682:	f104 0b1a 	add.w	fp, r4, #26
 8005686:	e7f4      	b.n	8005672 <_printf_float+0x412>
 8005688:	2301      	movs	r3, #1
 800568a:	4642      	mov	r2, r8
 800568c:	e7e1      	b.n	8005652 <_printf_float+0x3f2>
 800568e:	2301      	movs	r3, #1
 8005690:	464a      	mov	r2, r9
 8005692:	4631      	mov	r1, r6
 8005694:	4628      	mov	r0, r5
 8005696:	47b8      	blx	r7
 8005698:	3001      	adds	r0, #1
 800569a:	f43f ae3c 	beq.w	8005316 <_printf_float+0xb6>
 800569e:	f108 0801 	add.w	r8, r8, #1
 80056a2:	68e3      	ldr	r3, [r4, #12]
 80056a4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80056a6:	1a5b      	subs	r3, r3, r1
 80056a8:	4543      	cmp	r3, r8
 80056aa:	dcf0      	bgt.n	800568e <_printf_float+0x42e>
 80056ac:	e6fd      	b.n	80054aa <_printf_float+0x24a>
 80056ae:	f04f 0800 	mov.w	r8, #0
 80056b2:	f104 0919 	add.w	r9, r4, #25
 80056b6:	e7f4      	b.n	80056a2 <_printf_float+0x442>

080056b8 <_printf_common>:
 80056b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056bc:	4616      	mov	r6, r2
 80056be:	4698      	mov	r8, r3
 80056c0:	688a      	ldr	r2, [r1, #8]
 80056c2:	690b      	ldr	r3, [r1, #16]
 80056c4:	4607      	mov	r7, r0
 80056c6:	4293      	cmp	r3, r2
 80056c8:	bfb8      	it	lt
 80056ca:	4613      	movlt	r3, r2
 80056cc:	6033      	str	r3, [r6, #0]
 80056ce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80056d2:	460c      	mov	r4, r1
 80056d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80056d8:	b10a      	cbz	r2, 80056de <_printf_common+0x26>
 80056da:	3301      	adds	r3, #1
 80056dc:	6033      	str	r3, [r6, #0]
 80056de:	6823      	ldr	r3, [r4, #0]
 80056e0:	0699      	lsls	r1, r3, #26
 80056e2:	bf42      	ittt	mi
 80056e4:	6833      	ldrmi	r3, [r6, #0]
 80056e6:	3302      	addmi	r3, #2
 80056e8:	6033      	strmi	r3, [r6, #0]
 80056ea:	6825      	ldr	r5, [r4, #0]
 80056ec:	f015 0506 	ands.w	r5, r5, #6
 80056f0:	d106      	bne.n	8005700 <_printf_common+0x48>
 80056f2:	f104 0a19 	add.w	sl, r4, #25
 80056f6:	68e3      	ldr	r3, [r4, #12]
 80056f8:	6832      	ldr	r2, [r6, #0]
 80056fa:	1a9b      	subs	r3, r3, r2
 80056fc:	42ab      	cmp	r3, r5
 80056fe:	dc2b      	bgt.n	8005758 <_printf_common+0xa0>
 8005700:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005704:	6822      	ldr	r2, [r4, #0]
 8005706:	3b00      	subs	r3, #0
 8005708:	bf18      	it	ne
 800570a:	2301      	movne	r3, #1
 800570c:	0692      	lsls	r2, r2, #26
 800570e:	d430      	bmi.n	8005772 <_printf_common+0xba>
 8005710:	4641      	mov	r1, r8
 8005712:	4638      	mov	r0, r7
 8005714:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005718:	47c8      	blx	r9
 800571a:	3001      	adds	r0, #1
 800571c:	d023      	beq.n	8005766 <_printf_common+0xae>
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	6922      	ldr	r2, [r4, #16]
 8005722:	f003 0306 	and.w	r3, r3, #6
 8005726:	2b04      	cmp	r3, #4
 8005728:	bf14      	ite	ne
 800572a:	2500      	movne	r5, #0
 800572c:	6833      	ldreq	r3, [r6, #0]
 800572e:	f04f 0600 	mov.w	r6, #0
 8005732:	bf08      	it	eq
 8005734:	68e5      	ldreq	r5, [r4, #12]
 8005736:	f104 041a 	add.w	r4, r4, #26
 800573a:	bf08      	it	eq
 800573c:	1aed      	subeq	r5, r5, r3
 800573e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005742:	bf08      	it	eq
 8005744:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005748:	4293      	cmp	r3, r2
 800574a:	bfc4      	itt	gt
 800574c:	1a9b      	subgt	r3, r3, r2
 800574e:	18ed      	addgt	r5, r5, r3
 8005750:	42b5      	cmp	r5, r6
 8005752:	d11a      	bne.n	800578a <_printf_common+0xd2>
 8005754:	2000      	movs	r0, #0
 8005756:	e008      	b.n	800576a <_printf_common+0xb2>
 8005758:	2301      	movs	r3, #1
 800575a:	4652      	mov	r2, sl
 800575c:	4641      	mov	r1, r8
 800575e:	4638      	mov	r0, r7
 8005760:	47c8      	blx	r9
 8005762:	3001      	adds	r0, #1
 8005764:	d103      	bne.n	800576e <_printf_common+0xb6>
 8005766:	f04f 30ff 	mov.w	r0, #4294967295
 800576a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800576e:	3501      	adds	r5, #1
 8005770:	e7c1      	b.n	80056f6 <_printf_common+0x3e>
 8005772:	2030      	movs	r0, #48	@ 0x30
 8005774:	18e1      	adds	r1, r4, r3
 8005776:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800577a:	1c5a      	adds	r2, r3, #1
 800577c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005780:	4422      	add	r2, r4
 8005782:	3302      	adds	r3, #2
 8005784:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005788:	e7c2      	b.n	8005710 <_printf_common+0x58>
 800578a:	2301      	movs	r3, #1
 800578c:	4622      	mov	r2, r4
 800578e:	4641      	mov	r1, r8
 8005790:	4638      	mov	r0, r7
 8005792:	47c8      	blx	r9
 8005794:	3001      	adds	r0, #1
 8005796:	d0e6      	beq.n	8005766 <_printf_common+0xae>
 8005798:	3601      	adds	r6, #1
 800579a:	e7d9      	b.n	8005750 <_printf_common+0x98>

0800579c <_printf_i>:
 800579c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057a0:	7e0f      	ldrb	r7, [r1, #24]
 80057a2:	4691      	mov	r9, r2
 80057a4:	2f78      	cmp	r7, #120	@ 0x78
 80057a6:	4680      	mov	r8, r0
 80057a8:	460c      	mov	r4, r1
 80057aa:	469a      	mov	sl, r3
 80057ac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80057b2:	d807      	bhi.n	80057c4 <_printf_i+0x28>
 80057b4:	2f62      	cmp	r7, #98	@ 0x62
 80057b6:	d80a      	bhi.n	80057ce <_printf_i+0x32>
 80057b8:	2f00      	cmp	r7, #0
 80057ba:	f000 80d1 	beq.w	8005960 <_printf_i+0x1c4>
 80057be:	2f58      	cmp	r7, #88	@ 0x58
 80057c0:	f000 80b8 	beq.w	8005934 <_printf_i+0x198>
 80057c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80057cc:	e03a      	b.n	8005844 <_printf_i+0xa8>
 80057ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80057d2:	2b15      	cmp	r3, #21
 80057d4:	d8f6      	bhi.n	80057c4 <_printf_i+0x28>
 80057d6:	a101      	add	r1, pc, #4	@ (adr r1, 80057dc <_printf_i+0x40>)
 80057d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057dc:	08005835 	.word	0x08005835
 80057e0:	08005849 	.word	0x08005849
 80057e4:	080057c5 	.word	0x080057c5
 80057e8:	080057c5 	.word	0x080057c5
 80057ec:	080057c5 	.word	0x080057c5
 80057f0:	080057c5 	.word	0x080057c5
 80057f4:	08005849 	.word	0x08005849
 80057f8:	080057c5 	.word	0x080057c5
 80057fc:	080057c5 	.word	0x080057c5
 8005800:	080057c5 	.word	0x080057c5
 8005804:	080057c5 	.word	0x080057c5
 8005808:	08005947 	.word	0x08005947
 800580c:	08005873 	.word	0x08005873
 8005810:	08005901 	.word	0x08005901
 8005814:	080057c5 	.word	0x080057c5
 8005818:	080057c5 	.word	0x080057c5
 800581c:	08005969 	.word	0x08005969
 8005820:	080057c5 	.word	0x080057c5
 8005824:	08005873 	.word	0x08005873
 8005828:	080057c5 	.word	0x080057c5
 800582c:	080057c5 	.word	0x080057c5
 8005830:	08005909 	.word	0x08005909
 8005834:	6833      	ldr	r3, [r6, #0]
 8005836:	1d1a      	adds	r2, r3, #4
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6032      	str	r2, [r6, #0]
 800583c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005840:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005844:	2301      	movs	r3, #1
 8005846:	e09c      	b.n	8005982 <_printf_i+0x1e6>
 8005848:	6833      	ldr	r3, [r6, #0]
 800584a:	6820      	ldr	r0, [r4, #0]
 800584c:	1d19      	adds	r1, r3, #4
 800584e:	6031      	str	r1, [r6, #0]
 8005850:	0606      	lsls	r6, r0, #24
 8005852:	d501      	bpl.n	8005858 <_printf_i+0xbc>
 8005854:	681d      	ldr	r5, [r3, #0]
 8005856:	e003      	b.n	8005860 <_printf_i+0xc4>
 8005858:	0645      	lsls	r5, r0, #25
 800585a:	d5fb      	bpl.n	8005854 <_printf_i+0xb8>
 800585c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005860:	2d00      	cmp	r5, #0
 8005862:	da03      	bge.n	800586c <_printf_i+0xd0>
 8005864:	232d      	movs	r3, #45	@ 0x2d
 8005866:	426d      	negs	r5, r5
 8005868:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800586c:	230a      	movs	r3, #10
 800586e:	4858      	ldr	r0, [pc, #352]	@ (80059d0 <_printf_i+0x234>)
 8005870:	e011      	b.n	8005896 <_printf_i+0xfa>
 8005872:	6821      	ldr	r1, [r4, #0]
 8005874:	6833      	ldr	r3, [r6, #0]
 8005876:	0608      	lsls	r0, r1, #24
 8005878:	f853 5b04 	ldr.w	r5, [r3], #4
 800587c:	d402      	bmi.n	8005884 <_printf_i+0xe8>
 800587e:	0649      	lsls	r1, r1, #25
 8005880:	bf48      	it	mi
 8005882:	b2ad      	uxthmi	r5, r5
 8005884:	2f6f      	cmp	r7, #111	@ 0x6f
 8005886:	6033      	str	r3, [r6, #0]
 8005888:	bf14      	ite	ne
 800588a:	230a      	movne	r3, #10
 800588c:	2308      	moveq	r3, #8
 800588e:	4850      	ldr	r0, [pc, #320]	@ (80059d0 <_printf_i+0x234>)
 8005890:	2100      	movs	r1, #0
 8005892:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005896:	6866      	ldr	r6, [r4, #4]
 8005898:	2e00      	cmp	r6, #0
 800589a:	60a6      	str	r6, [r4, #8]
 800589c:	db05      	blt.n	80058aa <_printf_i+0x10e>
 800589e:	6821      	ldr	r1, [r4, #0]
 80058a0:	432e      	orrs	r6, r5
 80058a2:	f021 0104 	bic.w	r1, r1, #4
 80058a6:	6021      	str	r1, [r4, #0]
 80058a8:	d04b      	beq.n	8005942 <_printf_i+0x1a6>
 80058aa:	4616      	mov	r6, r2
 80058ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80058b0:	fb03 5711 	mls	r7, r3, r1, r5
 80058b4:	5dc7      	ldrb	r7, [r0, r7]
 80058b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80058ba:	462f      	mov	r7, r5
 80058bc:	42bb      	cmp	r3, r7
 80058be:	460d      	mov	r5, r1
 80058c0:	d9f4      	bls.n	80058ac <_printf_i+0x110>
 80058c2:	2b08      	cmp	r3, #8
 80058c4:	d10b      	bne.n	80058de <_printf_i+0x142>
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	07df      	lsls	r7, r3, #31
 80058ca:	d508      	bpl.n	80058de <_printf_i+0x142>
 80058cc:	6923      	ldr	r3, [r4, #16]
 80058ce:	6861      	ldr	r1, [r4, #4]
 80058d0:	4299      	cmp	r1, r3
 80058d2:	bfde      	ittt	le
 80058d4:	2330      	movle	r3, #48	@ 0x30
 80058d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80058de:	1b92      	subs	r2, r2, r6
 80058e0:	6122      	str	r2, [r4, #16]
 80058e2:	464b      	mov	r3, r9
 80058e4:	4621      	mov	r1, r4
 80058e6:	4640      	mov	r0, r8
 80058e8:	f8cd a000 	str.w	sl, [sp]
 80058ec:	aa03      	add	r2, sp, #12
 80058ee:	f7ff fee3 	bl	80056b8 <_printf_common>
 80058f2:	3001      	adds	r0, #1
 80058f4:	d14a      	bne.n	800598c <_printf_i+0x1f0>
 80058f6:	f04f 30ff 	mov.w	r0, #4294967295
 80058fa:	b004      	add	sp, #16
 80058fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	f043 0320 	orr.w	r3, r3, #32
 8005906:	6023      	str	r3, [r4, #0]
 8005908:	2778      	movs	r7, #120	@ 0x78
 800590a:	4832      	ldr	r0, [pc, #200]	@ (80059d4 <_printf_i+0x238>)
 800590c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	6831      	ldr	r1, [r6, #0]
 8005914:	061f      	lsls	r7, r3, #24
 8005916:	f851 5b04 	ldr.w	r5, [r1], #4
 800591a:	d402      	bmi.n	8005922 <_printf_i+0x186>
 800591c:	065f      	lsls	r7, r3, #25
 800591e:	bf48      	it	mi
 8005920:	b2ad      	uxthmi	r5, r5
 8005922:	6031      	str	r1, [r6, #0]
 8005924:	07d9      	lsls	r1, r3, #31
 8005926:	bf44      	itt	mi
 8005928:	f043 0320 	orrmi.w	r3, r3, #32
 800592c:	6023      	strmi	r3, [r4, #0]
 800592e:	b11d      	cbz	r5, 8005938 <_printf_i+0x19c>
 8005930:	2310      	movs	r3, #16
 8005932:	e7ad      	b.n	8005890 <_printf_i+0xf4>
 8005934:	4826      	ldr	r0, [pc, #152]	@ (80059d0 <_printf_i+0x234>)
 8005936:	e7e9      	b.n	800590c <_printf_i+0x170>
 8005938:	6823      	ldr	r3, [r4, #0]
 800593a:	f023 0320 	bic.w	r3, r3, #32
 800593e:	6023      	str	r3, [r4, #0]
 8005940:	e7f6      	b.n	8005930 <_printf_i+0x194>
 8005942:	4616      	mov	r6, r2
 8005944:	e7bd      	b.n	80058c2 <_printf_i+0x126>
 8005946:	6833      	ldr	r3, [r6, #0]
 8005948:	6825      	ldr	r5, [r4, #0]
 800594a:	1d18      	adds	r0, r3, #4
 800594c:	6961      	ldr	r1, [r4, #20]
 800594e:	6030      	str	r0, [r6, #0]
 8005950:	062e      	lsls	r6, r5, #24
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	d501      	bpl.n	800595a <_printf_i+0x1be>
 8005956:	6019      	str	r1, [r3, #0]
 8005958:	e002      	b.n	8005960 <_printf_i+0x1c4>
 800595a:	0668      	lsls	r0, r5, #25
 800595c:	d5fb      	bpl.n	8005956 <_printf_i+0x1ba>
 800595e:	8019      	strh	r1, [r3, #0]
 8005960:	2300      	movs	r3, #0
 8005962:	4616      	mov	r6, r2
 8005964:	6123      	str	r3, [r4, #16]
 8005966:	e7bc      	b.n	80058e2 <_printf_i+0x146>
 8005968:	6833      	ldr	r3, [r6, #0]
 800596a:	2100      	movs	r1, #0
 800596c:	1d1a      	adds	r2, r3, #4
 800596e:	6032      	str	r2, [r6, #0]
 8005970:	681e      	ldr	r6, [r3, #0]
 8005972:	6862      	ldr	r2, [r4, #4]
 8005974:	4630      	mov	r0, r6
 8005976:	f000 fcb2 	bl	80062de <memchr>
 800597a:	b108      	cbz	r0, 8005980 <_printf_i+0x1e4>
 800597c:	1b80      	subs	r0, r0, r6
 800597e:	6060      	str	r0, [r4, #4]
 8005980:	6863      	ldr	r3, [r4, #4]
 8005982:	6123      	str	r3, [r4, #16]
 8005984:	2300      	movs	r3, #0
 8005986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800598a:	e7aa      	b.n	80058e2 <_printf_i+0x146>
 800598c:	4632      	mov	r2, r6
 800598e:	4649      	mov	r1, r9
 8005990:	4640      	mov	r0, r8
 8005992:	6923      	ldr	r3, [r4, #16]
 8005994:	47d0      	blx	sl
 8005996:	3001      	adds	r0, #1
 8005998:	d0ad      	beq.n	80058f6 <_printf_i+0x15a>
 800599a:	6823      	ldr	r3, [r4, #0]
 800599c:	079b      	lsls	r3, r3, #30
 800599e:	d413      	bmi.n	80059c8 <_printf_i+0x22c>
 80059a0:	68e0      	ldr	r0, [r4, #12]
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	4298      	cmp	r0, r3
 80059a6:	bfb8      	it	lt
 80059a8:	4618      	movlt	r0, r3
 80059aa:	e7a6      	b.n	80058fa <_printf_i+0x15e>
 80059ac:	2301      	movs	r3, #1
 80059ae:	4632      	mov	r2, r6
 80059b0:	4649      	mov	r1, r9
 80059b2:	4640      	mov	r0, r8
 80059b4:	47d0      	blx	sl
 80059b6:	3001      	adds	r0, #1
 80059b8:	d09d      	beq.n	80058f6 <_printf_i+0x15a>
 80059ba:	3501      	adds	r5, #1
 80059bc:	68e3      	ldr	r3, [r4, #12]
 80059be:	9903      	ldr	r1, [sp, #12]
 80059c0:	1a5b      	subs	r3, r3, r1
 80059c2:	42ab      	cmp	r3, r5
 80059c4:	dcf2      	bgt.n	80059ac <_printf_i+0x210>
 80059c6:	e7eb      	b.n	80059a0 <_printf_i+0x204>
 80059c8:	2500      	movs	r5, #0
 80059ca:	f104 0619 	add.w	r6, r4, #25
 80059ce:	e7f5      	b.n	80059bc <_printf_i+0x220>
 80059d0:	0800a306 	.word	0x0800a306
 80059d4:	0800a317 	.word	0x0800a317

080059d8 <_scanf_float>:
 80059d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059dc:	b087      	sub	sp, #28
 80059de:	9303      	str	r3, [sp, #12]
 80059e0:	688b      	ldr	r3, [r1, #8]
 80059e2:	4691      	mov	r9, r2
 80059e4:	1e5a      	subs	r2, r3, #1
 80059e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80059ea:	bf82      	ittt	hi
 80059ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80059f0:	eb03 0b05 	addhi.w	fp, r3, r5
 80059f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80059f8:	460a      	mov	r2, r1
 80059fa:	f04f 0500 	mov.w	r5, #0
 80059fe:	bf88      	it	hi
 8005a00:	608b      	strhi	r3, [r1, #8]
 8005a02:	680b      	ldr	r3, [r1, #0]
 8005a04:	4680      	mov	r8, r0
 8005a06:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8005a0a:	f842 3b1c 	str.w	r3, [r2], #28
 8005a0e:	460c      	mov	r4, r1
 8005a10:	bf98      	it	ls
 8005a12:	f04f 0b00 	movls.w	fp, #0
 8005a16:	4616      	mov	r6, r2
 8005a18:	46aa      	mov	sl, r5
 8005a1a:	462f      	mov	r7, r5
 8005a1c:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8005a20:	9201      	str	r2, [sp, #4]
 8005a22:	9502      	str	r5, [sp, #8]
 8005a24:	68a2      	ldr	r2, [r4, #8]
 8005a26:	b15a      	cbz	r2, 8005a40 <_scanf_float+0x68>
 8005a28:	f8d9 3000 	ldr.w	r3, [r9]
 8005a2c:	781b      	ldrb	r3, [r3, #0]
 8005a2e:	2b4e      	cmp	r3, #78	@ 0x4e
 8005a30:	d862      	bhi.n	8005af8 <_scanf_float+0x120>
 8005a32:	2b40      	cmp	r3, #64	@ 0x40
 8005a34:	d83a      	bhi.n	8005aac <_scanf_float+0xd4>
 8005a36:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8005a3a:	b2c8      	uxtb	r0, r1
 8005a3c:	280e      	cmp	r0, #14
 8005a3e:	d938      	bls.n	8005ab2 <_scanf_float+0xda>
 8005a40:	b11f      	cbz	r7, 8005a4a <_scanf_float+0x72>
 8005a42:	6823      	ldr	r3, [r4, #0]
 8005a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a48:	6023      	str	r3, [r4, #0]
 8005a4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005a4e:	f1ba 0f01 	cmp.w	sl, #1
 8005a52:	f200 8114 	bhi.w	8005c7e <_scanf_float+0x2a6>
 8005a56:	9b01      	ldr	r3, [sp, #4]
 8005a58:	429e      	cmp	r6, r3
 8005a5a:	f200 8105 	bhi.w	8005c68 <_scanf_float+0x290>
 8005a5e:	2001      	movs	r0, #1
 8005a60:	b007      	add	sp, #28
 8005a62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a66:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8005a6a:	2a0d      	cmp	r2, #13
 8005a6c:	d8e8      	bhi.n	8005a40 <_scanf_float+0x68>
 8005a6e:	a101      	add	r1, pc, #4	@ (adr r1, 8005a74 <_scanf_float+0x9c>)
 8005a70:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8005a74:	08005bbd 	.word	0x08005bbd
 8005a78:	08005a41 	.word	0x08005a41
 8005a7c:	08005a41 	.word	0x08005a41
 8005a80:	08005a41 	.word	0x08005a41
 8005a84:	08005c19 	.word	0x08005c19
 8005a88:	08005bf3 	.word	0x08005bf3
 8005a8c:	08005a41 	.word	0x08005a41
 8005a90:	08005a41 	.word	0x08005a41
 8005a94:	08005bcb 	.word	0x08005bcb
 8005a98:	08005a41 	.word	0x08005a41
 8005a9c:	08005a41 	.word	0x08005a41
 8005aa0:	08005a41 	.word	0x08005a41
 8005aa4:	08005a41 	.word	0x08005a41
 8005aa8:	08005b87 	.word	0x08005b87
 8005aac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8005ab0:	e7db      	b.n	8005a6a <_scanf_float+0x92>
 8005ab2:	290e      	cmp	r1, #14
 8005ab4:	d8c4      	bhi.n	8005a40 <_scanf_float+0x68>
 8005ab6:	a001      	add	r0, pc, #4	@ (adr r0, 8005abc <_scanf_float+0xe4>)
 8005ab8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005abc:	08005b77 	.word	0x08005b77
 8005ac0:	08005a41 	.word	0x08005a41
 8005ac4:	08005b77 	.word	0x08005b77
 8005ac8:	08005c07 	.word	0x08005c07
 8005acc:	08005a41 	.word	0x08005a41
 8005ad0:	08005b19 	.word	0x08005b19
 8005ad4:	08005b5d 	.word	0x08005b5d
 8005ad8:	08005b5d 	.word	0x08005b5d
 8005adc:	08005b5d 	.word	0x08005b5d
 8005ae0:	08005b5d 	.word	0x08005b5d
 8005ae4:	08005b5d 	.word	0x08005b5d
 8005ae8:	08005b5d 	.word	0x08005b5d
 8005aec:	08005b5d 	.word	0x08005b5d
 8005af0:	08005b5d 	.word	0x08005b5d
 8005af4:	08005b5d 	.word	0x08005b5d
 8005af8:	2b6e      	cmp	r3, #110	@ 0x6e
 8005afa:	d809      	bhi.n	8005b10 <_scanf_float+0x138>
 8005afc:	2b60      	cmp	r3, #96	@ 0x60
 8005afe:	d8b2      	bhi.n	8005a66 <_scanf_float+0x8e>
 8005b00:	2b54      	cmp	r3, #84	@ 0x54
 8005b02:	d07b      	beq.n	8005bfc <_scanf_float+0x224>
 8005b04:	2b59      	cmp	r3, #89	@ 0x59
 8005b06:	d19b      	bne.n	8005a40 <_scanf_float+0x68>
 8005b08:	2d07      	cmp	r5, #7
 8005b0a:	d199      	bne.n	8005a40 <_scanf_float+0x68>
 8005b0c:	2508      	movs	r5, #8
 8005b0e:	e02f      	b.n	8005b70 <_scanf_float+0x198>
 8005b10:	2b74      	cmp	r3, #116	@ 0x74
 8005b12:	d073      	beq.n	8005bfc <_scanf_float+0x224>
 8005b14:	2b79      	cmp	r3, #121	@ 0x79
 8005b16:	e7f6      	b.n	8005b06 <_scanf_float+0x12e>
 8005b18:	6821      	ldr	r1, [r4, #0]
 8005b1a:	05c8      	lsls	r0, r1, #23
 8005b1c:	d51e      	bpl.n	8005b5c <_scanf_float+0x184>
 8005b1e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8005b22:	6021      	str	r1, [r4, #0]
 8005b24:	3701      	adds	r7, #1
 8005b26:	f1bb 0f00 	cmp.w	fp, #0
 8005b2a:	d003      	beq.n	8005b34 <_scanf_float+0x15c>
 8005b2c:	3201      	adds	r2, #1
 8005b2e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005b32:	60a2      	str	r2, [r4, #8]
 8005b34:	68a3      	ldr	r3, [r4, #8]
 8005b36:	3b01      	subs	r3, #1
 8005b38:	60a3      	str	r3, [r4, #8]
 8005b3a:	6923      	ldr	r3, [r4, #16]
 8005b3c:	3301      	adds	r3, #1
 8005b3e:	6123      	str	r3, [r4, #16]
 8005b40:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005b44:	3b01      	subs	r3, #1
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f8c9 3004 	str.w	r3, [r9, #4]
 8005b4c:	f340 8083 	ble.w	8005c56 <_scanf_float+0x27e>
 8005b50:	f8d9 3000 	ldr.w	r3, [r9]
 8005b54:	3301      	adds	r3, #1
 8005b56:	f8c9 3000 	str.w	r3, [r9]
 8005b5a:	e763      	b.n	8005a24 <_scanf_float+0x4c>
 8005b5c:	eb1a 0105 	adds.w	r1, sl, r5
 8005b60:	f47f af6e 	bne.w	8005a40 <_scanf_float+0x68>
 8005b64:	460d      	mov	r5, r1
 8005b66:	468a      	mov	sl, r1
 8005b68:	6822      	ldr	r2, [r4, #0]
 8005b6a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005b6e:	6022      	str	r2, [r4, #0]
 8005b70:	f806 3b01 	strb.w	r3, [r6], #1
 8005b74:	e7de      	b.n	8005b34 <_scanf_float+0x15c>
 8005b76:	6822      	ldr	r2, [r4, #0]
 8005b78:	0610      	lsls	r0, r2, #24
 8005b7a:	f57f af61 	bpl.w	8005a40 <_scanf_float+0x68>
 8005b7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b82:	6022      	str	r2, [r4, #0]
 8005b84:	e7f4      	b.n	8005b70 <_scanf_float+0x198>
 8005b86:	f1ba 0f00 	cmp.w	sl, #0
 8005b8a:	d10c      	bne.n	8005ba6 <_scanf_float+0x1ce>
 8005b8c:	b977      	cbnz	r7, 8005bac <_scanf_float+0x1d4>
 8005b8e:	6822      	ldr	r2, [r4, #0]
 8005b90:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005b94:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005b98:	d108      	bne.n	8005bac <_scanf_float+0x1d4>
 8005b9a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005b9e:	f04f 0a01 	mov.w	sl, #1
 8005ba2:	6022      	str	r2, [r4, #0]
 8005ba4:	e7e4      	b.n	8005b70 <_scanf_float+0x198>
 8005ba6:	f1ba 0f02 	cmp.w	sl, #2
 8005baa:	d051      	beq.n	8005c50 <_scanf_float+0x278>
 8005bac:	2d01      	cmp	r5, #1
 8005bae:	d002      	beq.n	8005bb6 <_scanf_float+0x1de>
 8005bb0:	2d04      	cmp	r5, #4
 8005bb2:	f47f af45 	bne.w	8005a40 <_scanf_float+0x68>
 8005bb6:	3501      	adds	r5, #1
 8005bb8:	b2ed      	uxtb	r5, r5
 8005bba:	e7d9      	b.n	8005b70 <_scanf_float+0x198>
 8005bbc:	f1ba 0f01 	cmp.w	sl, #1
 8005bc0:	f47f af3e 	bne.w	8005a40 <_scanf_float+0x68>
 8005bc4:	f04f 0a02 	mov.w	sl, #2
 8005bc8:	e7d2      	b.n	8005b70 <_scanf_float+0x198>
 8005bca:	b975      	cbnz	r5, 8005bea <_scanf_float+0x212>
 8005bcc:	2f00      	cmp	r7, #0
 8005bce:	f47f af38 	bne.w	8005a42 <_scanf_float+0x6a>
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005bd8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005bdc:	f040 80ff 	bne.w	8005dde <_scanf_float+0x406>
 8005be0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005be4:	2501      	movs	r5, #1
 8005be6:	6022      	str	r2, [r4, #0]
 8005be8:	e7c2      	b.n	8005b70 <_scanf_float+0x198>
 8005bea:	2d03      	cmp	r5, #3
 8005bec:	d0e3      	beq.n	8005bb6 <_scanf_float+0x1de>
 8005bee:	2d05      	cmp	r5, #5
 8005bf0:	e7df      	b.n	8005bb2 <_scanf_float+0x1da>
 8005bf2:	2d02      	cmp	r5, #2
 8005bf4:	f47f af24 	bne.w	8005a40 <_scanf_float+0x68>
 8005bf8:	2503      	movs	r5, #3
 8005bfa:	e7b9      	b.n	8005b70 <_scanf_float+0x198>
 8005bfc:	2d06      	cmp	r5, #6
 8005bfe:	f47f af1f 	bne.w	8005a40 <_scanf_float+0x68>
 8005c02:	2507      	movs	r5, #7
 8005c04:	e7b4      	b.n	8005b70 <_scanf_float+0x198>
 8005c06:	6822      	ldr	r2, [r4, #0]
 8005c08:	0591      	lsls	r1, r2, #22
 8005c0a:	f57f af19 	bpl.w	8005a40 <_scanf_float+0x68>
 8005c0e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8005c12:	6022      	str	r2, [r4, #0]
 8005c14:	9702      	str	r7, [sp, #8]
 8005c16:	e7ab      	b.n	8005b70 <_scanf_float+0x198>
 8005c18:	6822      	ldr	r2, [r4, #0]
 8005c1a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8005c1e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8005c22:	d005      	beq.n	8005c30 <_scanf_float+0x258>
 8005c24:	0550      	lsls	r0, r2, #21
 8005c26:	f57f af0b 	bpl.w	8005a40 <_scanf_float+0x68>
 8005c2a:	2f00      	cmp	r7, #0
 8005c2c:	f000 80d7 	beq.w	8005dde <_scanf_float+0x406>
 8005c30:	0591      	lsls	r1, r2, #22
 8005c32:	bf58      	it	pl
 8005c34:	9902      	ldrpl	r1, [sp, #8]
 8005c36:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005c3a:	bf58      	it	pl
 8005c3c:	1a79      	subpl	r1, r7, r1
 8005c3e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8005c42:	f04f 0700 	mov.w	r7, #0
 8005c46:	bf58      	it	pl
 8005c48:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005c4c:	6022      	str	r2, [r4, #0]
 8005c4e:	e78f      	b.n	8005b70 <_scanf_float+0x198>
 8005c50:	f04f 0a03 	mov.w	sl, #3
 8005c54:	e78c      	b.n	8005b70 <_scanf_float+0x198>
 8005c56:	4649      	mov	r1, r9
 8005c58:	4640      	mov	r0, r8
 8005c5a:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005c5e:	4798      	blx	r3
 8005c60:	2800      	cmp	r0, #0
 8005c62:	f43f aedf 	beq.w	8005a24 <_scanf_float+0x4c>
 8005c66:	e6eb      	b.n	8005a40 <_scanf_float+0x68>
 8005c68:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005c6c:	464a      	mov	r2, r9
 8005c6e:	4640      	mov	r0, r8
 8005c70:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c74:	4798      	blx	r3
 8005c76:	6923      	ldr	r3, [r4, #16]
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	6123      	str	r3, [r4, #16]
 8005c7c:	e6eb      	b.n	8005a56 <_scanf_float+0x7e>
 8005c7e:	1e6b      	subs	r3, r5, #1
 8005c80:	2b06      	cmp	r3, #6
 8005c82:	d824      	bhi.n	8005cce <_scanf_float+0x2f6>
 8005c84:	2d02      	cmp	r5, #2
 8005c86:	d836      	bhi.n	8005cf6 <_scanf_float+0x31e>
 8005c88:	9b01      	ldr	r3, [sp, #4]
 8005c8a:	429e      	cmp	r6, r3
 8005c8c:	f67f aee7 	bls.w	8005a5e <_scanf_float+0x86>
 8005c90:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005c94:	464a      	mov	r2, r9
 8005c96:	4640      	mov	r0, r8
 8005c98:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005c9c:	4798      	blx	r3
 8005c9e:	6923      	ldr	r3, [r4, #16]
 8005ca0:	3b01      	subs	r3, #1
 8005ca2:	6123      	str	r3, [r4, #16]
 8005ca4:	e7f0      	b.n	8005c88 <_scanf_float+0x2b0>
 8005ca6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005caa:	464a      	mov	r2, r9
 8005cac:	4640      	mov	r0, r8
 8005cae:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8005cb2:	4798      	blx	r3
 8005cb4:	6923      	ldr	r3, [r4, #16]
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	6123      	str	r3, [r4, #16]
 8005cba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005cbe:	fa5f fa8a 	uxtb.w	sl, sl
 8005cc2:	f1ba 0f02 	cmp.w	sl, #2
 8005cc6:	d1ee      	bne.n	8005ca6 <_scanf_float+0x2ce>
 8005cc8:	3d03      	subs	r5, #3
 8005cca:	b2ed      	uxtb	r5, r5
 8005ccc:	1b76      	subs	r6, r6, r5
 8005cce:	6823      	ldr	r3, [r4, #0]
 8005cd0:	05da      	lsls	r2, r3, #23
 8005cd2:	d530      	bpl.n	8005d36 <_scanf_float+0x35e>
 8005cd4:	055b      	lsls	r3, r3, #21
 8005cd6:	d511      	bpl.n	8005cfc <_scanf_float+0x324>
 8005cd8:	9b01      	ldr	r3, [sp, #4]
 8005cda:	429e      	cmp	r6, r3
 8005cdc:	f67f aebf 	bls.w	8005a5e <_scanf_float+0x86>
 8005ce0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005ce4:	464a      	mov	r2, r9
 8005ce6:	4640      	mov	r0, r8
 8005ce8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005cec:	4798      	blx	r3
 8005cee:	6923      	ldr	r3, [r4, #16]
 8005cf0:	3b01      	subs	r3, #1
 8005cf2:	6123      	str	r3, [r4, #16]
 8005cf4:	e7f0      	b.n	8005cd8 <_scanf_float+0x300>
 8005cf6:	46aa      	mov	sl, r5
 8005cf8:	46b3      	mov	fp, r6
 8005cfa:	e7de      	b.n	8005cba <_scanf_float+0x2e2>
 8005cfc:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8005d00:	6923      	ldr	r3, [r4, #16]
 8005d02:	2965      	cmp	r1, #101	@ 0x65
 8005d04:	f103 33ff 	add.w	r3, r3, #4294967295
 8005d08:	f106 35ff 	add.w	r5, r6, #4294967295
 8005d0c:	6123      	str	r3, [r4, #16]
 8005d0e:	d00c      	beq.n	8005d2a <_scanf_float+0x352>
 8005d10:	2945      	cmp	r1, #69	@ 0x45
 8005d12:	d00a      	beq.n	8005d2a <_scanf_float+0x352>
 8005d14:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d18:	464a      	mov	r2, r9
 8005d1a:	4640      	mov	r0, r8
 8005d1c:	4798      	blx	r3
 8005d1e:	6923      	ldr	r3, [r4, #16]
 8005d20:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8005d24:	3b01      	subs	r3, #1
 8005d26:	1eb5      	subs	r5, r6, #2
 8005d28:	6123      	str	r3, [r4, #16]
 8005d2a:	464a      	mov	r2, r9
 8005d2c:	4640      	mov	r0, r8
 8005d2e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005d32:	4798      	blx	r3
 8005d34:	462e      	mov	r6, r5
 8005d36:	6822      	ldr	r2, [r4, #0]
 8005d38:	f012 0210 	ands.w	r2, r2, #16
 8005d3c:	d001      	beq.n	8005d42 <_scanf_float+0x36a>
 8005d3e:	2000      	movs	r0, #0
 8005d40:	e68e      	b.n	8005a60 <_scanf_float+0x88>
 8005d42:	7032      	strb	r2, [r6, #0]
 8005d44:	6823      	ldr	r3, [r4, #0]
 8005d46:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005d4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d4e:	d125      	bne.n	8005d9c <_scanf_float+0x3c4>
 8005d50:	9b02      	ldr	r3, [sp, #8]
 8005d52:	429f      	cmp	r7, r3
 8005d54:	d00a      	beq.n	8005d6c <_scanf_float+0x394>
 8005d56:	1bda      	subs	r2, r3, r7
 8005d58:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005d5c:	429e      	cmp	r6, r3
 8005d5e:	bf28      	it	cs
 8005d60:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8005d64:	4630      	mov	r0, r6
 8005d66:	491f      	ldr	r1, [pc, #124]	@ (8005de4 <_scanf_float+0x40c>)
 8005d68:	f000 f938 	bl	8005fdc <siprintf>
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	4640      	mov	r0, r8
 8005d70:	9901      	ldr	r1, [sp, #4]
 8005d72:	f002 fcd9 	bl	8008728 <_strtod_r>
 8005d76:	9b03      	ldr	r3, [sp, #12]
 8005d78:	6825      	ldr	r5, [r4, #0]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	f015 0f02 	tst.w	r5, #2
 8005d80:	4606      	mov	r6, r0
 8005d82:	460f      	mov	r7, r1
 8005d84:	f103 0204 	add.w	r2, r3, #4
 8005d88:	d015      	beq.n	8005db6 <_scanf_float+0x3de>
 8005d8a:	9903      	ldr	r1, [sp, #12]
 8005d8c:	600a      	str	r2, [r1, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	e9c3 6700 	strd	r6, r7, [r3]
 8005d94:	68e3      	ldr	r3, [r4, #12]
 8005d96:	3301      	adds	r3, #1
 8005d98:	60e3      	str	r3, [r4, #12]
 8005d9a:	e7d0      	b.n	8005d3e <_scanf_float+0x366>
 8005d9c:	9b04      	ldr	r3, [sp, #16]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d0e4      	beq.n	8005d6c <_scanf_float+0x394>
 8005da2:	9905      	ldr	r1, [sp, #20]
 8005da4:	230a      	movs	r3, #10
 8005da6:	4640      	mov	r0, r8
 8005da8:	3101      	adds	r1, #1
 8005daa:	f002 fd3d 	bl	8008828 <_strtol_r>
 8005dae:	9b04      	ldr	r3, [sp, #16]
 8005db0:	9e05      	ldr	r6, [sp, #20]
 8005db2:	1ac2      	subs	r2, r0, r3
 8005db4:	e7d0      	b.n	8005d58 <_scanf_float+0x380>
 8005db6:	076d      	lsls	r5, r5, #29
 8005db8:	d4e7      	bmi.n	8005d8a <_scanf_float+0x3b2>
 8005dba:	9d03      	ldr	r5, [sp, #12]
 8005dbc:	602a      	str	r2, [r5, #0]
 8005dbe:	681d      	ldr	r5, [r3, #0]
 8005dc0:	4602      	mov	r2, r0
 8005dc2:	460b      	mov	r3, r1
 8005dc4:	f7fa fe22 	bl	8000a0c <__aeabi_dcmpun>
 8005dc8:	b120      	cbz	r0, 8005dd4 <_scanf_float+0x3fc>
 8005dca:	4807      	ldr	r0, [pc, #28]	@ (8005de8 <_scanf_float+0x410>)
 8005dcc:	f000 fa96 	bl	80062fc <nanf>
 8005dd0:	6028      	str	r0, [r5, #0]
 8005dd2:	e7df      	b.n	8005d94 <_scanf_float+0x3bc>
 8005dd4:	4630      	mov	r0, r6
 8005dd6:	4639      	mov	r1, r7
 8005dd8:	f7fa fe76 	bl	8000ac8 <__aeabi_d2f>
 8005ddc:	e7f8      	b.n	8005dd0 <_scanf_float+0x3f8>
 8005dde:	2700      	movs	r7, #0
 8005de0:	e633      	b.n	8005a4a <_scanf_float+0x72>
 8005de2:	bf00      	nop
 8005de4:	0800a328 	.word	0x0800a328
 8005de8:	0800a3d9 	.word	0x0800a3d9

08005dec <std>:
 8005dec:	2300      	movs	r3, #0
 8005dee:	b510      	push	{r4, lr}
 8005df0:	4604      	mov	r4, r0
 8005df2:	e9c0 3300 	strd	r3, r3, [r0]
 8005df6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005dfa:	6083      	str	r3, [r0, #8]
 8005dfc:	8181      	strh	r1, [r0, #12]
 8005dfe:	6643      	str	r3, [r0, #100]	@ 0x64
 8005e00:	81c2      	strh	r2, [r0, #14]
 8005e02:	6183      	str	r3, [r0, #24]
 8005e04:	4619      	mov	r1, r3
 8005e06:	2208      	movs	r2, #8
 8005e08:	305c      	adds	r0, #92	@ 0x5c
 8005e0a:	f000 f97a 	bl	8006102 <memset>
 8005e0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005e44 <std+0x58>)
 8005e10:	6224      	str	r4, [r4, #32]
 8005e12:	6263      	str	r3, [r4, #36]	@ 0x24
 8005e14:	4b0c      	ldr	r3, [pc, #48]	@ (8005e48 <std+0x5c>)
 8005e16:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005e18:	4b0c      	ldr	r3, [pc, #48]	@ (8005e4c <std+0x60>)
 8005e1a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8005e50 <std+0x64>)
 8005e1e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005e20:	4b0c      	ldr	r3, [pc, #48]	@ (8005e54 <std+0x68>)
 8005e22:	429c      	cmp	r4, r3
 8005e24:	d006      	beq.n	8005e34 <std+0x48>
 8005e26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005e2a:	4294      	cmp	r4, r2
 8005e2c:	d002      	beq.n	8005e34 <std+0x48>
 8005e2e:	33d0      	adds	r3, #208	@ 0xd0
 8005e30:	429c      	cmp	r4, r3
 8005e32:	d105      	bne.n	8005e40 <std+0x54>
 8005e34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e3c:	f000 ba4c 	b.w	80062d8 <__retarget_lock_init_recursive>
 8005e40:	bd10      	pop	{r4, pc}
 8005e42:	bf00      	nop
 8005e44:	08006079 	.word	0x08006079
 8005e48:	0800609f 	.word	0x0800609f
 8005e4c:	080060d7 	.word	0x080060d7
 8005e50:	080060fb 	.word	0x080060fb
 8005e54:	20000430 	.word	0x20000430

08005e58 <stdio_exit_handler>:
 8005e58:	4a02      	ldr	r2, [pc, #8]	@ (8005e64 <stdio_exit_handler+0xc>)
 8005e5a:	4903      	ldr	r1, [pc, #12]	@ (8005e68 <stdio_exit_handler+0x10>)
 8005e5c:	4803      	ldr	r0, [pc, #12]	@ (8005e6c <stdio_exit_handler+0x14>)
 8005e5e:	f000 b869 	b.w	8005f34 <_fwalk_sglue>
 8005e62:	bf00      	nop
 8005e64:	2000000c 	.word	0x2000000c
 8005e68:	08009211 	.word	0x08009211
 8005e6c:	2000001c 	.word	0x2000001c

08005e70 <cleanup_stdio>:
 8005e70:	6841      	ldr	r1, [r0, #4]
 8005e72:	4b0c      	ldr	r3, [pc, #48]	@ (8005ea4 <cleanup_stdio+0x34>)
 8005e74:	b510      	push	{r4, lr}
 8005e76:	4299      	cmp	r1, r3
 8005e78:	4604      	mov	r4, r0
 8005e7a:	d001      	beq.n	8005e80 <cleanup_stdio+0x10>
 8005e7c:	f003 f9c8 	bl	8009210 <_fflush_r>
 8005e80:	68a1      	ldr	r1, [r4, #8]
 8005e82:	4b09      	ldr	r3, [pc, #36]	@ (8005ea8 <cleanup_stdio+0x38>)
 8005e84:	4299      	cmp	r1, r3
 8005e86:	d002      	beq.n	8005e8e <cleanup_stdio+0x1e>
 8005e88:	4620      	mov	r0, r4
 8005e8a:	f003 f9c1 	bl	8009210 <_fflush_r>
 8005e8e:	68e1      	ldr	r1, [r4, #12]
 8005e90:	4b06      	ldr	r3, [pc, #24]	@ (8005eac <cleanup_stdio+0x3c>)
 8005e92:	4299      	cmp	r1, r3
 8005e94:	d004      	beq.n	8005ea0 <cleanup_stdio+0x30>
 8005e96:	4620      	mov	r0, r4
 8005e98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e9c:	f003 b9b8 	b.w	8009210 <_fflush_r>
 8005ea0:	bd10      	pop	{r4, pc}
 8005ea2:	bf00      	nop
 8005ea4:	20000430 	.word	0x20000430
 8005ea8:	20000498 	.word	0x20000498
 8005eac:	20000500 	.word	0x20000500

08005eb0 <global_stdio_init.part.0>:
 8005eb0:	b510      	push	{r4, lr}
 8005eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ee0 <global_stdio_init.part.0+0x30>)
 8005eb4:	4c0b      	ldr	r4, [pc, #44]	@ (8005ee4 <global_stdio_init.part.0+0x34>)
 8005eb6:	4a0c      	ldr	r2, [pc, #48]	@ (8005ee8 <global_stdio_init.part.0+0x38>)
 8005eb8:	4620      	mov	r0, r4
 8005eba:	601a      	str	r2, [r3, #0]
 8005ebc:	2104      	movs	r1, #4
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	f7ff ff94 	bl	8005dec <std>
 8005ec4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ec8:	2201      	movs	r2, #1
 8005eca:	2109      	movs	r1, #9
 8005ecc:	f7ff ff8e 	bl	8005dec <std>
 8005ed0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ed4:	2202      	movs	r2, #2
 8005ed6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005eda:	2112      	movs	r1, #18
 8005edc:	f7ff bf86 	b.w	8005dec <std>
 8005ee0:	20000568 	.word	0x20000568
 8005ee4:	20000430 	.word	0x20000430
 8005ee8:	08005e59 	.word	0x08005e59

08005eec <__sfp_lock_acquire>:
 8005eec:	4801      	ldr	r0, [pc, #4]	@ (8005ef4 <__sfp_lock_acquire+0x8>)
 8005eee:	f000 b9f4 	b.w	80062da <__retarget_lock_acquire_recursive>
 8005ef2:	bf00      	nop
 8005ef4:	20000571 	.word	0x20000571

08005ef8 <__sfp_lock_release>:
 8005ef8:	4801      	ldr	r0, [pc, #4]	@ (8005f00 <__sfp_lock_release+0x8>)
 8005efa:	f000 b9ef 	b.w	80062dc <__retarget_lock_release_recursive>
 8005efe:	bf00      	nop
 8005f00:	20000571 	.word	0x20000571

08005f04 <__sinit>:
 8005f04:	b510      	push	{r4, lr}
 8005f06:	4604      	mov	r4, r0
 8005f08:	f7ff fff0 	bl	8005eec <__sfp_lock_acquire>
 8005f0c:	6a23      	ldr	r3, [r4, #32]
 8005f0e:	b11b      	cbz	r3, 8005f18 <__sinit+0x14>
 8005f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f14:	f7ff bff0 	b.w	8005ef8 <__sfp_lock_release>
 8005f18:	4b04      	ldr	r3, [pc, #16]	@ (8005f2c <__sinit+0x28>)
 8005f1a:	6223      	str	r3, [r4, #32]
 8005f1c:	4b04      	ldr	r3, [pc, #16]	@ (8005f30 <__sinit+0x2c>)
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d1f5      	bne.n	8005f10 <__sinit+0xc>
 8005f24:	f7ff ffc4 	bl	8005eb0 <global_stdio_init.part.0>
 8005f28:	e7f2      	b.n	8005f10 <__sinit+0xc>
 8005f2a:	bf00      	nop
 8005f2c:	08005e71 	.word	0x08005e71
 8005f30:	20000568 	.word	0x20000568

08005f34 <_fwalk_sglue>:
 8005f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f38:	4607      	mov	r7, r0
 8005f3a:	4688      	mov	r8, r1
 8005f3c:	4614      	mov	r4, r2
 8005f3e:	2600      	movs	r6, #0
 8005f40:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f44:	f1b9 0901 	subs.w	r9, r9, #1
 8005f48:	d505      	bpl.n	8005f56 <_fwalk_sglue+0x22>
 8005f4a:	6824      	ldr	r4, [r4, #0]
 8005f4c:	2c00      	cmp	r4, #0
 8005f4e:	d1f7      	bne.n	8005f40 <_fwalk_sglue+0xc>
 8005f50:	4630      	mov	r0, r6
 8005f52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f56:	89ab      	ldrh	r3, [r5, #12]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d907      	bls.n	8005f6c <_fwalk_sglue+0x38>
 8005f5c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f60:	3301      	adds	r3, #1
 8005f62:	d003      	beq.n	8005f6c <_fwalk_sglue+0x38>
 8005f64:	4629      	mov	r1, r5
 8005f66:	4638      	mov	r0, r7
 8005f68:	47c0      	blx	r8
 8005f6a:	4306      	orrs	r6, r0
 8005f6c:	3568      	adds	r5, #104	@ 0x68
 8005f6e:	e7e9      	b.n	8005f44 <_fwalk_sglue+0x10>

08005f70 <sniprintf>:
 8005f70:	b40c      	push	{r2, r3}
 8005f72:	b530      	push	{r4, r5, lr}
 8005f74:	4b18      	ldr	r3, [pc, #96]	@ (8005fd8 <sniprintf+0x68>)
 8005f76:	1e0c      	subs	r4, r1, #0
 8005f78:	681d      	ldr	r5, [r3, #0]
 8005f7a:	b09d      	sub	sp, #116	@ 0x74
 8005f7c:	da08      	bge.n	8005f90 <sniprintf+0x20>
 8005f7e:	238b      	movs	r3, #139	@ 0x8b
 8005f80:	f04f 30ff 	mov.w	r0, #4294967295
 8005f84:	602b      	str	r3, [r5, #0]
 8005f86:	b01d      	add	sp, #116	@ 0x74
 8005f88:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f8c:	b002      	add	sp, #8
 8005f8e:	4770      	bx	lr
 8005f90:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005f94:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f98:	f04f 0300 	mov.w	r3, #0
 8005f9c:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005f9e:	bf0c      	ite	eq
 8005fa0:	4623      	moveq	r3, r4
 8005fa2:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005fa6:	9304      	str	r3, [sp, #16]
 8005fa8:	9307      	str	r3, [sp, #28]
 8005faa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005fae:	9002      	str	r0, [sp, #8]
 8005fb0:	9006      	str	r0, [sp, #24]
 8005fb2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005fb6:	4628      	mov	r0, r5
 8005fb8:	ab21      	add	r3, sp, #132	@ 0x84
 8005fba:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005fbc:	a902      	add	r1, sp, #8
 8005fbe:	9301      	str	r3, [sp, #4]
 8005fc0:	f002 fc90 	bl	80088e4 <_svfiprintf_r>
 8005fc4:	1c43      	adds	r3, r0, #1
 8005fc6:	bfbc      	itt	lt
 8005fc8:	238b      	movlt	r3, #139	@ 0x8b
 8005fca:	602b      	strlt	r3, [r5, #0]
 8005fcc:	2c00      	cmp	r4, #0
 8005fce:	d0da      	beq.n	8005f86 <sniprintf+0x16>
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	9b02      	ldr	r3, [sp, #8]
 8005fd4:	701a      	strb	r2, [r3, #0]
 8005fd6:	e7d6      	b.n	8005f86 <sniprintf+0x16>
 8005fd8:	20000018 	.word	0x20000018

08005fdc <siprintf>:
 8005fdc:	b40e      	push	{r1, r2, r3}
 8005fde:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005fe2:	b510      	push	{r4, lr}
 8005fe4:	2400      	movs	r4, #0
 8005fe6:	b09d      	sub	sp, #116	@ 0x74
 8005fe8:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005fea:	9002      	str	r0, [sp, #8]
 8005fec:	9006      	str	r0, [sp, #24]
 8005fee:	9107      	str	r1, [sp, #28]
 8005ff0:	9104      	str	r1, [sp, #16]
 8005ff2:	4809      	ldr	r0, [pc, #36]	@ (8006018 <siprintf+0x3c>)
 8005ff4:	4909      	ldr	r1, [pc, #36]	@ (800601c <siprintf+0x40>)
 8005ff6:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ffa:	9105      	str	r1, [sp, #20]
 8005ffc:	6800      	ldr	r0, [r0, #0]
 8005ffe:	a902      	add	r1, sp, #8
 8006000:	9301      	str	r3, [sp, #4]
 8006002:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006004:	f002 fc6e 	bl	80088e4 <_svfiprintf_r>
 8006008:	9b02      	ldr	r3, [sp, #8]
 800600a:	701c      	strb	r4, [r3, #0]
 800600c:	b01d      	add	sp, #116	@ 0x74
 800600e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006012:	b003      	add	sp, #12
 8006014:	4770      	bx	lr
 8006016:	bf00      	nop
 8006018:	20000018 	.word	0x20000018
 800601c:	ffff0208 	.word	0xffff0208

08006020 <siscanf>:
 8006020:	b40e      	push	{r1, r2, r3}
 8006022:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8006026:	b570      	push	{r4, r5, r6, lr}
 8006028:	2500      	movs	r5, #0
 800602a:	b09d      	sub	sp, #116	@ 0x74
 800602c:	ac21      	add	r4, sp, #132	@ 0x84
 800602e:	f854 6b04 	ldr.w	r6, [r4], #4
 8006032:	f8ad 2014 	strh.w	r2, [sp, #20]
 8006036:	951b      	str	r5, [sp, #108]	@ 0x6c
 8006038:	9002      	str	r0, [sp, #8]
 800603a:	9006      	str	r0, [sp, #24]
 800603c:	f7fa f888 	bl	8000150 <strlen>
 8006040:	4b0b      	ldr	r3, [pc, #44]	@ (8006070 <siscanf+0x50>)
 8006042:	9003      	str	r0, [sp, #12]
 8006044:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006046:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800604a:	9007      	str	r0, [sp, #28]
 800604c:	4809      	ldr	r0, [pc, #36]	@ (8006074 <siscanf+0x54>)
 800604e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006052:	4632      	mov	r2, r6
 8006054:	4623      	mov	r3, r4
 8006056:	a902      	add	r1, sp, #8
 8006058:	6800      	ldr	r0, [r0, #0]
 800605a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800605c:	9514      	str	r5, [sp, #80]	@ 0x50
 800605e:	9401      	str	r4, [sp, #4]
 8006060:	f002 fd96 	bl	8008b90 <__ssvfiscanf_r>
 8006064:	b01d      	add	sp, #116	@ 0x74
 8006066:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800606a:	b003      	add	sp, #12
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	0800609b 	.word	0x0800609b
 8006074:	20000018 	.word	0x20000018

08006078 <__sread>:
 8006078:	b510      	push	{r4, lr}
 800607a:	460c      	mov	r4, r1
 800607c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006080:	f000 f8dc 	bl	800623c <_read_r>
 8006084:	2800      	cmp	r0, #0
 8006086:	bfab      	itete	ge
 8006088:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800608a:	89a3      	ldrhlt	r3, [r4, #12]
 800608c:	181b      	addge	r3, r3, r0
 800608e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006092:	bfac      	ite	ge
 8006094:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006096:	81a3      	strhlt	r3, [r4, #12]
 8006098:	bd10      	pop	{r4, pc}

0800609a <__seofread>:
 800609a:	2000      	movs	r0, #0
 800609c:	4770      	bx	lr

0800609e <__swrite>:
 800609e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060a2:	461f      	mov	r7, r3
 80060a4:	898b      	ldrh	r3, [r1, #12]
 80060a6:	4605      	mov	r5, r0
 80060a8:	05db      	lsls	r3, r3, #23
 80060aa:	460c      	mov	r4, r1
 80060ac:	4616      	mov	r6, r2
 80060ae:	d505      	bpl.n	80060bc <__swrite+0x1e>
 80060b0:	2302      	movs	r3, #2
 80060b2:	2200      	movs	r2, #0
 80060b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060b8:	f000 f8ae 	bl	8006218 <_lseek_r>
 80060bc:	89a3      	ldrh	r3, [r4, #12]
 80060be:	4632      	mov	r2, r6
 80060c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80060c4:	81a3      	strh	r3, [r4, #12]
 80060c6:	4628      	mov	r0, r5
 80060c8:	463b      	mov	r3, r7
 80060ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80060ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060d2:	f000 b8c5 	b.w	8006260 <_write_r>

080060d6 <__sseek>:
 80060d6:	b510      	push	{r4, lr}
 80060d8:	460c      	mov	r4, r1
 80060da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060de:	f000 f89b 	bl	8006218 <_lseek_r>
 80060e2:	1c43      	adds	r3, r0, #1
 80060e4:	89a3      	ldrh	r3, [r4, #12]
 80060e6:	bf15      	itete	ne
 80060e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80060ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80060ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80060f2:	81a3      	strheq	r3, [r4, #12]
 80060f4:	bf18      	it	ne
 80060f6:	81a3      	strhne	r3, [r4, #12]
 80060f8:	bd10      	pop	{r4, pc}

080060fa <__sclose>:
 80060fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060fe:	f000 b87b 	b.w	80061f8 <_close_r>

08006102 <memset>:
 8006102:	4603      	mov	r3, r0
 8006104:	4402      	add	r2, r0
 8006106:	4293      	cmp	r3, r2
 8006108:	d100      	bne.n	800610c <memset+0xa>
 800610a:	4770      	bx	lr
 800610c:	f803 1b01 	strb.w	r1, [r3], #1
 8006110:	e7f9      	b.n	8006106 <memset+0x4>

08006112 <strncpy>:
 8006112:	4603      	mov	r3, r0
 8006114:	b510      	push	{r4, lr}
 8006116:	3901      	subs	r1, #1
 8006118:	b132      	cbz	r2, 8006128 <strncpy+0x16>
 800611a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800611e:	3a01      	subs	r2, #1
 8006120:	f803 4b01 	strb.w	r4, [r3], #1
 8006124:	2c00      	cmp	r4, #0
 8006126:	d1f7      	bne.n	8006118 <strncpy+0x6>
 8006128:	2100      	movs	r1, #0
 800612a:	441a      	add	r2, r3
 800612c:	4293      	cmp	r3, r2
 800612e:	d100      	bne.n	8006132 <strncpy+0x20>
 8006130:	bd10      	pop	{r4, pc}
 8006132:	f803 1b01 	strb.w	r1, [r3], #1
 8006136:	e7f9      	b.n	800612c <strncpy+0x1a>

08006138 <strtok>:
 8006138:	4b16      	ldr	r3, [pc, #88]	@ (8006194 <strtok+0x5c>)
 800613a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800613e:	681f      	ldr	r7, [r3, #0]
 8006140:	4605      	mov	r5, r0
 8006142:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8006144:	460e      	mov	r6, r1
 8006146:	b9ec      	cbnz	r4, 8006184 <strtok+0x4c>
 8006148:	2050      	movs	r0, #80	@ 0x50
 800614a:	f000 ff9d 	bl	8007088 <malloc>
 800614e:	4602      	mov	r2, r0
 8006150:	6478      	str	r0, [r7, #68]	@ 0x44
 8006152:	b920      	cbnz	r0, 800615e <strtok+0x26>
 8006154:	215b      	movs	r1, #91	@ 0x5b
 8006156:	4b10      	ldr	r3, [pc, #64]	@ (8006198 <strtok+0x60>)
 8006158:	4810      	ldr	r0, [pc, #64]	@ (800619c <strtok+0x64>)
 800615a:	f000 f8d3 	bl	8006304 <__assert_func>
 800615e:	e9c0 4400 	strd	r4, r4, [r0]
 8006162:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8006166:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800616a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800616e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8006172:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8006176:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800617a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800617e:	6184      	str	r4, [r0, #24]
 8006180:	7704      	strb	r4, [r0, #28]
 8006182:	6244      	str	r4, [r0, #36]	@ 0x24
 8006184:	4631      	mov	r1, r6
 8006186:	4628      	mov	r0, r5
 8006188:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800618a:	2301      	movs	r3, #1
 800618c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006190:	f000 b806 	b.w	80061a0 <__strtok_r>
 8006194:	20000018 	.word	0x20000018
 8006198:	0800a32d 	.word	0x0800a32d
 800619c:	0800a344 	.word	0x0800a344

080061a0 <__strtok_r>:
 80061a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80061a2:	4604      	mov	r4, r0
 80061a4:	b908      	cbnz	r0, 80061aa <__strtok_r+0xa>
 80061a6:	6814      	ldr	r4, [r2, #0]
 80061a8:	b144      	cbz	r4, 80061bc <__strtok_r+0x1c>
 80061aa:	460f      	mov	r7, r1
 80061ac:	4620      	mov	r0, r4
 80061ae:	f814 5b01 	ldrb.w	r5, [r4], #1
 80061b2:	f817 6b01 	ldrb.w	r6, [r7], #1
 80061b6:	b91e      	cbnz	r6, 80061c0 <__strtok_r+0x20>
 80061b8:	b965      	cbnz	r5, 80061d4 <__strtok_r+0x34>
 80061ba:	6015      	str	r5, [r2, #0]
 80061bc:	2000      	movs	r0, #0
 80061be:	e005      	b.n	80061cc <__strtok_r+0x2c>
 80061c0:	42b5      	cmp	r5, r6
 80061c2:	d1f6      	bne.n	80061b2 <__strtok_r+0x12>
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1f0      	bne.n	80061aa <__strtok_r+0xa>
 80061c8:	6014      	str	r4, [r2, #0]
 80061ca:	7003      	strb	r3, [r0, #0]
 80061cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061ce:	461c      	mov	r4, r3
 80061d0:	e00c      	b.n	80061ec <__strtok_r+0x4c>
 80061d2:	b91d      	cbnz	r5, 80061dc <__strtok_r+0x3c>
 80061d4:	460e      	mov	r6, r1
 80061d6:	4627      	mov	r7, r4
 80061d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80061dc:	f816 5b01 	ldrb.w	r5, [r6], #1
 80061e0:	42ab      	cmp	r3, r5
 80061e2:	d1f6      	bne.n	80061d2 <__strtok_r+0x32>
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d0f2      	beq.n	80061ce <__strtok_r+0x2e>
 80061e8:	2300      	movs	r3, #0
 80061ea:	703b      	strb	r3, [r7, #0]
 80061ec:	6014      	str	r4, [r2, #0]
 80061ee:	e7ed      	b.n	80061cc <__strtok_r+0x2c>

080061f0 <_localeconv_r>:
 80061f0:	4800      	ldr	r0, [pc, #0]	@ (80061f4 <_localeconv_r+0x4>)
 80061f2:	4770      	bx	lr
 80061f4:	20000158 	.word	0x20000158

080061f8 <_close_r>:
 80061f8:	b538      	push	{r3, r4, r5, lr}
 80061fa:	2300      	movs	r3, #0
 80061fc:	4d05      	ldr	r5, [pc, #20]	@ (8006214 <_close_r+0x1c>)
 80061fe:	4604      	mov	r4, r0
 8006200:	4608      	mov	r0, r1
 8006202:	602b      	str	r3, [r5, #0]
 8006204:	f7fb ff79 	bl	80020fa <_close>
 8006208:	1c43      	adds	r3, r0, #1
 800620a:	d102      	bne.n	8006212 <_close_r+0x1a>
 800620c:	682b      	ldr	r3, [r5, #0]
 800620e:	b103      	cbz	r3, 8006212 <_close_r+0x1a>
 8006210:	6023      	str	r3, [r4, #0]
 8006212:	bd38      	pop	{r3, r4, r5, pc}
 8006214:	2000056c 	.word	0x2000056c

08006218 <_lseek_r>:
 8006218:	b538      	push	{r3, r4, r5, lr}
 800621a:	4604      	mov	r4, r0
 800621c:	4608      	mov	r0, r1
 800621e:	4611      	mov	r1, r2
 8006220:	2200      	movs	r2, #0
 8006222:	4d05      	ldr	r5, [pc, #20]	@ (8006238 <_lseek_r+0x20>)
 8006224:	602a      	str	r2, [r5, #0]
 8006226:	461a      	mov	r2, r3
 8006228:	f7fb ff8b 	bl	8002142 <_lseek>
 800622c:	1c43      	adds	r3, r0, #1
 800622e:	d102      	bne.n	8006236 <_lseek_r+0x1e>
 8006230:	682b      	ldr	r3, [r5, #0]
 8006232:	b103      	cbz	r3, 8006236 <_lseek_r+0x1e>
 8006234:	6023      	str	r3, [r4, #0]
 8006236:	bd38      	pop	{r3, r4, r5, pc}
 8006238:	2000056c 	.word	0x2000056c

0800623c <_read_r>:
 800623c:	b538      	push	{r3, r4, r5, lr}
 800623e:	4604      	mov	r4, r0
 8006240:	4608      	mov	r0, r1
 8006242:	4611      	mov	r1, r2
 8006244:	2200      	movs	r2, #0
 8006246:	4d05      	ldr	r5, [pc, #20]	@ (800625c <_read_r+0x20>)
 8006248:	602a      	str	r2, [r5, #0]
 800624a:	461a      	mov	r2, r3
 800624c:	f7fb ff1c 	bl	8002088 <_read>
 8006250:	1c43      	adds	r3, r0, #1
 8006252:	d102      	bne.n	800625a <_read_r+0x1e>
 8006254:	682b      	ldr	r3, [r5, #0]
 8006256:	b103      	cbz	r3, 800625a <_read_r+0x1e>
 8006258:	6023      	str	r3, [r4, #0]
 800625a:	bd38      	pop	{r3, r4, r5, pc}
 800625c:	2000056c 	.word	0x2000056c

08006260 <_write_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	4604      	mov	r4, r0
 8006264:	4608      	mov	r0, r1
 8006266:	4611      	mov	r1, r2
 8006268:	2200      	movs	r2, #0
 800626a:	4d05      	ldr	r5, [pc, #20]	@ (8006280 <_write_r+0x20>)
 800626c:	602a      	str	r2, [r5, #0]
 800626e:	461a      	mov	r2, r3
 8006270:	f7fb ff27 	bl	80020c2 <_write>
 8006274:	1c43      	adds	r3, r0, #1
 8006276:	d102      	bne.n	800627e <_write_r+0x1e>
 8006278:	682b      	ldr	r3, [r5, #0]
 800627a:	b103      	cbz	r3, 800627e <_write_r+0x1e>
 800627c:	6023      	str	r3, [r4, #0]
 800627e:	bd38      	pop	{r3, r4, r5, pc}
 8006280:	2000056c 	.word	0x2000056c

08006284 <__errno>:
 8006284:	4b01      	ldr	r3, [pc, #4]	@ (800628c <__errno+0x8>)
 8006286:	6818      	ldr	r0, [r3, #0]
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	20000018 	.word	0x20000018

08006290 <__libc_init_array>:
 8006290:	b570      	push	{r4, r5, r6, lr}
 8006292:	2600      	movs	r6, #0
 8006294:	4d0c      	ldr	r5, [pc, #48]	@ (80062c8 <__libc_init_array+0x38>)
 8006296:	4c0d      	ldr	r4, [pc, #52]	@ (80062cc <__libc_init_array+0x3c>)
 8006298:	1b64      	subs	r4, r4, r5
 800629a:	10a4      	asrs	r4, r4, #2
 800629c:	42a6      	cmp	r6, r4
 800629e:	d109      	bne.n	80062b4 <__libc_init_array+0x24>
 80062a0:	f003 ff68 	bl	800a174 <_init>
 80062a4:	2600      	movs	r6, #0
 80062a6:	4d0a      	ldr	r5, [pc, #40]	@ (80062d0 <__libc_init_array+0x40>)
 80062a8:	4c0a      	ldr	r4, [pc, #40]	@ (80062d4 <__libc_init_array+0x44>)
 80062aa:	1b64      	subs	r4, r4, r5
 80062ac:	10a4      	asrs	r4, r4, #2
 80062ae:	42a6      	cmp	r6, r4
 80062b0:	d105      	bne.n	80062be <__libc_init_array+0x2e>
 80062b2:	bd70      	pop	{r4, r5, r6, pc}
 80062b4:	f855 3b04 	ldr.w	r3, [r5], #4
 80062b8:	4798      	blx	r3
 80062ba:	3601      	adds	r6, #1
 80062bc:	e7ee      	b.n	800629c <__libc_init_array+0xc>
 80062be:	f855 3b04 	ldr.w	r3, [r5], #4
 80062c2:	4798      	blx	r3
 80062c4:	3601      	adds	r6, #1
 80062c6:	e7f2      	b.n	80062ae <__libc_init_array+0x1e>
 80062c8:	0800a79c 	.word	0x0800a79c
 80062cc:	0800a79c 	.word	0x0800a79c
 80062d0:	0800a79c 	.word	0x0800a79c
 80062d4:	0800a7a0 	.word	0x0800a7a0

080062d8 <__retarget_lock_init_recursive>:
 80062d8:	4770      	bx	lr

080062da <__retarget_lock_acquire_recursive>:
 80062da:	4770      	bx	lr

080062dc <__retarget_lock_release_recursive>:
 80062dc:	4770      	bx	lr

080062de <memchr>:
 80062de:	4603      	mov	r3, r0
 80062e0:	b510      	push	{r4, lr}
 80062e2:	b2c9      	uxtb	r1, r1
 80062e4:	4402      	add	r2, r0
 80062e6:	4293      	cmp	r3, r2
 80062e8:	4618      	mov	r0, r3
 80062ea:	d101      	bne.n	80062f0 <memchr+0x12>
 80062ec:	2000      	movs	r0, #0
 80062ee:	e003      	b.n	80062f8 <memchr+0x1a>
 80062f0:	7804      	ldrb	r4, [r0, #0]
 80062f2:	3301      	adds	r3, #1
 80062f4:	428c      	cmp	r4, r1
 80062f6:	d1f6      	bne.n	80062e6 <memchr+0x8>
 80062f8:	bd10      	pop	{r4, pc}
	...

080062fc <nanf>:
 80062fc:	4800      	ldr	r0, [pc, #0]	@ (8006300 <nanf+0x4>)
 80062fe:	4770      	bx	lr
 8006300:	7fc00000 	.word	0x7fc00000

08006304 <__assert_func>:
 8006304:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006306:	4614      	mov	r4, r2
 8006308:	461a      	mov	r2, r3
 800630a:	4b09      	ldr	r3, [pc, #36]	@ (8006330 <__assert_func+0x2c>)
 800630c:	4605      	mov	r5, r0
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	68d8      	ldr	r0, [r3, #12]
 8006312:	b14c      	cbz	r4, 8006328 <__assert_func+0x24>
 8006314:	4b07      	ldr	r3, [pc, #28]	@ (8006334 <__assert_func+0x30>)
 8006316:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800631a:	9100      	str	r1, [sp, #0]
 800631c:	462b      	mov	r3, r5
 800631e:	4906      	ldr	r1, [pc, #24]	@ (8006338 <__assert_func+0x34>)
 8006320:	f002 ff9e 	bl	8009260 <fiprintf>
 8006324:	f003 f870 	bl	8009408 <abort>
 8006328:	4b04      	ldr	r3, [pc, #16]	@ (800633c <__assert_func+0x38>)
 800632a:	461c      	mov	r4, r3
 800632c:	e7f3      	b.n	8006316 <__assert_func+0x12>
 800632e:	bf00      	nop
 8006330:	20000018 	.word	0x20000018
 8006334:	0800a39e 	.word	0x0800a39e
 8006338:	0800a3ab 	.word	0x0800a3ab
 800633c:	0800a3d9 	.word	0x0800a3d9

08006340 <quorem>:
 8006340:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006344:	6903      	ldr	r3, [r0, #16]
 8006346:	690c      	ldr	r4, [r1, #16]
 8006348:	4607      	mov	r7, r0
 800634a:	42a3      	cmp	r3, r4
 800634c:	db7e      	blt.n	800644c <quorem+0x10c>
 800634e:	3c01      	subs	r4, #1
 8006350:	00a3      	lsls	r3, r4, #2
 8006352:	f100 0514 	add.w	r5, r0, #20
 8006356:	f101 0814 	add.w	r8, r1, #20
 800635a:	9300      	str	r3, [sp, #0]
 800635c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006360:	9301      	str	r3, [sp, #4]
 8006362:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006366:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800636a:	3301      	adds	r3, #1
 800636c:	429a      	cmp	r2, r3
 800636e:	fbb2 f6f3 	udiv	r6, r2, r3
 8006372:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006376:	d32e      	bcc.n	80063d6 <quorem+0x96>
 8006378:	f04f 0a00 	mov.w	sl, #0
 800637c:	46c4      	mov	ip, r8
 800637e:	46ae      	mov	lr, r5
 8006380:	46d3      	mov	fp, sl
 8006382:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006386:	b298      	uxth	r0, r3
 8006388:	fb06 a000 	mla	r0, r6, r0, sl
 800638c:	0c1b      	lsrs	r3, r3, #16
 800638e:	0c02      	lsrs	r2, r0, #16
 8006390:	fb06 2303 	mla	r3, r6, r3, r2
 8006394:	f8de 2000 	ldr.w	r2, [lr]
 8006398:	b280      	uxth	r0, r0
 800639a:	b292      	uxth	r2, r2
 800639c:	1a12      	subs	r2, r2, r0
 800639e:	445a      	add	r2, fp
 80063a0:	f8de 0000 	ldr.w	r0, [lr]
 80063a4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80063a8:	b29b      	uxth	r3, r3
 80063aa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80063ae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80063b2:	b292      	uxth	r2, r2
 80063b4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80063b8:	45e1      	cmp	r9, ip
 80063ba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80063be:	f84e 2b04 	str.w	r2, [lr], #4
 80063c2:	d2de      	bcs.n	8006382 <quorem+0x42>
 80063c4:	9b00      	ldr	r3, [sp, #0]
 80063c6:	58eb      	ldr	r3, [r5, r3]
 80063c8:	b92b      	cbnz	r3, 80063d6 <quorem+0x96>
 80063ca:	9b01      	ldr	r3, [sp, #4]
 80063cc:	3b04      	subs	r3, #4
 80063ce:	429d      	cmp	r5, r3
 80063d0:	461a      	mov	r2, r3
 80063d2:	d32f      	bcc.n	8006434 <quorem+0xf4>
 80063d4:	613c      	str	r4, [r7, #16]
 80063d6:	4638      	mov	r0, r7
 80063d8:	f001 f9c8 	bl	800776c <__mcmp>
 80063dc:	2800      	cmp	r0, #0
 80063de:	db25      	blt.n	800642c <quorem+0xec>
 80063e0:	4629      	mov	r1, r5
 80063e2:	2000      	movs	r0, #0
 80063e4:	f858 2b04 	ldr.w	r2, [r8], #4
 80063e8:	f8d1 c000 	ldr.w	ip, [r1]
 80063ec:	fa1f fe82 	uxth.w	lr, r2
 80063f0:	fa1f f38c 	uxth.w	r3, ip
 80063f4:	eba3 030e 	sub.w	r3, r3, lr
 80063f8:	4403      	add	r3, r0
 80063fa:	0c12      	lsrs	r2, r2, #16
 80063fc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006400:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006404:	b29b      	uxth	r3, r3
 8006406:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800640a:	45c1      	cmp	r9, r8
 800640c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006410:	f841 3b04 	str.w	r3, [r1], #4
 8006414:	d2e6      	bcs.n	80063e4 <quorem+0xa4>
 8006416:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800641a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800641e:	b922      	cbnz	r2, 800642a <quorem+0xea>
 8006420:	3b04      	subs	r3, #4
 8006422:	429d      	cmp	r5, r3
 8006424:	461a      	mov	r2, r3
 8006426:	d30b      	bcc.n	8006440 <quorem+0x100>
 8006428:	613c      	str	r4, [r7, #16]
 800642a:	3601      	adds	r6, #1
 800642c:	4630      	mov	r0, r6
 800642e:	b003      	add	sp, #12
 8006430:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006434:	6812      	ldr	r2, [r2, #0]
 8006436:	3b04      	subs	r3, #4
 8006438:	2a00      	cmp	r2, #0
 800643a:	d1cb      	bne.n	80063d4 <quorem+0x94>
 800643c:	3c01      	subs	r4, #1
 800643e:	e7c6      	b.n	80063ce <quorem+0x8e>
 8006440:	6812      	ldr	r2, [r2, #0]
 8006442:	3b04      	subs	r3, #4
 8006444:	2a00      	cmp	r2, #0
 8006446:	d1ef      	bne.n	8006428 <quorem+0xe8>
 8006448:	3c01      	subs	r4, #1
 800644a:	e7ea      	b.n	8006422 <quorem+0xe2>
 800644c:	2000      	movs	r0, #0
 800644e:	e7ee      	b.n	800642e <quorem+0xee>

08006450 <_dtoa_r>:
 8006450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006454:	4614      	mov	r4, r2
 8006456:	461d      	mov	r5, r3
 8006458:	69c7      	ldr	r7, [r0, #28]
 800645a:	b097      	sub	sp, #92	@ 0x5c
 800645c:	4681      	mov	r9, r0
 800645e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8006462:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8006464:	b97f      	cbnz	r7, 8006486 <_dtoa_r+0x36>
 8006466:	2010      	movs	r0, #16
 8006468:	f000 fe0e 	bl	8007088 <malloc>
 800646c:	4602      	mov	r2, r0
 800646e:	f8c9 001c 	str.w	r0, [r9, #28]
 8006472:	b920      	cbnz	r0, 800647e <_dtoa_r+0x2e>
 8006474:	21ef      	movs	r1, #239	@ 0xef
 8006476:	4bac      	ldr	r3, [pc, #688]	@ (8006728 <_dtoa_r+0x2d8>)
 8006478:	48ac      	ldr	r0, [pc, #688]	@ (800672c <_dtoa_r+0x2dc>)
 800647a:	f7ff ff43 	bl	8006304 <__assert_func>
 800647e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006482:	6007      	str	r7, [r0, #0]
 8006484:	60c7      	str	r7, [r0, #12]
 8006486:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800648a:	6819      	ldr	r1, [r3, #0]
 800648c:	b159      	cbz	r1, 80064a6 <_dtoa_r+0x56>
 800648e:	685a      	ldr	r2, [r3, #4]
 8006490:	2301      	movs	r3, #1
 8006492:	4093      	lsls	r3, r2
 8006494:	604a      	str	r2, [r1, #4]
 8006496:	608b      	str	r3, [r1, #8]
 8006498:	4648      	mov	r0, r9
 800649a:	f000 feeb 	bl	8007274 <_Bfree>
 800649e:	2200      	movs	r2, #0
 80064a0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80064a4:	601a      	str	r2, [r3, #0]
 80064a6:	1e2b      	subs	r3, r5, #0
 80064a8:	bfaf      	iteee	ge
 80064aa:	2300      	movge	r3, #0
 80064ac:	2201      	movlt	r2, #1
 80064ae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80064b2:	9307      	strlt	r3, [sp, #28]
 80064b4:	bfa8      	it	ge
 80064b6:	6033      	strge	r3, [r6, #0]
 80064b8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80064bc:	4b9c      	ldr	r3, [pc, #624]	@ (8006730 <_dtoa_r+0x2e0>)
 80064be:	bfb8      	it	lt
 80064c0:	6032      	strlt	r2, [r6, #0]
 80064c2:	ea33 0308 	bics.w	r3, r3, r8
 80064c6:	d112      	bne.n	80064ee <_dtoa_r+0x9e>
 80064c8:	f242 730f 	movw	r3, #9999	@ 0x270f
 80064cc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80064ce:	6013      	str	r3, [r2, #0]
 80064d0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80064d4:	4323      	orrs	r3, r4
 80064d6:	f000 855e 	beq.w	8006f96 <_dtoa_r+0xb46>
 80064da:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80064dc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8006734 <_dtoa_r+0x2e4>
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	f000 8560 	beq.w	8006fa6 <_dtoa_r+0xb56>
 80064e6:	f10a 0303 	add.w	r3, sl, #3
 80064ea:	f000 bd5a 	b.w	8006fa2 <_dtoa_r+0xb52>
 80064ee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80064f2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80064f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80064fa:	2200      	movs	r2, #0
 80064fc:	2300      	movs	r3, #0
 80064fe:	f7fa fa53 	bl	80009a8 <__aeabi_dcmpeq>
 8006502:	4607      	mov	r7, r0
 8006504:	b158      	cbz	r0, 800651e <_dtoa_r+0xce>
 8006506:	2301      	movs	r3, #1
 8006508:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800650a:	6013      	str	r3, [r2, #0]
 800650c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800650e:	b113      	cbz	r3, 8006516 <_dtoa_r+0xc6>
 8006510:	4b89      	ldr	r3, [pc, #548]	@ (8006738 <_dtoa_r+0x2e8>)
 8006512:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006514:	6013      	str	r3, [r2, #0]
 8006516:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800673c <_dtoa_r+0x2ec>
 800651a:	f000 bd44 	b.w	8006fa6 <_dtoa_r+0xb56>
 800651e:	ab14      	add	r3, sp, #80	@ 0x50
 8006520:	9301      	str	r3, [sp, #4]
 8006522:	ab15      	add	r3, sp, #84	@ 0x54
 8006524:	9300      	str	r3, [sp, #0]
 8006526:	4648      	mov	r0, r9
 8006528:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800652c:	f001 fa36 	bl	800799c <__d2b>
 8006530:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8006534:	9003      	str	r0, [sp, #12]
 8006536:	2e00      	cmp	r6, #0
 8006538:	d078      	beq.n	800662c <_dtoa_r+0x1dc>
 800653a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800653e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006540:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006544:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006548:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800654c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006550:	9712      	str	r7, [sp, #72]	@ 0x48
 8006552:	4619      	mov	r1, r3
 8006554:	2200      	movs	r2, #0
 8006556:	4b7a      	ldr	r3, [pc, #488]	@ (8006740 <_dtoa_r+0x2f0>)
 8006558:	f7f9 fe06 	bl	8000168 <__aeabi_dsub>
 800655c:	a36c      	add	r3, pc, #432	@ (adr r3, 8006710 <_dtoa_r+0x2c0>)
 800655e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006562:	f7f9 ffb9 	bl	80004d8 <__aeabi_dmul>
 8006566:	a36c      	add	r3, pc, #432	@ (adr r3, 8006718 <_dtoa_r+0x2c8>)
 8006568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800656c:	f7f9 fdfe 	bl	800016c <__adddf3>
 8006570:	4604      	mov	r4, r0
 8006572:	4630      	mov	r0, r6
 8006574:	460d      	mov	r5, r1
 8006576:	f7f9 ff45 	bl	8000404 <__aeabi_i2d>
 800657a:	a369      	add	r3, pc, #420	@ (adr r3, 8006720 <_dtoa_r+0x2d0>)
 800657c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006580:	f7f9 ffaa 	bl	80004d8 <__aeabi_dmul>
 8006584:	4602      	mov	r2, r0
 8006586:	460b      	mov	r3, r1
 8006588:	4620      	mov	r0, r4
 800658a:	4629      	mov	r1, r5
 800658c:	f7f9 fdee 	bl	800016c <__adddf3>
 8006590:	4604      	mov	r4, r0
 8006592:	460d      	mov	r5, r1
 8006594:	f7fa fa50 	bl	8000a38 <__aeabi_d2iz>
 8006598:	2200      	movs	r2, #0
 800659a:	4607      	mov	r7, r0
 800659c:	2300      	movs	r3, #0
 800659e:	4620      	mov	r0, r4
 80065a0:	4629      	mov	r1, r5
 80065a2:	f7fa fa0b 	bl	80009bc <__aeabi_dcmplt>
 80065a6:	b140      	cbz	r0, 80065ba <_dtoa_r+0x16a>
 80065a8:	4638      	mov	r0, r7
 80065aa:	f7f9 ff2b 	bl	8000404 <__aeabi_i2d>
 80065ae:	4622      	mov	r2, r4
 80065b0:	462b      	mov	r3, r5
 80065b2:	f7fa f9f9 	bl	80009a8 <__aeabi_dcmpeq>
 80065b6:	b900      	cbnz	r0, 80065ba <_dtoa_r+0x16a>
 80065b8:	3f01      	subs	r7, #1
 80065ba:	2f16      	cmp	r7, #22
 80065bc:	d854      	bhi.n	8006668 <_dtoa_r+0x218>
 80065be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80065c2:	4b60      	ldr	r3, [pc, #384]	@ (8006744 <_dtoa_r+0x2f4>)
 80065c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80065c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065cc:	f7fa f9f6 	bl	80009bc <__aeabi_dcmplt>
 80065d0:	2800      	cmp	r0, #0
 80065d2:	d04b      	beq.n	800666c <_dtoa_r+0x21c>
 80065d4:	2300      	movs	r3, #0
 80065d6:	3f01      	subs	r7, #1
 80065d8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80065da:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80065dc:	1b9b      	subs	r3, r3, r6
 80065de:	1e5a      	subs	r2, r3, #1
 80065e0:	bf49      	itett	mi
 80065e2:	f1c3 0301 	rsbmi	r3, r3, #1
 80065e6:	2300      	movpl	r3, #0
 80065e8:	9304      	strmi	r3, [sp, #16]
 80065ea:	2300      	movmi	r3, #0
 80065ec:	9209      	str	r2, [sp, #36]	@ 0x24
 80065ee:	bf54      	ite	pl
 80065f0:	9304      	strpl	r3, [sp, #16]
 80065f2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80065f4:	2f00      	cmp	r7, #0
 80065f6:	db3b      	blt.n	8006670 <_dtoa_r+0x220>
 80065f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80065fa:	970e      	str	r7, [sp, #56]	@ 0x38
 80065fc:	443b      	add	r3, r7
 80065fe:	9309      	str	r3, [sp, #36]	@ 0x24
 8006600:	2300      	movs	r3, #0
 8006602:	930a      	str	r3, [sp, #40]	@ 0x28
 8006604:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006606:	2b09      	cmp	r3, #9
 8006608:	d865      	bhi.n	80066d6 <_dtoa_r+0x286>
 800660a:	2b05      	cmp	r3, #5
 800660c:	bfc4      	itt	gt
 800660e:	3b04      	subgt	r3, #4
 8006610:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006612:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006614:	bfc8      	it	gt
 8006616:	2400      	movgt	r4, #0
 8006618:	f1a3 0302 	sub.w	r3, r3, #2
 800661c:	bfd8      	it	le
 800661e:	2401      	movle	r4, #1
 8006620:	2b03      	cmp	r3, #3
 8006622:	d864      	bhi.n	80066ee <_dtoa_r+0x29e>
 8006624:	e8df f003 	tbb	[pc, r3]
 8006628:	2c385553 	.word	0x2c385553
 800662c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006630:	441e      	add	r6, r3
 8006632:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006636:	2b20      	cmp	r3, #32
 8006638:	bfc1      	itttt	gt
 800663a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800663e:	fa08 f803 	lslgt.w	r8, r8, r3
 8006642:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006646:	fa24 f303 	lsrgt.w	r3, r4, r3
 800664a:	bfd6      	itet	le
 800664c:	f1c3 0320 	rsble	r3, r3, #32
 8006650:	ea48 0003 	orrgt.w	r0, r8, r3
 8006654:	fa04 f003 	lslle.w	r0, r4, r3
 8006658:	f7f9 fec4 	bl	80003e4 <__aeabi_ui2d>
 800665c:	2201      	movs	r2, #1
 800665e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006662:	3e01      	subs	r6, #1
 8006664:	9212      	str	r2, [sp, #72]	@ 0x48
 8006666:	e774      	b.n	8006552 <_dtoa_r+0x102>
 8006668:	2301      	movs	r3, #1
 800666a:	e7b5      	b.n	80065d8 <_dtoa_r+0x188>
 800666c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800666e:	e7b4      	b.n	80065da <_dtoa_r+0x18a>
 8006670:	9b04      	ldr	r3, [sp, #16]
 8006672:	1bdb      	subs	r3, r3, r7
 8006674:	9304      	str	r3, [sp, #16]
 8006676:	427b      	negs	r3, r7
 8006678:	930a      	str	r3, [sp, #40]	@ 0x28
 800667a:	2300      	movs	r3, #0
 800667c:	930e      	str	r3, [sp, #56]	@ 0x38
 800667e:	e7c1      	b.n	8006604 <_dtoa_r+0x1b4>
 8006680:	2301      	movs	r3, #1
 8006682:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006684:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006686:	eb07 0b03 	add.w	fp, r7, r3
 800668a:	f10b 0301 	add.w	r3, fp, #1
 800668e:	2b01      	cmp	r3, #1
 8006690:	9308      	str	r3, [sp, #32]
 8006692:	bfb8      	it	lt
 8006694:	2301      	movlt	r3, #1
 8006696:	e006      	b.n	80066a6 <_dtoa_r+0x256>
 8006698:	2301      	movs	r3, #1
 800669a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800669c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800669e:	2b00      	cmp	r3, #0
 80066a0:	dd28      	ble.n	80066f4 <_dtoa_r+0x2a4>
 80066a2:	469b      	mov	fp, r3
 80066a4:	9308      	str	r3, [sp, #32]
 80066a6:	2100      	movs	r1, #0
 80066a8:	2204      	movs	r2, #4
 80066aa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80066ae:	f102 0514 	add.w	r5, r2, #20
 80066b2:	429d      	cmp	r5, r3
 80066b4:	d926      	bls.n	8006704 <_dtoa_r+0x2b4>
 80066b6:	6041      	str	r1, [r0, #4]
 80066b8:	4648      	mov	r0, r9
 80066ba:	f000 fd9b 	bl	80071f4 <_Balloc>
 80066be:	4682      	mov	sl, r0
 80066c0:	2800      	cmp	r0, #0
 80066c2:	d143      	bne.n	800674c <_dtoa_r+0x2fc>
 80066c4:	4602      	mov	r2, r0
 80066c6:	f240 11af 	movw	r1, #431	@ 0x1af
 80066ca:	4b1f      	ldr	r3, [pc, #124]	@ (8006748 <_dtoa_r+0x2f8>)
 80066cc:	e6d4      	b.n	8006478 <_dtoa_r+0x28>
 80066ce:	2300      	movs	r3, #0
 80066d0:	e7e3      	b.n	800669a <_dtoa_r+0x24a>
 80066d2:	2300      	movs	r3, #0
 80066d4:	e7d5      	b.n	8006682 <_dtoa_r+0x232>
 80066d6:	2401      	movs	r4, #1
 80066d8:	2300      	movs	r3, #0
 80066da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80066dc:	9320      	str	r3, [sp, #128]	@ 0x80
 80066de:	f04f 3bff 	mov.w	fp, #4294967295
 80066e2:	2200      	movs	r2, #0
 80066e4:	2312      	movs	r3, #18
 80066e6:	f8cd b020 	str.w	fp, [sp, #32]
 80066ea:	9221      	str	r2, [sp, #132]	@ 0x84
 80066ec:	e7db      	b.n	80066a6 <_dtoa_r+0x256>
 80066ee:	2301      	movs	r3, #1
 80066f0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066f2:	e7f4      	b.n	80066de <_dtoa_r+0x28e>
 80066f4:	f04f 0b01 	mov.w	fp, #1
 80066f8:	465b      	mov	r3, fp
 80066fa:	f8cd b020 	str.w	fp, [sp, #32]
 80066fe:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8006702:	e7d0      	b.n	80066a6 <_dtoa_r+0x256>
 8006704:	3101      	adds	r1, #1
 8006706:	0052      	lsls	r2, r2, #1
 8006708:	e7d1      	b.n	80066ae <_dtoa_r+0x25e>
 800670a:	bf00      	nop
 800670c:	f3af 8000 	nop.w
 8006710:	636f4361 	.word	0x636f4361
 8006714:	3fd287a7 	.word	0x3fd287a7
 8006718:	8b60c8b3 	.word	0x8b60c8b3
 800671c:	3fc68a28 	.word	0x3fc68a28
 8006720:	509f79fb 	.word	0x509f79fb
 8006724:	3fd34413 	.word	0x3fd34413
 8006728:	0800a32d 	.word	0x0800a32d
 800672c:	0800a3e7 	.word	0x0800a3e7
 8006730:	7ff00000 	.word	0x7ff00000
 8006734:	0800a3e3 	.word	0x0800a3e3
 8006738:	0800a4d3 	.word	0x0800a4d3
 800673c:	0800a4d2 	.word	0x0800a4d2
 8006740:	3ff80000 	.word	0x3ff80000
 8006744:	0800a578 	.word	0x0800a578
 8006748:	0800a43f 	.word	0x0800a43f
 800674c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006750:	6018      	str	r0, [r3, #0]
 8006752:	9b08      	ldr	r3, [sp, #32]
 8006754:	2b0e      	cmp	r3, #14
 8006756:	f200 80a1 	bhi.w	800689c <_dtoa_r+0x44c>
 800675a:	2c00      	cmp	r4, #0
 800675c:	f000 809e 	beq.w	800689c <_dtoa_r+0x44c>
 8006760:	2f00      	cmp	r7, #0
 8006762:	dd33      	ble.n	80067cc <_dtoa_r+0x37c>
 8006764:	4b9c      	ldr	r3, [pc, #624]	@ (80069d8 <_dtoa_r+0x588>)
 8006766:	f007 020f 	and.w	r2, r7, #15
 800676a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800676e:	05f8      	lsls	r0, r7, #23
 8006770:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006774:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006778:	ea4f 1427 	mov.w	r4, r7, asr #4
 800677c:	d516      	bpl.n	80067ac <_dtoa_r+0x35c>
 800677e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006782:	4b96      	ldr	r3, [pc, #600]	@ (80069dc <_dtoa_r+0x58c>)
 8006784:	2603      	movs	r6, #3
 8006786:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800678a:	f7f9 ffcf 	bl	800072c <__aeabi_ddiv>
 800678e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006792:	f004 040f 	and.w	r4, r4, #15
 8006796:	4d91      	ldr	r5, [pc, #580]	@ (80069dc <_dtoa_r+0x58c>)
 8006798:	b954      	cbnz	r4, 80067b0 <_dtoa_r+0x360>
 800679a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800679e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80067a2:	f7f9 ffc3 	bl	800072c <__aeabi_ddiv>
 80067a6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80067aa:	e028      	b.n	80067fe <_dtoa_r+0x3ae>
 80067ac:	2602      	movs	r6, #2
 80067ae:	e7f2      	b.n	8006796 <_dtoa_r+0x346>
 80067b0:	07e1      	lsls	r1, r4, #31
 80067b2:	d508      	bpl.n	80067c6 <_dtoa_r+0x376>
 80067b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80067b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80067bc:	f7f9 fe8c 	bl	80004d8 <__aeabi_dmul>
 80067c0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80067c4:	3601      	adds	r6, #1
 80067c6:	1064      	asrs	r4, r4, #1
 80067c8:	3508      	adds	r5, #8
 80067ca:	e7e5      	b.n	8006798 <_dtoa_r+0x348>
 80067cc:	f000 80af 	beq.w	800692e <_dtoa_r+0x4de>
 80067d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067d4:	427c      	negs	r4, r7
 80067d6:	4b80      	ldr	r3, [pc, #512]	@ (80069d8 <_dtoa_r+0x588>)
 80067d8:	f004 020f 	and.w	r2, r4, #15
 80067dc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80067e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067e4:	f7f9 fe78 	bl	80004d8 <__aeabi_dmul>
 80067e8:	2602      	movs	r6, #2
 80067ea:	2300      	movs	r3, #0
 80067ec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80067f0:	4d7a      	ldr	r5, [pc, #488]	@ (80069dc <_dtoa_r+0x58c>)
 80067f2:	1124      	asrs	r4, r4, #4
 80067f4:	2c00      	cmp	r4, #0
 80067f6:	f040 808f 	bne.w	8006918 <_dtoa_r+0x4c8>
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1d3      	bne.n	80067a6 <_dtoa_r+0x356>
 80067fe:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006802:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006804:	2b00      	cmp	r3, #0
 8006806:	f000 8094 	beq.w	8006932 <_dtoa_r+0x4e2>
 800680a:	2200      	movs	r2, #0
 800680c:	4620      	mov	r0, r4
 800680e:	4629      	mov	r1, r5
 8006810:	4b73      	ldr	r3, [pc, #460]	@ (80069e0 <_dtoa_r+0x590>)
 8006812:	f7fa f8d3 	bl	80009bc <__aeabi_dcmplt>
 8006816:	2800      	cmp	r0, #0
 8006818:	f000 808b 	beq.w	8006932 <_dtoa_r+0x4e2>
 800681c:	9b08      	ldr	r3, [sp, #32]
 800681e:	2b00      	cmp	r3, #0
 8006820:	f000 8087 	beq.w	8006932 <_dtoa_r+0x4e2>
 8006824:	f1bb 0f00 	cmp.w	fp, #0
 8006828:	dd34      	ble.n	8006894 <_dtoa_r+0x444>
 800682a:	4620      	mov	r0, r4
 800682c:	2200      	movs	r2, #0
 800682e:	4629      	mov	r1, r5
 8006830:	4b6c      	ldr	r3, [pc, #432]	@ (80069e4 <_dtoa_r+0x594>)
 8006832:	f7f9 fe51 	bl	80004d8 <__aeabi_dmul>
 8006836:	465c      	mov	r4, fp
 8006838:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800683c:	f107 38ff 	add.w	r8, r7, #4294967295
 8006840:	3601      	adds	r6, #1
 8006842:	4630      	mov	r0, r6
 8006844:	f7f9 fdde 	bl	8000404 <__aeabi_i2d>
 8006848:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800684c:	f7f9 fe44 	bl	80004d8 <__aeabi_dmul>
 8006850:	2200      	movs	r2, #0
 8006852:	4b65      	ldr	r3, [pc, #404]	@ (80069e8 <_dtoa_r+0x598>)
 8006854:	f7f9 fc8a 	bl	800016c <__adddf3>
 8006858:	4605      	mov	r5, r0
 800685a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800685e:	2c00      	cmp	r4, #0
 8006860:	d16a      	bne.n	8006938 <_dtoa_r+0x4e8>
 8006862:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006866:	2200      	movs	r2, #0
 8006868:	4b60      	ldr	r3, [pc, #384]	@ (80069ec <_dtoa_r+0x59c>)
 800686a:	f7f9 fc7d 	bl	8000168 <__aeabi_dsub>
 800686e:	4602      	mov	r2, r0
 8006870:	460b      	mov	r3, r1
 8006872:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006876:	462a      	mov	r2, r5
 8006878:	4633      	mov	r3, r6
 800687a:	f7fa f8bd 	bl	80009f8 <__aeabi_dcmpgt>
 800687e:	2800      	cmp	r0, #0
 8006880:	f040 8298 	bne.w	8006db4 <_dtoa_r+0x964>
 8006884:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006888:	462a      	mov	r2, r5
 800688a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800688e:	f7fa f895 	bl	80009bc <__aeabi_dcmplt>
 8006892:	bb38      	cbnz	r0, 80068e4 <_dtoa_r+0x494>
 8006894:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006898:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800689c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800689e:	2b00      	cmp	r3, #0
 80068a0:	f2c0 8157 	blt.w	8006b52 <_dtoa_r+0x702>
 80068a4:	2f0e      	cmp	r7, #14
 80068a6:	f300 8154 	bgt.w	8006b52 <_dtoa_r+0x702>
 80068aa:	4b4b      	ldr	r3, [pc, #300]	@ (80069d8 <_dtoa_r+0x588>)
 80068ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80068b0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80068b4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80068b8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	f280 80e5 	bge.w	8006a8a <_dtoa_r+0x63a>
 80068c0:	9b08      	ldr	r3, [sp, #32]
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	f300 80e1 	bgt.w	8006a8a <_dtoa_r+0x63a>
 80068c8:	d10c      	bne.n	80068e4 <_dtoa_r+0x494>
 80068ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068ce:	2200      	movs	r2, #0
 80068d0:	4b46      	ldr	r3, [pc, #280]	@ (80069ec <_dtoa_r+0x59c>)
 80068d2:	f7f9 fe01 	bl	80004d8 <__aeabi_dmul>
 80068d6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80068da:	f7fa f883 	bl	80009e4 <__aeabi_dcmpge>
 80068de:	2800      	cmp	r0, #0
 80068e0:	f000 8266 	beq.w	8006db0 <_dtoa_r+0x960>
 80068e4:	2400      	movs	r4, #0
 80068e6:	4625      	mov	r5, r4
 80068e8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068ea:	4656      	mov	r6, sl
 80068ec:	ea6f 0803 	mvn.w	r8, r3
 80068f0:	2700      	movs	r7, #0
 80068f2:	4621      	mov	r1, r4
 80068f4:	4648      	mov	r0, r9
 80068f6:	f000 fcbd 	bl	8007274 <_Bfree>
 80068fa:	2d00      	cmp	r5, #0
 80068fc:	f000 80bd 	beq.w	8006a7a <_dtoa_r+0x62a>
 8006900:	b12f      	cbz	r7, 800690e <_dtoa_r+0x4be>
 8006902:	42af      	cmp	r7, r5
 8006904:	d003      	beq.n	800690e <_dtoa_r+0x4be>
 8006906:	4639      	mov	r1, r7
 8006908:	4648      	mov	r0, r9
 800690a:	f000 fcb3 	bl	8007274 <_Bfree>
 800690e:	4629      	mov	r1, r5
 8006910:	4648      	mov	r0, r9
 8006912:	f000 fcaf 	bl	8007274 <_Bfree>
 8006916:	e0b0      	b.n	8006a7a <_dtoa_r+0x62a>
 8006918:	07e2      	lsls	r2, r4, #31
 800691a:	d505      	bpl.n	8006928 <_dtoa_r+0x4d8>
 800691c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006920:	f7f9 fdda 	bl	80004d8 <__aeabi_dmul>
 8006924:	2301      	movs	r3, #1
 8006926:	3601      	adds	r6, #1
 8006928:	1064      	asrs	r4, r4, #1
 800692a:	3508      	adds	r5, #8
 800692c:	e762      	b.n	80067f4 <_dtoa_r+0x3a4>
 800692e:	2602      	movs	r6, #2
 8006930:	e765      	b.n	80067fe <_dtoa_r+0x3ae>
 8006932:	46b8      	mov	r8, r7
 8006934:	9c08      	ldr	r4, [sp, #32]
 8006936:	e784      	b.n	8006842 <_dtoa_r+0x3f2>
 8006938:	4b27      	ldr	r3, [pc, #156]	@ (80069d8 <_dtoa_r+0x588>)
 800693a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800693c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006940:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006944:	4454      	add	r4, sl
 8006946:	2900      	cmp	r1, #0
 8006948:	d054      	beq.n	80069f4 <_dtoa_r+0x5a4>
 800694a:	2000      	movs	r0, #0
 800694c:	4928      	ldr	r1, [pc, #160]	@ (80069f0 <_dtoa_r+0x5a0>)
 800694e:	f7f9 feed 	bl	800072c <__aeabi_ddiv>
 8006952:	4633      	mov	r3, r6
 8006954:	462a      	mov	r2, r5
 8006956:	f7f9 fc07 	bl	8000168 <__aeabi_dsub>
 800695a:	4656      	mov	r6, sl
 800695c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006960:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006964:	f7fa f868 	bl	8000a38 <__aeabi_d2iz>
 8006968:	4605      	mov	r5, r0
 800696a:	f7f9 fd4b 	bl	8000404 <__aeabi_i2d>
 800696e:	4602      	mov	r2, r0
 8006970:	460b      	mov	r3, r1
 8006972:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006976:	f7f9 fbf7 	bl	8000168 <__aeabi_dsub>
 800697a:	4602      	mov	r2, r0
 800697c:	460b      	mov	r3, r1
 800697e:	3530      	adds	r5, #48	@ 0x30
 8006980:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006984:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006988:	f806 5b01 	strb.w	r5, [r6], #1
 800698c:	f7fa f816 	bl	80009bc <__aeabi_dcmplt>
 8006990:	2800      	cmp	r0, #0
 8006992:	d172      	bne.n	8006a7a <_dtoa_r+0x62a>
 8006994:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006998:	2000      	movs	r0, #0
 800699a:	4911      	ldr	r1, [pc, #68]	@ (80069e0 <_dtoa_r+0x590>)
 800699c:	f7f9 fbe4 	bl	8000168 <__aeabi_dsub>
 80069a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80069a4:	f7fa f80a 	bl	80009bc <__aeabi_dcmplt>
 80069a8:	2800      	cmp	r0, #0
 80069aa:	f040 80b4 	bne.w	8006b16 <_dtoa_r+0x6c6>
 80069ae:	42a6      	cmp	r6, r4
 80069b0:	f43f af70 	beq.w	8006894 <_dtoa_r+0x444>
 80069b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80069b8:	2200      	movs	r2, #0
 80069ba:	4b0a      	ldr	r3, [pc, #40]	@ (80069e4 <_dtoa_r+0x594>)
 80069bc:	f7f9 fd8c 	bl	80004d8 <__aeabi_dmul>
 80069c0:	2200      	movs	r2, #0
 80069c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80069c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80069ca:	4b06      	ldr	r3, [pc, #24]	@ (80069e4 <_dtoa_r+0x594>)
 80069cc:	f7f9 fd84 	bl	80004d8 <__aeabi_dmul>
 80069d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80069d4:	e7c4      	b.n	8006960 <_dtoa_r+0x510>
 80069d6:	bf00      	nop
 80069d8:	0800a578 	.word	0x0800a578
 80069dc:	0800a550 	.word	0x0800a550
 80069e0:	3ff00000 	.word	0x3ff00000
 80069e4:	40240000 	.word	0x40240000
 80069e8:	401c0000 	.word	0x401c0000
 80069ec:	40140000 	.word	0x40140000
 80069f0:	3fe00000 	.word	0x3fe00000
 80069f4:	4631      	mov	r1, r6
 80069f6:	4628      	mov	r0, r5
 80069f8:	f7f9 fd6e 	bl	80004d8 <__aeabi_dmul>
 80069fc:	4656      	mov	r6, sl
 80069fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006a02:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006a04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a08:	f7fa f816 	bl	8000a38 <__aeabi_d2iz>
 8006a0c:	4605      	mov	r5, r0
 8006a0e:	f7f9 fcf9 	bl	8000404 <__aeabi_i2d>
 8006a12:	4602      	mov	r2, r0
 8006a14:	460b      	mov	r3, r1
 8006a16:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a1a:	f7f9 fba5 	bl	8000168 <__aeabi_dsub>
 8006a1e:	4602      	mov	r2, r0
 8006a20:	460b      	mov	r3, r1
 8006a22:	3530      	adds	r5, #48	@ 0x30
 8006a24:	f806 5b01 	strb.w	r5, [r6], #1
 8006a28:	42a6      	cmp	r6, r4
 8006a2a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006a2e:	f04f 0200 	mov.w	r2, #0
 8006a32:	d124      	bne.n	8006a7e <_dtoa_r+0x62e>
 8006a34:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006a38:	4bae      	ldr	r3, [pc, #696]	@ (8006cf4 <_dtoa_r+0x8a4>)
 8006a3a:	f7f9 fb97 	bl	800016c <__adddf3>
 8006a3e:	4602      	mov	r2, r0
 8006a40:	460b      	mov	r3, r1
 8006a42:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a46:	f7f9 ffd7 	bl	80009f8 <__aeabi_dcmpgt>
 8006a4a:	2800      	cmp	r0, #0
 8006a4c:	d163      	bne.n	8006b16 <_dtoa_r+0x6c6>
 8006a4e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006a52:	2000      	movs	r0, #0
 8006a54:	49a7      	ldr	r1, [pc, #668]	@ (8006cf4 <_dtoa_r+0x8a4>)
 8006a56:	f7f9 fb87 	bl	8000168 <__aeabi_dsub>
 8006a5a:	4602      	mov	r2, r0
 8006a5c:	460b      	mov	r3, r1
 8006a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006a62:	f7f9 ffab 	bl	80009bc <__aeabi_dcmplt>
 8006a66:	2800      	cmp	r0, #0
 8006a68:	f43f af14 	beq.w	8006894 <_dtoa_r+0x444>
 8006a6c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006a6e:	1e73      	subs	r3, r6, #1
 8006a70:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006a72:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006a76:	2b30      	cmp	r3, #48	@ 0x30
 8006a78:	d0f8      	beq.n	8006a6c <_dtoa_r+0x61c>
 8006a7a:	4647      	mov	r7, r8
 8006a7c:	e03b      	b.n	8006af6 <_dtoa_r+0x6a6>
 8006a7e:	4b9e      	ldr	r3, [pc, #632]	@ (8006cf8 <_dtoa_r+0x8a8>)
 8006a80:	f7f9 fd2a 	bl	80004d8 <__aeabi_dmul>
 8006a84:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006a88:	e7bc      	b.n	8006a04 <_dtoa_r+0x5b4>
 8006a8a:	4656      	mov	r6, sl
 8006a8c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006a90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a94:	4620      	mov	r0, r4
 8006a96:	4629      	mov	r1, r5
 8006a98:	f7f9 fe48 	bl	800072c <__aeabi_ddiv>
 8006a9c:	f7f9 ffcc 	bl	8000a38 <__aeabi_d2iz>
 8006aa0:	4680      	mov	r8, r0
 8006aa2:	f7f9 fcaf 	bl	8000404 <__aeabi_i2d>
 8006aa6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006aaa:	f7f9 fd15 	bl	80004d8 <__aeabi_dmul>
 8006aae:	4602      	mov	r2, r0
 8006ab0:	460b      	mov	r3, r1
 8006ab2:	4620      	mov	r0, r4
 8006ab4:	4629      	mov	r1, r5
 8006ab6:	f7f9 fb57 	bl	8000168 <__aeabi_dsub>
 8006aba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006abe:	9d08      	ldr	r5, [sp, #32]
 8006ac0:	f806 4b01 	strb.w	r4, [r6], #1
 8006ac4:	eba6 040a 	sub.w	r4, r6, sl
 8006ac8:	42a5      	cmp	r5, r4
 8006aca:	4602      	mov	r2, r0
 8006acc:	460b      	mov	r3, r1
 8006ace:	d133      	bne.n	8006b38 <_dtoa_r+0x6e8>
 8006ad0:	f7f9 fb4c 	bl	800016c <__adddf3>
 8006ad4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ad8:	4604      	mov	r4, r0
 8006ada:	460d      	mov	r5, r1
 8006adc:	f7f9 ff8c 	bl	80009f8 <__aeabi_dcmpgt>
 8006ae0:	b9c0      	cbnz	r0, 8006b14 <_dtoa_r+0x6c4>
 8006ae2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ae6:	4620      	mov	r0, r4
 8006ae8:	4629      	mov	r1, r5
 8006aea:	f7f9 ff5d 	bl	80009a8 <__aeabi_dcmpeq>
 8006aee:	b110      	cbz	r0, 8006af6 <_dtoa_r+0x6a6>
 8006af0:	f018 0f01 	tst.w	r8, #1
 8006af4:	d10e      	bne.n	8006b14 <_dtoa_r+0x6c4>
 8006af6:	4648      	mov	r0, r9
 8006af8:	9903      	ldr	r1, [sp, #12]
 8006afa:	f000 fbbb 	bl	8007274 <_Bfree>
 8006afe:	2300      	movs	r3, #0
 8006b00:	7033      	strb	r3, [r6, #0]
 8006b02:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006b04:	3701      	adds	r7, #1
 8006b06:	601f      	str	r7, [r3, #0]
 8006b08:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	f000 824b 	beq.w	8006fa6 <_dtoa_r+0xb56>
 8006b10:	601e      	str	r6, [r3, #0]
 8006b12:	e248      	b.n	8006fa6 <_dtoa_r+0xb56>
 8006b14:	46b8      	mov	r8, r7
 8006b16:	4633      	mov	r3, r6
 8006b18:	461e      	mov	r6, r3
 8006b1a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006b1e:	2a39      	cmp	r2, #57	@ 0x39
 8006b20:	d106      	bne.n	8006b30 <_dtoa_r+0x6e0>
 8006b22:	459a      	cmp	sl, r3
 8006b24:	d1f8      	bne.n	8006b18 <_dtoa_r+0x6c8>
 8006b26:	2230      	movs	r2, #48	@ 0x30
 8006b28:	f108 0801 	add.w	r8, r8, #1
 8006b2c:	f88a 2000 	strb.w	r2, [sl]
 8006b30:	781a      	ldrb	r2, [r3, #0]
 8006b32:	3201      	adds	r2, #1
 8006b34:	701a      	strb	r2, [r3, #0]
 8006b36:	e7a0      	b.n	8006a7a <_dtoa_r+0x62a>
 8006b38:	2200      	movs	r2, #0
 8006b3a:	4b6f      	ldr	r3, [pc, #444]	@ (8006cf8 <_dtoa_r+0x8a8>)
 8006b3c:	f7f9 fccc 	bl	80004d8 <__aeabi_dmul>
 8006b40:	2200      	movs	r2, #0
 8006b42:	2300      	movs	r3, #0
 8006b44:	4604      	mov	r4, r0
 8006b46:	460d      	mov	r5, r1
 8006b48:	f7f9 ff2e 	bl	80009a8 <__aeabi_dcmpeq>
 8006b4c:	2800      	cmp	r0, #0
 8006b4e:	d09f      	beq.n	8006a90 <_dtoa_r+0x640>
 8006b50:	e7d1      	b.n	8006af6 <_dtoa_r+0x6a6>
 8006b52:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006b54:	2a00      	cmp	r2, #0
 8006b56:	f000 80ea 	beq.w	8006d2e <_dtoa_r+0x8de>
 8006b5a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006b5c:	2a01      	cmp	r2, #1
 8006b5e:	f300 80cd 	bgt.w	8006cfc <_dtoa_r+0x8ac>
 8006b62:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006b64:	2a00      	cmp	r2, #0
 8006b66:	f000 80c1 	beq.w	8006cec <_dtoa_r+0x89c>
 8006b6a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006b6e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006b70:	9e04      	ldr	r6, [sp, #16]
 8006b72:	9a04      	ldr	r2, [sp, #16]
 8006b74:	2101      	movs	r1, #1
 8006b76:	441a      	add	r2, r3
 8006b78:	9204      	str	r2, [sp, #16]
 8006b7a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006b7c:	4648      	mov	r0, r9
 8006b7e:	441a      	add	r2, r3
 8006b80:	9209      	str	r2, [sp, #36]	@ 0x24
 8006b82:	f000 fc75 	bl	8007470 <__i2b>
 8006b86:	4605      	mov	r5, r0
 8006b88:	b166      	cbz	r6, 8006ba4 <_dtoa_r+0x754>
 8006b8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	dd09      	ble.n	8006ba4 <_dtoa_r+0x754>
 8006b90:	42b3      	cmp	r3, r6
 8006b92:	bfa8      	it	ge
 8006b94:	4633      	movge	r3, r6
 8006b96:	9a04      	ldr	r2, [sp, #16]
 8006b98:	1af6      	subs	r6, r6, r3
 8006b9a:	1ad2      	subs	r2, r2, r3
 8006b9c:	9204      	str	r2, [sp, #16]
 8006b9e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006ba0:	1ad3      	subs	r3, r2, r3
 8006ba2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ba4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006ba6:	b30b      	cbz	r3, 8006bec <_dtoa_r+0x79c>
 8006ba8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	f000 80c6 	beq.w	8006d3c <_dtoa_r+0x8ec>
 8006bb0:	2c00      	cmp	r4, #0
 8006bb2:	f000 80c0 	beq.w	8006d36 <_dtoa_r+0x8e6>
 8006bb6:	4629      	mov	r1, r5
 8006bb8:	4622      	mov	r2, r4
 8006bba:	4648      	mov	r0, r9
 8006bbc:	f000 fd10 	bl	80075e0 <__pow5mult>
 8006bc0:	9a03      	ldr	r2, [sp, #12]
 8006bc2:	4601      	mov	r1, r0
 8006bc4:	4605      	mov	r5, r0
 8006bc6:	4648      	mov	r0, r9
 8006bc8:	f000 fc68 	bl	800749c <__multiply>
 8006bcc:	9903      	ldr	r1, [sp, #12]
 8006bce:	4680      	mov	r8, r0
 8006bd0:	4648      	mov	r0, r9
 8006bd2:	f000 fb4f 	bl	8007274 <_Bfree>
 8006bd6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bd8:	1b1b      	subs	r3, r3, r4
 8006bda:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bdc:	f000 80b1 	beq.w	8006d42 <_dtoa_r+0x8f2>
 8006be0:	4641      	mov	r1, r8
 8006be2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006be4:	4648      	mov	r0, r9
 8006be6:	f000 fcfb 	bl	80075e0 <__pow5mult>
 8006bea:	9003      	str	r0, [sp, #12]
 8006bec:	2101      	movs	r1, #1
 8006bee:	4648      	mov	r0, r9
 8006bf0:	f000 fc3e 	bl	8007470 <__i2b>
 8006bf4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006bf6:	4604      	mov	r4, r0
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	f000 81d8 	beq.w	8006fae <_dtoa_r+0xb5e>
 8006bfe:	461a      	mov	r2, r3
 8006c00:	4601      	mov	r1, r0
 8006c02:	4648      	mov	r0, r9
 8006c04:	f000 fcec 	bl	80075e0 <__pow5mult>
 8006c08:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006c0a:	4604      	mov	r4, r0
 8006c0c:	2b01      	cmp	r3, #1
 8006c0e:	f300 809f 	bgt.w	8006d50 <_dtoa_r+0x900>
 8006c12:	9b06      	ldr	r3, [sp, #24]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	f040 8097 	bne.w	8006d48 <_dtoa_r+0x8f8>
 8006c1a:	9b07      	ldr	r3, [sp, #28]
 8006c1c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	f040 8093 	bne.w	8006d4c <_dtoa_r+0x8fc>
 8006c26:	9b07      	ldr	r3, [sp, #28]
 8006c28:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006c2c:	0d1b      	lsrs	r3, r3, #20
 8006c2e:	051b      	lsls	r3, r3, #20
 8006c30:	b133      	cbz	r3, 8006c40 <_dtoa_r+0x7f0>
 8006c32:	9b04      	ldr	r3, [sp, #16]
 8006c34:	3301      	adds	r3, #1
 8006c36:	9304      	str	r3, [sp, #16]
 8006c38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c3a:	3301      	adds	r3, #1
 8006c3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c3e:	2301      	movs	r3, #1
 8006c40:	930a      	str	r3, [sp, #40]	@ 0x28
 8006c42:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	f000 81b8 	beq.w	8006fba <_dtoa_r+0xb6a>
 8006c4a:	6923      	ldr	r3, [r4, #16]
 8006c4c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006c50:	6918      	ldr	r0, [r3, #16]
 8006c52:	f000 fbc1 	bl	80073d8 <__hi0bits>
 8006c56:	f1c0 0020 	rsb	r0, r0, #32
 8006c5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c5c:	4418      	add	r0, r3
 8006c5e:	f010 001f 	ands.w	r0, r0, #31
 8006c62:	f000 8082 	beq.w	8006d6a <_dtoa_r+0x91a>
 8006c66:	f1c0 0320 	rsb	r3, r0, #32
 8006c6a:	2b04      	cmp	r3, #4
 8006c6c:	dd73      	ble.n	8006d56 <_dtoa_r+0x906>
 8006c6e:	9b04      	ldr	r3, [sp, #16]
 8006c70:	f1c0 001c 	rsb	r0, r0, #28
 8006c74:	4403      	add	r3, r0
 8006c76:	9304      	str	r3, [sp, #16]
 8006c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c7a:	4406      	add	r6, r0
 8006c7c:	4403      	add	r3, r0
 8006c7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c80:	9b04      	ldr	r3, [sp, #16]
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	dd05      	ble.n	8006c92 <_dtoa_r+0x842>
 8006c86:	461a      	mov	r2, r3
 8006c88:	4648      	mov	r0, r9
 8006c8a:	9903      	ldr	r1, [sp, #12]
 8006c8c:	f000 fd02 	bl	8007694 <__lshift>
 8006c90:	9003      	str	r0, [sp, #12]
 8006c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	dd05      	ble.n	8006ca4 <_dtoa_r+0x854>
 8006c98:	4621      	mov	r1, r4
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	4648      	mov	r0, r9
 8006c9e:	f000 fcf9 	bl	8007694 <__lshift>
 8006ca2:	4604      	mov	r4, r0
 8006ca4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d061      	beq.n	8006d6e <_dtoa_r+0x91e>
 8006caa:	4621      	mov	r1, r4
 8006cac:	9803      	ldr	r0, [sp, #12]
 8006cae:	f000 fd5d 	bl	800776c <__mcmp>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	da5b      	bge.n	8006d6e <_dtoa_r+0x91e>
 8006cb6:	2300      	movs	r3, #0
 8006cb8:	220a      	movs	r2, #10
 8006cba:	4648      	mov	r0, r9
 8006cbc:	9903      	ldr	r1, [sp, #12]
 8006cbe:	f000 fafb 	bl	80072b8 <__multadd>
 8006cc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006cc4:	f107 38ff 	add.w	r8, r7, #4294967295
 8006cc8:	9003      	str	r0, [sp, #12]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	f000 8177 	beq.w	8006fbe <_dtoa_r+0xb6e>
 8006cd0:	4629      	mov	r1, r5
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	220a      	movs	r2, #10
 8006cd6:	4648      	mov	r0, r9
 8006cd8:	f000 faee 	bl	80072b8 <__multadd>
 8006cdc:	f1bb 0f00 	cmp.w	fp, #0
 8006ce0:	4605      	mov	r5, r0
 8006ce2:	dc6f      	bgt.n	8006dc4 <_dtoa_r+0x974>
 8006ce4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006ce6:	2b02      	cmp	r3, #2
 8006ce8:	dc49      	bgt.n	8006d7e <_dtoa_r+0x92e>
 8006cea:	e06b      	b.n	8006dc4 <_dtoa_r+0x974>
 8006cec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006cee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006cf2:	e73c      	b.n	8006b6e <_dtoa_r+0x71e>
 8006cf4:	3fe00000 	.word	0x3fe00000
 8006cf8:	40240000 	.word	0x40240000
 8006cfc:	9b08      	ldr	r3, [sp, #32]
 8006cfe:	1e5c      	subs	r4, r3, #1
 8006d00:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d02:	42a3      	cmp	r3, r4
 8006d04:	db09      	blt.n	8006d1a <_dtoa_r+0x8ca>
 8006d06:	1b1c      	subs	r4, r3, r4
 8006d08:	9b08      	ldr	r3, [sp, #32]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f6bf af30 	bge.w	8006b70 <_dtoa_r+0x720>
 8006d10:	9b04      	ldr	r3, [sp, #16]
 8006d12:	9a08      	ldr	r2, [sp, #32]
 8006d14:	1a9e      	subs	r6, r3, r2
 8006d16:	2300      	movs	r3, #0
 8006d18:	e72b      	b.n	8006b72 <_dtoa_r+0x722>
 8006d1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006d1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006d1e:	1ae3      	subs	r3, r4, r3
 8006d20:	441a      	add	r2, r3
 8006d22:	940a      	str	r4, [sp, #40]	@ 0x28
 8006d24:	9e04      	ldr	r6, [sp, #16]
 8006d26:	2400      	movs	r4, #0
 8006d28:	9b08      	ldr	r3, [sp, #32]
 8006d2a:	920e      	str	r2, [sp, #56]	@ 0x38
 8006d2c:	e721      	b.n	8006b72 <_dtoa_r+0x722>
 8006d2e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006d30:	9e04      	ldr	r6, [sp, #16]
 8006d32:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006d34:	e728      	b.n	8006b88 <_dtoa_r+0x738>
 8006d36:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006d3a:	e751      	b.n	8006be0 <_dtoa_r+0x790>
 8006d3c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006d3e:	9903      	ldr	r1, [sp, #12]
 8006d40:	e750      	b.n	8006be4 <_dtoa_r+0x794>
 8006d42:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d46:	e751      	b.n	8006bec <_dtoa_r+0x79c>
 8006d48:	2300      	movs	r3, #0
 8006d4a:	e779      	b.n	8006c40 <_dtoa_r+0x7f0>
 8006d4c:	9b06      	ldr	r3, [sp, #24]
 8006d4e:	e777      	b.n	8006c40 <_dtoa_r+0x7f0>
 8006d50:	2300      	movs	r3, #0
 8006d52:	930a      	str	r3, [sp, #40]	@ 0x28
 8006d54:	e779      	b.n	8006c4a <_dtoa_r+0x7fa>
 8006d56:	d093      	beq.n	8006c80 <_dtoa_r+0x830>
 8006d58:	9a04      	ldr	r2, [sp, #16]
 8006d5a:	331c      	adds	r3, #28
 8006d5c:	441a      	add	r2, r3
 8006d5e:	9204      	str	r2, [sp, #16]
 8006d60:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d62:	441e      	add	r6, r3
 8006d64:	441a      	add	r2, r3
 8006d66:	9209      	str	r2, [sp, #36]	@ 0x24
 8006d68:	e78a      	b.n	8006c80 <_dtoa_r+0x830>
 8006d6a:	4603      	mov	r3, r0
 8006d6c:	e7f4      	b.n	8006d58 <_dtoa_r+0x908>
 8006d6e:	9b08      	ldr	r3, [sp, #32]
 8006d70:	46b8      	mov	r8, r7
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	dc20      	bgt.n	8006db8 <_dtoa_r+0x968>
 8006d76:	469b      	mov	fp, r3
 8006d78:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006d7a:	2b02      	cmp	r3, #2
 8006d7c:	dd1e      	ble.n	8006dbc <_dtoa_r+0x96c>
 8006d7e:	f1bb 0f00 	cmp.w	fp, #0
 8006d82:	f47f adb1 	bne.w	80068e8 <_dtoa_r+0x498>
 8006d86:	4621      	mov	r1, r4
 8006d88:	465b      	mov	r3, fp
 8006d8a:	2205      	movs	r2, #5
 8006d8c:	4648      	mov	r0, r9
 8006d8e:	f000 fa93 	bl	80072b8 <__multadd>
 8006d92:	4601      	mov	r1, r0
 8006d94:	4604      	mov	r4, r0
 8006d96:	9803      	ldr	r0, [sp, #12]
 8006d98:	f000 fce8 	bl	800776c <__mcmp>
 8006d9c:	2800      	cmp	r0, #0
 8006d9e:	f77f ada3 	ble.w	80068e8 <_dtoa_r+0x498>
 8006da2:	4656      	mov	r6, sl
 8006da4:	2331      	movs	r3, #49	@ 0x31
 8006da6:	f108 0801 	add.w	r8, r8, #1
 8006daa:	f806 3b01 	strb.w	r3, [r6], #1
 8006dae:	e59f      	b.n	80068f0 <_dtoa_r+0x4a0>
 8006db0:	46b8      	mov	r8, r7
 8006db2:	9c08      	ldr	r4, [sp, #32]
 8006db4:	4625      	mov	r5, r4
 8006db6:	e7f4      	b.n	8006da2 <_dtoa_r+0x952>
 8006db8:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006dbc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f000 8101 	beq.w	8006fc6 <_dtoa_r+0xb76>
 8006dc4:	2e00      	cmp	r6, #0
 8006dc6:	dd05      	ble.n	8006dd4 <_dtoa_r+0x984>
 8006dc8:	4629      	mov	r1, r5
 8006dca:	4632      	mov	r2, r6
 8006dcc:	4648      	mov	r0, r9
 8006dce:	f000 fc61 	bl	8007694 <__lshift>
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d05c      	beq.n	8006e94 <_dtoa_r+0xa44>
 8006dda:	4648      	mov	r0, r9
 8006ddc:	6869      	ldr	r1, [r5, #4]
 8006dde:	f000 fa09 	bl	80071f4 <_Balloc>
 8006de2:	4606      	mov	r6, r0
 8006de4:	b928      	cbnz	r0, 8006df2 <_dtoa_r+0x9a2>
 8006de6:	4602      	mov	r2, r0
 8006de8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006dec:	4b80      	ldr	r3, [pc, #512]	@ (8006ff0 <_dtoa_r+0xba0>)
 8006dee:	f7ff bb43 	b.w	8006478 <_dtoa_r+0x28>
 8006df2:	692a      	ldr	r2, [r5, #16]
 8006df4:	f105 010c 	add.w	r1, r5, #12
 8006df8:	3202      	adds	r2, #2
 8006dfa:	0092      	lsls	r2, r2, #2
 8006dfc:	300c      	adds	r0, #12
 8006dfe:	f002 faef 	bl	80093e0 <memcpy>
 8006e02:	2201      	movs	r2, #1
 8006e04:	4631      	mov	r1, r6
 8006e06:	4648      	mov	r0, r9
 8006e08:	f000 fc44 	bl	8007694 <__lshift>
 8006e0c:	462f      	mov	r7, r5
 8006e0e:	4605      	mov	r5, r0
 8006e10:	f10a 0301 	add.w	r3, sl, #1
 8006e14:	9304      	str	r3, [sp, #16]
 8006e16:	eb0a 030b 	add.w	r3, sl, fp
 8006e1a:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e1c:	9b06      	ldr	r3, [sp, #24]
 8006e1e:	f003 0301 	and.w	r3, r3, #1
 8006e22:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e24:	9b04      	ldr	r3, [sp, #16]
 8006e26:	4621      	mov	r1, r4
 8006e28:	9803      	ldr	r0, [sp, #12]
 8006e2a:	f103 3bff 	add.w	fp, r3, #4294967295
 8006e2e:	f7ff fa87 	bl	8006340 <quorem>
 8006e32:	4603      	mov	r3, r0
 8006e34:	4639      	mov	r1, r7
 8006e36:	3330      	adds	r3, #48	@ 0x30
 8006e38:	9006      	str	r0, [sp, #24]
 8006e3a:	9803      	ldr	r0, [sp, #12]
 8006e3c:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006e3e:	f000 fc95 	bl	800776c <__mcmp>
 8006e42:	462a      	mov	r2, r5
 8006e44:	9008      	str	r0, [sp, #32]
 8006e46:	4621      	mov	r1, r4
 8006e48:	4648      	mov	r0, r9
 8006e4a:	f000 fcab 	bl	80077a4 <__mdiff>
 8006e4e:	68c2      	ldr	r2, [r0, #12]
 8006e50:	4606      	mov	r6, r0
 8006e52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e54:	bb02      	cbnz	r2, 8006e98 <_dtoa_r+0xa48>
 8006e56:	4601      	mov	r1, r0
 8006e58:	9803      	ldr	r0, [sp, #12]
 8006e5a:	f000 fc87 	bl	800776c <__mcmp>
 8006e5e:	4602      	mov	r2, r0
 8006e60:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e62:	4631      	mov	r1, r6
 8006e64:	4648      	mov	r0, r9
 8006e66:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006e6a:	f000 fa03 	bl	8007274 <_Bfree>
 8006e6e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e70:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e72:	9e04      	ldr	r6, [sp, #16]
 8006e74:	ea42 0103 	orr.w	r1, r2, r3
 8006e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e7a:	4319      	orrs	r1, r3
 8006e7c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e7e:	d10d      	bne.n	8006e9c <_dtoa_r+0xa4c>
 8006e80:	2b39      	cmp	r3, #57	@ 0x39
 8006e82:	d027      	beq.n	8006ed4 <_dtoa_r+0xa84>
 8006e84:	9a08      	ldr	r2, [sp, #32]
 8006e86:	2a00      	cmp	r2, #0
 8006e88:	dd01      	ble.n	8006e8e <_dtoa_r+0xa3e>
 8006e8a:	9b06      	ldr	r3, [sp, #24]
 8006e8c:	3331      	adds	r3, #49	@ 0x31
 8006e8e:	f88b 3000 	strb.w	r3, [fp]
 8006e92:	e52e      	b.n	80068f2 <_dtoa_r+0x4a2>
 8006e94:	4628      	mov	r0, r5
 8006e96:	e7b9      	b.n	8006e0c <_dtoa_r+0x9bc>
 8006e98:	2201      	movs	r2, #1
 8006e9a:	e7e2      	b.n	8006e62 <_dtoa_r+0xa12>
 8006e9c:	9908      	ldr	r1, [sp, #32]
 8006e9e:	2900      	cmp	r1, #0
 8006ea0:	db04      	blt.n	8006eac <_dtoa_r+0xa5c>
 8006ea2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006ea4:	4301      	orrs	r1, r0
 8006ea6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ea8:	4301      	orrs	r1, r0
 8006eaa:	d120      	bne.n	8006eee <_dtoa_r+0xa9e>
 8006eac:	2a00      	cmp	r2, #0
 8006eae:	ddee      	ble.n	8006e8e <_dtoa_r+0xa3e>
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	9903      	ldr	r1, [sp, #12]
 8006eb4:	4648      	mov	r0, r9
 8006eb6:	9304      	str	r3, [sp, #16]
 8006eb8:	f000 fbec 	bl	8007694 <__lshift>
 8006ebc:	4621      	mov	r1, r4
 8006ebe:	9003      	str	r0, [sp, #12]
 8006ec0:	f000 fc54 	bl	800776c <__mcmp>
 8006ec4:	2800      	cmp	r0, #0
 8006ec6:	9b04      	ldr	r3, [sp, #16]
 8006ec8:	dc02      	bgt.n	8006ed0 <_dtoa_r+0xa80>
 8006eca:	d1e0      	bne.n	8006e8e <_dtoa_r+0xa3e>
 8006ecc:	07da      	lsls	r2, r3, #31
 8006ece:	d5de      	bpl.n	8006e8e <_dtoa_r+0xa3e>
 8006ed0:	2b39      	cmp	r3, #57	@ 0x39
 8006ed2:	d1da      	bne.n	8006e8a <_dtoa_r+0xa3a>
 8006ed4:	2339      	movs	r3, #57	@ 0x39
 8006ed6:	f88b 3000 	strb.w	r3, [fp]
 8006eda:	4633      	mov	r3, r6
 8006edc:	461e      	mov	r6, r3
 8006ede:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006ee2:	3b01      	subs	r3, #1
 8006ee4:	2a39      	cmp	r2, #57	@ 0x39
 8006ee6:	d04e      	beq.n	8006f86 <_dtoa_r+0xb36>
 8006ee8:	3201      	adds	r2, #1
 8006eea:	701a      	strb	r2, [r3, #0]
 8006eec:	e501      	b.n	80068f2 <_dtoa_r+0x4a2>
 8006eee:	2a00      	cmp	r2, #0
 8006ef0:	dd03      	ble.n	8006efa <_dtoa_r+0xaaa>
 8006ef2:	2b39      	cmp	r3, #57	@ 0x39
 8006ef4:	d0ee      	beq.n	8006ed4 <_dtoa_r+0xa84>
 8006ef6:	3301      	adds	r3, #1
 8006ef8:	e7c9      	b.n	8006e8e <_dtoa_r+0xa3e>
 8006efa:	9a04      	ldr	r2, [sp, #16]
 8006efc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006efe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006f02:	428a      	cmp	r2, r1
 8006f04:	d028      	beq.n	8006f58 <_dtoa_r+0xb08>
 8006f06:	2300      	movs	r3, #0
 8006f08:	220a      	movs	r2, #10
 8006f0a:	9903      	ldr	r1, [sp, #12]
 8006f0c:	4648      	mov	r0, r9
 8006f0e:	f000 f9d3 	bl	80072b8 <__multadd>
 8006f12:	42af      	cmp	r7, r5
 8006f14:	9003      	str	r0, [sp, #12]
 8006f16:	f04f 0300 	mov.w	r3, #0
 8006f1a:	f04f 020a 	mov.w	r2, #10
 8006f1e:	4639      	mov	r1, r7
 8006f20:	4648      	mov	r0, r9
 8006f22:	d107      	bne.n	8006f34 <_dtoa_r+0xae4>
 8006f24:	f000 f9c8 	bl	80072b8 <__multadd>
 8006f28:	4607      	mov	r7, r0
 8006f2a:	4605      	mov	r5, r0
 8006f2c:	9b04      	ldr	r3, [sp, #16]
 8006f2e:	3301      	adds	r3, #1
 8006f30:	9304      	str	r3, [sp, #16]
 8006f32:	e777      	b.n	8006e24 <_dtoa_r+0x9d4>
 8006f34:	f000 f9c0 	bl	80072b8 <__multadd>
 8006f38:	4629      	mov	r1, r5
 8006f3a:	4607      	mov	r7, r0
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	220a      	movs	r2, #10
 8006f40:	4648      	mov	r0, r9
 8006f42:	f000 f9b9 	bl	80072b8 <__multadd>
 8006f46:	4605      	mov	r5, r0
 8006f48:	e7f0      	b.n	8006f2c <_dtoa_r+0xadc>
 8006f4a:	f1bb 0f00 	cmp.w	fp, #0
 8006f4e:	bfcc      	ite	gt
 8006f50:	465e      	movgt	r6, fp
 8006f52:	2601      	movle	r6, #1
 8006f54:	2700      	movs	r7, #0
 8006f56:	4456      	add	r6, sl
 8006f58:	2201      	movs	r2, #1
 8006f5a:	9903      	ldr	r1, [sp, #12]
 8006f5c:	4648      	mov	r0, r9
 8006f5e:	9304      	str	r3, [sp, #16]
 8006f60:	f000 fb98 	bl	8007694 <__lshift>
 8006f64:	4621      	mov	r1, r4
 8006f66:	9003      	str	r0, [sp, #12]
 8006f68:	f000 fc00 	bl	800776c <__mcmp>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	dcb4      	bgt.n	8006eda <_dtoa_r+0xa8a>
 8006f70:	d102      	bne.n	8006f78 <_dtoa_r+0xb28>
 8006f72:	9b04      	ldr	r3, [sp, #16]
 8006f74:	07db      	lsls	r3, r3, #31
 8006f76:	d4b0      	bmi.n	8006eda <_dtoa_r+0xa8a>
 8006f78:	4633      	mov	r3, r6
 8006f7a:	461e      	mov	r6, r3
 8006f7c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006f80:	2a30      	cmp	r2, #48	@ 0x30
 8006f82:	d0fa      	beq.n	8006f7a <_dtoa_r+0xb2a>
 8006f84:	e4b5      	b.n	80068f2 <_dtoa_r+0x4a2>
 8006f86:	459a      	cmp	sl, r3
 8006f88:	d1a8      	bne.n	8006edc <_dtoa_r+0xa8c>
 8006f8a:	2331      	movs	r3, #49	@ 0x31
 8006f8c:	f108 0801 	add.w	r8, r8, #1
 8006f90:	f88a 3000 	strb.w	r3, [sl]
 8006f94:	e4ad      	b.n	80068f2 <_dtoa_r+0x4a2>
 8006f96:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006f98:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006ff4 <_dtoa_r+0xba4>
 8006f9c:	b11b      	cbz	r3, 8006fa6 <_dtoa_r+0xb56>
 8006f9e:	f10a 0308 	add.w	r3, sl, #8
 8006fa2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006fa4:	6013      	str	r3, [r2, #0]
 8006fa6:	4650      	mov	r0, sl
 8006fa8:	b017      	add	sp, #92	@ 0x5c
 8006faa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006fb0:	2b01      	cmp	r3, #1
 8006fb2:	f77f ae2e 	ble.w	8006c12 <_dtoa_r+0x7c2>
 8006fb6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006fb8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fba:	2001      	movs	r0, #1
 8006fbc:	e64d      	b.n	8006c5a <_dtoa_r+0x80a>
 8006fbe:	f1bb 0f00 	cmp.w	fp, #0
 8006fc2:	f77f aed9 	ble.w	8006d78 <_dtoa_r+0x928>
 8006fc6:	4656      	mov	r6, sl
 8006fc8:	4621      	mov	r1, r4
 8006fca:	9803      	ldr	r0, [sp, #12]
 8006fcc:	f7ff f9b8 	bl	8006340 <quorem>
 8006fd0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006fd4:	f806 3b01 	strb.w	r3, [r6], #1
 8006fd8:	eba6 020a 	sub.w	r2, r6, sl
 8006fdc:	4593      	cmp	fp, r2
 8006fde:	ddb4      	ble.n	8006f4a <_dtoa_r+0xafa>
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	220a      	movs	r2, #10
 8006fe4:	4648      	mov	r0, r9
 8006fe6:	9903      	ldr	r1, [sp, #12]
 8006fe8:	f000 f966 	bl	80072b8 <__multadd>
 8006fec:	9003      	str	r0, [sp, #12]
 8006fee:	e7eb      	b.n	8006fc8 <_dtoa_r+0xb78>
 8006ff0:	0800a43f 	.word	0x0800a43f
 8006ff4:	0800a3da 	.word	0x0800a3da

08006ff8 <_free_r>:
 8006ff8:	b538      	push	{r3, r4, r5, lr}
 8006ffa:	4605      	mov	r5, r0
 8006ffc:	2900      	cmp	r1, #0
 8006ffe:	d040      	beq.n	8007082 <_free_r+0x8a>
 8007000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007004:	1f0c      	subs	r4, r1, #4
 8007006:	2b00      	cmp	r3, #0
 8007008:	bfb8      	it	lt
 800700a:	18e4      	addlt	r4, r4, r3
 800700c:	f000 f8e6 	bl	80071dc <__malloc_lock>
 8007010:	4a1c      	ldr	r2, [pc, #112]	@ (8007084 <_free_r+0x8c>)
 8007012:	6813      	ldr	r3, [r2, #0]
 8007014:	b933      	cbnz	r3, 8007024 <_free_r+0x2c>
 8007016:	6063      	str	r3, [r4, #4]
 8007018:	6014      	str	r4, [r2, #0]
 800701a:	4628      	mov	r0, r5
 800701c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007020:	f000 b8e2 	b.w	80071e8 <__malloc_unlock>
 8007024:	42a3      	cmp	r3, r4
 8007026:	d908      	bls.n	800703a <_free_r+0x42>
 8007028:	6820      	ldr	r0, [r4, #0]
 800702a:	1821      	adds	r1, r4, r0
 800702c:	428b      	cmp	r3, r1
 800702e:	bf01      	itttt	eq
 8007030:	6819      	ldreq	r1, [r3, #0]
 8007032:	685b      	ldreq	r3, [r3, #4]
 8007034:	1809      	addeq	r1, r1, r0
 8007036:	6021      	streq	r1, [r4, #0]
 8007038:	e7ed      	b.n	8007016 <_free_r+0x1e>
 800703a:	461a      	mov	r2, r3
 800703c:	685b      	ldr	r3, [r3, #4]
 800703e:	b10b      	cbz	r3, 8007044 <_free_r+0x4c>
 8007040:	42a3      	cmp	r3, r4
 8007042:	d9fa      	bls.n	800703a <_free_r+0x42>
 8007044:	6811      	ldr	r1, [r2, #0]
 8007046:	1850      	adds	r0, r2, r1
 8007048:	42a0      	cmp	r0, r4
 800704a:	d10b      	bne.n	8007064 <_free_r+0x6c>
 800704c:	6820      	ldr	r0, [r4, #0]
 800704e:	4401      	add	r1, r0
 8007050:	1850      	adds	r0, r2, r1
 8007052:	4283      	cmp	r3, r0
 8007054:	6011      	str	r1, [r2, #0]
 8007056:	d1e0      	bne.n	800701a <_free_r+0x22>
 8007058:	6818      	ldr	r0, [r3, #0]
 800705a:	685b      	ldr	r3, [r3, #4]
 800705c:	4408      	add	r0, r1
 800705e:	6010      	str	r0, [r2, #0]
 8007060:	6053      	str	r3, [r2, #4]
 8007062:	e7da      	b.n	800701a <_free_r+0x22>
 8007064:	d902      	bls.n	800706c <_free_r+0x74>
 8007066:	230c      	movs	r3, #12
 8007068:	602b      	str	r3, [r5, #0]
 800706a:	e7d6      	b.n	800701a <_free_r+0x22>
 800706c:	6820      	ldr	r0, [r4, #0]
 800706e:	1821      	adds	r1, r4, r0
 8007070:	428b      	cmp	r3, r1
 8007072:	bf01      	itttt	eq
 8007074:	6819      	ldreq	r1, [r3, #0]
 8007076:	685b      	ldreq	r3, [r3, #4]
 8007078:	1809      	addeq	r1, r1, r0
 800707a:	6021      	streq	r1, [r4, #0]
 800707c:	6063      	str	r3, [r4, #4]
 800707e:	6054      	str	r4, [r2, #4]
 8007080:	e7cb      	b.n	800701a <_free_r+0x22>
 8007082:	bd38      	pop	{r3, r4, r5, pc}
 8007084:	20000578 	.word	0x20000578

08007088 <malloc>:
 8007088:	4b02      	ldr	r3, [pc, #8]	@ (8007094 <malloc+0xc>)
 800708a:	4601      	mov	r1, r0
 800708c:	6818      	ldr	r0, [r3, #0]
 800708e:	f000 b825 	b.w	80070dc <_malloc_r>
 8007092:	bf00      	nop
 8007094:	20000018 	.word	0x20000018

08007098 <sbrk_aligned>:
 8007098:	b570      	push	{r4, r5, r6, lr}
 800709a:	4e0f      	ldr	r6, [pc, #60]	@ (80070d8 <sbrk_aligned+0x40>)
 800709c:	460c      	mov	r4, r1
 800709e:	6831      	ldr	r1, [r6, #0]
 80070a0:	4605      	mov	r5, r0
 80070a2:	b911      	cbnz	r1, 80070aa <sbrk_aligned+0x12>
 80070a4:	f002 f98c 	bl	80093c0 <_sbrk_r>
 80070a8:	6030      	str	r0, [r6, #0]
 80070aa:	4621      	mov	r1, r4
 80070ac:	4628      	mov	r0, r5
 80070ae:	f002 f987 	bl	80093c0 <_sbrk_r>
 80070b2:	1c43      	adds	r3, r0, #1
 80070b4:	d103      	bne.n	80070be <sbrk_aligned+0x26>
 80070b6:	f04f 34ff 	mov.w	r4, #4294967295
 80070ba:	4620      	mov	r0, r4
 80070bc:	bd70      	pop	{r4, r5, r6, pc}
 80070be:	1cc4      	adds	r4, r0, #3
 80070c0:	f024 0403 	bic.w	r4, r4, #3
 80070c4:	42a0      	cmp	r0, r4
 80070c6:	d0f8      	beq.n	80070ba <sbrk_aligned+0x22>
 80070c8:	1a21      	subs	r1, r4, r0
 80070ca:	4628      	mov	r0, r5
 80070cc:	f002 f978 	bl	80093c0 <_sbrk_r>
 80070d0:	3001      	adds	r0, #1
 80070d2:	d1f2      	bne.n	80070ba <sbrk_aligned+0x22>
 80070d4:	e7ef      	b.n	80070b6 <sbrk_aligned+0x1e>
 80070d6:	bf00      	nop
 80070d8:	20000574 	.word	0x20000574

080070dc <_malloc_r>:
 80070dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80070e0:	1ccd      	adds	r5, r1, #3
 80070e2:	f025 0503 	bic.w	r5, r5, #3
 80070e6:	3508      	adds	r5, #8
 80070e8:	2d0c      	cmp	r5, #12
 80070ea:	bf38      	it	cc
 80070ec:	250c      	movcc	r5, #12
 80070ee:	2d00      	cmp	r5, #0
 80070f0:	4606      	mov	r6, r0
 80070f2:	db01      	blt.n	80070f8 <_malloc_r+0x1c>
 80070f4:	42a9      	cmp	r1, r5
 80070f6:	d904      	bls.n	8007102 <_malloc_r+0x26>
 80070f8:	230c      	movs	r3, #12
 80070fa:	6033      	str	r3, [r6, #0]
 80070fc:	2000      	movs	r0, #0
 80070fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007102:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80071d8 <_malloc_r+0xfc>
 8007106:	f000 f869 	bl	80071dc <__malloc_lock>
 800710a:	f8d8 3000 	ldr.w	r3, [r8]
 800710e:	461c      	mov	r4, r3
 8007110:	bb44      	cbnz	r4, 8007164 <_malloc_r+0x88>
 8007112:	4629      	mov	r1, r5
 8007114:	4630      	mov	r0, r6
 8007116:	f7ff ffbf 	bl	8007098 <sbrk_aligned>
 800711a:	1c43      	adds	r3, r0, #1
 800711c:	4604      	mov	r4, r0
 800711e:	d158      	bne.n	80071d2 <_malloc_r+0xf6>
 8007120:	f8d8 4000 	ldr.w	r4, [r8]
 8007124:	4627      	mov	r7, r4
 8007126:	2f00      	cmp	r7, #0
 8007128:	d143      	bne.n	80071b2 <_malloc_r+0xd6>
 800712a:	2c00      	cmp	r4, #0
 800712c:	d04b      	beq.n	80071c6 <_malloc_r+0xea>
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	4639      	mov	r1, r7
 8007132:	4630      	mov	r0, r6
 8007134:	eb04 0903 	add.w	r9, r4, r3
 8007138:	f002 f942 	bl	80093c0 <_sbrk_r>
 800713c:	4581      	cmp	r9, r0
 800713e:	d142      	bne.n	80071c6 <_malloc_r+0xea>
 8007140:	6821      	ldr	r1, [r4, #0]
 8007142:	4630      	mov	r0, r6
 8007144:	1a6d      	subs	r5, r5, r1
 8007146:	4629      	mov	r1, r5
 8007148:	f7ff ffa6 	bl	8007098 <sbrk_aligned>
 800714c:	3001      	adds	r0, #1
 800714e:	d03a      	beq.n	80071c6 <_malloc_r+0xea>
 8007150:	6823      	ldr	r3, [r4, #0]
 8007152:	442b      	add	r3, r5
 8007154:	6023      	str	r3, [r4, #0]
 8007156:	f8d8 3000 	ldr.w	r3, [r8]
 800715a:	685a      	ldr	r2, [r3, #4]
 800715c:	bb62      	cbnz	r2, 80071b8 <_malloc_r+0xdc>
 800715e:	f8c8 7000 	str.w	r7, [r8]
 8007162:	e00f      	b.n	8007184 <_malloc_r+0xa8>
 8007164:	6822      	ldr	r2, [r4, #0]
 8007166:	1b52      	subs	r2, r2, r5
 8007168:	d420      	bmi.n	80071ac <_malloc_r+0xd0>
 800716a:	2a0b      	cmp	r2, #11
 800716c:	d917      	bls.n	800719e <_malloc_r+0xc2>
 800716e:	1961      	adds	r1, r4, r5
 8007170:	42a3      	cmp	r3, r4
 8007172:	6025      	str	r5, [r4, #0]
 8007174:	bf18      	it	ne
 8007176:	6059      	strne	r1, [r3, #4]
 8007178:	6863      	ldr	r3, [r4, #4]
 800717a:	bf08      	it	eq
 800717c:	f8c8 1000 	streq.w	r1, [r8]
 8007180:	5162      	str	r2, [r4, r5]
 8007182:	604b      	str	r3, [r1, #4]
 8007184:	4630      	mov	r0, r6
 8007186:	f000 f82f 	bl	80071e8 <__malloc_unlock>
 800718a:	f104 000b 	add.w	r0, r4, #11
 800718e:	1d23      	adds	r3, r4, #4
 8007190:	f020 0007 	bic.w	r0, r0, #7
 8007194:	1ac2      	subs	r2, r0, r3
 8007196:	bf1c      	itt	ne
 8007198:	1a1b      	subne	r3, r3, r0
 800719a:	50a3      	strne	r3, [r4, r2]
 800719c:	e7af      	b.n	80070fe <_malloc_r+0x22>
 800719e:	6862      	ldr	r2, [r4, #4]
 80071a0:	42a3      	cmp	r3, r4
 80071a2:	bf0c      	ite	eq
 80071a4:	f8c8 2000 	streq.w	r2, [r8]
 80071a8:	605a      	strne	r2, [r3, #4]
 80071aa:	e7eb      	b.n	8007184 <_malloc_r+0xa8>
 80071ac:	4623      	mov	r3, r4
 80071ae:	6864      	ldr	r4, [r4, #4]
 80071b0:	e7ae      	b.n	8007110 <_malloc_r+0x34>
 80071b2:	463c      	mov	r4, r7
 80071b4:	687f      	ldr	r7, [r7, #4]
 80071b6:	e7b6      	b.n	8007126 <_malloc_r+0x4a>
 80071b8:	461a      	mov	r2, r3
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	42a3      	cmp	r3, r4
 80071be:	d1fb      	bne.n	80071b8 <_malloc_r+0xdc>
 80071c0:	2300      	movs	r3, #0
 80071c2:	6053      	str	r3, [r2, #4]
 80071c4:	e7de      	b.n	8007184 <_malloc_r+0xa8>
 80071c6:	230c      	movs	r3, #12
 80071c8:	4630      	mov	r0, r6
 80071ca:	6033      	str	r3, [r6, #0]
 80071cc:	f000 f80c 	bl	80071e8 <__malloc_unlock>
 80071d0:	e794      	b.n	80070fc <_malloc_r+0x20>
 80071d2:	6005      	str	r5, [r0, #0]
 80071d4:	e7d6      	b.n	8007184 <_malloc_r+0xa8>
 80071d6:	bf00      	nop
 80071d8:	20000578 	.word	0x20000578

080071dc <__malloc_lock>:
 80071dc:	4801      	ldr	r0, [pc, #4]	@ (80071e4 <__malloc_lock+0x8>)
 80071de:	f7ff b87c 	b.w	80062da <__retarget_lock_acquire_recursive>
 80071e2:	bf00      	nop
 80071e4:	20000570 	.word	0x20000570

080071e8 <__malloc_unlock>:
 80071e8:	4801      	ldr	r0, [pc, #4]	@ (80071f0 <__malloc_unlock+0x8>)
 80071ea:	f7ff b877 	b.w	80062dc <__retarget_lock_release_recursive>
 80071ee:	bf00      	nop
 80071f0:	20000570 	.word	0x20000570

080071f4 <_Balloc>:
 80071f4:	b570      	push	{r4, r5, r6, lr}
 80071f6:	69c6      	ldr	r6, [r0, #28]
 80071f8:	4604      	mov	r4, r0
 80071fa:	460d      	mov	r5, r1
 80071fc:	b976      	cbnz	r6, 800721c <_Balloc+0x28>
 80071fe:	2010      	movs	r0, #16
 8007200:	f7ff ff42 	bl	8007088 <malloc>
 8007204:	4602      	mov	r2, r0
 8007206:	61e0      	str	r0, [r4, #28]
 8007208:	b920      	cbnz	r0, 8007214 <_Balloc+0x20>
 800720a:	216b      	movs	r1, #107	@ 0x6b
 800720c:	4b17      	ldr	r3, [pc, #92]	@ (800726c <_Balloc+0x78>)
 800720e:	4818      	ldr	r0, [pc, #96]	@ (8007270 <_Balloc+0x7c>)
 8007210:	f7ff f878 	bl	8006304 <__assert_func>
 8007214:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007218:	6006      	str	r6, [r0, #0]
 800721a:	60c6      	str	r6, [r0, #12]
 800721c:	69e6      	ldr	r6, [r4, #28]
 800721e:	68f3      	ldr	r3, [r6, #12]
 8007220:	b183      	cbz	r3, 8007244 <_Balloc+0x50>
 8007222:	69e3      	ldr	r3, [r4, #28]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800722a:	b9b8      	cbnz	r0, 800725c <_Balloc+0x68>
 800722c:	2101      	movs	r1, #1
 800722e:	fa01 f605 	lsl.w	r6, r1, r5
 8007232:	1d72      	adds	r2, r6, #5
 8007234:	4620      	mov	r0, r4
 8007236:	0092      	lsls	r2, r2, #2
 8007238:	f002 f8ed 	bl	8009416 <_calloc_r>
 800723c:	b160      	cbz	r0, 8007258 <_Balloc+0x64>
 800723e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007242:	e00e      	b.n	8007262 <_Balloc+0x6e>
 8007244:	2221      	movs	r2, #33	@ 0x21
 8007246:	2104      	movs	r1, #4
 8007248:	4620      	mov	r0, r4
 800724a:	f002 f8e4 	bl	8009416 <_calloc_r>
 800724e:	69e3      	ldr	r3, [r4, #28]
 8007250:	60f0      	str	r0, [r6, #12]
 8007252:	68db      	ldr	r3, [r3, #12]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d1e4      	bne.n	8007222 <_Balloc+0x2e>
 8007258:	2000      	movs	r0, #0
 800725a:	bd70      	pop	{r4, r5, r6, pc}
 800725c:	6802      	ldr	r2, [r0, #0]
 800725e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007262:	2300      	movs	r3, #0
 8007264:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007268:	e7f7      	b.n	800725a <_Balloc+0x66>
 800726a:	bf00      	nop
 800726c:	0800a32d 	.word	0x0800a32d
 8007270:	0800a450 	.word	0x0800a450

08007274 <_Bfree>:
 8007274:	b570      	push	{r4, r5, r6, lr}
 8007276:	69c6      	ldr	r6, [r0, #28]
 8007278:	4605      	mov	r5, r0
 800727a:	460c      	mov	r4, r1
 800727c:	b976      	cbnz	r6, 800729c <_Bfree+0x28>
 800727e:	2010      	movs	r0, #16
 8007280:	f7ff ff02 	bl	8007088 <malloc>
 8007284:	4602      	mov	r2, r0
 8007286:	61e8      	str	r0, [r5, #28]
 8007288:	b920      	cbnz	r0, 8007294 <_Bfree+0x20>
 800728a:	218f      	movs	r1, #143	@ 0x8f
 800728c:	4b08      	ldr	r3, [pc, #32]	@ (80072b0 <_Bfree+0x3c>)
 800728e:	4809      	ldr	r0, [pc, #36]	@ (80072b4 <_Bfree+0x40>)
 8007290:	f7ff f838 	bl	8006304 <__assert_func>
 8007294:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007298:	6006      	str	r6, [r0, #0]
 800729a:	60c6      	str	r6, [r0, #12]
 800729c:	b13c      	cbz	r4, 80072ae <_Bfree+0x3a>
 800729e:	69eb      	ldr	r3, [r5, #28]
 80072a0:	6862      	ldr	r2, [r4, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80072a8:	6021      	str	r1, [r4, #0]
 80072aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80072ae:	bd70      	pop	{r4, r5, r6, pc}
 80072b0:	0800a32d 	.word	0x0800a32d
 80072b4:	0800a450 	.word	0x0800a450

080072b8 <__multadd>:
 80072b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072bc:	4607      	mov	r7, r0
 80072be:	460c      	mov	r4, r1
 80072c0:	461e      	mov	r6, r3
 80072c2:	2000      	movs	r0, #0
 80072c4:	690d      	ldr	r5, [r1, #16]
 80072c6:	f101 0c14 	add.w	ip, r1, #20
 80072ca:	f8dc 3000 	ldr.w	r3, [ip]
 80072ce:	3001      	adds	r0, #1
 80072d0:	b299      	uxth	r1, r3
 80072d2:	fb02 6101 	mla	r1, r2, r1, r6
 80072d6:	0c1e      	lsrs	r6, r3, #16
 80072d8:	0c0b      	lsrs	r3, r1, #16
 80072da:	fb02 3306 	mla	r3, r2, r6, r3
 80072de:	b289      	uxth	r1, r1
 80072e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80072e4:	4285      	cmp	r5, r0
 80072e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80072ea:	f84c 1b04 	str.w	r1, [ip], #4
 80072ee:	dcec      	bgt.n	80072ca <__multadd+0x12>
 80072f0:	b30e      	cbz	r6, 8007336 <__multadd+0x7e>
 80072f2:	68a3      	ldr	r3, [r4, #8]
 80072f4:	42ab      	cmp	r3, r5
 80072f6:	dc19      	bgt.n	800732c <__multadd+0x74>
 80072f8:	6861      	ldr	r1, [r4, #4]
 80072fa:	4638      	mov	r0, r7
 80072fc:	3101      	adds	r1, #1
 80072fe:	f7ff ff79 	bl	80071f4 <_Balloc>
 8007302:	4680      	mov	r8, r0
 8007304:	b928      	cbnz	r0, 8007312 <__multadd+0x5a>
 8007306:	4602      	mov	r2, r0
 8007308:	21ba      	movs	r1, #186	@ 0xba
 800730a:	4b0c      	ldr	r3, [pc, #48]	@ (800733c <__multadd+0x84>)
 800730c:	480c      	ldr	r0, [pc, #48]	@ (8007340 <__multadd+0x88>)
 800730e:	f7fe fff9 	bl	8006304 <__assert_func>
 8007312:	6922      	ldr	r2, [r4, #16]
 8007314:	f104 010c 	add.w	r1, r4, #12
 8007318:	3202      	adds	r2, #2
 800731a:	0092      	lsls	r2, r2, #2
 800731c:	300c      	adds	r0, #12
 800731e:	f002 f85f 	bl	80093e0 <memcpy>
 8007322:	4621      	mov	r1, r4
 8007324:	4638      	mov	r0, r7
 8007326:	f7ff ffa5 	bl	8007274 <_Bfree>
 800732a:	4644      	mov	r4, r8
 800732c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007330:	3501      	adds	r5, #1
 8007332:	615e      	str	r6, [r3, #20]
 8007334:	6125      	str	r5, [r4, #16]
 8007336:	4620      	mov	r0, r4
 8007338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800733c:	0800a43f 	.word	0x0800a43f
 8007340:	0800a450 	.word	0x0800a450

08007344 <__s2b>:
 8007344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007348:	4615      	mov	r5, r2
 800734a:	2209      	movs	r2, #9
 800734c:	461f      	mov	r7, r3
 800734e:	3308      	adds	r3, #8
 8007350:	460c      	mov	r4, r1
 8007352:	fb93 f3f2 	sdiv	r3, r3, r2
 8007356:	4606      	mov	r6, r0
 8007358:	2201      	movs	r2, #1
 800735a:	2100      	movs	r1, #0
 800735c:	429a      	cmp	r2, r3
 800735e:	db09      	blt.n	8007374 <__s2b+0x30>
 8007360:	4630      	mov	r0, r6
 8007362:	f7ff ff47 	bl	80071f4 <_Balloc>
 8007366:	b940      	cbnz	r0, 800737a <__s2b+0x36>
 8007368:	4602      	mov	r2, r0
 800736a:	21d3      	movs	r1, #211	@ 0xd3
 800736c:	4b18      	ldr	r3, [pc, #96]	@ (80073d0 <__s2b+0x8c>)
 800736e:	4819      	ldr	r0, [pc, #100]	@ (80073d4 <__s2b+0x90>)
 8007370:	f7fe ffc8 	bl	8006304 <__assert_func>
 8007374:	0052      	lsls	r2, r2, #1
 8007376:	3101      	adds	r1, #1
 8007378:	e7f0      	b.n	800735c <__s2b+0x18>
 800737a:	9b08      	ldr	r3, [sp, #32]
 800737c:	2d09      	cmp	r5, #9
 800737e:	6143      	str	r3, [r0, #20]
 8007380:	f04f 0301 	mov.w	r3, #1
 8007384:	6103      	str	r3, [r0, #16]
 8007386:	dd16      	ble.n	80073b6 <__s2b+0x72>
 8007388:	f104 0909 	add.w	r9, r4, #9
 800738c:	46c8      	mov	r8, r9
 800738e:	442c      	add	r4, r5
 8007390:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007394:	4601      	mov	r1, r0
 8007396:	220a      	movs	r2, #10
 8007398:	4630      	mov	r0, r6
 800739a:	3b30      	subs	r3, #48	@ 0x30
 800739c:	f7ff ff8c 	bl	80072b8 <__multadd>
 80073a0:	45a0      	cmp	r8, r4
 80073a2:	d1f5      	bne.n	8007390 <__s2b+0x4c>
 80073a4:	f1a5 0408 	sub.w	r4, r5, #8
 80073a8:	444c      	add	r4, r9
 80073aa:	1b2d      	subs	r5, r5, r4
 80073ac:	1963      	adds	r3, r4, r5
 80073ae:	42bb      	cmp	r3, r7
 80073b0:	db04      	blt.n	80073bc <__s2b+0x78>
 80073b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073b6:	2509      	movs	r5, #9
 80073b8:	340a      	adds	r4, #10
 80073ba:	e7f6      	b.n	80073aa <__s2b+0x66>
 80073bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80073c0:	4601      	mov	r1, r0
 80073c2:	220a      	movs	r2, #10
 80073c4:	4630      	mov	r0, r6
 80073c6:	3b30      	subs	r3, #48	@ 0x30
 80073c8:	f7ff ff76 	bl	80072b8 <__multadd>
 80073cc:	e7ee      	b.n	80073ac <__s2b+0x68>
 80073ce:	bf00      	nop
 80073d0:	0800a43f 	.word	0x0800a43f
 80073d4:	0800a450 	.word	0x0800a450

080073d8 <__hi0bits>:
 80073d8:	4603      	mov	r3, r0
 80073da:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80073de:	bf3a      	itte	cc
 80073e0:	0403      	lslcc	r3, r0, #16
 80073e2:	2010      	movcc	r0, #16
 80073e4:	2000      	movcs	r0, #0
 80073e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80073ea:	bf3c      	itt	cc
 80073ec:	021b      	lslcc	r3, r3, #8
 80073ee:	3008      	addcc	r0, #8
 80073f0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80073f4:	bf3c      	itt	cc
 80073f6:	011b      	lslcc	r3, r3, #4
 80073f8:	3004      	addcc	r0, #4
 80073fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80073fe:	bf3c      	itt	cc
 8007400:	009b      	lslcc	r3, r3, #2
 8007402:	3002      	addcc	r0, #2
 8007404:	2b00      	cmp	r3, #0
 8007406:	db05      	blt.n	8007414 <__hi0bits+0x3c>
 8007408:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800740c:	f100 0001 	add.w	r0, r0, #1
 8007410:	bf08      	it	eq
 8007412:	2020      	moveq	r0, #32
 8007414:	4770      	bx	lr

08007416 <__lo0bits>:
 8007416:	6803      	ldr	r3, [r0, #0]
 8007418:	4602      	mov	r2, r0
 800741a:	f013 0007 	ands.w	r0, r3, #7
 800741e:	d00b      	beq.n	8007438 <__lo0bits+0x22>
 8007420:	07d9      	lsls	r1, r3, #31
 8007422:	d421      	bmi.n	8007468 <__lo0bits+0x52>
 8007424:	0798      	lsls	r0, r3, #30
 8007426:	bf49      	itett	mi
 8007428:	085b      	lsrmi	r3, r3, #1
 800742a:	089b      	lsrpl	r3, r3, #2
 800742c:	2001      	movmi	r0, #1
 800742e:	6013      	strmi	r3, [r2, #0]
 8007430:	bf5c      	itt	pl
 8007432:	2002      	movpl	r0, #2
 8007434:	6013      	strpl	r3, [r2, #0]
 8007436:	4770      	bx	lr
 8007438:	b299      	uxth	r1, r3
 800743a:	b909      	cbnz	r1, 8007440 <__lo0bits+0x2a>
 800743c:	2010      	movs	r0, #16
 800743e:	0c1b      	lsrs	r3, r3, #16
 8007440:	b2d9      	uxtb	r1, r3
 8007442:	b909      	cbnz	r1, 8007448 <__lo0bits+0x32>
 8007444:	3008      	adds	r0, #8
 8007446:	0a1b      	lsrs	r3, r3, #8
 8007448:	0719      	lsls	r1, r3, #28
 800744a:	bf04      	itt	eq
 800744c:	091b      	lsreq	r3, r3, #4
 800744e:	3004      	addeq	r0, #4
 8007450:	0799      	lsls	r1, r3, #30
 8007452:	bf04      	itt	eq
 8007454:	089b      	lsreq	r3, r3, #2
 8007456:	3002      	addeq	r0, #2
 8007458:	07d9      	lsls	r1, r3, #31
 800745a:	d403      	bmi.n	8007464 <__lo0bits+0x4e>
 800745c:	085b      	lsrs	r3, r3, #1
 800745e:	f100 0001 	add.w	r0, r0, #1
 8007462:	d003      	beq.n	800746c <__lo0bits+0x56>
 8007464:	6013      	str	r3, [r2, #0]
 8007466:	4770      	bx	lr
 8007468:	2000      	movs	r0, #0
 800746a:	4770      	bx	lr
 800746c:	2020      	movs	r0, #32
 800746e:	4770      	bx	lr

08007470 <__i2b>:
 8007470:	b510      	push	{r4, lr}
 8007472:	460c      	mov	r4, r1
 8007474:	2101      	movs	r1, #1
 8007476:	f7ff febd 	bl	80071f4 <_Balloc>
 800747a:	4602      	mov	r2, r0
 800747c:	b928      	cbnz	r0, 800748a <__i2b+0x1a>
 800747e:	f240 1145 	movw	r1, #325	@ 0x145
 8007482:	4b04      	ldr	r3, [pc, #16]	@ (8007494 <__i2b+0x24>)
 8007484:	4804      	ldr	r0, [pc, #16]	@ (8007498 <__i2b+0x28>)
 8007486:	f7fe ff3d 	bl	8006304 <__assert_func>
 800748a:	2301      	movs	r3, #1
 800748c:	6144      	str	r4, [r0, #20]
 800748e:	6103      	str	r3, [r0, #16]
 8007490:	bd10      	pop	{r4, pc}
 8007492:	bf00      	nop
 8007494:	0800a43f 	.word	0x0800a43f
 8007498:	0800a450 	.word	0x0800a450

0800749c <__multiply>:
 800749c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a0:	4617      	mov	r7, r2
 80074a2:	690a      	ldr	r2, [r1, #16]
 80074a4:	693b      	ldr	r3, [r7, #16]
 80074a6:	4689      	mov	r9, r1
 80074a8:	429a      	cmp	r2, r3
 80074aa:	bfa2      	ittt	ge
 80074ac:	463b      	movge	r3, r7
 80074ae:	460f      	movge	r7, r1
 80074b0:	4699      	movge	r9, r3
 80074b2:	693d      	ldr	r5, [r7, #16]
 80074b4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80074b8:	68bb      	ldr	r3, [r7, #8]
 80074ba:	6879      	ldr	r1, [r7, #4]
 80074bc:	eb05 060a 	add.w	r6, r5, sl
 80074c0:	42b3      	cmp	r3, r6
 80074c2:	b085      	sub	sp, #20
 80074c4:	bfb8      	it	lt
 80074c6:	3101      	addlt	r1, #1
 80074c8:	f7ff fe94 	bl	80071f4 <_Balloc>
 80074cc:	b930      	cbnz	r0, 80074dc <__multiply+0x40>
 80074ce:	4602      	mov	r2, r0
 80074d0:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80074d4:	4b40      	ldr	r3, [pc, #256]	@ (80075d8 <__multiply+0x13c>)
 80074d6:	4841      	ldr	r0, [pc, #260]	@ (80075dc <__multiply+0x140>)
 80074d8:	f7fe ff14 	bl	8006304 <__assert_func>
 80074dc:	f100 0414 	add.w	r4, r0, #20
 80074e0:	4623      	mov	r3, r4
 80074e2:	2200      	movs	r2, #0
 80074e4:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80074e8:	4573      	cmp	r3, lr
 80074ea:	d320      	bcc.n	800752e <__multiply+0x92>
 80074ec:	f107 0814 	add.w	r8, r7, #20
 80074f0:	f109 0114 	add.w	r1, r9, #20
 80074f4:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80074f8:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80074fc:	9302      	str	r3, [sp, #8]
 80074fe:	1beb      	subs	r3, r5, r7
 8007500:	3b15      	subs	r3, #21
 8007502:	f023 0303 	bic.w	r3, r3, #3
 8007506:	3304      	adds	r3, #4
 8007508:	3715      	adds	r7, #21
 800750a:	42bd      	cmp	r5, r7
 800750c:	bf38      	it	cc
 800750e:	2304      	movcc	r3, #4
 8007510:	9301      	str	r3, [sp, #4]
 8007512:	9b02      	ldr	r3, [sp, #8]
 8007514:	9103      	str	r1, [sp, #12]
 8007516:	428b      	cmp	r3, r1
 8007518:	d80c      	bhi.n	8007534 <__multiply+0x98>
 800751a:	2e00      	cmp	r6, #0
 800751c:	dd03      	ble.n	8007526 <__multiply+0x8a>
 800751e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007522:	2b00      	cmp	r3, #0
 8007524:	d055      	beq.n	80075d2 <__multiply+0x136>
 8007526:	6106      	str	r6, [r0, #16]
 8007528:	b005      	add	sp, #20
 800752a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800752e:	f843 2b04 	str.w	r2, [r3], #4
 8007532:	e7d9      	b.n	80074e8 <__multiply+0x4c>
 8007534:	f8b1 a000 	ldrh.w	sl, [r1]
 8007538:	f1ba 0f00 	cmp.w	sl, #0
 800753c:	d01f      	beq.n	800757e <__multiply+0xe2>
 800753e:	46c4      	mov	ip, r8
 8007540:	46a1      	mov	r9, r4
 8007542:	2700      	movs	r7, #0
 8007544:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007548:	f8d9 3000 	ldr.w	r3, [r9]
 800754c:	fa1f fb82 	uxth.w	fp, r2
 8007550:	b29b      	uxth	r3, r3
 8007552:	fb0a 330b 	mla	r3, sl, fp, r3
 8007556:	443b      	add	r3, r7
 8007558:	f8d9 7000 	ldr.w	r7, [r9]
 800755c:	0c12      	lsrs	r2, r2, #16
 800755e:	0c3f      	lsrs	r7, r7, #16
 8007560:	fb0a 7202 	mla	r2, sl, r2, r7
 8007564:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8007568:	b29b      	uxth	r3, r3
 800756a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800756e:	4565      	cmp	r5, ip
 8007570:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8007574:	f849 3b04 	str.w	r3, [r9], #4
 8007578:	d8e4      	bhi.n	8007544 <__multiply+0xa8>
 800757a:	9b01      	ldr	r3, [sp, #4]
 800757c:	50e7      	str	r7, [r4, r3]
 800757e:	9b03      	ldr	r3, [sp, #12]
 8007580:	3104      	adds	r1, #4
 8007582:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007586:	f1b9 0f00 	cmp.w	r9, #0
 800758a:	d020      	beq.n	80075ce <__multiply+0x132>
 800758c:	4647      	mov	r7, r8
 800758e:	46a4      	mov	ip, r4
 8007590:	f04f 0a00 	mov.w	sl, #0
 8007594:	6823      	ldr	r3, [r4, #0]
 8007596:	f8b7 b000 	ldrh.w	fp, [r7]
 800759a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800759e:	b29b      	uxth	r3, r3
 80075a0:	fb09 220b 	mla	r2, r9, fp, r2
 80075a4:	4452      	add	r2, sl
 80075a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075aa:	f84c 3b04 	str.w	r3, [ip], #4
 80075ae:	f857 3b04 	ldr.w	r3, [r7], #4
 80075b2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075b6:	f8bc 3000 	ldrh.w	r3, [ip]
 80075ba:	42bd      	cmp	r5, r7
 80075bc:	fb09 330a 	mla	r3, r9, sl, r3
 80075c0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80075c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80075c8:	d8e5      	bhi.n	8007596 <__multiply+0xfa>
 80075ca:	9a01      	ldr	r2, [sp, #4]
 80075cc:	50a3      	str	r3, [r4, r2]
 80075ce:	3404      	adds	r4, #4
 80075d0:	e79f      	b.n	8007512 <__multiply+0x76>
 80075d2:	3e01      	subs	r6, #1
 80075d4:	e7a1      	b.n	800751a <__multiply+0x7e>
 80075d6:	bf00      	nop
 80075d8:	0800a43f 	.word	0x0800a43f
 80075dc:	0800a450 	.word	0x0800a450

080075e0 <__pow5mult>:
 80075e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075e4:	4615      	mov	r5, r2
 80075e6:	f012 0203 	ands.w	r2, r2, #3
 80075ea:	4607      	mov	r7, r0
 80075ec:	460e      	mov	r6, r1
 80075ee:	d007      	beq.n	8007600 <__pow5mult+0x20>
 80075f0:	4c25      	ldr	r4, [pc, #148]	@ (8007688 <__pow5mult+0xa8>)
 80075f2:	3a01      	subs	r2, #1
 80075f4:	2300      	movs	r3, #0
 80075f6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80075fa:	f7ff fe5d 	bl	80072b8 <__multadd>
 80075fe:	4606      	mov	r6, r0
 8007600:	10ad      	asrs	r5, r5, #2
 8007602:	d03d      	beq.n	8007680 <__pow5mult+0xa0>
 8007604:	69fc      	ldr	r4, [r7, #28]
 8007606:	b97c      	cbnz	r4, 8007628 <__pow5mult+0x48>
 8007608:	2010      	movs	r0, #16
 800760a:	f7ff fd3d 	bl	8007088 <malloc>
 800760e:	4602      	mov	r2, r0
 8007610:	61f8      	str	r0, [r7, #28]
 8007612:	b928      	cbnz	r0, 8007620 <__pow5mult+0x40>
 8007614:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007618:	4b1c      	ldr	r3, [pc, #112]	@ (800768c <__pow5mult+0xac>)
 800761a:	481d      	ldr	r0, [pc, #116]	@ (8007690 <__pow5mult+0xb0>)
 800761c:	f7fe fe72 	bl	8006304 <__assert_func>
 8007620:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007624:	6004      	str	r4, [r0, #0]
 8007626:	60c4      	str	r4, [r0, #12]
 8007628:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800762c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007630:	b94c      	cbnz	r4, 8007646 <__pow5mult+0x66>
 8007632:	f240 2171 	movw	r1, #625	@ 0x271
 8007636:	4638      	mov	r0, r7
 8007638:	f7ff ff1a 	bl	8007470 <__i2b>
 800763c:	2300      	movs	r3, #0
 800763e:	4604      	mov	r4, r0
 8007640:	f8c8 0008 	str.w	r0, [r8, #8]
 8007644:	6003      	str	r3, [r0, #0]
 8007646:	f04f 0900 	mov.w	r9, #0
 800764a:	07eb      	lsls	r3, r5, #31
 800764c:	d50a      	bpl.n	8007664 <__pow5mult+0x84>
 800764e:	4631      	mov	r1, r6
 8007650:	4622      	mov	r2, r4
 8007652:	4638      	mov	r0, r7
 8007654:	f7ff ff22 	bl	800749c <__multiply>
 8007658:	4680      	mov	r8, r0
 800765a:	4631      	mov	r1, r6
 800765c:	4638      	mov	r0, r7
 800765e:	f7ff fe09 	bl	8007274 <_Bfree>
 8007662:	4646      	mov	r6, r8
 8007664:	106d      	asrs	r5, r5, #1
 8007666:	d00b      	beq.n	8007680 <__pow5mult+0xa0>
 8007668:	6820      	ldr	r0, [r4, #0]
 800766a:	b938      	cbnz	r0, 800767c <__pow5mult+0x9c>
 800766c:	4622      	mov	r2, r4
 800766e:	4621      	mov	r1, r4
 8007670:	4638      	mov	r0, r7
 8007672:	f7ff ff13 	bl	800749c <__multiply>
 8007676:	6020      	str	r0, [r4, #0]
 8007678:	f8c0 9000 	str.w	r9, [r0]
 800767c:	4604      	mov	r4, r0
 800767e:	e7e4      	b.n	800764a <__pow5mult+0x6a>
 8007680:	4630      	mov	r0, r6
 8007682:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007686:	bf00      	nop
 8007688:	0800a540 	.word	0x0800a540
 800768c:	0800a32d 	.word	0x0800a32d
 8007690:	0800a450 	.word	0x0800a450

08007694 <__lshift>:
 8007694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007698:	460c      	mov	r4, r1
 800769a:	4607      	mov	r7, r0
 800769c:	4691      	mov	r9, r2
 800769e:	6923      	ldr	r3, [r4, #16]
 80076a0:	6849      	ldr	r1, [r1, #4]
 80076a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80076a6:	68a3      	ldr	r3, [r4, #8]
 80076a8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80076ac:	f108 0601 	add.w	r6, r8, #1
 80076b0:	42b3      	cmp	r3, r6
 80076b2:	db0b      	blt.n	80076cc <__lshift+0x38>
 80076b4:	4638      	mov	r0, r7
 80076b6:	f7ff fd9d 	bl	80071f4 <_Balloc>
 80076ba:	4605      	mov	r5, r0
 80076bc:	b948      	cbnz	r0, 80076d2 <__lshift+0x3e>
 80076be:	4602      	mov	r2, r0
 80076c0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80076c4:	4b27      	ldr	r3, [pc, #156]	@ (8007764 <__lshift+0xd0>)
 80076c6:	4828      	ldr	r0, [pc, #160]	@ (8007768 <__lshift+0xd4>)
 80076c8:	f7fe fe1c 	bl	8006304 <__assert_func>
 80076cc:	3101      	adds	r1, #1
 80076ce:	005b      	lsls	r3, r3, #1
 80076d0:	e7ee      	b.n	80076b0 <__lshift+0x1c>
 80076d2:	2300      	movs	r3, #0
 80076d4:	f100 0114 	add.w	r1, r0, #20
 80076d8:	f100 0210 	add.w	r2, r0, #16
 80076dc:	4618      	mov	r0, r3
 80076de:	4553      	cmp	r3, sl
 80076e0:	db33      	blt.n	800774a <__lshift+0xb6>
 80076e2:	6920      	ldr	r0, [r4, #16]
 80076e4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80076e8:	f104 0314 	add.w	r3, r4, #20
 80076ec:	f019 091f 	ands.w	r9, r9, #31
 80076f0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80076f4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80076f8:	d02b      	beq.n	8007752 <__lshift+0xbe>
 80076fa:	468a      	mov	sl, r1
 80076fc:	2200      	movs	r2, #0
 80076fe:	f1c9 0e20 	rsb	lr, r9, #32
 8007702:	6818      	ldr	r0, [r3, #0]
 8007704:	fa00 f009 	lsl.w	r0, r0, r9
 8007708:	4310      	orrs	r0, r2
 800770a:	f84a 0b04 	str.w	r0, [sl], #4
 800770e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007712:	459c      	cmp	ip, r3
 8007714:	fa22 f20e 	lsr.w	r2, r2, lr
 8007718:	d8f3      	bhi.n	8007702 <__lshift+0x6e>
 800771a:	ebac 0304 	sub.w	r3, ip, r4
 800771e:	3b15      	subs	r3, #21
 8007720:	f023 0303 	bic.w	r3, r3, #3
 8007724:	3304      	adds	r3, #4
 8007726:	f104 0015 	add.w	r0, r4, #21
 800772a:	4560      	cmp	r0, ip
 800772c:	bf88      	it	hi
 800772e:	2304      	movhi	r3, #4
 8007730:	50ca      	str	r2, [r1, r3]
 8007732:	b10a      	cbz	r2, 8007738 <__lshift+0xa4>
 8007734:	f108 0602 	add.w	r6, r8, #2
 8007738:	3e01      	subs	r6, #1
 800773a:	4638      	mov	r0, r7
 800773c:	4621      	mov	r1, r4
 800773e:	612e      	str	r6, [r5, #16]
 8007740:	f7ff fd98 	bl	8007274 <_Bfree>
 8007744:	4628      	mov	r0, r5
 8007746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800774a:	f842 0f04 	str.w	r0, [r2, #4]!
 800774e:	3301      	adds	r3, #1
 8007750:	e7c5      	b.n	80076de <__lshift+0x4a>
 8007752:	3904      	subs	r1, #4
 8007754:	f853 2b04 	ldr.w	r2, [r3], #4
 8007758:	459c      	cmp	ip, r3
 800775a:	f841 2f04 	str.w	r2, [r1, #4]!
 800775e:	d8f9      	bhi.n	8007754 <__lshift+0xc0>
 8007760:	e7ea      	b.n	8007738 <__lshift+0xa4>
 8007762:	bf00      	nop
 8007764:	0800a43f 	.word	0x0800a43f
 8007768:	0800a450 	.word	0x0800a450

0800776c <__mcmp>:
 800776c:	4603      	mov	r3, r0
 800776e:	690a      	ldr	r2, [r1, #16]
 8007770:	6900      	ldr	r0, [r0, #16]
 8007772:	b530      	push	{r4, r5, lr}
 8007774:	1a80      	subs	r0, r0, r2
 8007776:	d10e      	bne.n	8007796 <__mcmp+0x2a>
 8007778:	3314      	adds	r3, #20
 800777a:	3114      	adds	r1, #20
 800777c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007780:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007784:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007788:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800778c:	4295      	cmp	r5, r2
 800778e:	d003      	beq.n	8007798 <__mcmp+0x2c>
 8007790:	d205      	bcs.n	800779e <__mcmp+0x32>
 8007792:	f04f 30ff 	mov.w	r0, #4294967295
 8007796:	bd30      	pop	{r4, r5, pc}
 8007798:	42a3      	cmp	r3, r4
 800779a:	d3f3      	bcc.n	8007784 <__mcmp+0x18>
 800779c:	e7fb      	b.n	8007796 <__mcmp+0x2a>
 800779e:	2001      	movs	r0, #1
 80077a0:	e7f9      	b.n	8007796 <__mcmp+0x2a>
	...

080077a4 <__mdiff>:
 80077a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a8:	4689      	mov	r9, r1
 80077aa:	4606      	mov	r6, r0
 80077ac:	4611      	mov	r1, r2
 80077ae:	4648      	mov	r0, r9
 80077b0:	4614      	mov	r4, r2
 80077b2:	f7ff ffdb 	bl	800776c <__mcmp>
 80077b6:	1e05      	subs	r5, r0, #0
 80077b8:	d112      	bne.n	80077e0 <__mdiff+0x3c>
 80077ba:	4629      	mov	r1, r5
 80077bc:	4630      	mov	r0, r6
 80077be:	f7ff fd19 	bl	80071f4 <_Balloc>
 80077c2:	4602      	mov	r2, r0
 80077c4:	b928      	cbnz	r0, 80077d2 <__mdiff+0x2e>
 80077c6:	f240 2137 	movw	r1, #567	@ 0x237
 80077ca:	4b3e      	ldr	r3, [pc, #248]	@ (80078c4 <__mdiff+0x120>)
 80077cc:	483e      	ldr	r0, [pc, #248]	@ (80078c8 <__mdiff+0x124>)
 80077ce:	f7fe fd99 	bl	8006304 <__assert_func>
 80077d2:	2301      	movs	r3, #1
 80077d4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80077d8:	4610      	mov	r0, r2
 80077da:	b003      	add	sp, #12
 80077dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e0:	bfbc      	itt	lt
 80077e2:	464b      	movlt	r3, r9
 80077e4:	46a1      	movlt	r9, r4
 80077e6:	4630      	mov	r0, r6
 80077e8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80077ec:	bfba      	itte	lt
 80077ee:	461c      	movlt	r4, r3
 80077f0:	2501      	movlt	r5, #1
 80077f2:	2500      	movge	r5, #0
 80077f4:	f7ff fcfe 	bl	80071f4 <_Balloc>
 80077f8:	4602      	mov	r2, r0
 80077fa:	b918      	cbnz	r0, 8007804 <__mdiff+0x60>
 80077fc:	f240 2145 	movw	r1, #581	@ 0x245
 8007800:	4b30      	ldr	r3, [pc, #192]	@ (80078c4 <__mdiff+0x120>)
 8007802:	e7e3      	b.n	80077cc <__mdiff+0x28>
 8007804:	f100 0b14 	add.w	fp, r0, #20
 8007808:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800780c:	f109 0310 	add.w	r3, r9, #16
 8007810:	60c5      	str	r5, [r0, #12]
 8007812:	f04f 0c00 	mov.w	ip, #0
 8007816:	f109 0514 	add.w	r5, r9, #20
 800781a:	46d9      	mov	r9, fp
 800781c:	6926      	ldr	r6, [r4, #16]
 800781e:	f104 0e14 	add.w	lr, r4, #20
 8007822:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007826:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800782a:	9301      	str	r3, [sp, #4]
 800782c:	9b01      	ldr	r3, [sp, #4]
 800782e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007832:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007836:	b281      	uxth	r1, r0
 8007838:	9301      	str	r3, [sp, #4]
 800783a:	fa1f f38a 	uxth.w	r3, sl
 800783e:	1a5b      	subs	r3, r3, r1
 8007840:	0c00      	lsrs	r0, r0, #16
 8007842:	4463      	add	r3, ip
 8007844:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007848:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800784c:	b29b      	uxth	r3, r3
 800784e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007852:	4576      	cmp	r6, lr
 8007854:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007858:	f849 3b04 	str.w	r3, [r9], #4
 800785c:	d8e6      	bhi.n	800782c <__mdiff+0x88>
 800785e:	1b33      	subs	r3, r6, r4
 8007860:	3b15      	subs	r3, #21
 8007862:	f023 0303 	bic.w	r3, r3, #3
 8007866:	3415      	adds	r4, #21
 8007868:	3304      	adds	r3, #4
 800786a:	42a6      	cmp	r6, r4
 800786c:	bf38      	it	cc
 800786e:	2304      	movcc	r3, #4
 8007870:	441d      	add	r5, r3
 8007872:	445b      	add	r3, fp
 8007874:	461e      	mov	r6, r3
 8007876:	462c      	mov	r4, r5
 8007878:	4544      	cmp	r4, r8
 800787a:	d30e      	bcc.n	800789a <__mdiff+0xf6>
 800787c:	f108 0103 	add.w	r1, r8, #3
 8007880:	1b49      	subs	r1, r1, r5
 8007882:	f021 0103 	bic.w	r1, r1, #3
 8007886:	3d03      	subs	r5, #3
 8007888:	45a8      	cmp	r8, r5
 800788a:	bf38      	it	cc
 800788c:	2100      	movcc	r1, #0
 800788e:	440b      	add	r3, r1
 8007890:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007894:	b199      	cbz	r1, 80078be <__mdiff+0x11a>
 8007896:	6117      	str	r7, [r2, #16]
 8007898:	e79e      	b.n	80077d8 <__mdiff+0x34>
 800789a:	46e6      	mov	lr, ip
 800789c:	f854 1b04 	ldr.w	r1, [r4], #4
 80078a0:	fa1f fc81 	uxth.w	ip, r1
 80078a4:	44f4      	add	ip, lr
 80078a6:	0c08      	lsrs	r0, r1, #16
 80078a8:	4471      	add	r1, lr
 80078aa:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80078ae:	b289      	uxth	r1, r1
 80078b0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80078b4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078b8:	f846 1b04 	str.w	r1, [r6], #4
 80078bc:	e7dc      	b.n	8007878 <__mdiff+0xd4>
 80078be:	3f01      	subs	r7, #1
 80078c0:	e7e6      	b.n	8007890 <__mdiff+0xec>
 80078c2:	bf00      	nop
 80078c4:	0800a43f 	.word	0x0800a43f
 80078c8:	0800a450 	.word	0x0800a450

080078cc <__ulp>:
 80078cc:	4b0e      	ldr	r3, [pc, #56]	@ (8007908 <__ulp+0x3c>)
 80078ce:	400b      	ands	r3, r1
 80078d0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	dc08      	bgt.n	80078ea <__ulp+0x1e>
 80078d8:	425b      	negs	r3, r3
 80078da:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80078de:	ea4f 5223 	mov.w	r2, r3, asr #20
 80078e2:	da04      	bge.n	80078ee <__ulp+0x22>
 80078e4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80078e8:	4113      	asrs	r3, r2
 80078ea:	2200      	movs	r2, #0
 80078ec:	e008      	b.n	8007900 <__ulp+0x34>
 80078ee:	f1a2 0314 	sub.w	r3, r2, #20
 80078f2:	2b1e      	cmp	r3, #30
 80078f4:	bfd6      	itet	le
 80078f6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 80078fa:	2201      	movgt	r2, #1
 80078fc:	40da      	lsrle	r2, r3
 80078fe:	2300      	movs	r3, #0
 8007900:	4619      	mov	r1, r3
 8007902:	4610      	mov	r0, r2
 8007904:	4770      	bx	lr
 8007906:	bf00      	nop
 8007908:	7ff00000 	.word	0x7ff00000

0800790c <__b2d>:
 800790c:	6902      	ldr	r2, [r0, #16]
 800790e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007910:	f100 0614 	add.w	r6, r0, #20
 8007914:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8007918:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800791c:	4f1e      	ldr	r7, [pc, #120]	@ (8007998 <__b2d+0x8c>)
 800791e:	4620      	mov	r0, r4
 8007920:	f7ff fd5a 	bl	80073d8 <__hi0bits>
 8007924:	4603      	mov	r3, r0
 8007926:	f1c0 0020 	rsb	r0, r0, #32
 800792a:	2b0a      	cmp	r3, #10
 800792c:	f1a2 0504 	sub.w	r5, r2, #4
 8007930:	6008      	str	r0, [r1, #0]
 8007932:	dc12      	bgt.n	800795a <__b2d+0x4e>
 8007934:	42ae      	cmp	r6, r5
 8007936:	bf2c      	ite	cs
 8007938:	2200      	movcs	r2, #0
 800793a:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 800793e:	f1c3 0c0b 	rsb	ip, r3, #11
 8007942:	3315      	adds	r3, #21
 8007944:	fa24 fe0c 	lsr.w	lr, r4, ip
 8007948:	fa04 f303 	lsl.w	r3, r4, r3
 800794c:	fa22 f20c 	lsr.w	r2, r2, ip
 8007950:	ea4e 0107 	orr.w	r1, lr, r7
 8007954:	431a      	orrs	r2, r3
 8007956:	4610      	mov	r0, r2
 8007958:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800795a:	42ae      	cmp	r6, r5
 800795c:	bf36      	itet	cc
 800795e:	f1a2 0508 	subcc.w	r5, r2, #8
 8007962:	2200      	movcs	r2, #0
 8007964:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8007968:	3b0b      	subs	r3, #11
 800796a:	d012      	beq.n	8007992 <__b2d+0x86>
 800796c:	f1c3 0720 	rsb	r7, r3, #32
 8007970:	fa22 f107 	lsr.w	r1, r2, r7
 8007974:	409c      	lsls	r4, r3
 8007976:	430c      	orrs	r4, r1
 8007978:	42b5      	cmp	r5, r6
 800797a:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 800797e:	bf94      	ite	ls
 8007980:	2400      	movls	r4, #0
 8007982:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8007986:	409a      	lsls	r2, r3
 8007988:	40fc      	lsrs	r4, r7
 800798a:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800798e:	4322      	orrs	r2, r4
 8007990:	e7e1      	b.n	8007956 <__b2d+0x4a>
 8007992:	ea44 0107 	orr.w	r1, r4, r7
 8007996:	e7de      	b.n	8007956 <__b2d+0x4a>
 8007998:	3ff00000 	.word	0x3ff00000

0800799c <__d2b>:
 800799c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80079a0:	2101      	movs	r1, #1
 80079a2:	4690      	mov	r8, r2
 80079a4:	4699      	mov	r9, r3
 80079a6:	9e08      	ldr	r6, [sp, #32]
 80079a8:	f7ff fc24 	bl	80071f4 <_Balloc>
 80079ac:	4604      	mov	r4, r0
 80079ae:	b930      	cbnz	r0, 80079be <__d2b+0x22>
 80079b0:	4602      	mov	r2, r0
 80079b2:	f240 310f 	movw	r1, #783	@ 0x30f
 80079b6:	4b23      	ldr	r3, [pc, #140]	@ (8007a44 <__d2b+0xa8>)
 80079b8:	4823      	ldr	r0, [pc, #140]	@ (8007a48 <__d2b+0xac>)
 80079ba:	f7fe fca3 	bl	8006304 <__assert_func>
 80079be:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80079c2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80079c6:	b10d      	cbz	r5, 80079cc <__d2b+0x30>
 80079c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80079cc:	9301      	str	r3, [sp, #4]
 80079ce:	f1b8 0300 	subs.w	r3, r8, #0
 80079d2:	d024      	beq.n	8007a1e <__d2b+0x82>
 80079d4:	4668      	mov	r0, sp
 80079d6:	9300      	str	r3, [sp, #0]
 80079d8:	f7ff fd1d 	bl	8007416 <__lo0bits>
 80079dc:	e9dd 1200 	ldrd	r1, r2, [sp]
 80079e0:	b1d8      	cbz	r0, 8007a1a <__d2b+0x7e>
 80079e2:	f1c0 0320 	rsb	r3, r0, #32
 80079e6:	fa02 f303 	lsl.w	r3, r2, r3
 80079ea:	430b      	orrs	r3, r1
 80079ec:	40c2      	lsrs	r2, r0
 80079ee:	6163      	str	r3, [r4, #20]
 80079f0:	9201      	str	r2, [sp, #4]
 80079f2:	9b01      	ldr	r3, [sp, #4]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	bf0c      	ite	eq
 80079f8:	2201      	moveq	r2, #1
 80079fa:	2202      	movne	r2, #2
 80079fc:	61a3      	str	r3, [r4, #24]
 80079fe:	6122      	str	r2, [r4, #16]
 8007a00:	b1ad      	cbz	r5, 8007a2e <__d2b+0x92>
 8007a02:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007a06:	4405      	add	r5, r0
 8007a08:	6035      	str	r5, [r6, #0]
 8007a0a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007a0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a10:	6018      	str	r0, [r3, #0]
 8007a12:	4620      	mov	r0, r4
 8007a14:	b002      	add	sp, #8
 8007a16:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007a1a:	6161      	str	r1, [r4, #20]
 8007a1c:	e7e9      	b.n	80079f2 <__d2b+0x56>
 8007a1e:	a801      	add	r0, sp, #4
 8007a20:	f7ff fcf9 	bl	8007416 <__lo0bits>
 8007a24:	9b01      	ldr	r3, [sp, #4]
 8007a26:	2201      	movs	r2, #1
 8007a28:	6163      	str	r3, [r4, #20]
 8007a2a:	3020      	adds	r0, #32
 8007a2c:	e7e7      	b.n	80079fe <__d2b+0x62>
 8007a2e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007a32:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a36:	6030      	str	r0, [r6, #0]
 8007a38:	6918      	ldr	r0, [r3, #16]
 8007a3a:	f7ff fccd 	bl	80073d8 <__hi0bits>
 8007a3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007a42:	e7e4      	b.n	8007a0e <__d2b+0x72>
 8007a44:	0800a43f 	.word	0x0800a43f
 8007a48:	0800a450 	.word	0x0800a450

08007a4c <__ratio>:
 8007a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a50:	b085      	sub	sp, #20
 8007a52:	e9cd 1000 	strd	r1, r0, [sp]
 8007a56:	a902      	add	r1, sp, #8
 8007a58:	f7ff ff58 	bl	800790c <__b2d>
 8007a5c:	468b      	mov	fp, r1
 8007a5e:	4606      	mov	r6, r0
 8007a60:	460f      	mov	r7, r1
 8007a62:	9800      	ldr	r0, [sp, #0]
 8007a64:	a903      	add	r1, sp, #12
 8007a66:	f7ff ff51 	bl	800790c <__b2d>
 8007a6a:	460d      	mov	r5, r1
 8007a6c:	9b01      	ldr	r3, [sp, #4]
 8007a6e:	4689      	mov	r9, r1
 8007a70:	6919      	ldr	r1, [r3, #16]
 8007a72:	9b00      	ldr	r3, [sp, #0]
 8007a74:	4604      	mov	r4, r0
 8007a76:	691b      	ldr	r3, [r3, #16]
 8007a78:	4630      	mov	r0, r6
 8007a7a:	1ac9      	subs	r1, r1, r3
 8007a7c:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007a80:	1a9b      	subs	r3, r3, r2
 8007a82:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	bfcd      	iteet	gt
 8007a8a:	463a      	movgt	r2, r7
 8007a8c:	462a      	movle	r2, r5
 8007a8e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8007a92:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8007a96:	bfd8      	it	le
 8007a98:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8007a9c:	464b      	mov	r3, r9
 8007a9e:	4622      	mov	r2, r4
 8007aa0:	4659      	mov	r1, fp
 8007aa2:	f7f8 fe43 	bl	800072c <__aeabi_ddiv>
 8007aa6:	b005      	add	sp, #20
 8007aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007aac <__copybits>:
 8007aac:	3901      	subs	r1, #1
 8007aae:	b570      	push	{r4, r5, r6, lr}
 8007ab0:	1149      	asrs	r1, r1, #5
 8007ab2:	6914      	ldr	r4, [r2, #16]
 8007ab4:	3101      	adds	r1, #1
 8007ab6:	f102 0314 	add.w	r3, r2, #20
 8007aba:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007abe:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007ac2:	1f05      	subs	r5, r0, #4
 8007ac4:	42a3      	cmp	r3, r4
 8007ac6:	d30c      	bcc.n	8007ae2 <__copybits+0x36>
 8007ac8:	1aa3      	subs	r3, r4, r2
 8007aca:	3b11      	subs	r3, #17
 8007acc:	f023 0303 	bic.w	r3, r3, #3
 8007ad0:	3211      	adds	r2, #17
 8007ad2:	42a2      	cmp	r2, r4
 8007ad4:	bf88      	it	hi
 8007ad6:	2300      	movhi	r3, #0
 8007ad8:	4418      	add	r0, r3
 8007ada:	2300      	movs	r3, #0
 8007adc:	4288      	cmp	r0, r1
 8007ade:	d305      	bcc.n	8007aec <__copybits+0x40>
 8007ae0:	bd70      	pop	{r4, r5, r6, pc}
 8007ae2:	f853 6b04 	ldr.w	r6, [r3], #4
 8007ae6:	f845 6f04 	str.w	r6, [r5, #4]!
 8007aea:	e7eb      	b.n	8007ac4 <__copybits+0x18>
 8007aec:	f840 3b04 	str.w	r3, [r0], #4
 8007af0:	e7f4      	b.n	8007adc <__copybits+0x30>

08007af2 <__any_on>:
 8007af2:	f100 0214 	add.w	r2, r0, #20
 8007af6:	6900      	ldr	r0, [r0, #16]
 8007af8:	114b      	asrs	r3, r1, #5
 8007afa:	4298      	cmp	r0, r3
 8007afc:	b510      	push	{r4, lr}
 8007afe:	db11      	blt.n	8007b24 <__any_on+0x32>
 8007b00:	dd0a      	ble.n	8007b18 <__any_on+0x26>
 8007b02:	f011 011f 	ands.w	r1, r1, #31
 8007b06:	d007      	beq.n	8007b18 <__any_on+0x26>
 8007b08:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007b0c:	fa24 f001 	lsr.w	r0, r4, r1
 8007b10:	fa00 f101 	lsl.w	r1, r0, r1
 8007b14:	428c      	cmp	r4, r1
 8007b16:	d10b      	bne.n	8007b30 <__any_on+0x3e>
 8007b18:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007b1c:	4293      	cmp	r3, r2
 8007b1e:	d803      	bhi.n	8007b28 <__any_on+0x36>
 8007b20:	2000      	movs	r0, #0
 8007b22:	bd10      	pop	{r4, pc}
 8007b24:	4603      	mov	r3, r0
 8007b26:	e7f7      	b.n	8007b18 <__any_on+0x26>
 8007b28:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007b2c:	2900      	cmp	r1, #0
 8007b2e:	d0f5      	beq.n	8007b1c <__any_on+0x2a>
 8007b30:	2001      	movs	r0, #1
 8007b32:	e7f6      	b.n	8007b22 <__any_on+0x30>

08007b34 <sulp>:
 8007b34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b38:	460f      	mov	r7, r1
 8007b3a:	4690      	mov	r8, r2
 8007b3c:	f7ff fec6 	bl	80078cc <__ulp>
 8007b40:	4604      	mov	r4, r0
 8007b42:	460d      	mov	r5, r1
 8007b44:	f1b8 0f00 	cmp.w	r8, #0
 8007b48:	d011      	beq.n	8007b6e <sulp+0x3a>
 8007b4a:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007b4e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	dd0b      	ble.n	8007b6e <sulp+0x3a>
 8007b56:	2400      	movs	r4, #0
 8007b58:	051b      	lsls	r3, r3, #20
 8007b5a:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8007b5e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8007b62:	4622      	mov	r2, r4
 8007b64:	462b      	mov	r3, r5
 8007b66:	f7f8 fcb7 	bl	80004d8 <__aeabi_dmul>
 8007b6a:	4604      	mov	r4, r0
 8007b6c:	460d      	mov	r5, r1
 8007b6e:	4620      	mov	r0, r4
 8007b70:	4629      	mov	r1, r5
 8007b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08007b78 <_strtod_l>:
 8007b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b7c:	b09f      	sub	sp, #124	@ 0x7c
 8007b7e:	9217      	str	r2, [sp, #92]	@ 0x5c
 8007b80:	2200      	movs	r2, #0
 8007b82:	460c      	mov	r4, r1
 8007b84:	921a      	str	r2, [sp, #104]	@ 0x68
 8007b86:	f04f 0a00 	mov.w	sl, #0
 8007b8a:	f04f 0b00 	mov.w	fp, #0
 8007b8e:	460a      	mov	r2, r1
 8007b90:	9005      	str	r0, [sp, #20]
 8007b92:	9219      	str	r2, [sp, #100]	@ 0x64
 8007b94:	7811      	ldrb	r1, [r2, #0]
 8007b96:	292b      	cmp	r1, #43	@ 0x2b
 8007b98:	d048      	beq.n	8007c2c <_strtod_l+0xb4>
 8007b9a:	d836      	bhi.n	8007c0a <_strtod_l+0x92>
 8007b9c:	290d      	cmp	r1, #13
 8007b9e:	d830      	bhi.n	8007c02 <_strtod_l+0x8a>
 8007ba0:	2908      	cmp	r1, #8
 8007ba2:	d830      	bhi.n	8007c06 <_strtod_l+0x8e>
 8007ba4:	2900      	cmp	r1, #0
 8007ba6:	d039      	beq.n	8007c1c <_strtod_l+0xa4>
 8007ba8:	2200      	movs	r2, #0
 8007baa:	920e      	str	r2, [sp, #56]	@ 0x38
 8007bac:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8007bae:	782a      	ldrb	r2, [r5, #0]
 8007bb0:	2a30      	cmp	r2, #48	@ 0x30
 8007bb2:	f040 80b0 	bne.w	8007d16 <_strtod_l+0x19e>
 8007bb6:	786a      	ldrb	r2, [r5, #1]
 8007bb8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007bbc:	2a58      	cmp	r2, #88	@ 0x58
 8007bbe:	d16c      	bne.n	8007c9a <_strtod_l+0x122>
 8007bc0:	9302      	str	r3, [sp, #8]
 8007bc2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bc4:	4a8f      	ldr	r2, [pc, #572]	@ (8007e04 <_strtod_l+0x28c>)
 8007bc6:	9301      	str	r3, [sp, #4]
 8007bc8:	ab1a      	add	r3, sp, #104	@ 0x68
 8007bca:	9300      	str	r3, [sp, #0]
 8007bcc:	9805      	ldr	r0, [sp, #20]
 8007bce:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007bd0:	a919      	add	r1, sp, #100	@ 0x64
 8007bd2:	f001 fc9d 	bl	8009510 <__gethex>
 8007bd6:	f010 060f 	ands.w	r6, r0, #15
 8007bda:	4604      	mov	r4, r0
 8007bdc:	d005      	beq.n	8007bea <_strtod_l+0x72>
 8007bde:	2e06      	cmp	r6, #6
 8007be0:	d126      	bne.n	8007c30 <_strtod_l+0xb8>
 8007be2:	2300      	movs	r3, #0
 8007be4:	3501      	adds	r5, #1
 8007be6:	9519      	str	r5, [sp, #100]	@ 0x64
 8007be8:	930e      	str	r3, [sp, #56]	@ 0x38
 8007bea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	f040 8582 	bne.w	80086f6 <_strtod_l+0xb7e>
 8007bf2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bf4:	b1bb      	cbz	r3, 8007c26 <_strtod_l+0xae>
 8007bf6:	4650      	mov	r0, sl
 8007bf8:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8007bfc:	b01f      	add	sp, #124	@ 0x7c
 8007bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c02:	2920      	cmp	r1, #32
 8007c04:	d1d0      	bne.n	8007ba8 <_strtod_l+0x30>
 8007c06:	3201      	adds	r2, #1
 8007c08:	e7c3      	b.n	8007b92 <_strtod_l+0x1a>
 8007c0a:	292d      	cmp	r1, #45	@ 0x2d
 8007c0c:	d1cc      	bne.n	8007ba8 <_strtod_l+0x30>
 8007c0e:	2101      	movs	r1, #1
 8007c10:	910e      	str	r1, [sp, #56]	@ 0x38
 8007c12:	1c51      	adds	r1, r2, #1
 8007c14:	9119      	str	r1, [sp, #100]	@ 0x64
 8007c16:	7852      	ldrb	r2, [r2, #1]
 8007c18:	2a00      	cmp	r2, #0
 8007c1a:	d1c7      	bne.n	8007bac <_strtod_l+0x34>
 8007c1c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007c1e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f040 8566 	bne.w	80086f2 <_strtod_l+0xb7a>
 8007c26:	4650      	mov	r0, sl
 8007c28:	4659      	mov	r1, fp
 8007c2a:	e7e7      	b.n	8007bfc <_strtod_l+0x84>
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	e7ef      	b.n	8007c10 <_strtod_l+0x98>
 8007c30:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007c32:	b13a      	cbz	r2, 8007c44 <_strtod_l+0xcc>
 8007c34:	2135      	movs	r1, #53	@ 0x35
 8007c36:	a81c      	add	r0, sp, #112	@ 0x70
 8007c38:	f7ff ff38 	bl	8007aac <__copybits>
 8007c3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007c3e:	9805      	ldr	r0, [sp, #20]
 8007c40:	f7ff fb18 	bl	8007274 <_Bfree>
 8007c44:	3e01      	subs	r6, #1
 8007c46:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007c48:	2e04      	cmp	r6, #4
 8007c4a:	d806      	bhi.n	8007c5a <_strtod_l+0xe2>
 8007c4c:	e8df f006 	tbb	[pc, r6]
 8007c50:	201d0314 	.word	0x201d0314
 8007c54:	14          	.byte	0x14
 8007c55:	00          	.byte	0x00
 8007c56:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007c5a:	05e1      	lsls	r1, r4, #23
 8007c5c:	bf48      	it	mi
 8007c5e:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8007c62:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007c66:	0d1b      	lsrs	r3, r3, #20
 8007c68:	051b      	lsls	r3, r3, #20
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1bd      	bne.n	8007bea <_strtod_l+0x72>
 8007c6e:	f7fe fb09 	bl	8006284 <__errno>
 8007c72:	2322      	movs	r3, #34	@ 0x22
 8007c74:	6003      	str	r3, [r0, #0]
 8007c76:	e7b8      	b.n	8007bea <_strtod_l+0x72>
 8007c78:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8007c7c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007c80:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007c84:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007c88:	e7e7      	b.n	8007c5a <_strtod_l+0xe2>
 8007c8a:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8007e08 <_strtod_l+0x290>
 8007c8e:	e7e4      	b.n	8007c5a <_strtod_l+0xe2>
 8007c90:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8007c94:	f04f 3aff 	mov.w	sl, #4294967295
 8007c98:	e7df      	b.n	8007c5a <_strtod_l+0xe2>
 8007c9a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007c9c:	1c5a      	adds	r2, r3, #1
 8007c9e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007ca0:	785b      	ldrb	r3, [r3, #1]
 8007ca2:	2b30      	cmp	r3, #48	@ 0x30
 8007ca4:	d0f9      	beq.n	8007c9a <_strtod_l+0x122>
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d09f      	beq.n	8007bea <_strtod_l+0x72>
 8007caa:	2301      	movs	r3, #1
 8007cac:	2700      	movs	r7, #0
 8007cae:	220a      	movs	r2, #10
 8007cb0:	46b9      	mov	r9, r7
 8007cb2:	9308      	str	r3, [sp, #32]
 8007cb4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007cb6:	970b      	str	r7, [sp, #44]	@ 0x2c
 8007cb8:	930c      	str	r3, [sp, #48]	@ 0x30
 8007cba:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8007cbc:	7805      	ldrb	r5, [r0, #0]
 8007cbe:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8007cc2:	b2d9      	uxtb	r1, r3
 8007cc4:	2909      	cmp	r1, #9
 8007cc6:	d928      	bls.n	8007d1a <_strtod_l+0x1a2>
 8007cc8:	2201      	movs	r2, #1
 8007cca:	4950      	ldr	r1, [pc, #320]	@ (8007e0c <_strtod_l+0x294>)
 8007ccc:	f001 fb65 	bl	800939a <strncmp>
 8007cd0:	2800      	cmp	r0, #0
 8007cd2:	d032      	beq.n	8007d3a <_strtod_l+0x1c2>
 8007cd4:	2000      	movs	r0, #0
 8007cd6:	462a      	mov	r2, r5
 8007cd8:	4603      	mov	r3, r0
 8007cda:	464d      	mov	r5, r9
 8007cdc:	900a      	str	r0, [sp, #40]	@ 0x28
 8007cde:	2a65      	cmp	r2, #101	@ 0x65
 8007ce0:	d001      	beq.n	8007ce6 <_strtod_l+0x16e>
 8007ce2:	2a45      	cmp	r2, #69	@ 0x45
 8007ce4:	d114      	bne.n	8007d10 <_strtod_l+0x198>
 8007ce6:	b91d      	cbnz	r5, 8007cf0 <_strtod_l+0x178>
 8007ce8:	9a08      	ldr	r2, [sp, #32]
 8007cea:	4302      	orrs	r2, r0
 8007cec:	d096      	beq.n	8007c1c <_strtod_l+0xa4>
 8007cee:	2500      	movs	r5, #0
 8007cf0:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8007cf2:	1c62      	adds	r2, r4, #1
 8007cf4:	9219      	str	r2, [sp, #100]	@ 0x64
 8007cf6:	7862      	ldrb	r2, [r4, #1]
 8007cf8:	2a2b      	cmp	r2, #43	@ 0x2b
 8007cfa:	d07a      	beq.n	8007df2 <_strtod_l+0x27a>
 8007cfc:	2a2d      	cmp	r2, #45	@ 0x2d
 8007cfe:	d07e      	beq.n	8007dfe <_strtod_l+0x286>
 8007d00:	f04f 0c00 	mov.w	ip, #0
 8007d04:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007d08:	2909      	cmp	r1, #9
 8007d0a:	f240 8085 	bls.w	8007e18 <_strtod_l+0x2a0>
 8007d0e:	9419      	str	r4, [sp, #100]	@ 0x64
 8007d10:	f04f 0800 	mov.w	r8, #0
 8007d14:	e0a5      	b.n	8007e62 <_strtod_l+0x2ea>
 8007d16:	2300      	movs	r3, #0
 8007d18:	e7c8      	b.n	8007cac <_strtod_l+0x134>
 8007d1a:	f1b9 0f08 	cmp.w	r9, #8
 8007d1e:	bfd8      	it	le
 8007d20:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8007d22:	f100 0001 	add.w	r0, r0, #1
 8007d26:	bfd6      	itet	le
 8007d28:	fb02 3301 	mlale	r3, r2, r1, r3
 8007d2c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8007d30:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8007d32:	f109 0901 	add.w	r9, r9, #1
 8007d36:	9019      	str	r0, [sp, #100]	@ 0x64
 8007d38:	e7bf      	b.n	8007cba <_strtod_l+0x142>
 8007d3a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d3c:	1c5a      	adds	r2, r3, #1
 8007d3e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d40:	785a      	ldrb	r2, [r3, #1]
 8007d42:	f1b9 0f00 	cmp.w	r9, #0
 8007d46:	d03b      	beq.n	8007dc0 <_strtod_l+0x248>
 8007d48:	464d      	mov	r5, r9
 8007d4a:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d4c:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8007d50:	2b09      	cmp	r3, #9
 8007d52:	d912      	bls.n	8007d7a <_strtod_l+0x202>
 8007d54:	2301      	movs	r3, #1
 8007d56:	e7c2      	b.n	8007cde <_strtod_l+0x166>
 8007d58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d5a:	3001      	adds	r0, #1
 8007d5c:	1c5a      	adds	r2, r3, #1
 8007d5e:	9219      	str	r2, [sp, #100]	@ 0x64
 8007d60:	785a      	ldrb	r2, [r3, #1]
 8007d62:	2a30      	cmp	r2, #48	@ 0x30
 8007d64:	d0f8      	beq.n	8007d58 <_strtod_l+0x1e0>
 8007d66:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007d6a:	2b08      	cmp	r3, #8
 8007d6c:	f200 84c8 	bhi.w	8008700 <_strtod_l+0xb88>
 8007d70:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d72:	2000      	movs	r0, #0
 8007d74:	4605      	mov	r5, r0
 8007d76:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007d78:	930c      	str	r3, [sp, #48]	@ 0x30
 8007d7a:	3a30      	subs	r2, #48	@ 0x30
 8007d7c:	f100 0301 	add.w	r3, r0, #1
 8007d80:	d018      	beq.n	8007db4 <_strtod_l+0x23c>
 8007d82:	462e      	mov	r6, r5
 8007d84:	f04f 0e0a 	mov.w	lr, #10
 8007d88:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007d8a:	4419      	add	r1, r3
 8007d8c:	910a      	str	r1, [sp, #40]	@ 0x28
 8007d8e:	1c71      	adds	r1, r6, #1
 8007d90:	eba1 0c05 	sub.w	ip, r1, r5
 8007d94:	4563      	cmp	r3, ip
 8007d96:	dc15      	bgt.n	8007dc4 <_strtod_l+0x24c>
 8007d98:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8007d9c:	182b      	adds	r3, r5, r0
 8007d9e:	2b08      	cmp	r3, #8
 8007da0:	f105 0501 	add.w	r5, r5, #1
 8007da4:	4405      	add	r5, r0
 8007da6:	dc1a      	bgt.n	8007dde <_strtod_l+0x266>
 8007da8:	230a      	movs	r3, #10
 8007daa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dac:	fb03 2301 	mla	r3, r3, r1, r2
 8007db0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007db2:	2300      	movs	r3, #0
 8007db4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007db6:	4618      	mov	r0, r3
 8007db8:	1c51      	adds	r1, r2, #1
 8007dba:	9119      	str	r1, [sp, #100]	@ 0x64
 8007dbc:	7852      	ldrb	r2, [r2, #1]
 8007dbe:	e7c5      	b.n	8007d4c <_strtod_l+0x1d4>
 8007dc0:	4648      	mov	r0, r9
 8007dc2:	e7ce      	b.n	8007d62 <_strtod_l+0x1ea>
 8007dc4:	2e08      	cmp	r6, #8
 8007dc6:	dc05      	bgt.n	8007dd4 <_strtod_l+0x25c>
 8007dc8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8007dca:	fb0e f606 	mul.w	r6, lr, r6
 8007dce:	960b      	str	r6, [sp, #44]	@ 0x2c
 8007dd0:	460e      	mov	r6, r1
 8007dd2:	e7dc      	b.n	8007d8e <_strtod_l+0x216>
 8007dd4:	2910      	cmp	r1, #16
 8007dd6:	bfd8      	it	le
 8007dd8:	fb0e f707 	mulle.w	r7, lr, r7
 8007ddc:	e7f8      	b.n	8007dd0 <_strtod_l+0x258>
 8007dde:	2b0f      	cmp	r3, #15
 8007de0:	bfdc      	itt	le
 8007de2:	230a      	movle	r3, #10
 8007de4:	fb03 2707 	mlale	r7, r3, r7, r2
 8007de8:	e7e3      	b.n	8007db2 <_strtod_l+0x23a>
 8007dea:	2300      	movs	r3, #0
 8007dec:	930a      	str	r3, [sp, #40]	@ 0x28
 8007dee:	2301      	movs	r3, #1
 8007df0:	e77a      	b.n	8007ce8 <_strtod_l+0x170>
 8007df2:	f04f 0c00 	mov.w	ip, #0
 8007df6:	1ca2      	adds	r2, r4, #2
 8007df8:	9219      	str	r2, [sp, #100]	@ 0x64
 8007dfa:	78a2      	ldrb	r2, [r4, #2]
 8007dfc:	e782      	b.n	8007d04 <_strtod_l+0x18c>
 8007dfe:	f04f 0c01 	mov.w	ip, #1
 8007e02:	e7f8      	b.n	8007df6 <_strtod_l+0x27e>
 8007e04:	0800a654 	.word	0x0800a654
 8007e08:	7ff00000 	.word	0x7ff00000
 8007e0c:	0800a4a9 	.word	0x0800a4a9
 8007e10:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e12:	1c51      	adds	r1, r2, #1
 8007e14:	9119      	str	r1, [sp, #100]	@ 0x64
 8007e16:	7852      	ldrb	r2, [r2, #1]
 8007e18:	2a30      	cmp	r2, #48	@ 0x30
 8007e1a:	d0f9      	beq.n	8007e10 <_strtod_l+0x298>
 8007e1c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8007e20:	2908      	cmp	r1, #8
 8007e22:	f63f af75 	bhi.w	8007d10 <_strtod_l+0x198>
 8007e26:	f04f 080a 	mov.w	r8, #10
 8007e2a:	3a30      	subs	r2, #48	@ 0x30
 8007e2c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e2e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e30:	920f      	str	r2, [sp, #60]	@ 0x3c
 8007e32:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007e34:	1c56      	adds	r6, r2, #1
 8007e36:	9619      	str	r6, [sp, #100]	@ 0x64
 8007e38:	7852      	ldrb	r2, [r2, #1]
 8007e3a:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8007e3e:	f1be 0f09 	cmp.w	lr, #9
 8007e42:	d939      	bls.n	8007eb8 <_strtod_l+0x340>
 8007e44:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007e46:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8007e4a:	1a76      	subs	r6, r6, r1
 8007e4c:	2e08      	cmp	r6, #8
 8007e4e:	dc03      	bgt.n	8007e58 <_strtod_l+0x2e0>
 8007e50:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007e52:	4588      	cmp	r8, r1
 8007e54:	bfa8      	it	ge
 8007e56:	4688      	movge	r8, r1
 8007e58:	f1bc 0f00 	cmp.w	ip, #0
 8007e5c:	d001      	beq.n	8007e62 <_strtod_l+0x2ea>
 8007e5e:	f1c8 0800 	rsb	r8, r8, #0
 8007e62:	2d00      	cmp	r5, #0
 8007e64:	d14e      	bne.n	8007f04 <_strtod_l+0x38c>
 8007e66:	9908      	ldr	r1, [sp, #32]
 8007e68:	4308      	orrs	r0, r1
 8007e6a:	f47f aebe 	bne.w	8007bea <_strtod_l+0x72>
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	f47f aed4 	bne.w	8007c1c <_strtod_l+0xa4>
 8007e74:	2a69      	cmp	r2, #105	@ 0x69
 8007e76:	d028      	beq.n	8007eca <_strtod_l+0x352>
 8007e78:	dc25      	bgt.n	8007ec6 <_strtod_l+0x34e>
 8007e7a:	2a49      	cmp	r2, #73	@ 0x49
 8007e7c:	d025      	beq.n	8007eca <_strtod_l+0x352>
 8007e7e:	2a4e      	cmp	r2, #78	@ 0x4e
 8007e80:	f47f aecc 	bne.w	8007c1c <_strtod_l+0xa4>
 8007e84:	4999      	ldr	r1, [pc, #612]	@ (80080ec <_strtod_l+0x574>)
 8007e86:	a819      	add	r0, sp, #100	@ 0x64
 8007e88:	f001 fd64 	bl	8009954 <__match>
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	f43f aec5 	beq.w	8007c1c <_strtod_l+0xa4>
 8007e92:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007e94:	781b      	ldrb	r3, [r3, #0]
 8007e96:	2b28      	cmp	r3, #40	@ 0x28
 8007e98:	d12e      	bne.n	8007ef8 <_strtod_l+0x380>
 8007e9a:	4995      	ldr	r1, [pc, #596]	@ (80080f0 <_strtod_l+0x578>)
 8007e9c:	aa1c      	add	r2, sp, #112	@ 0x70
 8007e9e:	a819      	add	r0, sp, #100	@ 0x64
 8007ea0:	f001 fd6c 	bl	800997c <__hexnan>
 8007ea4:	2805      	cmp	r0, #5
 8007ea6:	d127      	bne.n	8007ef8 <_strtod_l+0x380>
 8007ea8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8007eaa:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8007eae:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8007eb2:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8007eb6:	e698      	b.n	8007bea <_strtod_l+0x72>
 8007eb8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007eba:	fb08 2101 	mla	r1, r8, r1, r2
 8007ebe:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8007ec2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ec4:	e7b5      	b.n	8007e32 <_strtod_l+0x2ba>
 8007ec6:	2a6e      	cmp	r2, #110	@ 0x6e
 8007ec8:	e7da      	b.n	8007e80 <_strtod_l+0x308>
 8007eca:	498a      	ldr	r1, [pc, #552]	@ (80080f4 <_strtod_l+0x57c>)
 8007ecc:	a819      	add	r0, sp, #100	@ 0x64
 8007ece:	f001 fd41 	bl	8009954 <__match>
 8007ed2:	2800      	cmp	r0, #0
 8007ed4:	f43f aea2 	beq.w	8007c1c <_strtod_l+0xa4>
 8007ed8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007eda:	4987      	ldr	r1, [pc, #540]	@ (80080f8 <_strtod_l+0x580>)
 8007edc:	3b01      	subs	r3, #1
 8007ede:	a819      	add	r0, sp, #100	@ 0x64
 8007ee0:	9319      	str	r3, [sp, #100]	@ 0x64
 8007ee2:	f001 fd37 	bl	8009954 <__match>
 8007ee6:	b910      	cbnz	r0, 8007eee <_strtod_l+0x376>
 8007ee8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007eea:	3301      	adds	r3, #1
 8007eec:	9319      	str	r3, [sp, #100]	@ 0x64
 8007eee:	f04f 0a00 	mov.w	sl, #0
 8007ef2:	f8df b208 	ldr.w	fp, [pc, #520]	@ 80080fc <_strtod_l+0x584>
 8007ef6:	e678      	b.n	8007bea <_strtod_l+0x72>
 8007ef8:	4881      	ldr	r0, [pc, #516]	@ (8008100 <_strtod_l+0x588>)
 8007efa:	f001 fa7f 	bl	80093fc <nan>
 8007efe:	4682      	mov	sl, r0
 8007f00:	468b      	mov	fp, r1
 8007f02:	e672      	b.n	8007bea <_strtod_l+0x72>
 8007f04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f06:	f1b9 0f00 	cmp.w	r9, #0
 8007f0a:	bf08      	it	eq
 8007f0c:	46a9      	moveq	r9, r5
 8007f0e:	eba8 0303 	sub.w	r3, r8, r3
 8007f12:	2d10      	cmp	r5, #16
 8007f14:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007f16:	462c      	mov	r4, r5
 8007f18:	9309      	str	r3, [sp, #36]	@ 0x24
 8007f1a:	bfa8      	it	ge
 8007f1c:	2410      	movge	r4, #16
 8007f1e:	f7f8 fa61 	bl	80003e4 <__aeabi_ui2d>
 8007f22:	2d09      	cmp	r5, #9
 8007f24:	4682      	mov	sl, r0
 8007f26:	468b      	mov	fp, r1
 8007f28:	dc11      	bgt.n	8007f4e <_strtod_l+0x3d6>
 8007f2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f43f ae5c 	beq.w	8007bea <_strtod_l+0x72>
 8007f32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f34:	dd76      	ble.n	8008024 <_strtod_l+0x4ac>
 8007f36:	2b16      	cmp	r3, #22
 8007f38:	dc5d      	bgt.n	8007ff6 <_strtod_l+0x47e>
 8007f3a:	4972      	ldr	r1, [pc, #456]	@ (8008104 <_strtod_l+0x58c>)
 8007f3c:	4652      	mov	r2, sl
 8007f3e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f42:	465b      	mov	r3, fp
 8007f44:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f48:	f7f8 fac6 	bl	80004d8 <__aeabi_dmul>
 8007f4c:	e7d7      	b.n	8007efe <_strtod_l+0x386>
 8007f4e:	4b6d      	ldr	r3, [pc, #436]	@ (8008104 <_strtod_l+0x58c>)
 8007f50:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007f54:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007f58:	f7f8 fabe 	bl	80004d8 <__aeabi_dmul>
 8007f5c:	4682      	mov	sl, r0
 8007f5e:	4638      	mov	r0, r7
 8007f60:	468b      	mov	fp, r1
 8007f62:	f7f8 fa3f 	bl	80003e4 <__aeabi_ui2d>
 8007f66:	4602      	mov	r2, r0
 8007f68:	460b      	mov	r3, r1
 8007f6a:	4650      	mov	r0, sl
 8007f6c:	4659      	mov	r1, fp
 8007f6e:	f7f8 f8fd 	bl	800016c <__adddf3>
 8007f72:	2d0f      	cmp	r5, #15
 8007f74:	4682      	mov	sl, r0
 8007f76:	468b      	mov	fp, r1
 8007f78:	ddd7      	ble.n	8007f2a <_strtod_l+0x3b2>
 8007f7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f7c:	1b2c      	subs	r4, r5, r4
 8007f7e:	441c      	add	r4, r3
 8007f80:	2c00      	cmp	r4, #0
 8007f82:	f340 8093 	ble.w	80080ac <_strtod_l+0x534>
 8007f86:	f014 030f 	ands.w	r3, r4, #15
 8007f8a:	d00a      	beq.n	8007fa2 <_strtod_l+0x42a>
 8007f8c:	495d      	ldr	r1, [pc, #372]	@ (8008104 <_strtod_l+0x58c>)
 8007f8e:	4652      	mov	r2, sl
 8007f90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007f94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007f98:	465b      	mov	r3, fp
 8007f9a:	f7f8 fa9d 	bl	80004d8 <__aeabi_dmul>
 8007f9e:	4682      	mov	sl, r0
 8007fa0:	468b      	mov	fp, r1
 8007fa2:	f034 040f 	bics.w	r4, r4, #15
 8007fa6:	d073      	beq.n	8008090 <_strtod_l+0x518>
 8007fa8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8007fac:	dd49      	ble.n	8008042 <_strtod_l+0x4ca>
 8007fae:	2400      	movs	r4, #0
 8007fb0:	46a0      	mov	r8, r4
 8007fb2:	46a1      	mov	r9, r4
 8007fb4:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007fb6:	2322      	movs	r3, #34	@ 0x22
 8007fb8:	f04f 0a00 	mov.w	sl, #0
 8007fbc:	9a05      	ldr	r2, [sp, #20]
 8007fbe:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 80080fc <_strtod_l+0x584>
 8007fc2:	6013      	str	r3, [r2, #0]
 8007fc4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007fc6:	2b00      	cmp	r3, #0
 8007fc8:	f43f ae0f 	beq.w	8007bea <_strtod_l+0x72>
 8007fcc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007fce:	9805      	ldr	r0, [sp, #20]
 8007fd0:	f7ff f950 	bl	8007274 <_Bfree>
 8007fd4:	4649      	mov	r1, r9
 8007fd6:	9805      	ldr	r0, [sp, #20]
 8007fd8:	f7ff f94c 	bl	8007274 <_Bfree>
 8007fdc:	4641      	mov	r1, r8
 8007fde:	9805      	ldr	r0, [sp, #20]
 8007fe0:	f7ff f948 	bl	8007274 <_Bfree>
 8007fe4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007fe6:	9805      	ldr	r0, [sp, #20]
 8007fe8:	f7ff f944 	bl	8007274 <_Bfree>
 8007fec:	4621      	mov	r1, r4
 8007fee:	9805      	ldr	r0, [sp, #20]
 8007ff0:	f7ff f940 	bl	8007274 <_Bfree>
 8007ff4:	e5f9      	b.n	8007bea <_strtod_l+0x72>
 8007ff6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ff8:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	dbbc      	blt.n	8007f7a <_strtod_l+0x402>
 8008000:	4c40      	ldr	r4, [pc, #256]	@ (8008104 <_strtod_l+0x58c>)
 8008002:	f1c5 050f 	rsb	r5, r5, #15
 8008006:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800800a:	4652      	mov	r2, sl
 800800c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008010:	465b      	mov	r3, fp
 8008012:	f7f8 fa61 	bl	80004d8 <__aeabi_dmul>
 8008016:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008018:	1b5d      	subs	r5, r3, r5
 800801a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800801e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008022:	e791      	b.n	8007f48 <_strtod_l+0x3d0>
 8008024:	3316      	adds	r3, #22
 8008026:	dba8      	blt.n	8007f7a <_strtod_l+0x402>
 8008028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800802a:	4650      	mov	r0, sl
 800802c:	eba3 0808 	sub.w	r8, r3, r8
 8008030:	4b34      	ldr	r3, [pc, #208]	@ (8008104 <_strtod_l+0x58c>)
 8008032:	4659      	mov	r1, fp
 8008034:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008038:	e9d8 2300 	ldrd	r2, r3, [r8]
 800803c:	f7f8 fb76 	bl	800072c <__aeabi_ddiv>
 8008040:	e75d      	b.n	8007efe <_strtod_l+0x386>
 8008042:	2300      	movs	r3, #0
 8008044:	4650      	mov	r0, sl
 8008046:	4659      	mov	r1, fp
 8008048:	461e      	mov	r6, r3
 800804a:	4f2f      	ldr	r7, [pc, #188]	@ (8008108 <_strtod_l+0x590>)
 800804c:	1124      	asrs	r4, r4, #4
 800804e:	2c01      	cmp	r4, #1
 8008050:	dc21      	bgt.n	8008096 <_strtod_l+0x51e>
 8008052:	b10b      	cbz	r3, 8008058 <_strtod_l+0x4e0>
 8008054:	4682      	mov	sl, r0
 8008056:	468b      	mov	fp, r1
 8008058:	492b      	ldr	r1, [pc, #172]	@ (8008108 <_strtod_l+0x590>)
 800805a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800805e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008062:	4652      	mov	r2, sl
 8008064:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008068:	465b      	mov	r3, fp
 800806a:	f7f8 fa35 	bl	80004d8 <__aeabi_dmul>
 800806e:	4b23      	ldr	r3, [pc, #140]	@ (80080fc <_strtod_l+0x584>)
 8008070:	460a      	mov	r2, r1
 8008072:	400b      	ands	r3, r1
 8008074:	4925      	ldr	r1, [pc, #148]	@ (800810c <_strtod_l+0x594>)
 8008076:	4682      	mov	sl, r0
 8008078:	428b      	cmp	r3, r1
 800807a:	d898      	bhi.n	8007fae <_strtod_l+0x436>
 800807c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008080:	428b      	cmp	r3, r1
 8008082:	bf86      	itte	hi
 8008084:	f04f 3aff 	movhi.w	sl, #4294967295
 8008088:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8008110 <_strtod_l+0x598>
 800808c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008090:	2300      	movs	r3, #0
 8008092:	9308      	str	r3, [sp, #32]
 8008094:	e076      	b.n	8008184 <_strtod_l+0x60c>
 8008096:	07e2      	lsls	r2, r4, #31
 8008098:	d504      	bpl.n	80080a4 <_strtod_l+0x52c>
 800809a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800809e:	f7f8 fa1b 	bl	80004d8 <__aeabi_dmul>
 80080a2:	2301      	movs	r3, #1
 80080a4:	3601      	adds	r6, #1
 80080a6:	1064      	asrs	r4, r4, #1
 80080a8:	3708      	adds	r7, #8
 80080aa:	e7d0      	b.n	800804e <_strtod_l+0x4d6>
 80080ac:	d0f0      	beq.n	8008090 <_strtod_l+0x518>
 80080ae:	4264      	negs	r4, r4
 80080b0:	f014 020f 	ands.w	r2, r4, #15
 80080b4:	d00a      	beq.n	80080cc <_strtod_l+0x554>
 80080b6:	4b13      	ldr	r3, [pc, #76]	@ (8008104 <_strtod_l+0x58c>)
 80080b8:	4650      	mov	r0, sl
 80080ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080be:	4659      	mov	r1, fp
 80080c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080c4:	f7f8 fb32 	bl	800072c <__aeabi_ddiv>
 80080c8:	4682      	mov	sl, r0
 80080ca:	468b      	mov	fp, r1
 80080cc:	1124      	asrs	r4, r4, #4
 80080ce:	d0df      	beq.n	8008090 <_strtod_l+0x518>
 80080d0:	2c1f      	cmp	r4, #31
 80080d2:	dd1f      	ble.n	8008114 <_strtod_l+0x59c>
 80080d4:	2400      	movs	r4, #0
 80080d6:	46a0      	mov	r8, r4
 80080d8:	46a1      	mov	r9, r4
 80080da:	940b      	str	r4, [sp, #44]	@ 0x2c
 80080dc:	2322      	movs	r3, #34	@ 0x22
 80080de:	9a05      	ldr	r2, [sp, #20]
 80080e0:	f04f 0a00 	mov.w	sl, #0
 80080e4:	f04f 0b00 	mov.w	fp, #0
 80080e8:	6013      	str	r3, [r2, #0]
 80080ea:	e76b      	b.n	8007fc4 <_strtod_l+0x44c>
 80080ec:	0800a303 	.word	0x0800a303
 80080f0:	0800a640 	.word	0x0800a640
 80080f4:	0800a2fb 	.word	0x0800a2fb
 80080f8:	0800a3dd 	.word	0x0800a3dd
 80080fc:	7ff00000 	.word	0x7ff00000
 8008100:	0800a3d9 	.word	0x0800a3d9
 8008104:	0800a578 	.word	0x0800a578
 8008108:	0800a550 	.word	0x0800a550
 800810c:	7ca00000 	.word	0x7ca00000
 8008110:	7fefffff 	.word	0x7fefffff
 8008114:	f014 0310 	ands.w	r3, r4, #16
 8008118:	bf18      	it	ne
 800811a:	236a      	movne	r3, #106	@ 0x6a
 800811c:	4650      	mov	r0, sl
 800811e:	9308      	str	r3, [sp, #32]
 8008120:	4659      	mov	r1, fp
 8008122:	2300      	movs	r3, #0
 8008124:	4e77      	ldr	r6, [pc, #476]	@ (8008304 <_strtod_l+0x78c>)
 8008126:	07e7      	lsls	r7, r4, #31
 8008128:	d504      	bpl.n	8008134 <_strtod_l+0x5bc>
 800812a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800812e:	f7f8 f9d3 	bl	80004d8 <__aeabi_dmul>
 8008132:	2301      	movs	r3, #1
 8008134:	1064      	asrs	r4, r4, #1
 8008136:	f106 0608 	add.w	r6, r6, #8
 800813a:	d1f4      	bne.n	8008126 <_strtod_l+0x5ae>
 800813c:	b10b      	cbz	r3, 8008142 <_strtod_l+0x5ca>
 800813e:	4682      	mov	sl, r0
 8008140:	468b      	mov	fp, r1
 8008142:	9b08      	ldr	r3, [sp, #32]
 8008144:	b1b3      	cbz	r3, 8008174 <_strtod_l+0x5fc>
 8008146:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800814a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800814e:	2b00      	cmp	r3, #0
 8008150:	4659      	mov	r1, fp
 8008152:	dd0f      	ble.n	8008174 <_strtod_l+0x5fc>
 8008154:	2b1f      	cmp	r3, #31
 8008156:	dd58      	ble.n	800820a <_strtod_l+0x692>
 8008158:	2b34      	cmp	r3, #52	@ 0x34
 800815a:	bfd8      	it	le
 800815c:	f04f 33ff 	movle.w	r3, #4294967295
 8008160:	f04f 0a00 	mov.w	sl, #0
 8008164:	bfcf      	iteee	gt
 8008166:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800816a:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800816e:	4093      	lslle	r3, r2
 8008170:	ea03 0b01 	andle.w	fp, r3, r1
 8008174:	2200      	movs	r2, #0
 8008176:	2300      	movs	r3, #0
 8008178:	4650      	mov	r0, sl
 800817a:	4659      	mov	r1, fp
 800817c:	f7f8 fc14 	bl	80009a8 <__aeabi_dcmpeq>
 8008180:	2800      	cmp	r0, #0
 8008182:	d1a7      	bne.n	80080d4 <_strtod_l+0x55c>
 8008184:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008186:	464a      	mov	r2, r9
 8008188:	9300      	str	r3, [sp, #0]
 800818a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800818c:	462b      	mov	r3, r5
 800818e:	9805      	ldr	r0, [sp, #20]
 8008190:	f7ff f8d8 	bl	8007344 <__s2b>
 8008194:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008196:	2800      	cmp	r0, #0
 8008198:	f43f af09 	beq.w	8007fae <_strtod_l+0x436>
 800819c:	2400      	movs	r4, #0
 800819e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081a0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081a2:	2a00      	cmp	r2, #0
 80081a4:	eba3 0308 	sub.w	r3, r3, r8
 80081a8:	bfa8      	it	ge
 80081aa:	2300      	movge	r3, #0
 80081ac:	46a0      	mov	r8, r4
 80081ae:	9312      	str	r3, [sp, #72]	@ 0x48
 80081b0:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80081b4:	9316      	str	r3, [sp, #88]	@ 0x58
 80081b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081b8:	9805      	ldr	r0, [sp, #20]
 80081ba:	6859      	ldr	r1, [r3, #4]
 80081bc:	f7ff f81a 	bl	80071f4 <_Balloc>
 80081c0:	4681      	mov	r9, r0
 80081c2:	2800      	cmp	r0, #0
 80081c4:	f43f aef7 	beq.w	8007fb6 <_strtod_l+0x43e>
 80081c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081ca:	300c      	adds	r0, #12
 80081cc:	691a      	ldr	r2, [r3, #16]
 80081ce:	f103 010c 	add.w	r1, r3, #12
 80081d2:	3202      	adds	r2, #2
 80081d4:	0092      	lsls	r2, r2, #2
 80081d6:	f001 f903 	bl	80093e0 <memcpy>
 80081da:	ab1c      	add	r3, sp, #112	@ 0x70
 80081dc:	9301      	str	r3, [sp, #4]
 80081de:	ab1b      	add	r3, sp, #108	@ 0x6c
 80081e0:	9300      	str	r3, [sp, #0]
 80081e2:	4652      	mov	r2, sl
 80081e4:	465b      	mov	r3, fp
 80081e6:	9805      	ldr	r0, [sp, #20]
 80081e8:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80081ec:	f7ff fbd6 	bl	800799c <__d2b>
 80081f0:	901a      	str	r0, [sp, #104]	@ 0x68
 80081f2:	2800      	cmp	r0, #0
 80081f4:	f43f aedf 	beq.w	8007fb6 <_strtod_l+0x43e>
 80081f8:	2101      	movs	r1, #1
 80081fa:	9805      	ldr	r0, [sp, #20]
 80081fc:	f7ff f938 	bl	8007470 <__i2b>
 8008200:	4680      	mov	r8, r0
 8008202:	b948      	cbnz	r0, 8008218 <_strtod_l+0x6a0>
 8008204:	f04f 0800 	mov.w	r8, #0
 8008208:	e6d5      	b.n	8007fb6 <_strtod_l+0x43e>
 800820a:	f04f 32ff 	mov.w	r2, #4294967295
 800820e:	fa02 f303 	lsl.w	r3, r2, r3
 8008212:	ea03 0a0a 	and.w	sl, r3, sl
 8008216:	e7ad      	b.n	8008174 <_strtod_l+0x5fc>
 8008218:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800821a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800821c:	2d00      	cmp	r5, #0
 800821e:	bfab      	itete	ge
 8008220:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008222:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008224:	18ef      	addge	r7, r5, r3
 8008226:	1b5e      	sublt	r6, r3, r5
 8008228:	9b08      	ldr	r3, [sp, #32]
 800822a:	bfa8      	it	ge
 800822c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800822e:	eba5 0503 	sub.w	r5, r5, r3
 8008232:	4415      	add	r5, r2
 8008234:	4b34      	ldr	r3, [pc, #208]	@ (8008308 <_strtod_l+0x790>)
 8008236:	f105 35ff 	add.w	r5, r5, #4294967295
 800823a:	bfb8      	it	lt
 800823c:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800823e:	429d      	cmp	r5, r3
 8008240:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008244:	da50      	bge.n	80082e8 <_strtod_l+0x770>
 8008246:	1b5b      	subs	r3, r3, r5
 8008248:	2b1f      	cmp	r3, #31
 800824a:	f04f 0101 	mov.w	r1, #1
 800824e:	eba2 0203 	sub.w	r2, r2, r3
 8008252:	dc3d      	bgt.n	80082d0 <_strtod_l+0x758>
 8008254:	fa01 f303 	lsl.w	r3, r1, r3
 8008258:	9313      	str	r3, [sp, #76]	@ 0x4c
 800825a:	2300      	movs	r3, #0
 800825c:	9310      	str	r3, [sp, #64]	@ 0x40
 800825e:	18bd      	adds	r5, r7, r2
 8008260:	9b08      	ldr	r3, [sp, #32]
 8008262:	42af      	cmp	r7, r5
 8008264:	4416      	add	r6, r2
 8008266:	441e      	add	r6, r3
 8008268:	463b      	mov	r3, r7
 800826a:	bfa8      	it	ge
 800826c:	462b      	movge	r3, r5
 800826e:	42b3      	cmp	r3, r6
 8008270:	bfa8      	it	ge
 8008272:	4633      	movge	r3, r6
 8008274:	2b00      	cmp	r3, #0
 8008276:	bfc2      	ittt	gt
 8008278:	1aed      	subgt	r5, r5, r3
 800827a:	1af6      	subgt	r6, r6, r3
 800827c:	1aff      	subgt	r7, r7, r3
 800827e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008280:	2b00      	cmp	r3, #0
 8008282:	dd16      	ble.n	80082b2 <_strtod_l+0x73a>
 8008284:	4641      	mov	r1, r8
 8008286:	461a      	mov	r2, r3
 8008288:	9805      	ldr	r0, [sp, #20]
 800828a:	f7ff f9a9 	bl	80075e0 <__pow5mult>
 800828e:	4680      	mov	r8, r0
 8008290:	2800      	cmp	r0, #0
 8008292:	d0b7      	beq.n	8008204 <_strtod_l+0x68c>
 8008294:	4601      	mov	r1, r0
 8008296:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008298:	9805      	ldr	r0, [sp, #20]
 800829a:	f7ff f8ff 	bl	800749c <__multiply>
 800829e:	900a      	str	r0, [sp, #40]	@ 0x28
 80082a0:	2800      	cmp	r0, #0
 80082a2:	f43f ae88 	beq.w	8007fb6 <_strtod_l+0x43e>
 80082a6:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082a8:	9805      	ldr	r0, [sp, #20]
 80082aa:	f7fe ffe3 	bl	8007274 <_Bfree>
 80082ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80082b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80082b2:	2d00      	cmp	r5, #0
 80082b4:	dc1d      	bgt.n	80082f2 <_strtod_l+0x77a>
 80082b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	dd27      	ble.n	800830c <_strtod_l+0x794>
 80082bc:	4649      	mov	r1, r9
 80082be:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80082c0:	9805      	ldr	r0, [sp, #20]
 80082c2:	f7ff f98d 	bl	80075e0 <__pow5mult>
 80082c6:	4681      	mov	r9, r0
 80082c8:	bb00      	cbnz	r0, 800830c <_strtod_l+0x794>
 80082ca:	f04f 0900 	mov.w	r9, #0
 80082ce:	e672      	b.n	8007fb6 <_strtod_l+0x43e>
 80082d0:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80082d4:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80082d8:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80082dc:	35e2      	adds	r5, #226	@ 0xe2
 80082de:	fa01 f305 	lsl.w	r3, r1, r5
 80082e2:	9310      	str	r3, [sp, #64]	@ 0x40
 80082e4:	9113      	str	r1, [sp, #76]	@ 0x4c
 80082e6:	e7ba      	b.n	800825e <_strtod_l+0x6e6>
 80082e8:	2300      	movs	r3, #0
 80082ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80082ec:	2301      	movs	r3, #1
 80082ee:	9313      	str	r3, [sp, #76]	@ 0x4c
 80082f0:	e7b5      	b.n	800825e <_strtod_l+0x6e6>
 80082f2:	462a      	mov	r2, r5
 80082f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80082f6:	9805      	ldr	r0, [sp, #20]
 80082f8:	f7ff f9cc 	bl	8007694 <__lshift>
 80082fc:	901a      	str	r0, [sp, #104]	@ 0x68
 80082fe:	2800      	cmp	r0, #0
 8008300:	d1d9      	bne.n	80082b6 <_strtod_l+0x73e>
 8008302:	e658      	b.n	8007fb6 <_strtod_l+0x43e>
 8008304:	0800a668 	.word	0x0800a668
 8008308:	fffffc02 	.word	0xfffffc02
 800830c:	2e00      	cmp	r6, #0
 800830e:	dd07      	ble.n	8008320 <_strtod_l+0x7a8>
 8008310:	4649      	mov	r1, r9
 8008312:	4632      	mov	r2, r6
 8008314:	9805      	ldr	r0, [sp, #20]
 8008316:	f7ff f9bd 	bl	8007694 <__lshift>
 800831a:	4681      	mov	r9, r0
 800831c:	2800      	cmp	r0, #0
 800831e:	d0d4      	beq.n	80082ca <_strtod_l+0x752>
 8008320:	2f00      	cmp	r7, #0
 8008322:	dd08      	ble.n	8008336 <_strtod_l+0x7be>
 8008324:	4641      	mov	r1, r8
 8008326:	463a      	mov	r2, r7
 8008328:	9805      	ldr	r0, [sp, #20]
 800832a:	f7ff f9b3 	bl	8007694 <__lshift>
 800832e:	4680      	mov	r8, r0
 8008330:	2800      	cmp	r0, #0
 8008332:	f43f ae40 	beq.w	8007fb6 <_strtod_l+0x43e>
 8008336:	464a      	mov	r2, r9
 8008338:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800833a:	9805      	ldr	r0, [sp, #20]
 800833c:	f7ff fa32 	bl	80077a4 <__mdiff>
 8008340:	4604      	mov	r4, r0
 8008342:	2800      	cmp	r0, #0
 8008344:	f43f ae37 	beq.w	8007fb6 <_strtod_l+0x43e>
 8008348:	68c3      	ldr	r3, [r0, #12]
 800834a:	4641      	mov	r1, r8
 800834c:	930f      	str	r3, [sp, #60]	@ 0x3c
 800834e:	2300      	movs	r3, #0
 8008350:	60c3      	str	r3, [r0, #12]
 8008352:	f7ff fa0b 	bl	800776c <__mcmp>
 8008356:	2800      	cmp	r0, #0
 8008358:	da3d      	bge.n	80083d6 <_strtod_l+0x85e>
 800835a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800835c:	ea53 030a 	orrs.w	r3, r3, sl
 8008360:	d163      	bne.n	800842a <_strtod_l+0x8b2>
 8008362:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008366:	2b00      	cmp	r3, #0
 8008368:	d15f      	bne.n	800842a <_strtod_l+0x8b2>
 800836a:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800836e:	0d1b      	lsrs	r3, r3, #20
 8008370:	051b      	lsls	r3, r3, #20
 8008372:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8008376:	d958      	bls.n	800842a <_strtod_l+0x8b2>
 8008378:	6963      	ldr	r3, [r4, #20]
 800837a:	b913      	cbnz	r3, 8008382 <_strtod_l+0x80a>
 800837c:	6923      	ldr	r3, [r4, #16]
 800837e:	2b01      	cmp	r3, #1
 8008380:	dd53      	ble.n	800842a <_strtod_l+0x8b2>
 8008382:	4621      	mov	r1, r4
 8008384:	2201      	movs	r2, #1
 8008386:	9805      	ldr	r0, [sp, #20]
 8008388:	f7ff f984 	bl	8007694 <__lshift>
 800838c:	4641      	mov	r1, r8
 800838e:	4604      	mov	r4, r0
 8008390:	f7ff f9ec 	bl	800776c <__mcmp>
 8008394:	2800      	cmp	r0, #0
 8008396:	dd48      	ble.n	800842a <_strtod_l+0x8b2>
 8008398:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800839c:	9a08      	ldr	r2, [sp, #32]
 800839e:	0d1b      	lsrs	r3, r3, #20
 80083a0:	051b      	lsls	r3, r3, #20
 80083a2:	2a00      	cmp	r2, #0
 80083a4:	d062      	beq.n	800846c <_strtod_l+0x8f4>
 80083a6:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80083aa:	d85f      	bhi.n	800846c <_strtod_l+0x8f4>
 80083ac:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80083b0:	f67f ae94 	bls.w	80080dc <_strtod_l+0x564>
 80083b4:	4650      	mov	r0, sl
 80083b6:	4659      	mov	r1, fp
 80083b8:	4ba3      	ldr	r3, [pc, #652]	@ (8008648 <_strtod_l+0xad0>)
 80083ba:	2200      	movs	r2, #0
 80083bc:	f7f8 f88c 	bl	80004d8 <__aeabi_dmul>
 80083c0:	4ba2      	ldr	r3, [pc, #648]	@ (800864c <_strtod_l+0xad4>)
 80083c2:	4682      	mov	sl, r0
 80083c4:	400b      	ands	r3, r1
 80083c6:	468b      	mov	fp, r1
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	f47f adff 	bne.w	8007fcc <_strtod_l+0x454>
 80083ce:	2322      	movs	r3, #34	@ 0x22
 80083d0:	9a05      	ldr	r2, [sp, #20]
 80083d2:	6013      	str	r3, [r2, #0]
 80083d4:	e5fa      	b.n	8007fcc <_strtod_l+0x454>
 80083d6:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80083da:	d165      	bne.n	80084a8 <_strtod_l+0x930>
 80083dc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80083de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80083e2:	b35a      	cbz	r2, 800843c <_strtod_l+0x8c4>
 80083e4:	4a9a      	ldr	r2, [pc, #616]	@ (8008650 <_strtod_l+0xad8>)
 80083e6:	4293      	cmp	r3, r2
 80083e8:	d12b      	bne.n	8008442 <_strtod_l+0x8ca>
 80083ea:	9b08      	ldr	r3, [sp, #32]
 80083ec:	4651      	mov	r1, sl
 80083ee:	b303      	cbz	r3, 8008432 <_strtod_l+0x8ba>
 80083f0:	465a      	mov	r2, fp
 80083f2:	4b96      	ldr	r3, [pc, #600]	@ (800864c <_strtod_l+0xad4>)
 80083f4:	4013      	ands	r3, r2
 80083f6:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 80083fa:	f04f 32ff 	mov.w	r2, #4294967295
 80083fe:	d81b      	bhi.n	8008438 <_strtod_l+0x8c0>
 8008400:	0d1b      	lsrs	r3, r3, #20
 8008402:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008406:	fa02 f303 	lsl.w	r3, r2, r3
 800840a:	4299      	cmp	r1, r3
 800840c:	d119      	bne.n	8008442 <_strtod_l+0x8ca>
 800840e:	4b91      	ldr	r3, [pc, #580]	@ (8008654 <_strtod_l+0xadc>)
 8008410:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008412:	429a      	cmp	r2, r3
 8008414:	d102      	bne.n	800841c <_strtod_l+0x8a4>
 8008416:	3101      	adds	r1, #1
 8008418:	f43f adcd 	beq.w	8007fb6 <_strtod_l+0x43e>
 800841c:	f04f 0a00 	mov.w	sl, #0
 8008420:	4b8a      	ldr	r3, [pc, #552]	@ (800864c <_strtod_l+0xad4>)
 8008422:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008424:	401a      	ands	r2, r3
 8008426:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800842a:	9b08      	ldr	r3, [sp, #32]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1c1      	bne.n	80083b4 <_strtod_l+0x83c>
 8008430:	e5cc      	b.n	8007fcc <_strtod_l+0x454>
 8008432:	f04f 33ff 	mov.w	r3, #4294967295
 8008436:	e7e8      	b.n	800840a <_strtod_l+0x892>
 8008438:	4613      	mov	r3, r2
 800843a:	e7e6      	b.n	800840a <_strtod_l+0x892>
 800843c:	ea53 030a 	orrs.w	r3, r3, sl
 8008440:	d0aa      	beq.n	8008398 <_strtod_l+0x820>
 8008442:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008444:	b1db      	cbz	r3, 800847e <_strtod_l+0x906>
 8008446:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8008448:	4213      	tst	r3, r2
 800844a:	d0ee      	beq.n	800842a <_strtod_l+0x8b2>
 800844c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800844e:	4650      	mov	r0, sl
 8008450:	4659      	mov	r1, fp
 8008452:	9a08      	ldr	r2, [sp, #32]
 8008454:	b1bb      	cbz	r3, 8008486 <_strtod_l+0x90e>
 8008456:	f7ff fb6d 	bl	8007b34 <sulp>
 800845a:	4602      	mov	r2, r0
 800845c:	460b      	mov	r3, r1
 800845e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008462:	f7f7 fe83 	bl	800016c <__adddf3>
 8008466:	4682      	mov	sl, r0
 8008468:	468b      	mov	fp, r1
 800846a:	e7de      	b.n	800842a <_strtod_l+0x8b2>
 800846c:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8008470:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008474:	f04f 3aff 	mov.w	sl, #4294967295
 8008478:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800847c:	e7d5      	b.n	800842a <_strtod_l+0x8b2>
 800847e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008480:	ea13 0f0a 	tst.w	r3, sl
 8008484:	e7e1      	b.n	800844a <_strtod_l+0x8d2>
 8008486:	f7ff fb55 	bl	8007b34 <sulp>
 800848a:	4602      	mov	r2, r0
 800848c:	460b      	mov	r3, r1
 800848e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008492:	f7f7 fe69 	bl	8000168 <__aeabi_dsub>
 8008496:	2200      	movs	r2, #0
 8008498:	2300      	movs	r3, #0
 800849a:	4682      	mov	sl, r0
 800849c:	468b      	mov	fp, r1
 800849e:	f7f8 fa83 	bl	80009a8 <__aeabi_dcmpeq>
 80084a2:	2800      	cmp	r0, #0
 80084a4:	d0c1      	beq.n	800842a <_strtod_l+0x8b2>
 80084a6:	e619      	b.n	80080dc <_strtod_l+0x564>
 80084a8:	4641      	mov	r1, r8
 80084aa:	4620      	mov	r0, r4
 80084ac:	f7ff face 	bl	8007a4c <__ratio>
 80084b0:	2200      	movs	r2, #0
 80084b2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80084b6:	4606      	mov	r6, r0
 80084b8:	460f      	mov	r7, r1
 80084ba:	f7f8 fa89 	bl	80009d0 <__aeabi_dcmple>
 80084be:	2800      	cmp	r0, #0
 80084c0:	d06d      	beq.n	800859e <_strtod_l+0xa26>
 80084c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d178      	bne.n	80085ba <_strtod_l+0xa42>
 80084c8:	f1ba 0f00 	cmp.w	sl, #0
 80084cc:	d156      	bne.n	800857c <_strtod_l+0xa04>
 80084ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80084d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d158      	bne.n	800858a <_strtod_l+0xa12>
 80084d8:	2200      	movs	r2, #0
 80084da:	4630      	mov	r0, r6
 80084dc:	4639      	mov	r1, r7
 80084de:	4b5e      	ldr	r3, [pc, #376]	@ (8008658 <_strtod_l+0xae0>)
 80084e0:	f7f8 fa6c 	bl	80009bc <__aeabi_dcmplt>
 80084e4:	2800      	cmp	r0, #0
 80084e6:	d157      	bne.n	8008598 <_strtod_l+0xa20>
 80084e8:	4630      	mov	r0, r6
 80084ea:	4639      	mov	r1, r7
 80084ec:	2200      	movs	r2, #0
 80084ee:	4b5b      	ldr	r3, [pc, #364]	@ (800865c <_strtod_l+0xae4>)
 80084f0:	f7f7 fff2 	bl	80004d8 <__aeabi_dmul>
 80084f4:	4606      	mov	r6, r0
 80084f6:	460f      	mov	r7, r1
 80084f8:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 80084fc:	9606      	str	r6, [sp, #24]
 80084fe:	9307      	str	r3, [sp, #28]
 8008500:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008504:	4d51      	ldr	r5, [pc, #324]	@ (800864c <_strtod_l+0xad4>)
 8008506:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800850a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800850c:	401d      	ands	r5, r3
 800850e:	4b54      	ldr	r3, [pc, #336]	@ (8008660 <_strtod_l+0xae8>)
 8008510:	429d      	cmp	r5, r3
 8008512:	f040 80ab 	bne.w	800866c <_strtod_l+0xaf4>
 8008516:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008518:	4650      	mov	r0, sl
 800851a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800851e:	4659      	mov	r1, fp
 8008520:	f7ff f9d4 	bl	80078cc <__ulp>
 8008524:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008528:	f7f7 ffd6 	bl	80004d8 <__aeabi_dmul>
 800852c:	4652      	mov	r2, sl
 800852e:	465b      	mov	r3, fp
 8008530:	f7f7 fe1c 	bl	800016c <__adddf3>
 8008534:	460b      	mov	r3, r1
 8008536:	4945      	ldr	r1, [pc, #276]	@ (800864c <_strtod_l+0xad4>)
 8008538:	4a4a      	ldr	r2, [pc, #296]	@ (8008664 <_strtod_l+0xaec>)
 800853a:	4019      	ands	r1, r3
 800853c:	4291      	cmp	r1, r2
 800853e:	4682      	mov	sl, r0
 8008540:	d942      	bls.n	80085c8 <_strtod_l+0xa50>
 8008542:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008544:	4b43      	ldr	r3, [pc, #268]	@ (8008654 <_strtod_l+0xadc>)
 8008546:	429a      	cmp	r2, r3
 8008548:	d103      	bne.n	8008552 <_strtod_l+0x9da>
 800854a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800854c:	3301      	adds	r3, #1
 800854e:	f43f ad32 	beq.w	8007fb6 <_strtod_l+0x43e>
 8008552:	f04f 3aff 	mov.w	sl, #4294967295
 8008556:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8008654 <_strtod_l+0xadc>
 800855a:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800855c:	9805      	ldr	r0, [sp, #20]
 800855e:	f7fe fe89 	bl	8007274 <_Bfree>
 8008562:	4649      	mov	r1, r9
 8008564:	9805      	ldr	r0, [sp, #20]
 8008566:	f7fe fe85 	bl	8007274 <_Bfree>
 800856a:	4641      	mov	r1, r8
 800856c:	9805      	ldr	r0, [sp, #20]
 800856e:	f7fe fe81 	bl	8007274 <_Bfree>
 8008572:	4621      	mov	r1, r4
 8008574:	9805      	ldr	r0, [sp, #20]
 8008576:	f7fe fe7d 	bl	8007274 <_Bfree>
 800857a:	e61c      	b.n	80081b6 <_strtod_l+0x63e>
 800857c:	f1ba 0f01 	cmp.w	sl, #1
 8008580:	d103      	bne.n	800858a <_strtod_l+0xa12>
 8008582:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008584:	2b00      	cmp	r3, #0
 8008586:	f43f ada9 	beq.w	80080dc <_strtod_l+0x564>
 800858a:	2200      	movs	r2, #0
 800858c:	4b36      	ldr	r3, [pc, #216]	@ (8008668 <_strtod_l+0xaf0>)
 800858e:	2600      	movs	r6, #0
 8008590:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8008594:	4f30      	ldr	r7, [pc, #192]	@ (8008658 <_strtod_l+0xae0>)
 8008596:	e7b3      	b.n	8008500 <_strtod_l+0x988>
 8008598:	2600      	movs	r6, #0
 800859a:	4f30      	ldr	r7, [pc, #192]	@ (800865c <_strtod_l+0xae4>)
 800859c:	e7ac      	b.n	80084f8 <_strtod_l+0x980>
 800859e:	4630      	mov	r0, r6
 80085a0:	4639      	mov	r1, r7
 80085a2:	4b2e      	ldr	r3, [pc, #184]	@ (800865c <_strtod_l+0xae4>)
 80085a4:	2200      	movs	r2, #0
 80085a6:	f7f7 ff97 	bl	80004d8 <__aeabi_dmul>
 80085aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80085ac:	4606      	mov	r6, r0
 80085ae:	460f      	mov	r7, r1
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d0a1      	beq.n	80084f8 <_strtod_l+0x980>
 80085b4:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80085b8:	e7a2      	b.n	8008500 <_strtod_l+0x988>
 80085ba:	2200      	movs	r2, #0
 80085bc:	4b26      	ldr	r3, [pc, #152]	@ (8008658 <_strtod_l+0xae0>)
 80085be:	4616      	mov	r6, r2
 80085c0:	461f      	mov	r7, r3
 80085c2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80085c6:	e79b      	b.n	8008500 <_strtod_l+0x988>
 80085c8:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80085cc:	9b08      	ldr	r3, [sp, #32]
 80085ce:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d1c1      	bne.n	800855a <_strtod_l+0x9e2>
 80085d6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80085da:	0d1b      	lsrs	r3, r3, #20
 80085dc:	051b      	lsls	r3, r3, #20
 80085de:	429d      	cmp	r5, r3
 80085e0:	d1bb      	bne.n	800855a <_strtod_l+0x9e2>
 80085e2:	4630      	mov	r0, r6
 80085e4:	4639      	mov	r1, r7
 80085e6:	f7f8 fabf 	bl	8000b68 <__aeabi_d2lz>
 80085ea:	f7f7 ff47 	bl	800047c <__aeabi_l2d>
 80085ee:	4602      	mov	r2, r0
 80085f0:	460b      	mov	r3, r1
 80085f2:	4630      	mov	r0, r6
 80085f4:	4639      	mov	r1, r7
 80085f6:	f7f7 fdb7 	bl	8000168 <__aeabi_dsub>
 80085fa:	460b      	mov	r3, r1
 80085fc:	4602      	mov	r2, r0
 80085fe:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8008602:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8008606:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008608:	ea46 060a 	orr.w	r6, r6, sl
 800860c:	431e      	orrs	r6, r3
 800860e:	d06a      	beq.n	80086e6 <_strtod_l+0xb6e>
 8008610:	a309      	add	r3, pc, #36	@ (adr r3, 8008638 <_strtod_l+0xac0>)
 8008612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008616:	f7f8 f9d1 	bl	80009bc <__aeabi_dcmplt>
 800861a:	2800      	cmp	r0, #0
 800861c:	f47f acd6 	bne.w	8007fcc <_strtod_l+0x454>
 8008620:	a307      	add	r3, pc, #28	@ (adr r3, 8008640 <_strtod_l+0xac8>)
 8008622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008626:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800862a:	f7f8 f9e5 	bl	80009f8 <__aeabi_dcmpgt>
 800862e:	2800      	cmp	r0, #0
 8008630:	d093      	beq.n	800855a <_strtod_l+0x9e2>
 8008632:	e4cb      	b.n	8007fcc <_strtod_l+0x454>
 8008634:	f3af 8000 	nop.w
 8008638:	94a03595 	.word	0x94a03595
 800863c:	3fdfffff 	.word	0x3fdfffff
 8008640:	35afe535 	.word	0x35afe535
 8008644:	3fe00000 	.word	0x3fe00000
 8008648:	39500000 	.word	0x39500000
 800864c:	7ff00000 	.word	0x7ff00000
 8008650:	000fffff 	.word	0x000fffff
 8008654:	7fefffff 	.word	0x7fefffff
 8008658:	3ff00000 	.word	0x3ff00000
 800865c:	3fe00000 	.word	0x3fe00000
 8008660:	7fe00000 	.word	0x7fe00000
 8008664:	7c9fffff 	.word	0x7c9fffff
 8008668:	bff00000 	.word	0xbff00000
 800866c:	9b08      	ldr	r3, [sp, #32]
 800866e:	b323      	cbz	r3, 80086ba <_strtod_l+0xb42>
 8008670:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8008674:	d821      	bhi.n	80086ba <_strtod_l+0xb42>
 8008676:	a328      	add	r3, pc, #160	@ (adr r3, 8008718 <_strtod_l+0xba0>)
 8008678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800867c:	4630      	mov	r0, r6
 800867e:	4639      	mov	r1, r7
 8008680:	f7f8 f9a6 	bl	80009d0 <__aeabi_dcmple>
 8008684:	b1a0      	cbz	r0, 80086b0 <_strtod_l+0xb38>
 8008686:	4639      	mov	r1, r7
 8008688:	4630      	mov	r0, r6
 800868a:	f7f8 f9fd 	bl	8000a88 <__aeabi_d2uiz>
 800868e:	2801      	cmp	r0, #1
 8008690:	bf38      	it	cc
 8008692:	2001      	movcc	r0, #1
 8008694:	f7f7 fea6 	bl	80003e4 <__aeabi_ui2d>
 8008698:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800869a:	4606      	mov	r6, r0
 800869c:	460f      	mov	r7, r1
 800869e:	b9fb      	cbnz	r3, 80086e0 <_strtod_l+0xb68>
 80086a0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80086a4:	9014      	str	r0, [sp, #80]	@ 0x50
 80086a6:	9315      	str	r3, [sp, #84]	@ 0x54
 80086a8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 80086ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80086b0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80086b2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 80086b6:	1b5b      	subs	r3, r3, r5
 80086b8:	9311      	str	r3, [sp, #68]	@ 0x44
 80086ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80086be:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 80086c2:	f7ff f903 	bl	80078cc <__ulp>
 80086c6:	4602      	mov	r2, r0
 80086c8:	460b      	mov	r3, r1
 80086ca:	4650      	mov	r0, sl
 80086cc:	4659      	mov	r1, fp
 80086ce:	f7f7 ff03 	bl	80004d8 <__aeabi_dmul>
 80086d2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80086d6:	f7f7 fd49 	bl	800016c <__adddf3>
 80086da:	4682      	mov	sl, r0
 80086dc:	468b      	mov	fp, r1
 80086de:	e775      	b.n	80085cc <_strtod_l+0xa54>
 80086e0:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 80086e4:	e7e0      	b.n	80086a8 <_strtod_l+0xb30>
 80086e6:	a30e      	add	r3, pc, #56	@ (adr r3, 8008720 <_strtod_l+0xba8>)
 80086e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086ec:	f7f8 f966 	bl	80009bc <__aeabi_dcmplt>
 80086f0:	e79d      	b.n	800862e <_strtod_l+0xab6>
 80086f2:	2300      	movs	r3, #0
 80086f4:	930e      	str	r3, [sp, #56]	@ 0x38
 80086f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80086f8:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80086fa:	6013      	str	r3, [r2, #0]
 80086fc:	f7ff ba79 	b.w	8007bf2 <_strtod_l+0x7a>
 8008700:	2a65      	cmp	r2, #101	@ 0x65
 8008702:	f43f ab72 	beq.w	8007dea <_strtod_l+0x272>
 8008706:	2a45      	cmp	r2, #69	@ 0x45
 8008708:	f43f ab6f 	beq.w	8007dea <_strtod_l+0x272>
 800870c:	2301      	movs	r3, #1
 800870e:	f7ff bbaa 	b.w	8007e66 <_strtod_l+0x2ee>
 8008712:	bf00      	nop
 8008714:	f3af 8000 	nop.w
 8008718:	ffc00000 	.word	0xffc00000
 800871c:	41dfffff 	.word	0x41dfffff
 8008720:	94a03595 	.word	0x94a03595
 8008724:	3fcfffff 	.word	0x3fcfffff

08008728 <_strtod_r>:
 8008728:	4b01      	ldr	r3, [pc, #4]	@ (8008730 <_strtod_r+0x8>)
 800872a:	f7ff ba25 	b.w	8007b78 <_strtod_l>
 800872e:	bf00      	nop
 8008730:	20000068 	.word	0x20000068

08008734 <_strtol_l.isra.0>:
 8008734:	2b24      	cmp	r3, #36	@ 0x24
 8008736:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800873a:	4686      	mov	lr, r0
 800873c:	4690      	mov	r8, r2
 800873e:	d801      	bhi.n	8008744 <_strtol_l.isra.0+0x10>
 8008740:	2b01      	cmp	r3, #1
 8008742:	d106      	bne.n	8008752 <_strtol_l.isra.0+0x1e>
 8008744:	f7fd fd9e 	bl	8006284 <__errno>
 8008748:	2316      	movs	r3, #22
 800874a:	6003      	str	r3, [r0, #0]
 800874c:	2000      	movs	r0, #0
 800874e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008752:	460d      	mov	r5, r1
 8008754:	4833      	ldr	r0, [pc, #204]	@ (8008824 <_strtol_l.isra.0+0xf0>)
 8008756:	462a      	mov	r2, r5
 8008758:	f815 4b01 	ldrb.w	r4, [r5], #1
 800875c:	5d06      	ldrb	r6, [r0, r4]
 800875e:	f016 0608 	ands.w	r6, r6, #8
 8008762:	d1f8      	bne.n	8008756 <_strtol_l.isra.0+0x22>
 8008764:	2c2d      	cmp	r4, #45	@ 0x2d
 8008766:	d110      	bne.n	800878a <_strtol_l.isra.0+0x56>
 8008768:	2601      	movs	r6, #1
 800876a:	782c      	ldrb	r4, [r5, #0]
 800876c:	1c95      	adds	r5, r2, #2
 800876e:	f033 0210 	bics.w	r2, r3, #16
 8008772:	d115      	bne.n	80087a0 <_strtol_l.isra.0+0x6c>
 8008774:	2c30      	cmp	r4, #48	@ 0x30
 8008776:	d10d      	bne.n	8008794 <_strtol_l.isra.0+0x60>
 8008778:	782a      	ldrb	r2, [r5, #0]
 800877a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800877e:	2a58      	cmp	r2, #88	@ 0x58
 8008780:	d108      	bne.n	8008794 <_strtol_l.isra.0+0x60>
 8008782:	786c      	ldrb	r4, [r5, #1]
 8008784:	3502      	adds	r5, #2
 8008786:	2310      	movs	r3, #16
 8008788:	e00a      	b.n	80087a0 <_strtol_l.isra.0+0x6c>
 800878a:	2c2b      	cmp	r4, #43	@ 0x2b
 800878c:	bf04      	itt	eq
 800878e:	782c      	ldrbeq	r4, [r5, #0]
 8008790:	1c95      	addeq	r5, r2, #2
 8008792:	e7ec      	b.n	800876e <_strtol_l.isra.0+0x3a>
 8008794:	2b00      	cmp	r3, #0
 8008796:	d1f6      	bne.n	8008786 <_strtol_l.isra.0+0x52>
 8008798:	2c30      	cmp	r4, #48	@ 0x30
 800879a:	bf14      	ite	ne
 800879c:	230a      	movne	r3, #10
 800879e:	2308      	moveq	r3, #8
 80087a0:	2200      	movs	r2, #0
 80087a2:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80087a6:	f10c 3cff 	add.w	ip, ip, #4294967295
 80087aa:	fbbc f9f3 	udiv	r9, ip, r3
 80087ae:	4610      	mov	r0, r2
 80087b0:	fb03 ca19 	mls	sl, r3, r9, ip
 80087b4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 80087b8:	2f09      	cmp	r7, #9
 80087ba:	d80f      	bhi.n	80087dc <_strtol_l.isra.0+0xa8>
 80087bc:	463c      	mov	r4, r7
 80087be:	42a3      	cmp	r3, r4
 80087c0:	dd1b      	ble.n	80087fa <_strtol_l.isra.0+0xc6>
 80087c2:	1c57      	adds	r7, r2, #1
 80087c4:	d007      	beq.n	80087d6 <_strtol_l.isra.0+0xa2>
 80087c6:	4581      	cmp	r9, r0
 80087c8:	d314      	bcc.n	80087f4 <_strtol_l.isra.0+0xc0>
 80087ca:	d101      	bne.n	80087d0 <_strtol_l.isra.0+0x9c>
 80087cc:	45a2      	cmp	sl, r4
 80087ce:	db11      	blt.n	80087f4 <_strtol_l.isra.0+0xc0>
 80087d0:	2201      	movs	r2, #1
 80087d2:	fb00 4003 	mla	r0, r0, r3, r4
 80087d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80087da:	e7eb      	b.n	80087b4 <_strtol_l.isra.0+0x80>
 80087dc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80087e0:	2f19      	cmp	r7, #25
 80087e2:	d801      	bhi.n	80087e8 <_strtol_l.isra.0+0xb4>
 80087e4:	3c37      	subs	r4, #55	@ 0x37
 80087e6:	e7ea      	b.n	80087be <_strtol_l.isra.0+0x8a>
 80087e8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80087ec:	2f19      	cmp	r7, #25
 80087ee:	d804      	bhi.n	80087fa <_strtol_l.isra.0+0xc6>
 80087f0:	3c57      	subs	r4, #87	@ 0x57
 80087f2:	e7e4      	b.n	80087be <_strtol_l.isra.0+0x8a>
 80087f4:	f04f 32ff 	mov.w	r2, #4294967295
 80087f8:	e7ed      	b.n	80087d6 <_strtol_l.isra.0+0xa2>
 80087fa:	1c53      	adds	r3, r2, #1
 80087fc:	d108      	bne.n	8008810 <_strtol_l.isra.0+0xdc>
 80087fe:	2322      	movs	r3, #34	@ 0x22
 8008800:	4660      	mov	r0, ip
 8008802:	f8ce 3000 	str.w	r3, [lr]
 8008806:	f1b8 0f00 	cmp.w	r8, #0
 800880a:	d0a0      	beq.n	800874e <_strtol_l.isra.0+0x1a>
 800880c:	1e69      	subs	r1, r5, #1
 800880e:	e006      	b.n	800881e <_strtol_l.isra.0+0xea>
 8008810:	b106      	cbz	r6, 8008814 <_strtol_l.isra.0+0xe0>
 8008812:	4240      	negs	r0, r0
 8008814:	f1b8 0f00 	cmp.w	r8, #0
 8008818:	d099      	beq.n	800874e <_strtol_l.isra.0+0x1a>
 800881a:	2a00      	cmp	r2, #0
 800881c:	d1f6      	bne.n	800880c <_strtol_l.isra.0+0xd8>
 800881e:	f8c8 1000 	str.w	r1, [r8]
 8008822:	e794      	b.n	800874e <_strtol_l.isra.0+0x1a>
 8008824:	0800a691 	.word	0x0800a691

08008828 <_strtol_r>:
 8008828:	f7ff bf84 	b.w	8008734 <_strtol_l.isra.0>

0800882c <__ssputs_r>:
 800882c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008830:	461f      	mov	r7, r3
 8008832:	688e      	ldr	r6, [r1, #8]
 8008834:	4682      	mov	sl, r0
 8008836:	42be      	cmp	r6, r7
 8008838:	460c      	mov	r4, r1
 800883a:	4690      	mov	r8, r2
 800883c:	680b      	ldr	r3, [r1, #0]
 800883e:	d82d      	bhi.n	800889c <__ssputs_r+0x70>
 8008840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008844:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008848:	d026      	beq.n	8008898 <__ssputs_r+0x6c>
 800884a:	6965      	ldr	r5, [r4, #20]
 800884c:	6909      	ldr	r1, [r1, #16]
 800884e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008852:	eba3 0901 	sub.w	r9, r3, r1
 8008856:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800885a:	1c7b      	adds	r3, r7, #1
 800885c:	444b      	add	r3, r9
 800885e:	106d      	asrs	r5, r5, #1
 8008860:	429d      	cmp	r5, r3
 8008862:	bf38      	it	cc
 8008864:	461d      	movcc	r5, r3
 8008866:	0553      	lsls	r3, r2, #21
 8008868:	d527      	bpl.n	80088ba <__ssputs_r+0x8e>
 800886a:	4629      	mov	r1, r5
 800886c:	f7fe fc36 	bl	80070dc <_malloc_r>
 8008870:	4606      	mov	r6, r0
 8008872:	b360      	cbz	r0, 80088ce <__ssputs_r+0xa2>
 8008874:	464a      	mov	r2, r9
 8008876:	6921      	ldr	r1, [r4, #16]
 8008878:	f000 fdb2 	bl	80093e0 <memcpy>
 800887c:	89a3      	ldrh	r3, [r4, #12]
 800887e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008882:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008886:	81a3      	strh	r3, [r4, #12]
 8008888:	6126      	str	r6, [r4, #16]
 800888a:	444e      	add	r6, r9
 800888c:	6026      	str	r6, [r4, #0]
 800888e:	463e      	mov	r6, r7
 8008890:	6165      	str	r5, [r4, #20]
 8008892:	eba5 0509 	sub.w	r5, r5, r9
 8008896:	60a5      	str	r5, [r4, #8]
 8008898:	42be      	cmp	r6, r7
 800889a:	d900      	bls.n	800889e <__ssputs_r+0x72>
 800889c:	463e      	mov	r6, r7
 800889e:	4632      	mov	r2, r6
 80088a0:	4641      	mov	r1, r8
 80088a2:	6820      	ldr	r0, [r4, #0]
 80088a4:	f000 fd5f 	bl	8009366 <memmove>
 80088a8:	2000      	movs	r0, #0
 80088aa:	68a3      	ldr	r3, [r4, #8]
 80088ac:	1b9b      	subs	r3, r3, r6
 80088ae:	60a3      	str	r3, [r4, #8]
 80088b0:	6823      	ldr	r3, [r4, #0]
 80088b2:	4433      	add	r3, r6
 80088b4:	6023      	str	r3, [r4, #0]
 80088b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088ba:	462a      	mov	r2, r5
 80088bc:	f001 f90b 	bl	8009ad6 <_realloc_r>
 80088c0:	4606      	mov	r6, r0
 80088c2:	2800      	cmp	r0, #0
 80088c4:	d1e0      	bne.n	8008888 <__ssputs_r+0x5c>
 80088c6:	4650      	mov	r0, sl
 80088c8:	6921      	ldr	r1, [r4, #16]
 80088ca:	f7fe fb95 	bl	8006ff8 <_free_r>
 80088ce:	230c      	movs	r3, #12
 80088d0:	f8ca 3000 	str.w	r3, [sl]
 80088d4:	89a3      	ldrh	r3, [r4, #12]
 80088d6:	f04f 30ff 	mov.w	r0, #4294967295
 80088da:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80088de:	81a3      	strh	r3, [r4, #12]
 80088e0:	e7e9      	b.n	80088b6 <__ssputs_r+0x8a>
	...

080088e4 <_svfiprintf_r>:
 80088e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088e8:	4698      	mov	r8, r3
 80088ea:	898b      	ldrh	r3, [r1, #12]
 80088ec:	4607      	mov	r7, r0
 80088ee:	061b      	lsls	r3, r3, #24
 80088f0:	460d      	mov	r5, r1
 80088f2:	4614      	mov	r4, r2
 80088f4:	b09d      	sub	sp, #116	@ 0x74
 80088f6:	d510      	bpl.n	800891a <_svfiprintf_r+0x36>
 80088f8:	690b      	ldr	r3, [r1, #16]
 80088fa:	b973      	cbnz	r3, 800891a <_svfiprintf_r+0x36>
 80088fc:	2140      	movs	r1, #64	@ 0x40
 80088fe:	f7fe fbed 	bl	80070dc <_malloc_r>
 8008902:	6028      	str	r0, [r5, #0]
 8008904:	6128      	str	r0, [r5, #16]
 8008906:	b930      	cbnz	r0, 8008916 <_svfiprintf_r+0x32>
 8008908:	230c      	movs	r3, #12
 800890a:	603b      	str	r3, [r7, #0]
 800890c:	f04f 30ff 	mov.w	r0, #4294967295
 8008910:	b01d      	add	sp, #116	@ 0x74
 8008912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008916:	2340      	movs	r3, #64	@ 0x40
 8008918:	616b      	str	r3, [r5, #20]
 800891a:	2300      	movs	r3, #0
 800891c:	9309      	str	r3, [sp, #36]	@ 0x24
 800891e:	2320      	movs	r3, #32
 8008920:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008924:	2330      	movs	r3, #48	@ 0x30
 8008926:	f04f 0901 	mov.w	r9, #1
 800892a:	f8cd 800c 	str.w	r8, [sp, #12]
 800892e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8008ac8 <_svfiprintf_r+0x1e4>
 8008932:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008936:	4623      	mov	r3, r4
 8008938:	469a      	mov	sl, r3
 800893a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800893e:	b10a      	cbz	r2, 8008944 <_svfiprintf_r+0x60>
 8008940:	2a25      	cmp	r2, #37	@ 0x25
 8008942:	d1f9      	bne.n	8008938 <_svfiprintf_r+0x54>
 8008944:	ebba 0b04 	subs.w	fp, sl, r4
 8008948:	d00b      	beq.n	8008962 <_svfiprintf_r+0x7e>
 800894a:	465b      	mov	r3, fp
 800894c:	4622      	mov	r2, r4
 800894e:	4629      	mov	r1, r5
 8008950:	4638      	mov	r0, r7
 8008952:	f7ff ff6b 	bl	800882c <__ssputs_r>
 8008956:	3001      	adds	r0, #1
 8008958:	f000 80a7 	beq.w	8008aaa <_svfiprintf_r+0x1c6>
 800895c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800895e:	445a      	add	r2, fp
 8008960:	9209      	str	r2, [sp, #36]	@ 0x24
 8008962:	f89a 3000 	ldrb.w	r3, [sl]
 8008966:	2b00      	cmp	r3, #0
 8008968:	f000 809f 	beq.w	8008aaa <_svfiprintf_r+0x1c6>
 800896c:	2300      	movs	r3, #0
 800896e:	f04f 32ff 	mov.w	r2, #4294967295
 8008972:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008976:	f10a 0a01 	add.w	sl, sl, #1
 800897a:	9304      	str	r3, [sp, #16]
 800897c:	9307      	str	r3, [sp, #28]
 800897e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008982:	931a      	str	r3, [sp, #104]	@ 0x68
 8008984:	4654      	mov	r4, sl
 8008986:	2205      	movs	r2, #5
 8008988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800898c:	484e      	ldr	r0, [pc, #312]	@ (8008ac8 <_svfiprintf_r+0x1e4>)
 800898e:	f7fd fca6 	bl	80062de <memchr>
 8008992:	9a04      	ldr	r2, [sp, #16]
 8008994:	b9d8      	cbnz	r0, 80089ce <_svfiprintf_r+0xea>
 8008996:	06d0      	lsls	r0, r2, #27
 8008998:	bf44      	itt	mi
 800899a:	2320      	movmi	r3, #32
 800899c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089a0:	0711      	lsls	r1, r2, #28
 80089a2:	bf44      	itt	mi
 80089a4:	232b      	movmi	r3, #43	@ 0x2b
 80089a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80089aa:	f89a 3000 	ldrb.w	r3, [sl]
 80089ae:	2b2a      	cmp	r3, #42	@ 0x2a
 80089b0:	d015      	beq.n	80089de <_svfiprintf_r+0xfa>
 80089b2:	4654      	mov	r4, sl
 80089b4:	2000      	movs	r0, #0
 80089b6:	f04f 0c0a 	mov.w	ip, #10
 80089ba:	9a07      	ldr	r2, [sp, #28]
 80089bc:	4621      	mov	r1, r4
 80089be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80089c2:	3b30      	subs	r3, #48	@ 0x30
 80089c4:	2b09      	cmp	r3, #9
 80089c6:	d94b      	bls.n	8008a60 <_svfiprintf_r+0x17c>
 80089c8:	b1b0      	cbz	r0, 80089f8 <_svfiprintf_r+0x114>
 80089ca:	9207      	str	r2, [sp, #28]
 80089cc:	e014      	b.n	80089f8 <_svfiprintf_r+0x114>
 80089ce:	eba0 0308 	sub.w	r3, r0, r8
 80089d2:	fa09 f303 	lsl.w	r3, r9, r3
 80089d6:	4313      	orrs	r3, r2
 80089d8:	46a2      	mov	sl, r4
 80089da:	9304      	str	r3, [sp, #16]
 80089dc:	e7d2      	b.n	8008984 <_svfiprintf_r+0xa0>
 80089de:	9b03      	ldr	r3, [sp, #12]
 80089e0:	1d19      	adds	r1, r3, #4
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	9103      	str	r1, [sp, #12]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	bfbb      	ittet	lt
 80089ea:	425b      	neglt	r3, r3
 80089ec:	f042 0202 	orrlt.w	r2, r2, #2
 80089f0:	9307      	strge	r3, [sp, #28]
 80089f2:	9307      	strlt	r3, [sp, #28]
 80089f4:	bfb8      	it	lt
 80089f6:	9204      	strlt	r2, [sp, #16]
 80089f8:	7823      	ldrb	r3, [r4, #0]
 80089fa:	2b2e      	cmp	r3, #46	@ 0x2e
 80089fc:	d10a      	bne.n	8008a14 <_svfiprintf_r+0x130>
 80089fe:	7863      	ldrb	r3, [r4, #1]
 8008a00:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a02:	d132      	bne.n	8008a6a <_svfiprintf_r+0x186>
 8008a04:	9b03      	ldr	r3, [sp, #12]
 8008a06:	3402      	adds	r4, #2
 8008a08:	1d1a      	adds	r2, r3, #4
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	9203      	str	r2, [sp, #12]
 8008a0e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008a12:	9305      	str	r3, [sp, #20]
 8008a14:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8008acc <_svfiprintf_r+0x1e8>
 8008a18:	2203      	movs	r2, #3
 8008a1a:	4650      	mov	r0, sl
 8008a1c:	7821      	ldrb	r1, [r4, #0]
 8008a1e:	f7fd fc5e 	bl	80062de <memchr>
 8008a22:	b138      	cbz	r0, 8008a34 <_svfiprintf_r+0x150>
 8008a24:	2240      	movs	r2, #64	@ 0x40
 8008a26:	9b04      	ldr	r3, [sp, #16]
 8008a28:	eba0 000a 	sub.w	r0, r0, sl
 8008a2c:	4082      	lsls	r2, r0
 8008a2e:	4313      	orrs	r3, r2
 8008a30:	3401      	adds	r4, #1
 8008a32:	9304      	str	r3, [sp, #16]
 8008a34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a38:	2206      	movs	r2, #6
 8008a3a:	4825      	ldr	r0, [pc, #148]	@ (8008ad0 <_svfiprintf_r+0x1ec>)
 8008a3c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008a40:	f7fd fc4d 	bl	80062de <memchr>
 8008a44:	2800      	cmp	r0, #0
 8008a46:	d036      	beq.n	8008ab6 <_svfiprintf_r+0x1d2>
 8008a48:	4b22      	ldr	r3, [pc, #136]	@ (8008ad4 <_svfiprintf_r+0x1f0>)
 8008a4a:	bb1b      	cbnz	r3, 8008a94 <_svfiprintf_r+0x1b0>
 8008a4c:	9b03      	ldr	r3, [sp, #12]
 8008a4e:	3307      	adds	r3, #7
 8008a50:	f023 0307 	bic.w	r3, r3, #7
 8008a54:	3308      	adds	r3, #8
 8008a56:	9303      	str	r3, [sp, #12]
 8008a58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a5a:	4433      	add	r3, r6
 8008a5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a5e:	e76a      	b.n	8008936 <_svfiprintf_r+0x52>
 8008a60:	460c      	mov	r4, r1
 8008a62:	2001      	movs	r0, #1
 8008a64:	fb0c 3202 	mla	r2, ip, r2, r3
 8008a68:	e7a8      	b.n	80089bc <_svfiprintf_r+0xd8>
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	f04f 0c0a 	mov.w	ip, #10
 8008a70:	4619      	mov	r1, r3
 8008a72:	3401      	adds	r4, #1
 8008a74:	9305      	str	r3, [sp, #20]
 8008a76:	4620      	mov	r0, r4
 8008a78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008a7c:	3a30      	subs	r2, #48	@ 0x30
 8008a7e:	2a09      	cmp	r2, #9
 8008a80:	d903      	bls.n	8008a8a <_svfiprintf_r+0x1a6>
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d0c6      	beq.n	8008a14 <_svfiprintf_r+0x130>
 8008a86:	9105      	str	r1, [sp, #20]
 8008a88:	e7c4      	b.n	8008a14 <_svfiprintf_r+0x130>
 8008a8a:	4604      	mov	r4, r0
 8008a8c:	2301      	movs	r3, #1
 8008a8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008a92:	e7f0      	b.n	8008a76 <_svfiprintf_r+0x192>
 8008a94:	ab03      	add	r3, sp, #12
 8008a96:	9300      	str	r3, [sp, #0]
 8008a98:	462a      	mov	r2, r5
 8008a9a:	4638      	mov	r0, r7
 8008a9c:	4b0e      	ldr	r3, [pc, #56]	@ (8008ad8 <_svfiprintf_r+0x1f4>)
 8008a9e:	a904      	add	r1, sp, #16
 8008aa0:	f7fc fbde 	bl	8005260 <_printf_float>
 8008aa4:	1c42      	adds	r2, r0, #1
 8008aa6:	4606      	mov	r6, r0
 8008aa8:	d1d6      	bne.n	8008a58 <_svfiprintf_r+0x174>
 8008aaa:	89ab      	ldrh	r3, [r5, #12]
 8008aac:	065b      	lsls	r3, r3, #25
 8008aae:	f53f af2d 	bmi.w	800890c <_svfiprintf_r+0x28>
 8008ab2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ab4:	e72c      	b.n	8008910 <_svfiprintf_r+0x2c>
 8008ab6:	ab03      	add	r3, sp, #12
 8008ab8:	9300      	str	r3, [sp, #0]
 8008aba:	462a      	mov	r2, r5
 8008abc:	4638      	mov	r0, r7
 8008abe:	4b06      	ldr	r3, [pc, #24]	@ (8008ad8 <_svfiprintf_r+0x1f4>)
 8008ac0:	a904      	add	r1, sp, #16
 8008ac2:	f7fc fe6b 	bl	800579c <_printf_i>
 8008ac6:	e7ed      	b.n	8008aa4 <_svfiprintf_r+0x1c0>
 8008ac8:	0800a4ab 	.word	0x0800a4ab
 8008acc:	0800a4b1 	.word	0x0800a4b1
 8008ad0:	0800a4b5 	.word	0x0800a4b5
 8008ad4:	08005261 	.word	0x08005261
 8008ad8:	0800882d 	.word	0x0800882d

08008adc <_sungetc_r>:
 8008adc:	b538      	push	{r3, r4, r5, lr}
 8008ade:	1c4b      	adds	r3, r1, #1
 8008ae0:	4614      	mov	r4, r2
 8008ae2:	d103      	bne.n	8008aec <_sungetc_r+0x10>
 8008ae4:	f04f 35ff 	mov.w	r5, #4294967295
 8008ae8:	4628      	mov	r0, r5
 8008aea:	bd38      	pop	{r3, r4, r5, pc}
 8008aec:	8993      	ldrh	r3, [r2, #12]
 8008aee:	b2cd      	uxtb	r5, r1
 8008af0:	f023 0320 	bic.w	r3, r3, #32
 8008af4:	8193      	strh	r3, [r2, #12]
 8008af6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008af8:	6852      	ldr	r2, [r2, #4]
 8008afa:	b18b      	cbz	r3, 8008b20 <_sungetc_r+0x44>
 8008afc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8008afe:	4293      	cmp	r3, r2
 8008b00:	dd08      	ble.n	8008b14 <_sungetc_r+0x38>
 8008b02:	6823      	ldr	r3, [r4, #0]
 8008b04:	1e5a      	subs	r2, r3, #1
 8008b06:	6022      	str	r2, [r4, #0]
 8008b08:	f803 5c01 	strb.w	r5, [r3, #-1]
 8008b0c:	6863      	ldr	r3, [r4, #4]
 8008b0e:	3301      	adds	r3, #1
 8008b10:	6063      	str	r3, [r4, #4]
 8008b12:	e7e9      	b.n	8008ae8 <_sungetc_r+0xc>
 8008b14:	4621      	mov	r1, r4
 8008b16:	f000 fbee 	bl	80092f6 <__submore>
 8008b1a:	2800      	cmp	r0, #0
 8008b1c:	d0f1      	beq.n	8008b02 <_sungetc_r+0x26>
 8008b1e:	e7e1      	b.n	8008ae4 <_sungetc_r+0x8>
 8008b20:	6921      	ldr	r1, [r4, #16]
 8008b22:	6823      	ldr	r3, [r4, #0]
 8008b24:	b151      	cbz	r1, 8008b3c <_sungetc_r+0x60>
 8008b26:	4299      	cmp	r1, r3
 8008b28:	d208      	bcs.n	8008b3c <_sungetc_r+0x60>
 8008b2a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8008b2e:	42a9      	cmp	r1, r5
 8008b30:	d104      	bne.n	8008b3c <_sungetc_r+0x60>
 8008b32:	3b01      	subs	r3, #1
 8008b34:	3201      	adds	r2, #1
 8008b36:	6023      	str	r3, [r4, #0]
 8008b38:	6062      	str	r2, [r4, #4]
 8008b3a:	e7d5      	b.n	8008ae8 <_sungetc_r+0xc>
 8008b3c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8008b40:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b44:	6363      	str	r3, [r4, #52]	@ 0x34
 8008b46:	2303      	movs	r3, #3
 8008b48:	63a3      	str	r3, [r4, #56]	@ 0x38
 8008b4a:	4623      	mov	r3, r4
 8008b4c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8008b50:	6023      	str	r3, [r4, #0]
 8008b52:	2301      	movs	r3, #1
 8008b54:	e7dc      	b.n	8008b10 <_sungetc_r+0x34>

08008b56 <__ssrefill_r>:
 8008b56:	b510      	push	{r4, lr}
 8008b58:	460c      	mov	r4, r1
 8008b5a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8008b5c:	b169      	cbz	r1, 8008b7a <__ssrefill_r+0x24>
 8008b5e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008b62:	4299      	cmp	r1, r3
 8008b64:	d001      	beq.n	8008b6a <__ssrefill_r+0x14>
 8008b66:	f7fe fa47 	bl	8006ff8 <_free_r>
 8008b6a:	2000      	movs	r0, #0
 8008b6c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008b6e:	6360      	str	r0, [r4, #52]	@ 0x34
 8008b70:	6063      	str	r3, [r4, #4]
 8008b72:	b113      	cbz	r3, 8008b7a <__ssrefill_r+0x24>
 8008b74:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8008b76:	6023      	str	r3, [r4, #0]
 8008b78:	bd10      	pop	{r4, pc}
 8008b7a:	6923      	ldr	r3, [r4, #16]
 8008b7c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b80:	6023      	str	r3, [r4, #0]
 8008b82:	2300      	movs	r3, #0
 8008b84:	6063      	str	r3, [r4, #4]
 8008b86:	89a3      	ldrh	r3, [r4, #12]
 8008b88:	f043 0320 	orr.w	r3, r3, #32
 8008b8c:	81a3      	strh	r3, [r4, #12]
 8008b8e:	e7f3      	b.n	8008b78 <__ssrefill_r+0x22>

08008b90 <__ssvfiscanf_r>:
 8008b90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b94:	460c      	mov	r4, r1
 8008b96:	2100      	movs	r1, #0
 8008b98:	4606      	mov	r6, r0
 8008b9a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8008b9e:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8008ba2:	49ab      	ldr	r1, [pc, #684]	@ (8008e50 <__ssvfiscanf_r+0x2c0>)
 8008ba4:	f10d 0804 	add.w	r8, sp, #4
 8008ba8:	91a0      	str	r1, [sp, #640]	@ 0x280
 8008baa:	49aa      	ldr	r1, [pc, #680]	@ (8008e54 <__ssvfiscanf_r+0x2c4>)
 8008bac:	4faa      	ldr	r7, [pc, #680]	@ (8008e58 <__ssvfiscanf_r+0x2c8>)
 8008bae:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8008bb2:	91a1      	str	r1, [sp, #644]	@ 0x284
 8008bb4:	9300      	str	r3, [sp, #0]
 8008bb6:	f892 9000 	ldrb.w	r9, [r2]
 8008bba:	f1b9 0f00 	cmp.w	r9, #0
 8008bbe:	f000 8159 	beq.w	8008e74 <__ssvfiscanf_r+0x2e4>
 8008bc2:	f817 3009 	ldrb.w	r3, [r7, r9]
 8008bc6:	1c55      	adds	r5, r2, #1
 8008bc8:	f013 0308 	ands.w	r3, r3, #8
 8008bcc:	d019      	beq.n	8008c02 <__ssvfiscanf_r+0x72>
 8008bce:	6863      	ldr	r3, [r4, #4]
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	dd0f      	ble.n	8008bf4 <__ssvfiscanf_r+0x64>
 8008bd4:	6823      	ldr	r3, [r4, #0]
 8008bd6:	781a      	ldrb	r2, [r3, #0]
 8008bd8:	5cba      	ldrb	r2, [r7, r2]
 8008bda:	0712      	lsls	r2, r2, #28
 8008bdc:	d401      	bmi.n	8008be2 <__ssvfiscanf_r+0x52>
 8008bde:	462a      	mov	r2, r5
 8008be0:	e7e9      	b.n	8008bb6 <__ssvfiscanf_r+0x26>
 8008be2:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008be4:	3301      	adds	r3, #1
 8008be6:	3201      	adds	r2, #1
 8008be8:	9245      	str	r2, [sp, #276]	@ 0x114
 8008bea:	6862      	ldr	r2, [r4, #4]
 8008bec:	6023      	str	r3, [r4, #0]
 8008bee:	3a01      	subs	r2, #1
 8008bf0:	6062      	str	r2, [r4, #4]
 8008bf2:	e7ec      	b.n	8008bce <__ssvfiscanf_r+0x3e>
 8008bf4:	4621      	mov	r1, r4
 8008bf6:	4630      	mov	r0, r6
 8008bf8:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008bfa:	4798      	blx	r3
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	d0e9      	beq.n	8008bd4 <__ssvfiscanf_r+0x44>
 8008c00:	e7ed      	b.n	8008bde <__ssvfiscanf_r+0x4e>
 8008c02:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8008c06:	f040 8086 	bne.w	8008d16 <__ssvfiscanf_r+0x186>
 8008c0a:	9341      	str	r3, [sp, #260]	@ 0x104
 8008c0c:	9343      	str	r3, [sp, #268]	@ 0x10c
 8008c0e:	7853      	ldrb	r3, [r2, #1]
 8008c10:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c12:	bf04      	itt	eq
 8008c14:	2310      	moveq	r3, #16
 8008c16:	1c95      	addeq	r5, r2, #2
 8008c18:	f04f 020a 	mov.w	r2, #10
 8008c1c:	bf08      	it	eq
 8008c1e:	9341      	streq	r3, [sp, #260]	@ 0x104
 8008c20:	46aa      	mov	sl, r5
 8008c22:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8008c26:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8008c2a:	2b09      	cmp	r3, #9
 8008c2c:	d91e      	bls.n	8008c6c <__ssvfiscanf_r+0xdc>
 8008c2e:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8008e5c <__ssvfiscanf_r+0x2cc>
 8008c32:	2203      	movs	r2, #3
 8008c34:	4658      	mov	r0, fp
 8008c36:	f7fd fb52 	bl	80062de <memchr>
 8008c3a:	b138      	cbz	r0, 8008c4c <__ssvfiscanf_r+0xbc>
 8008c3c:	2301      	movs	r3, #1
 8008c3e:	4655      	mov	r5, sl
 8008c40:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008c42:	eba0 000b 	sub.w	r0, r0, fp
 8008c46:	4083      	lsls	r3, r0
 8008c48:	4313      	orrs	r3, r2
 8008c4a:	9341      	str	r3, [sp, #260]	@ 0x104
 8008c4c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008c50:	2b78      	cmp	r3, #120	@ 0x78
 8008c52:	d806      	bhi.n	8008c62 <__ssvfiscanf_r+0xd2>
 8008c54:	2b57      	cmp	r3, #87	@ 0x57
 8008c56:	d810      	bhi.n	8008c7a <__ssvfiscanf_r+0xea>
 8008c58:	2b25      	cmp	r3, #37	@ 0x25
 8008c5a:	d05c      	beq.n	8008d16 <__ssvfiscanf_r+0x186>
 8008c5c:	d856      	bhi.n	8008d0c <__ssvfiscanf_r+0x17c>
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d074      	beq.n	8008d4c <__ssvfiscanf_r+0x1bc>
 8008c62:	2303      	movs	r3, #3
 8008c64:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008c66:	230a      	movs	r3, #10
 8008c68:	9342      	str	r3, [sp, #264]	@ 0x108
 8008c6a:	e087      	b.n	8008d7c <__ssvfiscanf_r+0x1ec>
 8008c6c:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8008c6e:	4655      	mov	r5, sl
 8008c70:	fb02 1103 	mla	r1, r2, r3, r1
 8008c74:	3930      	subs	r1, #48	@ 0x30
 8008c76:	9143      	str	r1, [sp, #268]	@ 0x10c
 8008c78:	e7d2      	b.n	8008c20 <__ssvfiscanf_r+0x90>
 8008c7a:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8008c7e:	2a20      	cmp	r2, #32
 8008c80:	d8ef      	bhi.n	8008c62 <__ssvfiscanf_r+0xd2>
 8008c82:	a101      	add	r1, pc, #4	@ (adr r1, 8008c88 <__ssvfiscanf_r+0xf8>)
 8008c84:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008c88:	08008d5b 	.word	0x08008d5b
 8008c8c:	08008c63 	.word	0x08008c63
 8008c90:	08008c63 	.word	0x08008c63
 8008c94:	08008db5 	.word	0x08008db5
 8008c98:	08008c63 	.word	0x08008c63
 8008c9c:	08008c63 	.word	0x08008c63
 8008ca0:	08008c63 	.word	0x08008c63
 8008ca4:	08008c63 	.word	0x08008c63
 8008ca8:	08008c63 	.word	0x08008c63
 8008cac:	08008c63 	.word	0x08008c63
 8008cb0:	08008c63 	.word	0x08008c63
 8008cb4:	08008dcb 	.word	0x08008dcb
 8008cb8:	08008db1 	.word	0x08008db1
 8008cbc:	08008d13 	.word	0x08008d13
 8008cc0:	08008d13 	.word	0x08008d13
 8008cc4:	08008d13 	.word	0x08008d13
 8008cc8:	08008c63 	.word	0x08008c63
 8008ccc:	08008d6d 	.word	0x08008d6d
 8008cd0:	08008c63 	.word	0x08008c63
 8008cd4:	08008c63 	.word	0x08008c63
 8008cd8:	08008c63 	.word	0x08008c63
 8008cdc:	08008c63 	.word	0x08008c63
 8008ce0:	08008ddb 	.word	0x08008ddb
 8008ce4:	08008d75 	.word	0x08008d75
 8008ce8:	08008d53 	.word	0x08008d53
 8008cec:	08008c63 	.word	0x08008c63
 8008cf0:	08008c63 	.word	0x08008c63
 8008cf4:	08008dd7 	.word	0x08008dd7
 8008cf8:	08008c63 	.word	0x08008c63
 8008cfc:	08008db1 	.word	0x08008db1
 8008d00:	08008c63 	.word	0x08008c63
 8008d04:	08008c63 	.word	0x08008c63
 8008d08:	08008d5b 	.word	0x08008d5b
 8008d0c:	3b45      	subs	r3, #69	@ 0x45
 8008d0e:	2b02      	cmp	r3, #2
 8008d10:	d8a7      	bhi.n	8008c62 <__ssvfiscanf_r+0xd2>
 8008d12:	2305      	movs	r3, #5
 8008d14:	e031      	b.n	8008d7a <__ssvfiscanf_r+0x1ea>
 8008d16:	6863      	ldr	r3, [r4, #4]
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	dd0d      	ble.n	8008d38 <__ssvfiscanf_r+0x1a8>
 8008d1c:	6823      	ldr	r3, [r4, #0]
 8008d1e:	781a      	ldrb	r2, [r3, #0]
 8008d20:	454a      	cmp	r2, r9
 8008d22:	f040 80a7 	bne.w	8008e74 <__ssvfiscanf_r+0x2e4>
 8008d26:	3301      	adds	r3, #1
 8008d28:	6862      	ldr	r2, [r4, #4]
 8008d2a:	6023      	str	r3, [r4, #0]
 8008d2c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8008d2e:	3a01      	subs	r2, #1
 8008d30:	3301      	adds	r3, #1
 8008d32:	6062      	str	r2, [r4, #4]
 8008d34:	9345      	str	r3, [sp, #276]	@ 0x114
 8008d36:	e752      	b.n	8008bde <__ssvfiscanf_r+0x4e>
 8008d38:	4621      	mov	r1, r4
 8008d3a:	4630      	mov	r0, r6
 8008d3c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008d3e:	4798      	blx	r3
 8008d40:	2800      	cmp	r0, #0
 8008d42:	d0eb      	beq.n	8008d1c <__ssvfiscanf_r+0x18c>
 8008d44:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008d46:	2800      	cmp	r0, #0
 8008d48:	f040 808c 	bne.w	8008e64 <__ssvfiscanf_r+0x2d4>
 8008d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8008d50:	e08c      	b.n	8008e6c <__ssvfiscanf_r+0x2dc>
 8008d52:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008d54:	f042 0220 	orr.w	r2, r2, #32
 8008d58:	9241      	str	r2, [sp, #260]	@ 0x104
 8008d5a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8008d5c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008d60:	9241      	str	r2, [sp, #260]	@ 0x104
 8008d62:	2210      	movs	r2, #16
 8008d64:	2b6e      	cmp	r3, #110	@ 0x6e
 8008d66:	9242      	str	r2, [sp, #264]	@ 0x108
 8008d68:	d902      	bls.n	8008d70 <__ssvfiscanf_r+0x1e0>
 8008d6a:	e005      	b.n	8008d78 <__ssvfiscanf_r+0x1e8>
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	9342      	str	r3, [sp, #264]	@ 0x108
 8008d70:	2303      	movs	r3, #3
 8008d72:	e002      	b.n	8008d7a <__ssvfiscanf_r+0x1ea>
 8008d74:	2308      	movs	r3, #8
 8008d76:	9342      	str	r3, [sp, #264]	@ 0x108
 8008d78:	2304      	movs	r3, #4
 8008d7a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8008d7c:	6863      	ldr	r3, [r4, #4]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	dd39      	ble.n	8008df6 <__ssvfiscanf_r+0x266>
 8008d82:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008d84:	0659      	lsls	r1, r3, #25
 8008d86:	d404      	bmi.n	8008d92 <__ssvfiscanf_r+0x202>
 8008d88:	6823      	ldr	r3, [r4, #0]
 8008d8a:	781a      	ldrb	r2, [r3, #0]
 8008d8c:	5cba      	ldrb	r2, [r7, r2]
 8008d8e:	0712      	lsls	r2, r2, #28
 8008d90:	d438      	bmi.n	8008e04 <__ssvfiscanf_r+0x274>
 8008d92:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8008d94:	2b02      	cmp	r3, #2
 8008d96:	dc47      	bgt.n	8008e28 <__ssvfiscanf_r+0x298>
 8008d98:	466b      	mov	r3, sp
 8008d9a:	4622      	mov	r2, r4
 8008d9c:	4630      	mov	r0, r6
 8008d9e:	a941      	add	r1, sp, #260	@ 0x104
 8008da0:	f000 f86a 	bl	8008e78 <_scanf_chars>
 8008da4:	2801      	cmp	r0, #1
 8008da6:	d065      	beq.n	8008e74 <__ssvfiscanf_r+0x2e4>
 8008da8:	2802      	cmp	r0, #2
 8008daa:	f47f af18 	bne.w	8008bde <__ssvfiscanf_r+0x4e>
 8008dae:	e7c9      	b.n	8008d44 <__ssvfiscanf_r+0x1b4>
 8008db0:	220a      	movs	r2, #10
 8008db2:	e7d7      	b.n	8008d64 <__ssvfiscanf_r+0x1d4>
 8008db4:	4629      	mov	r1, r5
 8008db6:	4640      	mov	r0, r8
 8008db8:	f000 fa64 	bl	8009284 <__sccl>
 8008dbc:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008dbe:	4605      	mov	r5, r0
 8008dc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dc4:	9341      	str	r3, [sp, #260]	@ 0x104
 8008dc6:	2301      	movs	r3, #1
 8008dc8:	e7d7      	b.n	8008d7a <__ssvfiscanf_r+0x1ea>
 8008dca:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8008dcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008dd0:	9341      	str	r3, [sp, #260]	@ 0x104
 8008dd2:	2300      	movs	r3, #0
 8008dd4:	e7d1      	b.n	8008d7a <__ssvfiscanf_r+0x1ea>
 8008dd6:	2302      	movs	r3, #2
 8008dd8:	e7cf      	b.n	8008d7a <__ssvfiscanf_r+0x1ea>
 8008dda:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8008ddc:	06c3      	lsls	r3, r0, #27
 8008dde:	f53f aefe 	bmi.w	8008bde <__ssvfiscanf_r+0x4e>
 8008de2:	9b00      	ldr	r3, [sp, #0]
 8008de4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008de6:	1d19      	adds	r1, r3, #4
 8008de8:	9100      	str	r1, [sp, #0]
 8008dea:	681b      	ldr	r3, [r3, #0]
 8008dec:	07c0      	lsls	r0, r0, #31
 8008dee:	bf4c      	ite	mi
 8008df0:	801a      	strhmi	r2, [r3, #0]
 8008df2:	601a      	strpl	r2, [r3, #0]
 8008df4:	e6f3      	b.n	8008bde <__ssvfiscanf_r+0x4e>
 8008df6:	4621      	mov	r1, r4
 8008df8:	4630      	mov	r0, r6
 8008dfa:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008dfc:	4798      	blx	r3
 8008dfe:	2800      	cmp	r0, #0
 8008e00:	d0bf      	beq.n	8008d82 <__ssvfiscanf_r+0x1f2>
 8008e02:	e79f      	b.n	8008d44 <__ssvfiscanf_r+0x1b4>
 8008e04:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8008e06:	3201      	adds	r2, #1
 8008e08:	9245      	str	r2, [sp, #276]	@ 0x114
 8008e0a:	6862      	ldr	r2, [r4, #4]
 8008e0c:	3a01      	subs	r2, #1
 8008e0e:	2a00      	cmp	r2, #0
 8008e10:	6062      	str	r2, [r4, #4]
 8008e12:	dd02      	ble.n	8008e1a <__ssvfiscanf_r+0x28a>
 8008e14:	3301      	adds	r3, #1
 8008e16:	6023      	str	r3, [r4, #0]
 8008e18:	e7b6      	b.n	8008d88 <__ssvfiscanf_r+0x1f8>
 8008e1a:	4621      	mov	r1, r4
 8008e1c:	4630      	mov	r0, r6
 8008e1e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8008e20:	4798      	blx	r3
 8008e22:	2800      	cmp	r0, #0
 8008e24:	d0b0      	beq.n	8008d88 <__ssvfiscanf_r+0x1f8>
 8008e26:	e78d      	b.n	8008d44 <__ssvfiscanf_r+0x1b4>
 8008e28:	2b04      	cmp	r3, #4
 8008e2a:	dc06      	bgt.n	8008e3a <__ssvfiscanf_r+0x2aa>
 8008e2c:	466b      	mov	r3, sp
 8008e2e:	4622      	mov	r2, r4
 8008e30:	4630      	mov	r0, r6
 8008e32:	a941      	add	r1, sp, #260	@ 0x104
 8008e34:	f000 f87a 	bl	8008f2c <_scanf_i>
 8008e38:	e7b4      	b.n	8008da4 <__ssvfiscanf_r+0x214>
 8008e3a:	4b09      	ldr	r3, [pc, #36]	@ (8008e60 <__ssvfiscanf_r+0x2d0>)
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	f43f aece 	beq.w	8008bde <__ssvfiscanf_r+0x4e>
 8008e42:	466b      	mov	r3, sp
 8008e44:	4622      	mov	r2, r4
 8008e46:	4630      	mov	r0, r6
 8008e48:	a941      	add	r1, sp, #260	@ 0x104
 8008e4a:	f7fc fdc5 	bl	80059d8 <_scanf_float>
 8008e4e:	e7a9      	b.n	8008da4 <__ssvfiscanf_r+0x214>
 8008e50:	08008add 	.word	0x08008add
 8008e54:	08008b57 	.word	0x08008b57
 8008e58:	0800a691 	.word	0x0800a691
 8008e5c:	0800a4b1 	.word	0x0800a4b1
 8008e60:	080059d9 	.word	0x080059d9
 8008e64:	89a3      	ldrh	r3, [r4, #12]
 8008e66:	065b      	lsls	r3, r3, #25
 8008e68:	f53f af70 	bmi.w	8008d4c <__ssvfiscanf_r+0x1bc>
 8008e6c:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8008e70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e74:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8008e76:	e7f9      	b.n	8008e6c <__ssvfiscanf_r+0x2dc>

08008e78 <_scanf_chars>:
 8008e78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e7c:	4615      	mov	r5, r2
 8008e7e:	688a      	ldr	r2, [r1, #8]
 8008e80:	4680      	mov	r8, r0
 8008e82:	460c      	mov	r4, r1
 8008e84:	b932      	cbnz	r2, 8008e94 <_scanf_chars+0x1c>
 8008e86:	698a      	ldr	r2, [r1, #24]
 8008e88:	2a00      	cmp	r2, #0
 8008e8a:	bf14      	ite	ne
 8008e8c:	f04f 32ff 	movne.w	r2, #4294967295
 8008e90:	2201      	moveq	r2, #1
 8008e92:	608a      	str	r2, [r1, #8]
 8008e94:	2700      	movs	r7, #0
 8008e96:	6822      	ldr	r2, [r4, #0]
 8008e98:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8008f28 <_scanf_chars+0xb0>
 8008e9c:	06d1      	lsls	r1, r2, #27
 8008e9e:	bf5f      	itttt	pl
 8008ea0:	681a      	ldrpl	r2, [r3, #0]
 8008ea2:	1d11      	addpl	r1, r2, #4
 8008ea4:	6019      	strpl	r1, [r3, #0]
 8008ea6:	6816      	ldrpl	r6, [r2, #0]
 8008ea8:	69a0      	ldr	r0, [r4, #24]
 8008eaa:	b188      	cbz	r0, 8008ed0 <_scanf_chars+0x58>
 8008eac:	2801      	cmp	r0, #1
 8008eae:	d107      	bne.n	8008ec0 <_scanf_chars+0x48>
 8008eb0:	682b      	ldr	r3, [r5, #0]
 8008eb2:	781a      	ldrb	r2, [r3, #0]
 8008eb4:	6963      	ldr	r3, [r4, #20]
 8008eb6:	5c9b      	ldrb	r3, [r3, r2]
 8008eb8:	b953      	cbnz	r3, 8008ed0 <_scanf_chars+0x58>
 8008eba:	2f00      	cmp	r7, #0
 8008ebc:	d031      	beq.n	8008f22 <_scanf_chars+0xaa>
 8008ebe:	e022      	b.n	8008f06 <_scanf_chars+0x8e>
 8008ec0:	2802      	cmp	r0, #2
 8008ec2:	d120      	bne.n	8008f06 <_scanf_chars+0x8e>
 8008ec4:	682b      	ldr	r3, [r5, #0]
 8008ec6:	781b      	ldrb	r3, [r3, #0]
 8008ec8:	f819 3003 	ldrb.w	r3, [r9, r3]
 8008ecc:	071b      	lsls	r3, r3, #28
 8008ece:	d41a      	bmi.n	8008f06 <_scanf_chars+0x8e>
 8008ed0:	6823      	ldr	r3, [r4, #0]
 8008ed2:	3701      	adds	r7, #1
 8008ed4:	06da      	lsls	r2, r3, #27
 8008ed6:	bf5e      	ittt	pl
 8008ed8:	682b      	ldrpl	r3, [r5, #0]
 8008eda:	781b      	ldrbpl	r3, [r3, #0]
 8008edc:	f806 3b01 	strbpl.w	r3, [r6], #1
 8008ee0:	682a      	ldr	r2, [r5, #0]
 8008ee2:	686b      	ldr	r3, [r5, #4]
 8008ee4:	3201      	adds	r2, #1
 8008ee6:	602a      	str	r2, [r5, #0]
 8008ee8:	68a2      	ldr	r2, [r4, #8]
 8008eea:	3b01      	subs	r3, #1
 8008eec:	3a01      	subs	r2, #1
 8008eee:	606b      	str	r3, [r5, #4]
 8008ef0:	60a2      	str	r2, [r4, #8]
 8008ef2:	b142      	cbz	r2, 8008f06 <_scanf_chars+0x8e>
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	dcd7      	bgt.n	8008ea8 <_scanf_chars+0x30>
 8008ef8:	4629      	mov	r1, r5
 8008efa:	4640      	mov	r0, r8
 8008efc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008f00:	4798      	blx	r3
 8008f02:	2800      	cmp	r0, #0
 8008f04:	d0d0      	beq.n	8008ea8 <_scanf_chars+0x30>
 8008f06:	6823      	ldr	r3, [r4, #0]
 8008f08:	f013 0310 	ands.w	r3, r3, #16
 8008f0c:	d105      	bne.n	8008f1a <_scanf_chars+0xa2>
 8008f0e:	68e2      	ldr	r2, [r4, #12]
 8008f10:	3201      	adds	r2, #1
 8008f12:	60e2      	str	r2, [r4, #12]
 8008f14:	69a2      	ldr	r2, [r4, #24]
 8008f16:	b102      	cbz	r2, 8008f1a <_scanf_chars+0xa2>
 8008f18:	7033      	strb	r3, [r6, #0]
 8008f1a:	2000      	movs	r0, #0
 8008f1c:	6923      	ldr	r3, [r4, #16]
 8008f1e:	443b      	add	r3, r7
 8008f20:	6123      	str	r3, [r4, #16]
 8008f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f26:	bf00      	nop
 8008f28:	0800a691 	.word	0x0800a691

08008f2c <_scanf_i>:
 8008f2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f30:	460c      	mov	r4, r1
 8008f32:	4698      	mov	r8, r3
 8008f34:	4b72      	ldr	r3, [pc, #456]	@ (8009100 <_scanf_i+0x1d4>)
 8008f36:	b087      	sub	sp, #28
 8008f38:	4682      	mov	sl, r0
 8008f3a:	4616      	mov	r6, r2
 8008f3c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008f40:	ab03      	add	r3, sp, #12
 8008f42:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8008f46:	4b6f      	ldr	r3, [pc, #444]	@ (8009104 <_scanf_i+0x1d8>)
 8008f48:	69a1      	ldr	r1, [r4, #24]
 8008f4a:	4a6f      	ldr	r2, [pc, #444]	@ (8009108 <_scanf_i+0x1dc>)
 8008f4c:	4627      	mov	r7, r4
 8008f4e:	2903      	cmp	r1, #3
 8008f50:	bf08      	it	eq
 8008f52:	461a      	moveq	r2, r3
 8008f54:	68a3      	ldr	r3, [r4, #8]
 8008f56:	9201      	str	r2, [sp, #4]
 8008f58:	1e5a      	subs	r2, r3, #1
 8008f5a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8008f5e:	bf81      	itttt	hi
 8008f60:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8008f64:	eb03 0905 	addhi.w	r9, r3, r5
 8008f68:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8008f6c:	60a3      	strhi	r3, [r4, #8]
 8008f6e:	f857 3b1c 	ldr.w	r3, [r7], #28
 8008f72:	bf98      	it	ls
 8008f74:	f04f 0900 	movls.w	r9, #0
 8008f78:	463d      	mov	r5, r7
 8008f7a:	f04f 0b00 	mov.w	fp, #0
 8008f7e:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8008f82:	6023      	str	r3, [r4, #0]
 8008f84:	6831      	ldr	r1, [r6, #0]
 8008f86:	ab03      	add	r3, sp, #12
 8008f88:	2202      	movs	r2, #2
 8008f8a:	7809      	ldrb	r1, [r1, #0]
 8008f8c:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8008f90:	f7fd f9a5 	bl	80062de <memchr>
 8008f94:	b328      	cbz	r0, 8008fe2 <_scanf_i+0xb6>
 8008f96:	f1bb 0f01 	cmp.w	fp, #1
 8008f9a:	d159      	bne.n	8009050 <_scanf_i+0x124>
 8008f9c:	6862      	ldr	r2, [r4, #4]
 8008f9e:	b92a      	cbnz	r2, 8008fac <_scanf_i+0x80>
 8008fa0:	2108      	movs	r1, #8
 8008fa2:	6822      	ldr	r2, [r4, #0]
 8008fa4:	6061      	str	r1, [r4, #4]
 8008fa6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008faa:	6022      	str	r2, [r4, #0]
 8008fac:	6822      	ldr	r2, [r4, #0]
 8008fae:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8008fb2:	6022      	str	r2, [r4, #0]
 8008fb4:	68a2      	ldr	r2, [r4, #8]
 8008fb6:	1e51      	subs	r1, r2, #1
 8008fb8:	60a1      	str	r1, [r4, #8]
 8008fba:	b192      	cbz	r2, 8008fe2 <_scanf_i+0xb6>
 8008fbc:	6832      	ldr	r2, [r6, #0]
 8008fbe:	1c51      	adds	r1, r2, #1
 8008fc0:	6031      	str	r1, [r6, #0]
 8008fc2:	7812      	ldrb	r2, [r2, #0]
 8008fc4:	f805 2b01 	strb.w	r2, [r5], #1
 8008fc8:	6872      	ldr	r2, [r6, #4]
 8008fca:	3a01      	subs	r2, #1
 8008fcc:	2a00      	cmp	r2, #0
 8008fce:	6072      	str	r2, [r6, #4]
 8008fd0:	dc07      	bgt.n	8008fe2 <_scanf_i+0xb6>
 8008fd2:	4631      	mov	r1, r6
 8008fd4:	4650      	mov	r0, sl
 8008fd6:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8008fda:	4790      	blx	r2
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	f040 8085 	bne.w	80090ec <_scanf_i+0x1c0>
 8008fe2:	f10b 0b01 	add.w	fp, fp, #1
 8008fe6:	f1bb 0f03 	cmp.w	fp, #3
 8008fea:	d1cb      	bne.n	8008f84 <_scanf_i+0x58>
 8008fec:	6863      	ldr	r3, [r4, #4]
 8008fee:	b90b      	cbnz	r3, 8008ff4 <_scanf_i+0xc8>
 8008ff0:	230a      	movs	r3, #10
 8008ff2:	6063      	str	r3, [r4, #4]
 8008ff4:	6863      	ldr	r3, [r4, #4]
 8008ff6:	4945      	ldr	r1, [pc, #276]	@ (800910c <_scanf_i+0x1e0>)
 8008ff8:	6960      	ldr	r0, [r4, #20]
 8008ffa:	1ac9      	subs	r1, r1, r3
 8008ffc:	f000 f942 	bl	8009284 <__sccl>
 8009000:	f04f 0b00 	mov.w	fp, #0
 8009004:	68a3      	ldr	r3, [r4, #8]
 8009006:	6822      	ldr	r2, [r4, #0]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d03d      	beq.n	8009088 <_scanf_i+0x15c>
 800900c:	6831      	ldr	r1, [r6, #0]
 800900e:	6960      	ldr	r0, [r4, #20]
 8009010:	f891 c000 	ldrb.w	ip, [r1]
 8009014:	f810 000c 	ldrb.w	r0, [r0, ip]
 8009018:	2800      	cmp	r0, #0
 800901a:	d035      	beq.n	8009088 <_scanf_i+0x15c>
 800901c:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8009020:	d124      	bne.n	800906c <_scanf_i+0x140>
 8009022:	0510      	lsls	r0, r2, #20
 8009024:	d522      	bpl.n	800906c <_scanf_i+0x140>
 8009026:	f10b 0b01 	add.w	fp, fp, #1
 800902a:	f1b9 0f00 	cmp.w	r9, #0
 800902e:	d003      	beq.n	8009038 <_scanf_i+0x10c>
 8009030:	3301      	adds	r3, #1
 8009032:	f109 39ff 	add.w	r9, r9, #4294967295
 8009036:	60a3      	str	r3, [r4, #8]
 8009038:	6873      	ldr	r3, [r6, #4]
 800903a:	3b01      	subs	r3, #1
 800903c:	2b00      	cmp	r3, #0
 800903e:	6073      	str	r3, [r6, #4]
 8009040:	dd1b      	ble.n	800907a <_scanf_i+0x14e>
 8009042:	6833      	ldr	r3, [r6, #0]
 8009044:	3301      	adds	r3, #1
 8009046:	6033      	str	r3, [r6, #0]
 8009048:	68a3      	ldr	r3, [r4, #8]
 800904a:	3b01      	subs	r3, #1
 800904c:	60a3      	str	r3, [r4, #8]
 800904e:	e7d9      	b.n	8009004 <_scanf_i+0xd8>
 8009050:	f1bb 0f02 	cmp.w	fp, #2
 8009054:	d1ae      	bne.n	8008fb4 <_scanf_i+0x88>
 8009056:	6822      	ldr	r2, [r4, #0]
 8009058:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800905c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8009060:	d1c4      	bne.n	8008fec <_scanf_i+0xc0>
 8009062:	2110      	movs	r1, #16
 8009064:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009068:	6061      	str	r1, [r4, #4]
 800906a:	e7a2      	b.n	8008fb2 <_scanf_i+0x86>
 800906c:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8009070:	6022      	str	r2, [r4, #0]
 8009072:	780b      	ldrb	r3, [r1, #0]
 8009074:	f805 3b01 	strb.w	r3, [r5], #1
 8009078:	e7de      	b.n	8009038 <_scanf_i+0x10c>
 800907a:	4631      	mov	r1, r6
 800907c:	4650      	mov	r0, sl
 800907e:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8009082:	4798      	blx	r3
 8009084:	2800      	cmp	r0, #0
 8009086:	d0df      	beq.n	8009048 <_scanf_i+0x11c>
 8009088:	6823      	ldr	r3, [r4, #0]
 800908a:	05d9      	lsls	r1, r3, #23
 800908c:	d50d      	bpl.n	80090aa <_scanf_i+0x17e>
 800908e:	42bd      	cmp	r5, r7
 8009090:	d909      	bls.n	80090a6 <_scanf_i+0x17a>
 8009092:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8009096:	4632      	mov	r2, r6
 8009098:	4650      	mov	r0, sl
 800909a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800909e:	f105 39ff 	add.w	r9, r5, #4294967295
 80090a2:	4798      	blx	r3
 80090a4:	464d      	mov	r5, r9
 80090a6:	42bd      	cmp	r5, r7
 80090a8:	d028      	beq.n	80090fc <_scanf_i+0x1d0>
 80090aa:	6822      	ldr	r2, [r4, #0]
 80090ac:	f012 0210 	ands.w	r2, r2, #16
 80090b0:	d113      	bne.n	80090da <_scanf_i+0x1ae>
 80090b2:	702a      	strb	r2, [r5, #0]
 80090b4:	4639      	mov	r1, r7
 80090b6:	6863      	ldr	r3, [r4, #4]
 80090b8:	4650      	mov	r0, sl
 80090ba:	9e01      	ldr	r6, [sp, #4]
 80090bc:	47b0      	blx	r6
 80090be:	f8d8 3000 	ldr.w	r3, [r8]
 80090c2:	6821      	ldr	r1, [r4, #0]
 80090c4:	1d1a      	adds	r2, r3, #4
 80090c6:	f8c8 2000 	str.w	r2, [r8]
 80090ca:	f011 0f20 	tst.w	r1, #32
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	d00f      	beq.n	80090f2 <_scanf_i+0x1c6>
 80090d2:	6018      	str	r0, [r3, #0]
 80090d4:	68e3      	ldr	r3, [r4, #12]
 80090d6:	3301      	adds	r3, #1
 80090d8:	60e3      	str	r3, [r4, #12]
 80090da:	2000      	movs	r0, #0
 80090dc:	6923      	ldr	r3, [r4, #16]
 80090de:	1bed      	subs	r5, r5, r7
 80090e0:	445d      	add	r5, fp
 80090e2:	442b      	add	r3, r5
 80090e4:	6123      	str	r3, [r4, #16]
 80090e6:	b007      	add	sp, #28
 80090e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090ec:	f04f 0b00 	mov.w	fp, #0
 80090f0:	e7ca      	b.n	8009088 <_scanf_i+0x15c>
 80090f2:	07ca      	lsls	r2, r1, #31
 80090f4:	bf4c      	ite	mi
 80090f6:	8018      	strhmi	r0, [r3, #0]
 80090f8:	6018      	strpl	r0, [r3, #0]
 80090fa:	e7eb      	b.n	80090d4 <_scanf_i+0x1a8>
 80090fc:	2001      	movs	r0, #1
 80090fe:	e7f2      	b.n	80090e6 <_scanf_i+0x1ba>
 8009100:	0800a2c0 	.word	0x0800a2c0
 8009104:	08008829 	.word	0x08008829
 8009108:	08009c11 	.word	0x08009c11
 800910c:	0800a4cc 	.word	0x0800a4cc

08009110 <__sflush_r>:
 8009110:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009116:	0716      	lsls	r6, r2, #28
 8009118:	4605      	mov	r5, r0
 800911a:	460c      	mov	r4, r1
 800911c:	d454      	bmi.n	80091c8 <__sflush_r+0xb8>
 800911e:	684b      	ldr	r3, [r1, #4]
 8009120:	2b00      	cmp	r3, #0
 8009122:	dc02      	bgt.n	800912a <__sflush_r+0x1a>
 8009124:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009126:	2b00      	cmp	r3, #0
 8009128:	dd48      	ble.n	80091bc <__sflush_r+0xac>
 800912a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800912c:	2e00      	cmp	r6, #0
 800912e:	d045      	beq.n	80091bc <__sflush_r+0xac>
 8009130:	2300      	movs	r3, #0
 8009132:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009136:	682f      	ldr	r7, [r5, #0]
 8009138:	6a21      	ldr	r1, [r4, #32]
 800913a:	602b      	str	r3, [r5, #0]
 800913c:	d030      	beq.n	80091a0 <__sflush_r+0x90>
 800913e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009140:	89a3      	ldrh	r3, [r4, #12]
 8009142:	0759      	lsls	r1, r3, #29
 8009144:	d505      	bpl.n	8009152 <__sflush_r+0x42>
 8009146:	6863      	ldr	r3, [r4, #4]
 8009148:	1ad2      	subs	r2, r2, r3
 800914a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800914c:	b10b      	cbz	r3, 8009152 <__sflush_r+0x42>
 800914e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009150:	1ad2      	subs	r2, r2, r3
 8009152:	2300      	movs	r3, #0
 8009154:	4628      	mov	r0, r5
 8009156:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009158:	6a21      	ldr	r1, [r4, #32]
 800915a:	47b0      	blx	r6
 800915c:	1c43      	adds	r3, r0, #1
 800915e:	89a3      	ldrh	r3, [r4, #12]
 8009160:	d106      	bne.n	8009170 <__sflush_r+0x60>
 8009162:	6829      	ldr	r1, [r5, #0]
 8009164:	291d      	cmp	r1, #29
 8009166:	d82b      	bhi.n	80091c0 <__sflush_r+0xb0>
 8009168:	4a28      	ldr	r2, [pc, #160]	@ (800920c <__sflush_r+0xfc>)
 800916a:	40ca      	lsrs	r2, r1
 800916c:	07d6      	lsls	r6, r2, #31
 800916e:	d527      	bpl.n	80091c0 <__sflush_r+0xb0>
 8009170:	2200      	movs	r2, #0
 8009172:	6062      	str	r2, [r4, #4]
 8009174:	6922      	ldr	r2, [r4, #16]
 8009176:	04d9      	lsls	r1, r3, #19
 8009178:	6022      	str	r2, [r4, #0]
 800917a:	d504      	bpl.n	8009186 <__sflush_r+0x76>
 800917c:	1c42      	adds	r2, r0, #1
 800917e:	d101      	bne.n	8009184 <__sflush_r+0x74>
 8009180:	682b      	ldr	r3, [r5, #0]
 8009182:	b903      	cbnz	r3, 8009186 <__sflush_r+0x76>
 8009184:	6560      	str	r0, [r4, #84]	@ 0x54
 8009186:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009188:	602f      	str	r7, [r5, #0]
 800918a:	b1b9      	cbz	r1, 80091bc <__sflush_r+0xac>
 800918c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009190:	4299      	cmp	r1, r3
 8009192:	d002      	beq.n	800919a <__sflush_r+0x8a>
 8009194:	4628      	mov	r0, r5
 8009196:	f7fd ff2f 	bl	8006ff8 <_free_r>
 800919a:	2300      	movs	r3, #0
 800919c:	6363      	str	r3, [r4, #52]	@ 0x34
 800919e:	e00d      	b.n	80091bc <__sflush_r+0xac>
 80091a0:	2301      	movs	r3, #1
 80091a2:	4628      	mov	r0, r5
 80091a4:	47b0      	blx	r6
 80091a6:	4602      	mov	r2, r0
 80091a8:	1c50      	adds	r0, r2, #1
 80091aa:	d1c9      	bne.n	8009140 <__sflush_r+0x30>
 80091ac:	682b      	ldr	r3, [r5, #0]
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d0c6      	beq.n	8009140 <__sflush_r+0x30>
 80091b2:	2b1d      	cmp	r3, #29
 80091b4:	d001      	beq.n	80091ba <__sflush_r+0xaa>
 80091b6:	2b16      	cmp	r3, #22
 80091b8:	d11d      	bne.n	80091f6 <__sflush_r+0xe6>
 80091ba:	602f      	str	r7, [r5, #0]
 80091bc:	2000      	movs	r0, #0
 80091be:	e021      	b.n	8009204 <__sflush_r+0xf4>
 80091c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091c4:	b21b      	sxth	r3, r3
 80091c6:	e01a      	b.n	80091fe <__sflush_r+0xee>
 80091c8:	690f      	ldr	r7, [r1, #16]
 80091ca:	2f00      	cmp	r7, #0
 80091cc:	d0f6      	beq.n	80091bc <__sflush_r+0xac>
 80091ce:	0793      	lsls	r3, r2, #30
 80091d0:	bf18      	it	ne
 80091d2:	2300      	movne	r3, #0
 80091d4:	680e      	ldr	r6, [r1, #0]
 80091d6:	bf08      	it	eq
 80091d8:	694b      	ldreq	r3, [r1, #20]
 80091da:	1bf6      	subs	r6, r6, r7
 80091dc:	600f      	str	r7, [r1, #0]
 80091de:	608b      	str	r3, [r1, #8]
 80091e0:	2e00      	cmp	r6, #0
 80091e2:	ddeb      	ble.n	80091bc <__sflush_r+0xac>
 80091e4:	4633      	mov	r3, r6
 80091e6:	463a      	mov	r2, r7
 80091e8:	4628      	mov	r0, r5
 80091ea:	6a21      	ldr	r1, [r4, #32]
 80091ec:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80091f0:	47e0      	blx	ip
 80091f2:	2800      	cmp	r0, #0
 80091f4:	dc07      	bgt.n	8009206 <__sflush_r+0xf6>
 80091f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80091fa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80091fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009202:	81a3      	strh	r3, [r4, #12]
 8009204:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009206:	4407      	add	r7, r0
 8009208:	1a36      	subs	r6, r6, r0
 800920a:	e7e9      	b.n	80091e0 <__sflush_r+0xd0>
 800920c:	20400001 	.word	0x20400001

08009210 <_fflush_r>:
 8009210:	b538      	push	{r3, r4, r5, lr}
 8009212:	690b      	ldr	r3, [r1, #16]
 8009214:	4605      	mov	r5, r0
 8009216:	460c      	mov	r4, r1
 8009218:	b913      	cbnz	r3, 8009220 <_fflush_r+0x10>
 800921a:	2500      	movs	r5, #0
 800921c:	4628      	mov	r0, r5
 800921e:	bd38      	pop	{r3, r4, r5, pc}
 8009220:	b118      	cbz	r0, 800922a <_fflush_r+0x1a>
 8009222:	6a03      	ldr	r3, [r0, #32]
 8009224:	b90b      	cbnz	r3, 800922a <_fflush_r+0x1a>
 8009226:	f7fc fe6d 	bl	8005f04 <__sinit>
 800922a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d0f3      	beq.n	800921a <_fflush_r+0xa>
 8009232:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009234:	07d0      	lsls	r0, r2, #31
 8009236:	d404      	bmi.n	8009242 <_fflush_r+0x32>
 8009238:	0599      	lsls	r1, r3, #22
 800923a:	d402      	bmi.n	8009242 <_fflush_r+0x32>
 800923c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800923e:	f7fd f84c 	bl	80062da <__retarget_lock_acquire_recursive>
 8009242:	4628      	mov	r0, r5
 8009244:	4621      	mov	r1, r4
 8009246:	f7ff ff63 	bl	8009110 <__sflush_r>
 800924a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800924c:	4605      	mov	r5, r0
 800924e:	07da      	lsls	r2, r3, #31
 8009250:	d4e4      	bmi.n	800921c <_fflush_r+0xc>
 8009252:	89a3      	ldrh	r3, [r4, #12]
 8009254:	059b      	lsls	r3, r3, #22
 8009256:	d4e1      	bmi.n	800921c <_fflush_r+0xc>
 8009258:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800925a:	f7fd f83f 	bl	80062dc <__retarget_lock_release_recursive>
 800925e:	e7dd      	b.n	800921c <_fflush_r+0xc>

08009260 <fiprintf>:
 8009260:	b40e      	push	{r1, r2, r3}
 8009262:	b503      	push	{r0, r1, lr}
 8009264:	4601      	mov	r1, r0
 8009266:	ab03      	add	r3, sp, #12
 8009268:	4805      	ldr	r0, [pc, #20]	@ (8009280 <fiprintf+0x20>)
 800926a:	f853 2b04 	ldr.w	r2, [r3], #4
 800926e:	6800      	ldr	r0, [r0, #0]
 8009270:	9301      	str	r3, [sp, #4]
 8009272:	f000 fd03 	bl	8009c7c <_vfiprintf_r>
 8009276:	b002      	add	sp, #8
 8009278:	f85d eb04 	ldr.w	lr, [sp], #4
 800927c:	b003      	add	sp, #12
 800927e:	4770      	bx	lr
 8009280:	20000018 	.word	0x20000018

08009284 <__sccl>:
 8009284:	b570      	push	{r4, r5, r6, lr}
 8009286:	780b      	ldrb	r3, [r1, #0]
 8009288:	4604      	mov	r4, r0
 800928a:	2b5e      	cmp	r3, #94	@ 0x5e
 800928c:	bf0b      	itete	eq
 800928e:	784b      	ldrbeq	r3, [r1, #1]
 8009290:	1c4a      	addne	r2, r1, #1
 8009292:	1c8a      	addeq	r2, r1, #2
 8009294:	2100      	movne	r1, #0
 8009296:	bf08      	it	eq
 8009298:	2101      	moveq	r1, #1
 800929a:	3801      	subs	r0, #1
 800929c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 80092a0:	f800 1f01 	strb.w	r1, [r0, #1]!
 80092a4:	42a8      	cmp	r0, r5
 80092a6:	d1fb      	bne.n	80092a0 <__sccl+0x1c>
 80092a8:	b90b      	cbnz	r3, 80092ae <__sccl+0x2a>
 80092aa:	1e50      	subs	r0, r2, #1
 80092ac:	bd70      	pop	{r4, r5, r6, pc}
 80092ae:	f081 0101 	eor.w	r1, r1, #1
 80092b2:	4610      	mov	r0, r2
 80092b4:	54e1      	strb	r1, [r4, r3]
 80092b6:	4602      	mov	r2, r0
 80092b8:	f812 5b01 	ldrb.w	r5, [r2], #1
 80092bc:	2d2d      	cmp	r5, #45	@ 0x2d
 80092be:	d005      	beq.n	80092cc <__sccl+0x48>
 80092c0:	2d5d      	cmp	r5, #93	@ 0x5d
 80092c2:	d016      	beq.n	80092f2 <__sccl+0x6e>
 80092c4:	2d00      	cmp	r5, #0
 80092c6:	d0f1      	beq.n	80092ac <__sccl+0x28>
 80092c8:	462b      	mov	r3, r5
 80092ca:	e7f2      	b.n	80092b2 <__sccl+0x2e>
 80092cc:	7846      	ldrb	r6, [r0, #1]
 80092ce:	2e5d      	cmp	r6, #93	@ 0x5d
 80092d0:	d0fa      	beq.n	80092c8 <__sccl+0x44>
 80092d2:	42b3      	cmp	r3, r6
 80092d4:	dcf8      	bgt.n	80092c8 <__sccl+0x44>
 80092d6:	461a      	mov	r2, r3
 80092d8:	3002      	adds	r0, #2
 80092da:	3201      	adds	r2, #1
 80092dc:	4296      	cmp	r6, r2
 80092de:	54a1      	strb	r1, [r4, r2]
 80092e0:	dcfb      	bgt.n	80092da <__sccl+0x56>
 80092e2:	1af2      	subs	r2, r6, r3
 80092e4:	3a01      	subs	r2, #1
 80092e6:	42b3      	cmp	r3, r6
 80092e8:	bfa8      	it	ge
 80092ea:	2200      	movge	r2, #0
 80092ec:	1c5d      	adds	r5, r3, #1
 80092ee:	18ab      	adds	r3, r5, r2
 80092f0:	e7e1      	b.n	80092b6 <__sccl+0x32>
 80092f2:	4610      	mov	r0, r2
 80092f4:	e7da      	b.n	80092ac <__sccl+0x28>

080092f6 <__submore>:
 80092f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092fa:	460c      	mov	r4, r1
 80092fc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80092fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009302:	4299      	cmp	r1, r3
 8009304:	d11b      	bne.n	800933e <__submore+0x48>
 8009306:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800930a:	f7fd fee7 	bl	80070dc <_malloc_r>
 800930e:	b918      	cbnz	r0, 8009318 <__submore+0x22>
 8009310:	f04f 30ff 	mov.w	r0, #4294967295
 8009314:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009318:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800931c:	63a3      	str	r3, [r4, #56]	@ 0x38
 800931e:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8009322:	6360      	str	r0, [r4, #52]	@ 0x34
 8009324:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8009328:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800932c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8009330:	7043      	strb	r3, [r0, #1]
 8009332:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8009336:	7003      	strb	r3, [r0, #0]
 8009338:	6020      	str	r0, [r4, #0]
 800933a:	2000      	movs	r0, #0
 800933c:	e7ea      	b.n	8009314 <__submore+0x1e>
 800933e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8009340:	0077      	lsls	r7, r6, #1
 8009342:	463a      	mov	r2, r7
 8009344:	f000 fbc7 	bl	8009ad6 <_realloc_r>
 8009348:	4605      	mov	r5, r0
 800934a:	2800      	cmp	r0, #0
 800934c:	d0e0      	beq.n	8009310 <__submore+0x1a>
 800934e:	eb00 0806 	add.w	r8, r0, r6
 8009352:	4601      	mov	r1, r0
 8009354:	4632      	mov	r2, r6
 8009356:	4640      	mov	r0, r8
 8009358:	f000 f842 	bl	80093e0 <memcpy>
 800935c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8009360:	f8c4 8000 	str.w	r8, [r4]
 8009364:	e7e9      	b.n	800933a <__submore+0x44>

08009366 <memmove>:
 8009366:	4288      	cmp	r0, r1
 8009368:	b510      	push	{r4, lr}
 800936a:	eb01 0402 	add.w	r4, r1, r2
 800936e:	d902      	bls.n	8009376 <memmove+0x10>
 8009370:	4284      	cmp	r4, r0
 8009372:	4623      	mov	r3, r4
 8009374:	d807      	bhi.n	8009386 <memmove+0x20>
 8009376:	1e43      	subs	r3, r0, #1
 8009378:	42a1      	cmp	r1, r4
 800937a:	d008      	beq.n	800938e <memmove+0x28>
 800937c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009380:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009384:	e7f8      	b.n	8009378 <memmove+0x12>
 8009386:	4601      	mov	r1, r0
 8009388:	4402      	add	r2, r0
 800938a:	428a      	cmp	r2, r1
 800938c:	d100      	bne.n	8009390 <memmove+0x2a>
 800938e:	bd10      	pop	{r4, pc}
 8009390:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009394:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009398:	e7f7      	b.n	800938a <memmove+0x24>

0800939a <strncmp>:
 800939a:	b510      	push	{r4, lr}
 800939c:	b16a      	cbz	r2, 80093ba <strncmp+0x20>
 800939e:	3901      	subs	r1, #1
 80093a0:	1884      	adds	r4, r0, r2
 80093a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093a6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80093aa:	429a      	cmp	r2, r3
 80093ac:	d103      	bne.n	80093b6 <strncmp+0x1c>
 80093ae:	42a0      	cmp	r0, r4
 80093b0:	d001      	beq.n	80093b6 <strncmp+0x1c>
 80093b2:	2a00      	cmp	r2, #0
 80093b4:	d1f5      	bne.n	80093a2 <strncmp+0x8>
 80093b6:	1ad0      	subs	r0, r2, r3
 80093b8:	bd10      	pop	{r4, pc}
 80093ba:	4610      	mov	r0, r2
 80093bc:	e7fc      	b.n	80093b8 <strncmp+0x1e>
	...

080093c0 <_sbrk_r>:
 80093c0:	b538      	push	{r3, r4, r5, lr}
 80093c2:	2300      	movs	r3, #0
 80093c4:	4d05      	ldr	r5, [pc, #20]	@ (80093dc <_sbrk_r+0x1c>)
 80093c6:	4604      	mov	r4, r0
 80093c8:	4608      	mov	r0, r1
 80093ca:	602b      	str	r3, [r5, #0]
 80093cc:	f7f8 fec6 	bl	800215c <_sbrk>
 80093d0:	1c43      	adds	r3, r0, #1
 80093d2:	d102      	bne.n	80093da <_sbrk_r+0x1a>
 80093d4:	682b      	ldr	r3, [r5, #0]
 80093d6:	b103      	cbz	r3, 80093da <_sbrk_r+0x1a>
 80093d8:	6023      	str	r3, [r4, #0]
 80093da:	bd38      	pop	{r3, r4, r5, pc}
 80093dc:	2000056c 	.word	0x2000056c

080093e0 <memcpy>:
 80093e0:	440a      	add	r2, r1
 80093e2:	4291      	cmp	r1, r2
 80093e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80093e8:	d100      	bne.n	80093ec <memcpy+0xc>
 80093ea:	4770      	bx	lr
 80093ec:	b510      	push	{r4, lr}
 80093ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093f2:	4291      	cmp	r1, r2
 80093f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80093f8:	d1f9      	bne.n	80093ee <memcpy+0xe>
 80093fa:	bd10      	pop	{r4, pc}

080093fc <nan>:
 80093fc:	2000      	movs	r0, #0
 80093fe:	4901      	ldr	r1, [pc, #4]	@ (8009404 <nan+0x8>)
 8009400:	4770      	bx	lr
 8009402:	bf00      	nop
 8009404:	7ff80000 	.word	0x7ff80000

08009408 <abort>:
 8009408:	2006      	movs	r0, #6
 800940a:	b508      	push	{r3, lr}
 800940c:	f000 fe0a 	bl	800a024 <raise>
 8009410:	2001      	movs	r0, #1
 8009412:	f7f8 fe2e 	bl	8002072 <_exit>

08009416 <_calloc_r>:
 8009416:	b570      	push	{r4, r5, r6, lr}
 8009418:	fba1 5402 	umull	r5, r4, r1, r2
 800941c:	b934      	cbnz	r4, 800942c <_calloc_r+0x16>
 800941e:	4629      	mov	r1, r5
 8009420:	f7fd fe5c 	bl	80070dc <_malloc_r>
 8009424:	4606      	mov	r6, r0
 8009426:	b928      	cbnz	r0, 8009434 <_calloc_r+0x1e>
 8009428:	4630      	mov	r0, r6
 800942a:	bd70      	pop	{r4, r5, r6, pc}
 800942c:	220c      	movs	r2, #12
 800942e:	2600      	movs	r6, #0
 8009430:	6002      	str	r2, [r0, #0]
 8009432:	e7f9      	b.n	8009428 <_calloc_r+0x12>
 8009434:	462a      	mov	r2, r5
 8009436:	4621      	mov	r1, r4
 8009438:	f7fc fe63 	bl	8006102 <memset>
 800943c:	e7f4      	b.n	8009428 <_calloc_r+0x12>

0800943e <rshift>:
 800943e:	6903      	ldr	r3, [r0, #16]
 8009440:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009444:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009448:	f100 0414 	add.w	r4, r0, #20
 800944c:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009450:	dd46      	ble.n	80094e0 <rshift+0xa2>
 8009452:	f011 011f 	ands.w	r1, r1, #31
 8009456:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800945a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800945e:	d10c      	bne.n	800947a <rshift+0x3c>
 8009460:	4629      	mov	r1, r5
 8009462:	f100 0710 	add.w	r7, r0, #16
 8009466:	42b1      	cmp	r1, r6
 8009468:	d335      	bcc.n	80094d6 <rshift+0x98>
 800946a:	1a9b      	subs	r3, r3, r2
 800946c:	009b      	lsls	r3, r3, #2
 800946e:	1eea      	subs	r2, r5, #3
 8009470:	4296      	cmp	r6, r2
 8009472:	bf38      	it	cc
 8009474:	2300      	movcc	r3, #0
 8009476:	4423      	add	r3, r4
 8009478:	e015      	b.n	80094a6 <rshift+0x68>
 800947a:	46a1      	mov	r9, r4
 800947c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009480:	f1c1 0820 	rsb	r8, r1, #32
 8009484:	40cf      	lsrs	r7, r1
 8009486:	f105 0e04 	add.w	lr, r5, #4
 800948a:	4576      	cmp	r6, lr
 800948c:	46f4      	mov	ip, lr
 800948e:	d816      	bhi.n	80094be <rshift+0x80>
 8009490:	1a9a      	subs	r2, r3, r2
 8009492:	0092      	lsls	r2, r2, #2
 8009494:	3a04      	subs	r2, #4
 8009496:	3501      	adds	r5, #1
 8009498:	42ae      	cmp	r6, r5
 800949a:	bf38      	it	cc
 800949c:	2200      	movcc	r2, #0
 800949e:	18a3      	adds	r3, r4, r2
 80094a0:	50a7      	str	r7, [r4, r2]
 80094a2:	b107      	cbz	r7, 80094a6 <rshift+0x68>
 80094a4:	3304      	adds	r3, #4
 80094a6:	42a3      	cmp	r3, r4
 80094a8:	eba3 0204 	sub.w	r2, r3, r4
 80094ac:	bf08      	it	eq
 80094ae:	2300      	moveq	r3, #0
 80094b0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80094b4:	6102      	str	r2, [r0, #16]
 80094b6:	bf08      	it	eq
 80094b8:	6143      	streq	r3, [r0, #20]
 80094ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80094be:	f8dc c000 	ldr.w	ip, [ip]
 80094c2:	fa0c fc08 	lsl.w	ip, ip, r8
 80094c6:	ea4c 0707 	orr.w	r7, ip, r7
 80094ca:	f849 7b04 	str.w	r7, [r9], #4
 80094ce:	f85e 7b04 	ldr.w	r7, [lr], #4
 80094d2:	40cf      	lsrs	r7, r1
 80094d4:	e7d9      	b.n	800948a <rshift+0x4c>
 80094d6:	f851 cb04 	ldr.w	ip, [r1], #4
 80094da:	f847 cf04 	str.w	ip, [r7, #4]!
 80094de:	e7c2      	b.n	8009466 <rshift+0x28>
 80094e0:	4623      	mov	r3, r4
 80094e2:	e7e0      	b.n	80094a6 <rshift+0x68>

080094e4 <__hexdig_fun>:
 80094e4:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 80094e8:	2b09      	cmp	r3, #9
 80094ea:	d802      	bhi.n	80094f2 <__hexdig_fun+0xe>
 80094ec:	3820      	subs	r0, #32
 80094ee:	b2c0      	uxtb	r0, r0
 80094f0:	4770      	bx	lr
 80094f2:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 80094f6:	2b05      	cmp	r3, #5
 80094f8:	d801      	bhi.n	80094fe <__hexdig_fun+0x1a>
 80094fa:	3847      	subs	r0, #71	@ 0x47
 80094fc:	e7f7      	b.n	80094ee <__hexdig_fun+0xa>
 80094fe:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009502:	2b05      	cmp	r3, #5
 8009504:	d801      	bhi.n	800950a <__hexdig_fun+0x26>
 8009506:	3827      	subs	r0, #39	@ 0x27
 8009508:	e7f1      	b.n	80094ee <__hexdig_fun+0xa>
 800950a:	2000      	movs	r0, #0
 800950c:	4770      	bx	lr
	...

08009510 <__gethex>:
 8009510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009514:	468a      	mov	sl, r1
 8009516:	4690      	mov	r8, r2
 8009518:	b085      	sub	sp, #20
 800951a:	9302      	str	r3, [sp, #8]
 800951c:	680b      	ldr	r3, [r1, #0]
 800951e:	9001      	str	r0, [sp, #4]
 8009520:	1c9c      	adds	r4, r3, #2
 8009522:	46a1      	mov	r9, r4
 8009524:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009528:	2830      	cmp	r0, #48	@ 0x30
 800952a:	d0fa      	beq.n	8009522 <__gethex+0x12>
 800952c:	eba9 0303 	sub.w	r3, r9, r3
 8009530:	f1a3 0b02 	sub.w	fp, r3, #2
 8009534:	f7ff ffd6 	bl	80094e4 <__hexdig_fun>
 8009538:	4605      	mov	r5, r0
 800953a:	2800      	cmp	r0, #0
 800953c:	d168      	bne.n	8009610 <__gethex+0x100>
 800953e:	2201      	movs	r2, #1
 8009540:	4648      	mov	r0, r9
 8009542:	499f      	ldr	r1, [pc, #636]	@ (80097c0 <__gethex+0x2b0>)
 8009544:	f7ff ff29 	bl	800939a <strncmp>
 8009548:	4607      	mov	r7, r0
 800954a:	2800      	cmp	r0, #0
 800954c:	d167      	bne.n	800961e <__gethex+0x10e>
 800954e:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009552:	4626      	mov	r6, r4
 8009554:	f7ff ffc6 	bl	80094e4 <__hexdig_fun>
 8009558:	2800      	cmp	r0, #0
 800955a:	d062      	beq.n	8009622 <__gethex+0x112>
 800955c:	4623      	mov	r3, r4
 800955e:	7818      	ldrb	r0, [r3, #0]
 8009560:	4699      	mov	r9, r3
 8009562:	2830      	cmp	r0, #48	@ 0x30
 8009564:	f103 0301 	add.w	r3, r3, #1
 8009568:	d0f9      	beq.n	800955e <__gethex+0x4e>
 800956a:	f7ff ffbb 	bl	80094e4 <__hexdig_fun>
 800956e:	fab0 f580 	clz	r5, r0
 8009572:	f04f 0b01 	mov.w	fp, #1
 8009576:	096d      	lsrs	r5, r5, #5
 8009578:	464a      	mov	r2, r9
 800957a:	4616      	mov	r6, r2
 800957c:	7830      	ldrb	r0, [r6, #0]
 800957e:	3201      	adds	r2, #1
 8009580:	f7ff ffb0 	bl	80094e4 <__hexdig_fun>
 8009584:	2800      	cmp	r0, #0
 8009586:	d1f8      	bne.n	800957a <__gethex+0x6a>
 8009588:	2201      	movs	r2, #1
 800958a:	4630      	mov	r0, r6
 800958c:	498c      	ldr	r1, [pc, #560]	@ (80097c0 <__gethex+0x2b0>)
 800958e:	f7ff ff04 	bl	800939a <strncmp>
 8009592:	2800      	cmp	r0, #0
 8009594:	d13f      	bne.n	8009616 <__gethex+0x106>
 8009596:	b944      	cbnz	r4, 80095aa <__gethex+0x9a>
 8009598:	1c74      	adds	r4, r6, #1
 800959a:	4622      	mov	r2, r4
 800959c:	4616      	mov	r6, r2
 800959e:	7830      	ldrb	r0, [r6, #0]
 80095a0:	3201      	adds	r2, #1
 80095a2:	f7ff ff9f 	bl	80094e4 <__hexdig_fun>
 80095a6:	2800      	cmp	r0, #0
 80095a8:	d1f8      	bne.n	800959c <__gethex+0x8c>
 80095aa:	1ba4      	subs	r4, r4, r6
 80095ac:	00a7      	lsls	r7, r4, #2
 80095ae:	7833      	ldrb	r3, [r6, #0]
 80095b0:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80095b4:	2b50      	cmp	r3, #80	@ 0x50
 80095b6:	d13e      	bne.n	8009636 <__gethex+0x126>
 80095b8:	7873      	ldrb	r3, [r6, #1]
 80095ba:	2b2b      	cmp	r3, #43	@ 0x2b
 80095bc:	d033      	beq.n	8009626 <__gethex+0x116>
 80095be:	2b2d      	cmp	r3, #45	@ 0x2d
 80095c0:	d034      	beq.n	800962c <__gethex+0x11c>
 80095c2:	2400      	movs	r4, #0
 80095c4:	1c71      	adds	r1, r6, #1
 80095c6:	7808      	ldrb	r0, [r1, #0]
 80095c8:	f7ff ff8c 	bl	80094e4 <__hexdig_fun>
 80095cc:	1e43      	subs	r3, r0, #1
 80095ce:	b2db      	uxtb	r3, r3
 80095d0:	2b18      	cmp	r3, #24
 80095d2:	d830      	bhi.n	8009636 <__gethex+0x126>
 80095d4:	f1a0 0210 	sub.w	r2, r0, #16
 80095d8:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80095dc:	f7ff ff82 	bl	80094e4 <__hexdig_fun>
 80095e0:	f100 3cff 	add.w	ip, r0, #4294967295
 80095e4:	fa5f fc8c 	uxtb.w	ip, ip
 80095e8:	f1bc 0f18 	cmp.w	ip, #24
 80095ec:	f04f 030a 	mov.w	r3, #10
 80095f0:	d91e      	bls.n	8009630 <__gethex+0x120>
 80095f2:	b104      	cbz	r4, 80095f6 <__gethex+0xe6>
 80095f4:	4252      	negs	r2, r2
 80095f6:	4417      	add	r7, r2
 80095f8:	f8ca 1000 	str.w	r1, [sl]
 80095fc:	b1ed      	cbz	r5, 800963a <__gethex+0x12a>
 80095fe:	f1bb 0f00 	cmp.w	fp, #0
 8009602:	bf0c      	ite	eq
 8009604:	2506      	moveq	r5, #6
 8009606:	2500      	movne	r5, #0
 8009608:	4628      	mov	r0, r5
 800960a:	b005      	add	sp, #20
 800960c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009610:	2500      	movs	r5, #0
 8009612:	462c      	mov	r4, r5
 8009614:	e7b0      	b.n	8009578 <__gethex+0x68>
 8009616:	2c00      	cmp	r4, #0
 8009618:	d1c7      	bne.n	80095aa <__gethex+0x9a>
 800961a:	4627      	mov	r7, r4
 800961c:	e7c7      	b.n	80095ae <__gethex+0x9e>
 800961e:	464e      	mov	r6, r9
 8009620:	462f      	mov	r7, r5
 8009622:	2501      	movs	r5, #1
 8009624:	e7c3      	b.n	80095ae <__gethex+0x9e>
 8009626:	2400      	movs	r4, #0
 8009628:	1cb1      	adds	r1, r6, #2
 800962a:	e7cc      	b.n	80095c6 <__gethex+0xb6>
 800962c:	2401      	movs	r4, #1
 800962e:	e7fb      	b.n	8009628 <__gethex+0x118>
 8009630:	fb03 0002 	mla	r0, r3, r2, r0
 8009634:	e7ce      	b.n	80095d4 <__gethex+0xc4>
 8009636:	4631      	mov	r1, r6
 8009638:	e7de      	b.n	80095f8 <__gethex+0xe8>
 800963a:	4629      	mov	r1, r5
 800963c:	eba6 0309 	sub.w	r3, r6, r9
 8009640:	3b01      	subs	r3, #1
 8009642:	2b07      	cmp	r3, #7
 8009644:	dc0a      	bgt.n	800965c <__gethex+0x14c>
 8009646:	9801      	ldr	r0, [sp, #4]
 8009648:	f7fd fdd4 	bl	80071f4 <_Balloc>
 800964c:	4604      	mov	r4, r0
 800964e:	b940      	cbnz	r0, 8009662 <__gethex+0x152>
 8009650:	4602      	mov	r2, r0
 8009652:	21e4      	movs	r1, #228	@ 0xe4
 8009654:	4b5b      	ldr	r3, [pc, #364]	@ (80097c4 <__gethex+0x2b4>)
 8009656:	485c      	ldr	r0, [pc, #368]	@ (80097c8 <__gethex+0x2b8>)
 8009658:	f7fc fe54 	bl	8006304 <__assert_func>
 800965c:	3101      	adds	r1, #1
 800965e:	105b      	asrs	r3, r3, #1
 8009660:	e7ef      	b.n	8009642 <__gethex+0x132>
 8009662:	2300      	movs	r3, #0
 8009664:	f100 0a14 	add.w	sl, r0, #20
 8009668:	4655      	mov	r5, sl
 800966a:	469b      	mov	fp, r3
 800966c:	45b1      	cmp	r9, r6
 800966e:	d337      	bcc.n	80096e0 <__gethex+0x1d0>
 8009670:	f845 bb04 	str.w	fp, [r5], #4
 8009674:	eba5 050a 	sub.w	r5, r5, sl
 8009678:	10ad      	asrs	r5, r5, #2
 800967a:	6125      	str	r5, [r4, #16]
 800967c:	4658      	mov	r0, fp
 800967e:	f7fd feab 	bl	80073d8 <__hi0bits>
 8009682:	016d      	lsls	r5, r5, #5
 8009684:	f8d8 6000 	ldr.w	r6, [r8]
 8009688:	1a2d      	subs	r5, r5, r0
 800968a:	42b5      	cmp	r5, r6
 800968c:	dd54      	ble.n	8009738 <__gethex+0x228>
 800968e:	1bad      	subs	r5, r5, r6
 8009690:	4629      	mov	r1, r5
 8009692:	4620      	mov	r0, r4
 8009694:	f7fe fa2d 	bl	8007af2 <__any_on>
 8009698:	4681      	mov	r9, r0
 800969a:	b178      	cbz	r0, 80096bc <__gethex+0x1ac>
 800969c:	f04f 0901 	mov.w	r9, #1
 80096a0:	1e6b      	subs	r3, r5, #1
 80096a2:	1159      	asrs	r1, r3, #5
 80096a4:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80096a8:	f003 021f 	and.w	r2, r3, #31
 80096ac:	fa09 f202 	lsl.w	r2, r9, r2
 80096b0:	420a      	tst	r2, r1
 80096b2:	d003      	beq.n	80096bc <__gethex+0x1ac>
 80096b4:	454b      	cmp	r3, r9
 80096b6:	dc36      	bgt.n	8009726 <__gethex+0x216>
 80096b8:	f04f 0902 	mov.w	r9, #2
 80096bc:	4629      	mov	r1, r5
 80096be:	4620      	mov	r0, r4
 80096c0:	f7ff febd 	bl	800943e <rshift>
 80096c4:	442f      	add	r7, r5
 80096c6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80096ca:	42bb      	cmp	r3, r7
 80096cc:	da42      	bge.n	8009754 <__gethex+0x244>
 80096ce:	4621      	mov	r1, r4
 80096d0:	9801      	ldr	r0, [sp, #4]
 80096d2:	f7fd fdcf 	bl	8007274 <_Bfree>
 80096d6:	2300      	movs	r3, #0
 80096d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80096da:	25a3      	movs	r5, #163	@ 0xa3
 80096dc:	6013      	str	r3, [r2, #0]
 80096de:	e793      	b.n	8009608 <__gethex+0xf8>
 80096e0:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 80096e4:	2a2e      	cmp	r2, #46	@ 0x2e
 80096e6:	d012      	beq.n	800970e <__gethex+0x1fe>
 80096e8:	2b20      	cmp	r3, #32
 80096ea:	d104      	bne.n	80096f6 <__gethex+0x1e6>
 80096ec:	f845 bb04 	str.w	fp, [r5], #4
 80096f0:	f04f 0b00 	mov.w	fp, #0
 80096f4:	465b      	mov	r3, fp
 80096f6:	7830      	ldrb	r0, [r6, #0]
 80096f8:	9303      	str	r3, [sp, #12]
 80096fa:	f7ff fef3 	bl	80094e4 <__hexdig_fun>
 80096fe:	9b03      	ldr	r3, [sp, #12]
 8009700:	f000 000f 	and.w	r0, r0, #15
 8009704:	4098      	lsls	r0, r3
 8009706:	ea4b 0b00 	orr.w	fp, fp, r0
 800970a:	3304      	adds	r3, #4
 800970c:	e7ae      	b.n	800966c <__gethex+0x15c>
 800970e:	45b1      	cmp	r9, r6
 8009710:	d8ea      	bhi.n	80096e8 <__gethex+0x1d8>
 8009712:	2201      	movs	r2, #1
 8009714:	4630      	mov	r0, r6
 8009716:	492a      	ldr	r1, [pc, #168]	@ (80097c0 <__gethex+0x2b0>)
 8009718:	9303      	str	r3, [sp, #12]
 800971a:	f7ff fe3e 	bl	800939a <strncmp>
 800971e:	9b03      	ldr	r3, [sp, #12]
 8009720:	2800      	cmp	r0, #0
 8009722:	d1e1      	bne.n	80096e8 <__gethex+0x1d8>
 8009724:	e7a2      	b.n	800966c <__gethex+0x15c>
 8009726:	4620      	mov	r0, r4
 8009728:	1ea9      	subs	r1, r5, #2
 800972a:	f7fe f9e2 	bl	8007af2 <__any_on>
 800972e:	2800      	cmp	r0, #0
 8009730:	d0c2      	beq.n	80096b8 <__gethex+0x1a8>
 8009732:	f04f 0903 	mov.w	r9, #3
 8009736:	e7c1      	b.n	80096bc <__gethex+0x1ac>
 8009738:	da09      	bge.n	800974e <__gethex+0x23e>
 800973a:	1b75      	subs	r5, r6, r5
 800973c:	4621      	mov	r1, r4
 800973e:	462a      	mov	r2, r5
 8009740:	9801      	ldr	r0, [sp, #4]
 8009742:	f7fd ffa7 	bl	8007694 <__lshift>
 8009746:	4604      	mov	r4, r0
 8009748:	1b7f      	subs	r7, r7, r5
 800974a:	f100 0a14 	add.w	sl, r0, #20
 800974e:	f04f 0900 	mov.w	r9, #0
 8009752:	e7b8      	b.n	80096c6 <__gethex+0x1b6>
 8009754:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009758:	42bd      	cmp	r5, r7
 800975a:	dd6f      	ble.n	800983c <__gethex+0x32c>
 800975c:	1bed      	subs	r5, r5, r7
 800975e:	42ae      	cmp	r6, r5
 8009760:	dc34      	bgt.n	80097cc <__gethex+0x2bc>
 8009762:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009766:	2b02      	cmp	r3, #2
 8009768:	d022      	beq.n	80097b0 <__gethex+0x2a0>
 800976a:	2b03      	cmp	r3, #3
 800976c:	d024      	beq.n	80097b8 <__gethex+0x2a8>
 800976e:	2b01      	cmp	r3, #1
 8009770:	d115      	bne.n	800979e <__gethex+0x28e>
 8009772:	42ae      	cmp	r6, r5
 8009774:	d113      	bne.n	800979e <__gethex+0x28e>
 8009776:	2e01      	cmp	r6, #1
 8009778:	d10b      	bne.n	8009792 <__gethex+0x282>
 800977a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800977e:	9a02      	ldr	r2, [sp, #8]
 8009780:	2562      	movs	r5, #98	@ 0x62
 8009782:	6013      	str	r3, [r2, #0]
 8009784:	2301      	movs	r3, #1
 8009786:	6123      	str	r3, [r4, #16]
 8009788:	f8ca 3000 	str.w	r3, [sl]
 800978c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800978e:	601c      	str	r4, [r3, #0]
 8009790:	e73a      	b.n	8009608 <__gethex+0xf8>
 8009792:	4620      	mov	r0, r4
 8009794:	1e71      	subs	r1, r6, #1
 8009796:	f7fe f9ac 	bl	8007af2 <__any_on>
 800979a:	2800      	cmp	r0, #0
 800979c:	d1ed      	bne.n	800977a <__gethex+0x26a>
 800979e:	4621      	mov	r1, r4
 80097a0:	9801      	ldr	r0, [sp, #4]
 80097a2:	f7fd fd67 	bl	8007274 <_Bfree>
 80097a6:	2300      	movs	r3, #0
 80097a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80097aa:	2550      	movs	r5, #80	@ 0x50
 80097ac:	6013      	str	r3, [r2, #0]
 80097ae:	e72b      	b.n	8009608 <__gethex+0xf8>
 80097b0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d1f3      	bne.n	800979e <__gethex+0x28e>
 80097b6:	e7e0      	b.n	800977a <__gethex+0x26a>
 80097b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d1dd      	bne.n	800977a <__gethex+0x26a>
 80097be:	e7ee      	b.n	800979e <__gethex+0x28e>
 80097c0:	0800a4a9 	.word	0x0800a4a9
 80097c4:	0800a43f 	.word	0x0800a43f
 80097c8:	0800a4df 	.word	0x0800a4df
 80097cc:	1e6f      	subs	r7, r5, #1
 80097ce:	f1b9 0f00 	cmp.w	r9, #0
 80097d2:	d130      	bne.n	8009836 <__gethex+0x326>
 80097d4:	b127      	cbz	r7, 80097e0 <__gethex+0x2d0>
 80097d6:	4639      	mov	r1, r7
 80097d8:	4620      	mov	r0, r4
 80097da:	f7fe f98a 	bl	8007af2 <__any_on>
 80097de:	4681      	mov	r9, r0
 80097e0:	2301      	movs	r3, #1
 80097e2:	4629      	mov	r1, r5
 80097e4:	1b76      	subs	r6, r6, r5
 80097e6:	2502      	movs	r5, #2
 80097e8:	117a      	asrs	r2, r7, #5
 80097ea:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 80097ee:	f007 071f 	and.w	r7, r7, #31
 80097f2:	40bb      	lsls	r3, r7
 80097f4:	4213      	tst	r3, r2
 80097f6:	4620      	mov	r0, r4
 80097f8:	bf18      	it	ne
 80097fa:	f049 0902 	orrne.w	r9, r9, #2
 80097fe:	f7ff fe1e 	bl	800943e <rshift>
 8009802:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009806:	f1b9 0f00 	cmp.w	r9, #0
 800980a:	d047      	beq.n	800989c <__gethex+0x38c>
 800980c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009810:	2b02      	cmp	r3, #2
 8009812:	d015      	beq.n	8009840 <__gethex+0x330>
 8009814:	2b03      	cmp	r3, #3
 8009816:	d017      	beq.n	8009848 <__gethex+0x338>
 8009818:	2b01      	cmp	r3, #1
 800981a:	d109      	bne.n	8009830 <__gethex+0x320>
 800981c:	f019 0f02 	tst.w	r9, #2
 8009820:	d006      	beq.n	8009830 <__gethex+0x320>
 8009822:	f8da 3000 	ldr.w	r3, [sl]
 8009826:	ea49 0903 	orr.w	r9, r9, r3
 800982a:	f019 0f01 	tst.w	r9, #1
 800982e:	d10e      	bne.n	800984e <__gethex+0x33e>
 8009830:	f045 0510 	orr.w	r5, r5, #16
 8009834:	e032      	b.n	800989c <__gethex+0x38c>
 8009836:	f04f 0901 	mov.w	r9, #1
 800983a:	e7d1      	b.n	80097e0 <__gethex+0x2d0>
 800983c:	2501      	movs	r5, #1
 800983e:	e7e2      	b.n	8009806 <__gethex+0x2f6>
 8009840:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009842:	f1c3 0301 	rsb	r3, r3, #1
 8009846:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009848:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800984a:	2b00      	cmp	r3, #0
 800984c:	d0f0      	beq.n	8009830 <__gethex+0x320>
 800984e:	f04f 0c00 	mov.w	ip, #0
 8009852:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009856:	f104 0314 	add.w	r3, r4, #20
 800985a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800985e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009862:	4618      	mov	r0, r3
 8009864:	f853 2b04 	ldr.w	r2, [r3], #4
 8009868:	f1b2 3fff 	cmp.w	r2, #4294967295
 800986c:	d01b      	beq.n	80098a6 <__gethex+0x396>
 800986e:	3201      	adds	r2, #1
 8009870:	6002      	str	r2, [r0, #0]
 8009872:	2d02      	cmp	r5, #2
 8009874:	f104 0314 	add.w	r3, r4, #20
 8009878:	d13c      	bne.n	80098f4 <__gethex+0x3e4>
 800987a:	f8d8 2000 	ldr.w	r2, [r8]
 800987e:	3a01      	subs	r2, #1
 8009880:	42b2      	cmp	r2, r6
 8009882:	d109      	bne.n	8009898 <__gethex+0x388>
 8009884:	2201      	movs	r2, #1
 8009886:	1171      	asrs	r1, r6, #5
 8009888:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800988c:	f006 061f 	and.w	r6, r6, #31
 8009890:	fa02 f606 	lsl.w	r6, r2, r6
 8009894:	421e      	tst	r6, r3
 8009896:	d13a      	bne.n	800990e <__gethex+0x3fe>
 8009898:	f045 0520 	orr.w	r5, r5, #32
 800989c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800989e:	601c      	str	r4, [r3, #0]
 80098a0:	9b02      	ldr	r3, [sp, #8]
 80098a2:	601f      	str	r7, [r3, #0]
 80098a4:	e6b0      	b.n	8009608 <__gethex+0xf8>
 80098a6:	4299      	cmp	r1, r3
 80098a8:	f843 cc04 	str.w	ip, [r3, #-4]
 80098ac:	d8d9      	bhi.n	8009862 <__gethex+0x352>
 80098ae:	68a3      	ldr	r3, [r4, #8]
 80098b0:	459b      	cmp	fp, r3
 80098b2:	db17      	blt.n	80098e4 <__gethex+0x3d4>
 80098b4:	6861      	ldr	r1, [r4, #4]
 80098b6:	9801      	ldr	r0, [sp, #4]
 80098b8:	3101      	adds	r1, #1
 80098ba:	f7fd fc9b 	bl	80071f4 <_Balloc>
 80098be:	4681      	mov	r9, r0
 80098c0:	b918      	cbnz	r0, 80098ca <__gethex+0x3ba>
 80098c2:	4602      	mov	r2, r0
 80098c4:	2184      	movs	r1, #132	@ 0x84
 80098c6:	4b19      	ldr	r3, [pc, #100]	@ (800992c <__gethex+0x41c>)
 80098c8:	e6c5      	b.n	8009656 <__gethex+0x146>
 80098ca:	6922      	ldr	r2, [r4, #16]
 80098cc:	f104 010c 	add.w	r1, r4, #12
 80098d0:	3202      	adds	r2, #2
 80098d2:	0092      	lsls	r2, r2, #2
 80098d4:	300c      	adds	r0, #12
 80098d6:	f7ff fd83 	bl	80093e0 <memcpy>
 80098da:	4621      	mov	r1, r4
 80098dc:	9801      	ldr	r0, [sp, #4]
 80098de:	f7fd fcc9 	bl	8007274 <_Bfree>
 80098e2:	464c      	mov	r4, r9
 80098e4:	6923      	ldr	r3, [r4, #16]
 80098e6:	1c5a      	adds	r2, r3, #1
 80098e8:	6122      	str	r2, [r4, #16]
 80098ea:	2201      	movs	r2, #1
 80098ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80098f0:	615a      	str	r2, [r3, #20]
 80098f2:	e7be      	b.n	8009872 <__gethex+0x362>
 80098f4:	6922      	ldr	r2, [r4, #16]
 80098f6:	455a      	cmp	r2, fp
 80098f8:	dd0b      	ble.n	8009912 <__gethex+0x402>
 80098fa:	2101      	movs	r1, #1
 80098fc:	4620      	mov	r0, r4
 80098fe:	f7ff fd9e 	bl	800943e <rshift>
 8009902:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009906:	3701      	adds	r7, #1
 8009908:	42bb      	cmp	r3, r7
 800990a:	f6ff aee0 	blt.w	80096ce <__gethex+0x1be>
 800990e:	2501      	movs	r5, #1
 8009910:	e7c2      	b.n	8009898 <__gethex+0x388>
 8009912:	f016 061f 	ands.w	r6, r6, #31
 8009916:	d0fa      	beq.n	800990e <__gethex+0x3fe>
 8009918:	4453      	add	r3, sl
 800991a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800991e:	f7fd fd5b 	bl	80073d8 <__hi0bits>
 8009922:	f1c6 0620 	rsb	r6, r6, #32
 8009926:	42b0      	cmp	r0, r6
 8009928:	dbe7      	blt.n	80098fa <__gethex+0x3ea>
 800992a:	e7f0      	b.n	800990e <__gethex+0x3fe>
 800992c:	0800a43f 	.word	0x0800a43f

08009930 <L_shift>:
 8009930:	f1c2 0208 	rsb	r2, r2, #8
 8009934:	0092      	lsls	r2, r2, #2
 8009936:	b570      	push	{r4, r5, r6, lr}
 8009938:	f1c2 0620 	rsb	r6, r2, #32
 800993c:	6843      	ldr	r3, [r0, #4]
 800993e:	6804      	ldr	r4, [r0, #0]
 8009940:	fa03 f506 	lsl.w	r5, r3, r6
 8009944:	432c      	orrs	r4, r5
 8009946:	40d3      	lsrs	r3, r2
 8009948:	6004      	str	r4, [r0, #0]
 800994a:	f840 3f04 	str.w	r3, [r0, #4]!
 800994e:	4288      	cmp	r0, r1
 8009950:	d3f4      	bcc.n	800993c <L_shift+0xc>
 8009952:	bd70      	pop	{r4, r5, r6, pc}

08009954 <__match>:
 8009954:	b530      	push	{r4, r5, lr}
 8009956:	6803      	ldr	r3, [r0, #0]
 8009958:	3301      	adds	r3, #1
 800995a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800995e:	b914      	cbnz	r4, 8009966 <__match+0x12>
 8009960:	6003      	str	r3, [r0, #0]
 8009962:	2001      	movs	r0, #1
 8009964:	bd30      	pop	{r4, r5, pc}
 8009966:	f813 2b01 	ldrb.w	r2, [r3], #1
 800996a:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800996e:	2d19      	cmp	r5, #25
 8009970:	bf98      	it	ls
 8009972:	3220      	addls	r2, #32
 8009974:	42a2      	cmp	r2, r4
 8009976:	d0f0      	beq.n	800995a <__match+0x6>
 8009978:	2000      	movs	r0, #0
 800997a:	e7f3      	b.n	8009964 <__match+0x10>

0800997c <__hexnan>:
 800997c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009980:	2500      	movs	r5, #0
 8009982:	680b      	ldr	r3, [r1, #0]
 8009984:	4682      	mov	sl, r0
 8009986:	115e      	asrs	r6, r3, #5
 8009988:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800998c:	f013 031f 	ands.w	r3, r3, #31
 8009990:	bf18      	it	ne
 8009992:	3604      	addne	r6, #4
 8009994:	1f37      	subs	r7, r6, #4
 8009996:	4690      	mov	r8, r2
 8009998:	46b9      	mov	r9, r7
 800999a:	463c      	mov	r4, r7
 800999c:	46ab      	mov	fp, r5
 800999e:	b087      	sub	sp, #28
 80099a0:	6801      	ldr	r1, [r0, #0]
 80099a2:	9301      	str	r3, [sp, #4]
 80099a4:	f846 5c04 	str.w	r5, [r6, #-4]
 80099a8:	9502      	str	r5, [sp, #8]
 80099aa:	784a      	ldrb	r2, [r1, #1]
 80099ac:	1c4b      	adds	r3, r1, #1
 80099ae:	9303      	str	r3, [sp, #12]
 80099b0:	b342      	cbz	r2, 8009a04 <__hexnan+0x88>
 80099b2:	4610      	mov	r0, r2
 80099b4:	9105      	str	r1, [sp, #20]
 80099b6:	9204      	str	r2, [sp, #16]
 80099b8:	f7ff fd94 	bl	80094e4 <__hexdig_fun>
 80099bc:	2800      	cmp	r0, #0
 80099be:	d151      	bne.n	8009a64 <__hexnan+0xe8>
 80099c0:	9a04      	ldr	r2, [sp, #16]
 80099c2:	9905      	ldr	r1, [sp, #20]
 80099c4:	2a20      	cmp	r2, #32
 80099c6:	d818      	bhi.n	80099fa <__hexnan+0x7e>
 80099c8:	9b02      	ldr	r3, [sp, #8]
 80099ca:	459b      	cmp	fp, r3
 80099cc:	dd13      	ble.n	80099f6 <__hexnan+0x7a>
 80099ce:	454c      	cmp	r4, r9
 80099d0:	d206      	bcs.n	80099e0 <__hexnan+0x64>
 80099d2:	2d07      	cmp	r5, #7
 80099d4:	dc04      	bgt.n	80099e0 <__hexnan+0x64>
 80099d6:	462a      	mov	r2, r5
 80099d8:	4649      	mov	r1, r9
 80099da:	4620      	mov	r0, r4
 80099dc:	f7ff ffa8 	bl	8009930 <L_shift>
 80099e0:	4544      	cmp	r4, r8
 80099e2:	d952      	bls.n	8009a8a <__hexnan+0x10e>
 80099e4:	2300      	movs	r3, #0
 80099e6:	f1a4 0904 	sub.w	r9, r4, #4
 80099ea:	f844 3c04 	str.w	r3, [r4, #-4]
 80099ee:	461d      	mov	r5, r3
 80099f0:	464c      	mov	r4, r9
 80099f2:	f8cd b008 	str.w	fp, [sp, #8]
 80099f6:	9903      	ldr	r1, [sp, #12]
 80099f8:	e7d7      	b.n	80099aa <__hexnan+0x2e>
 80099fa:	2a29      	cmp	r2, #41	@ 0x29
 80099fc:	d157      	bne.n	8009aae <__hexnan+0x132>
 80099fe:	3102      	adds	r1, #2
 8009a00:	f8ca 1000 	str.w	r1, [sl]
 8009a04:	f1bb 0f00 	cmp.w	fp, #0
 8009a08:	d051      	beq.n	8009aae <__hexnan+0x132>
 8009a0a:	454c      	cmp	r4, r9
 8009a0c:	d206      	bcs.n	8009a1c <__hexnan+0xa0>
 8009a0e:	2d07      	cmp	r5, #7
 8009a10:	dc04      	bgt.n	8009a1c <__hexnan+0xa0>
 8009a12:	462a      	mov	r2, r5
 8009a14:	4649      	mov	r1, r9
 8009a16:	4620      	mov	r0, r4
 8009a18:	f7ff ff8a 	bl	8009930 <L_shift>
 8009a1c:	4544      	cmp	r4, r8
 8009a1e:	d936      	bls.n	8009a8e <__hexnan+0x112>
 8009a20:	4623      	mov	r3, r4
 8009a22:	f1a8 0204 	sub.w	r2, r8, #4
 8009a26:	f853 1b04 	ldr.w	r1, [r3], #4
 8009a2a:	429f      	cmp	r7, r3
 8009a2c:	f842 1f04 	str.w	r1, [r2, #4]!
 8009a30:	d2f9      	bcs.n	8009a26 <__hexnan+0xaa>
 8009a32:	1b3b      	subs	r3, r7, r4
 8009a34:	f023 0303 	bic.w	r3, r3, #3
 8009a38:	3304      	adds	r3, #4
 8009a3a:	3401      	adds	r4, #1
 8009a3c:	3e03      	subs	r6, #3
 8009a3e:	42b4      	cmp	r4, r6
 8009a40:	bf88      	it	hi
 8009a42:	2304      	movhi	r3, #4
 8009a44:	2200      	movs	r2, #0
 8009a46:	4443      	add	r3, r8
 8009a48:	f843 2b04 	str.w	r2, [r3], #4
 8009a4c:	429f      	cmp	r7, r3
 8009a4e:	d2fb      	bcs.n	8009a48 <__hexnan+0xcc>
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	b91b      	cbnz	r3, 8009a5c <__hexnan+0xe0>
 8009a54:	4547      	cmp	r7, r8
 8009a56:	d128      	bne.n	8009aaa <__hexnan+0x12e>
 8009a58:	2301      	movs	r3, #1
 8009a5a:	603b      	str	r3, [r7, #0]
 8009a5c:	2005      	movs	r0, #5
 8009a5e:	b007      	add	sp, #28
 8009a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a64:	3501      	adds	r5, #1
 8009a66:	2d08      	cmp	r5, #8
 8009a68:	f10b 0b01 	add.w	fp, fp, #1
 8009a6c:	dd06      	ble.n	8009a7c <__hexnan+0x100>
 8009a6e:	4544      	cmp	r4, r8
 8009a70:	d9c1      	bls.n	80099f6 <__hexnan+0x7a>
 8009a72:	2300      	movs	r3, #0
 8009a74:	2501      	movs	r5, #1
 8009a76:	f844 3c04 	str.w	r3, [r4, #-4]
 8009a7a:	3c04      	subs	r4, #4
 8009a7c:	6822      	ldr	r2, [r4, #0]
 8009a7e:	f000 000f 	and.w	r0, r0, #15
 8009a82:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009a86:	6020      	str	r0, [r4, #0]
 8009a88:	e7b5      	b.n	80099f6 <__hexnan+0x7a>
 8009a8a:	2508      	movs	r5, #8
 8009a8c:	e7b3      	b.n	80099f6 <__hexnan+0x7a>
 8009a8e:	9b01      	ldr	r3, [sp, #4]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d0dd      	beq.n	8009a50 <__hexnan+0xd4>
 8009a94:	f04f 32ff 	mov.w	r2, #4294967295
 8009a98:	f1c3 0320 	rsb	r3, r3, #32
 8009a9c:	40da      	lsrs	r2, r3
 8009a9e:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009aa2:	4013      	ands	r3, r2
 8009aa4:	f846 3c04 	str.w	r3, [r6, #-4]
 8009aa8:	e7d2      	b.n	8009a50 <__hexnan+0xd4>
 8009aaa:	3f04      	subs	r7, #4
 8009aac:	e7d0      	b.n	8009a50 <__hexnan+0xd4>
 8009aae:	2004      	movs	r0, #4
 8009ab0:	e7d5      	b.n	8009a5e <__hexnan+0xe2>

08009ab2 <__ascii_mbtowc>:
 8009ab2:	b082      	sub	sp, #8
 8009ab4:	b901      	cbnz	r1, 8009ab8 <__ascii_mbtowc+0x6>
 8009ab6:	a901      	add	r1, sp, #4
 8009ab8:	b142      	cbz	r2, 8009acc <__ascii_mbtowc+0x1a>
 8009aba:	b14b      	cbz	r3, 8009ad0 <__ascii_mbtowc+0x1e>
 8009abc:	7813      	ldrb	r3, [r2, #0]
 8009abe:	600b      	str	r3, [r1, #0]
 8009ac0:	7812      	ldrb	r2, [r2, #0]
 8009ac2:	1e10      	subs	r0, r2, #0
 8009ac4:	bf18      	it	ne
 8009ac6:	2001      	movne	r0, #1
 8009ac8:	b002      	add	sp, #8
 8009aca:	4770      	bx	lr
 8009acc:	4610      	mov	r0, r2
 8009ace:	e7fb      	b.n	8009ac8 <__ascii_mbtowc+0x16>
 8009ad0:	f06f 0001 	mvn.w	r0, #1
 8009ad4:	e7f8      	b.n	8009ac8 <__ascii_mbtowc+0x16>

08009ad6 <_realloc_r>:
 8009ad6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ada:	4607      	mov	r7, r0
 8009adc:	4614      	mov	r4, r2
 8009ade:	460d      	mov	r5, r1
 8009ae0:	b921      	cbnz	r1, 8009aec <_realloc_r+0x16>
 8009ae2:	4611      	mov	r1, r2
 8009ae4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ae8:	f7fd baf8 	b.w	80070dc <_malloc_r>
 8009aec:	b92a      	cbnz	r2, 8009afa <_realloc_r+0x24>
 8009aee:	f7fd fa83 	bl	8006ff8 <_free_r>
 8009af2:	4625      	mov	r5, r4
 8009af4:	4628      	mov	r0, r5
 8009af6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009afa:	f000 faaf 	bl	800a05c <_malloc_usable_size_r>
 8009afe:	4284      	cmp	r4, r0
 8009b00:	4606      	mov	r6, r0
 8009b02:	d802      	bhi.n	8009b0a <_realloc_r+0x34>
 8009b04:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009b08:	d8f4      	bhi.n	8009af4 <_realloc_r+0x1e>
 8009b0a:	4621      	mov	r1, r4
 8009b0c:	4638      	mov	r0, r7
 8009b0e:	f7fd fae5 	bl	80070dc <_malloc_r>
 8009b12:	4680      	mov	r8, r0
 8009b14:	b908      	cbnz	r0, 8009b1a <_realloc_r+0x44>
 8009b16:	4645      	mov	r5, r8
 8009b18:	e7ec      	b.n	8009af4 <_realloc_r+0x1e>
 8009b1a:	42b4      	cmp	r4, r6
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	4629      	mov	r1, r5
 8009b20:	bf28      	it	cs
 8009b22:	4632      	movcs	r2, r6
 8009b24:	f7ff fc5c 	bl	80093e0 <memcpy>
 8009b28:	4629      	mov	r1, r5
 8009b2a:	4638      	mov	r0, r7
 8009b2c:	f7fd fa64 	bl	8006ff8 <_free_r>
 8009b30:	e7f1      	b.n	8009b16 <_realloc_r+0x40>
	...

08009b34 <_strtoul_l.isra.0>:
 8009b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009b38:	4686      	mov	lr, r0
 8009b3a:	460d      	mov	r5, r1
 8009b3c:	4e33      	ldr	r6, [pc, #204]	@ (8009c0c <_strtoul_l.isra.0+0xd8>)
 8009b3e:	4628      	mov	r0, r5
 8009b40:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b44:	5d37      	ldrb	r7, [r6, r4]
 8009b46:	f017 0708 	ands.w	r7, r7, #8
 8009b4a:	d1f8      	bne.n	8009b3e <_strtoul_l.isra.0+0xa>
 8009b4c:	2c2d      	cmp	r4, #45	@ 0x2d
 8009b4e:	d110      	bne.n	8009b72 <_strtoul_l.isra.0+0x3e>
 8009b50:	2701      	movs	r7, #1
 8009b52:	782c      	ldrb	r4, [r5, #0]
 8009b54:	1c85      	adds	r5, r0, #2
 8009b56:	f033 0010 	bics.w	r0, r3, #16
 8009b5a:	d115      	bne.n	8009b88 <_strtoul_l.isra.0+0x54>
 8009b5c:	2c30      	cmp	r4, #48	@ 0x30
 8009b5e:	d10d      	bne.n	8009b7c <_strtoul_l.isra.0+0x48>
 8009b60:	7828      	ldrb	r0, [r5, #0]
 8009b62:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8009b66:	2858      	cmp	r0, #88	@ 0x58
 8009b68:	d108      	bne.n	8009b7c <_strtoul_l.isra.0+0x48>
 8009b6a:	786c      	ldrb	r4, [r5, #1]
 8009b6c:	3502      	adds	r5, #2
 8009b6e:	2310      	movs	r3, #16
 8009b70:	e00a      	b.n	8009b88 <_strtoul_l.isra.0+0x54>
 8009b72:	2c2b      	cmp	r4, #43	@ 0x2b
 8009b74:	bf04      	itt	eq
 8009b76:	782c      	ldrbeq	r4, [r5, #0]
 8009b78:	1c85      	addeq	r5, r0, #2
 8009b7a:	e7ec      	b.n	8009b56 <_strtoul_l.isra.0+0x22>
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d1f6      	bne.n	8009b6e <_strtoul_l.isra.0+0x3a>
 8009b80:	2c30      	cmp	r4, #48	@ 0x30
 8009b82:	bf14      	ite	ne
 8009b84:	230a      	movne	r3, #10
 8009b86:	2308      	moveq	r3, #8
 8009b88:	f04f 38ff 	mov.w	r8, #4294967295
 8009b8c:	fbb8 f8f3 	udiv	r8, r8, r3
 8009b90:	2600      	movs	r6, #0
 8009b92:	fb03 f908 	mul.w	r9, r3, r8
 8009b96:	4630      	mov	r0, r6
 8009b98:	ea6f 0909 	mvn.w	r9, r9
 8009b9c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8009ba0:	f1bc 0f09 	cmp.w	ip, #9
 8009ba4:	d810      	bhi.n	8009bc8 <_strtoul_l.isra.0+0x94>
 8009ba6:	4664      	mov	r4, ip
 8009ba8:	42a3      	cmp	r3, r4
 8009baa:	dd1e      	ble.n	8009bea <_strtoul_l.isra.0+0xb6>
 8009bac:	f1b6 3fff 	cmp.w	r6, #4294967295
 8009bb0:	d007      	beq.n	8009bc2 <_strtoul_l.isra.0+0x8e>
 8009bb2:	4580      	cmp	r8, r0
 8009bb4:	d316      	bcc.n	8009be4 <_strtoul_l.isra.0+0xb0>
 8009bb6:	d101      	bne.n	8009bbc <_strtoul_l.isra.0+0x88>
 8009bb8:	45a1      	cmp	r9, r4
 8009bba:	db13      	blt.n	8009be4 <_strtoul_l.isra.0+0xb0>
 8009bbc:	2601      	movs	r6, #1
 8009bbe:	fb00 4003 	mla	r0, r0, r3, r4
 8009bc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bc6:	e7e9      	b.n	8009b9c <_strtoul_l.isra.0+0x68>
 8009bc8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8009bcc:	f1bc 0f19 	cmp.w	ip, #25
 8009bd0:	d801      	bhi.n	8009bd6 <_strtoul_l.isra.0+0xa2>
 8009bd2:	3c37      	subs	r4, #55	@ 0x37
 8009bd4:	e7e8      	b.n	8009ba8 <_strtoul_l.isra.0+0x74>
 8009bd6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8009bda:	f1bc 0f19 	cmp.w	ip, #25
 8009bde:	d804      	bhi.n	8009bea <_strtoul_l.isra.0+0xb6>
 8009be0:	3c57      	subs	r4, #87	@ 0x57
 8009be2:	e7e1      	b.n	8009ba8 <_strtoul_l.isra.0+0x74>
 8009be4:	f04f 36ff 	mov.w	r6, #4294967295
 8009be8:	e7eb      	b.n	8009bc2 <_strtoul_l.isra.0+0x8e>
 8009bea:	1c73      	adds	r3, r6, #1
 8009bec:	d106      	bne.n	8009bfc <_strtoul_l.isra.0+0xc8>
 8009bee:	2322      	movs	r3, #34	@ 0x22
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	f8ce 3000 	str.w	r3, [lr]
 8009bf6:	b932      	cbnz	r2, 8009c06 <_strtoul_l.isra.0+0xd2>
 8009bf8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009bfc:	b107      	cbz	r7, 8009c00 <_strtoul_l.isra.0+0xcc>
 8009bfe:	4240      	negs	r0, r0
 8009c00:	2a00      	cmp	r2, #0
 8009c02:	d0f9      	beq.n	8009bf8 <_strtoul_l.isra.0+0xc4>
 8009c04:	b106      	cbz	r6, 8009c08 <_strtoul_l.isra.0+0xd4>
 8009c06:	1e69      	subs	r1, r5, #1
 8009c08:	6011      	str	r1, [r2, #0]
 8009c0a:	e7f5      	b.n	8009bf8 <_strtoul_l.isra.0+0xc4>
 8009c0c:	0800a691 	.word	0x0800a691

08009c10 <_strtoul_r>:
 8009c10:	f7ff bf90 	b.w	8009b34 <_strtoul_l.isra.0>

08009c14 <__ascii_wctomb>:
 8009c14:	4603      	mov	r3, r0
 8009c16:	4608      	mov	r0, r1
 8009c18:	b141      	cbz	r1, 8009c2c <__ascii_wctomb+0x18>
 8009c1a:	2aff      	cmp	r2, #255	@ 0xff
 8009c1c:	d904      	bls.n	8009c28 <__ascii_wctomb+0x14>
 8009c1e:	228a      	movs	r2, #138	@ 0x8a
 8009c20:	f04f 30ff 	mov.w	r0, #4294967295
 8009c24:	601a      	str	r2, [r3, #0]
 8009c26:	4770      	bx	lr
 8009c28:	2001      	movs	r0, #1
 8009c2a:	700a      	strb	r2, [r1, #0]
 8009c2c:	4770      	bx	lr

08009c2e <__sfputc_r>:
 8009c2e:	6893      	ldr	r3, [r2, #8]
 8009c30:	b410      	push	{r4}
 8009c32:	3b01      	subs	r3, #1
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	6093      	str	r3, [r2, #8]
 8009c38:	da07      	bge.n	8009c4a <__sfputc_r+0x1c>
 8009c3a:	6994      	ldr	r4, [r2, #24]
 8009c3c:	42a3      	cmp	r3, r4
 8009c3e:	db01      	blt.n	8009c44 <__sfputc_r+0x16>
 8009c40:	290a      	cmp	r1, #10
 8009c42:	d102      	bne.n	8009c4a <__sfputc_r+0x1c>
 8009c44:	bc10      	pop	{r4}
 8009c46:	f000 b931 	b.w	8009eac <__swbuf_r>
 8009c4a:	6813      	ldr	r3, [r2, #0]
 8009c4c:	1c58      	adds	r0, r3, #1
 8009c4e:	6010      	str	r0, [r2, #0]
 8009c50:	7019      	strb	r1, [r3, #0]
 8009c52:	4608      	mov	r0, r1
 8009c54:	bc10      	pop	{r4}
 8009c56:	4770      	bx	lr

08009c58 <__sfputs_r>:
 8009c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c5a:	4606      	mov	r6, r0
 8009c5c:	460f      	mov	r7, r1
 8009c5e:	4614      	mov	r4, r2
 8009c60:	18d5      	adds	r5, r2, r3
 8009c62:	42ac      	cmp	r4, r5
 8009c64:	d101      	bne.n	8009c6a <__sfputs_r+0x12>
 8009c66:	2000      	movs	r0, #0
 8009c68:	e007      	b.n	8009c7a <__sfputs_r+0x22>
 8009c6a:	463a      	mov	r2, r7
 8009c6c:	4630      	mov	r0, r6
 8009c6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c72:	f7ff ffdc 	bl	8009c2e <__sfputc_r>
 8009c76:	1c43      	adds	r3, r0, #1
 8009c78:	d1f3      	bne.n	8009c62 <__sfputs_r+0xa>
 8009c7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009c7c <_vfiprintf_r>:
 8009c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c80:	460d      	mov	r5, r1
 8009c82:	4614      	mov	r4, r2
 8009c84:	4698      	mov	r8, r3
 8009c86:	4606      	mov	r6, r0
 8009c88:	b09d      	sub	sp, #116	@ 0x74
 8009c8a:	b118      	cbz	r0, 8009c94 <_vfiprintf_r+0x18>
 8009c8c:	6a03      	ldr	r3, [r0, #32]
 8009c8e:	b90b      	cbnz	r3, 8009c94 <_vfiprintf_r+0x18>
 8009c90:	f7fc f938 	bl	8005f04 <__sinit>
 8009c94:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009c96:	07d9      	lsls	r1, r3, #31
 8009c98:	d405      	bmi.n	8009ca6 <_vfiprintf_r+0x2a>
 8009c9a:	89ab      	ldrh	r3, [r5, #12]
 8009c9c:	059a      	lsls	r2, r3, #22
 8009c9e:	d402      	bmi.n	8009ca6 <_vfiprintf_r+0x2a>
 8009ca0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009ca2:	f7fc fb1a 	bl	80062da <__retarget_lock_acquire_recursive>
 8009ca6:	89ab      	ldrh	r3, [r5, #12]
 8009ca8:	071b      	lsls	r3, r3, #28
 8009caa:	d501      	bpl.n	8009cb0 <_vfiprintf_r+0x34>
 8009cac:	692b      	ldr	r3, [r5, #16]
 8009cae:	b99b      	cbnz	r3, 8009cd8 <_vfiprintf_r+0x5c>
 8009cb0:	4629      	mov	r1, r5
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	f000 f938 	bl	8009f28 <__swsetup_r>
 8009cb8:	b170      	cbz	r0, 8009cd8 <_vfiprintf_r+0x5c>
 8009cba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009cbc:	07dc      	lsls	r4, r3, #31
 8009cbe:	d504      	bpl.n	8009cca <_vfiprintf_r+0x4e>
 8009cc0:	f04f 30ff 	mov.w	r0, #4294967295
 8009cc4:	b01d      	add	sp, #116	@ 0x74
 8009cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cca:	89ab      	ldrh	r3, [r5, #12]
 8009ccc:	0598      	lsls	r0, r3, #22
 8009cce:	d4f7      	bmi.n	8009cc0 <_vfiprintf_r+0x44>
 8009cd0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009cd2:	f7fc fb03 	bl	80062dc <__retarget_lock_release_recursive>
 8009cd6:	e7f3      	b.n	8009cc0 <_vfiprintf_r+0x44>
 8009cd8:	2300      	movs	r3, #0
 8009cda:	9309      	str	r3, [sp, #36]	@ 0x24
 8009cdc:	2320      	movs	r3, #32
 8009cde:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009ce2:	2330      	movs	r3, #48	@ 0x30
 8009ce4:	f04f 0901 	mov.w	r9, #1
 8009ce8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009cec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8009e98 <_vfiprintf_r+0x21c>
 8009cf0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009cf4:	4623      	mov	r3, r4
 8009cf6:	469a      	mov	sl, r3
 8009cf8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009cfc:	b10a      	cbz	r2, 8009d02 <_vfiprintf_r+0x86>
 8009cfe:	2a25      	cmp	r2, #37	@ 0x25
 8009d00:	d1f9      	bne.n	8009cf6 <_vfiprintf_r+0x7a>
 8009d02:	ebba 0b04 	subs.w	fp, sl, r4
 8009d06:	d00b      	beq.n	8009d20 <_vfiprintf_r+0xa4>
 8009d08:	465b      	mov	r3, fp
 8009d0a:	4622      	mov	r2, r4
 8009d0c:	4629      	mov	r1, r5
 8009d0e:	4630      	mov	r0, r6
 8009d10:	f7ff ffa2 	bl	8009c58 <__sfputs_r>
 8009d14:	3001      	adds	r0, #1
 8009d16:	f000 80a7 	beq.w	8009e68 <_vfiprintf_r+0x1ec>
 8009d1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d1c:	445a      	add	r2, fp
 8009d1e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d20:	f89a 3000 	ldrb.w	r3, [sl]
 8009d24:	2b00      	cmp	r3, #0
 8009d26:	f000 809f 	beq.w	8009e68 <_vfiprintf_r+0x1ec>
 8009d2a:	2300      	movs	r3, #0
 8009d2c:	f04f 32ff 	mov.w	r2, #4294967295
 8009d30:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d34:	f10a 0a01 	add.w	sl, sl, #1
 8009d38:	9304      	str	r3, [sp, #16]
 8009d3a:	9307      	str	r3, [sp, #28]
 8009d3c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009d40:	931a      	str	r3, [sp, #104]	@ 0x68
 8009d42:	4654      	mov	r4, sl
 8009d44:	2205      	movs	r2, #5
 8009d46:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d4a:	4853      	ldr	r0, [pc, #332]	@ (8009e98 <_vfiprintf_r+0x21c>)
 8009d4c:	f7fc fac7 	bl	80062de <memchr>
 8009d50:	9a04      	ldr	r2, [sp, #16]
 8009d52:	b9d8      	cbnz	r0, 8009d8c <_vfiprintf_r+0x110>
 8009d54:	06d1      	lsls	r1, r2, #27
 8009d56:	bf44      	itt	mi
 8009d58:	2320      	movmi	r3, #32
 8009d5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d5e:	0713      	lsls	r3, r2, #28
 8009d60:	bf44      	itt	mi
 8009d62:	232b      	movmi	r3, #43	@ 0x2b
 8009d64:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009d68:	f89a 3000 	ldrb.w	r3, [sl]
 8009d6c:	2b2a      	cmp	r3, #42	@ 0x2a
 8009d6e:	d015      	beq.n	8009d9c <_vfiprintf_r+0x120>
 8009d70:	4654      	mov	r4, sl
 8009d72:	2000      	movs	r0, #0
 8009d74:	f04f 0c0a 	mov.w	ip, #10
 8009d78:	9a07      	ldr	r2, [sp, #28]
 8009d7a:	4621      	mov	r1, r4
 8009d7c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d80:	3b30      	subs	r3, #48	@ 0x30
 8009d82:	2b09      	cmp	r3, #9
 8009d84:	d94b      	bls.n	8009e1e <_vfiprintf_r+0x1a2>
 8009d86:	b1b0      	cbz	r0, 8009db6 <_vfiprintf_r+0x13a>
 8009d88:	9207      	str	r2, [sp, #28]
 8009d8a:	e014      	b.n	8009db6 <_vfiprintf_r+0x13a>
 8009d8c:	eba0 0308 	sub.w	r3, r0, r8
 8009d90:	fa09 f303 	lsl.w	r3, r9, r3
 8009d94:	4313      	orrs	r3, r2
 8009d96:	46a2      	mov	sl, r4
 8009d98:	9304      	str	r3, [sp, #16]
 8009d9a:	e7d2      	b.n	8009d42 <_vfiprintf_r+0xc6>
 8009d9c:	9b03      	ldr	r3, [sp, #12]
 8009d9e:	1d19      	adds	r1, r3, #4
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	9103      	str	r1, [sp, #12]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	bfbb      	ittet	lt
 8009da8:	425b      	neglt	r3, r3
 8009daa:	f042 0202 	orrlt.w	r2, r2, #2
 8009dae:	9307      	strge	r3, [sp, #28]
 8009db0:	9307      	strlt	r3, [sp, #28]
 8009db2:	bfb8      	it	lt
 8009db4:	9204      	strlt	r2, [sp, #16]
 8009db6:	7823      	ldrb	r3, [r4, #0]
 8009db8:	2b2e      	cmp	r3, #46	@ 0x2e
 8009dba:	d10a      	bne.n	8009dd2 <_vfiprintf_r+0x156>
 8009dbc:	7863      	ldrb	r3, [r4, #1]
 8009dbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8009dc0:	d132      	bne.n	8009e28 <_vfiprintf_r+0x1ac>
 8009dc2:	9b03      	ldr	r3, [sp, #12]
 8009dc4:	3402      	adds	r4, #2
 8009dc6:	1d1a      	adds	r2, r3, #4
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	9203      	str	r2, [sp, #12]
 8009dcc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009dd0:	9305      	str	r3, [sp, #20]
 8009dd2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8009e9c <_vfiprintf_r+0x220>
 8009dd6:	2203      	movs	r2, #3
 8009dd8:	4650      	mov	r0, sl
 8009dda:	7821      	ldrb	r1, [r4, #0]
 8009ddc:	f7fc fa7f 	bl	80062de <memchr>
 8009de0:	b138      	cbz	r0, 8009df2 <_vfiprintf_r+0x176>
 8009de2:	2240      	movs	r2, #64	@ 0x40
 8009de4:	9b04      	ldr	r3, [sp, #16]
 8009de6:	eba0 000a 	sub.w	r0, r0, sl
 8009dea:	4082      	lsls	r2, r0
 8009dec:	4313      	orrs	r3, r2
 8009dee:	3401      	adds	r4, #1
 8009df0:	9304      	str	r3, [sp, #16]
 8009df2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009df6:	2206      	movs	r2, #6
 8009df8:	4829      	ldr	r0, [pc, #164]	@ (8009ea0 <_vfiprintf_r+0x224>)
 8009dfa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009dfe:	f7fc fa6e 	bl	80062de <memchr>
 8009e02:	2800      	cmp	r0, #0
 8009e04:	d03f      	beq.n	8009e86 <_vfiprintf_r+0x20a>
 8009e06:	4b27      	ldr	r3, [pc, #156]	@ (8009ea4 <_vfiprintf_r+0x228>)
 8009e08:	bb1b      	cbnz	r3, 8009e52 <_vfiprintf_r+0x1d6>
 8009e0a:	9b03      	ldr	r3, [sp, #12]
 8009e0c:	3307      	adds	r3, #7
 8009e0e:	f023 0307 	bic.w	r3, r3, #7
 8009e12:	3308      	adds	r3, #8
 8009e14:	9303      	str	r3, [sp, #12]
 8009e16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e18:	443b      	add	r3, r7
 8009e1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8009e1c:	e76a      	b.n	8009cf4 <_vfiprintf_r+0x78>
 8009e1e:	460c      	mov	r4, r1
 8009e20:	2001      	movs	r0, #1
 8009e22:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e26:	e7a8      	b.n	8009d7a <_vfiprintf_r+0xfe>
 8009e28:	2300      	movs	r3, #0
 8009e2a:	f04f 0c0a 	mov.w	ip, #10
 8009e2e:	4619      	mov	r1, r3
 8009e30:	3401      	adds	r4, #1
 8009e32:	9305      	str	r3, [sp, #20]
 8009e34:	4620      	mov	r0, r4
 8009e36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e3a:	3a30      	subs	r2, #48	@ 0x30
 8009e3c:	2a09      	cmp	r2, #9
 8009e3e:	d903      	bls.n	8009e48 <_vfiprintf_r+0x1cc>
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d0c6      	beq.n	8009dd2 <_vfiprintf_r+0x156>
 8009e44:	9105      	str	r1, [sp, #20]
 8009e46:	e7c4      	b.n	8009dd2 <_vfiprintf_r+0x156>
 8009e48:	4604      	mov	r4, r0
 8009e4a:	2301      	movs	r3, #1
 8009e4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e50:	e7f0      	b.n	8009e34 <_vfiprintf_r+0x1b8>
 8009e52:	ab03      	add	r3, sp, #12
 8009e54:	9300      	str	r3, [sp, #0]
 8009e56:	462a      	mov	r2, r5
 8009e58:	4630      	mov	r0, r6
 8009e5a:	4b13      	ldr	r3, [pc, #76]	@ (8009ea8 <_vfiprintf_r+0x22c>)
 8009e5c:	a904      	add	r1, sp, #16
 8009e5e:	f7fb f9ff 	bl	8005260 <_printf_float>
 8009e62:	4607      	mov	r7, r0
 8009e64:	1c78      	adds	r0, r7, #1
 8009e66:	d1d6      	bne.n	8009e16 <_vfiprintf_r+0x19a>
 8009e68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009e6a:	07d9      	lsls	r1, r3, #31
 8009e6c:	d405      	bmi.n	8009e7a <_vfiprintf_r+0x1fe>
 8009e6e:	89ab      	ldrh	r3, [r5, #12]
 8009e70:	059a      	lsls	r2, r3, #22
 8009e72:	d402      	bmi.n	8009e7a <_vfiprintf_r+0x1fe>
 8009e74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009e76:	f7fc fa31 	bl	80062dc <__retarget_lock_release_recursive>
 8009e7a:	89ab      	ldrh	r3, [r5, #12]
 8009e7c:	065b      	lsls	r3, r3, #25
 8009e7e:	f53f af1f 	bmi.w	8009cc0 <_vfiprintf_r+0x44>
 8009e82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009e84:	e71e      	b.n	8009cc4 <_vfiprintf_r+0x48>
 8009e86:	ab03      	add	r3, sp, #12
 8009e88:	9300      	str	r3, [sp, #0]
 8009e8a:	462a      	mov	r2, r5
 8009e8c:	4630      	mov	r0, r6
 8009e8e:	4b06      	ldr	r3, [pc, #24]	@ (8009ea8 <_vfiprintf_r+0x22c>)
 8009e90:	a904      	add	r1, sp, #16
 8009e92:	f7fb fc83 	bl	800579c <_printf_i>
 8009e96:	e7e4      	b.n	8009e62 <_vfiprintf_r+0x1e6>
 8009e98:	0800a4ab 	.word	0x0800a4ab
 8009e9c:	0800a4b1 	.word	0x0800a4b1
 8009ea0:	0800a4b5 	.word	0x0800a4b5
 8009ea4:	08005261 	.word	0x08005261
 8009ea8:	08009c59 	.word	0x08009c59

08009eac <__swbuf_r>:
 8009eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009eae:	460e      	mov	r6, r1
 8009eb0:	4614      	mov	r4, r2
 8009eb2:	4605      	mov	r5, r0
 8009eb4:	b118      	cbz	r0, 8009ebe <__swbuf_r+0x12>
 8009eb6:	6a03      	ldr	r3, [r0, #32]
 8009eb8:	b90b      	cbnz	r3, 8009ebe <__swbuf_r+0x12>
 8009eba:	f7fc f823 	bl	8005f04 <__sinit>
 8009ebe:	69a3      	ldr	r3, [r4, #24]
 8009ec0:	60a3      	str	r3, [r4, #8]
 8009ec2:	89a3      	ldrh	r3, [r4, #12]
 8009ec4:	071a      	lsls	r2, r3, #28
 8009ec6:	d501      	bpl.n	8009ecc <__swbuf_r+0x20>
 8009ec8:	6923      	ldr	r3, [r4, #16]
 8009eca:	b943      	cbnz	r3, 8009ede <__swbuf_r+0x32>
 8009ecc:	4621      	mov	r1, r4
 8009ece:	4628      	mov	r0, r5
 8009ed0:	f000 f82a 	bl	8009f28 <__swsetup_r>
 8009ed4:	b118      	cbz	r0, 8009ede <__swbuf_r+0x32>
 8009ed6:	f04f 37ff 	mov.w	r7, #4294967295
 8009eda:	4638      	mov	r0, r7
 8009edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ede:	6823      	ldr	r3, [r4, #0]
 8009ee0:	6922      	ldr	r2, [r4, #16]
 8009ee2:	b2f6      	uxtb	r6, r6
 8009ee4:	1a98      	subs	r0, r3, r2
 8009ee6:	6963      	ldr	r3, [r4, #20]
 8009ee8:	4637      	mov	r7, r6
 8009eea:	4283      	cmp	r3, r0
 8009eec:	dc05      	bgt.n	8009efa <__swbuf_r+0x4e>
 8009eee:	4621      	mov	r1, r4
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	f7ff f98d 	bl	8009210 <_fflush_r>
 8009ef6:	2800      	cmp	r0, #0
 8009ef8:	d1ed      	bne.n	8009ed6 <__swbuf_r+0x2a>
 8009efa:	68a3      	ldr	r3, [r4, #8]
 8009efc:	3b01      	subs	r3, #1
 8009efe:	60a3      	str	r3, [r4, #8]
 8009f00:	6823      	ldr	r3, [r4, #0]
 8009f02:	1c5a      	adds	r2, r3, #1
 8009f04:	6022      	str	r2, [r4, #0]
 8009f06:	701e      	strb	r6, [r3, #0]
 8009f08:	6962      	ldr	r2, [r4, #20]
 8009f0a:	1c43      	adds	r3, r0, #1
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d004      	beq.n	8009f1a <__swbuf_r+0x6e>
 8009f10:	89a3      	ldrh	r3, [r4, #12]
 8009f12:	07db      	lsls	r3, r3, #31
 8009f14:	d5e1      	bpl.n	8009eda <__swbuf_r+0x2e>
 8009f16:	2e0a      	cmp	r6, #10
 8009f18:	d1df      	bne.n	8009eda <__swbuf_r+0x2e>
 8009f1a:	4621      	mov	r1, r4
 8009f1c:	4628      	mov	r0, r5
 8009f1e:	f7ff f977 	bl	8009210 <_fflush_r>
 8009f22:	2800      	cmp	r0, #0
 8009f24:	d0d9      	beq.n	8009eda <__swbuf_r+0x2e>
 8009f26:	e7d6      	b.n	8009ed6 <__swbuf_r+0x2a>

08009f28 <__swsetup_r>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	4b29      	ldr	r3, [pc, #164]	@ (8009fd0 <__swsetup_r+0xa8>)
 8009f2c:	4605      	mov	r5, r0
 8009f2e:	6818      	ldr	r0, [r3, #0]
 8009f30:	460c      	mov	r4, r1
 8009f32:	b118      	cbz	r0, 8009f3c <__swsetup_r+0x14>
 8009f34:	6a03      	ldr	r3, [r0, #32]
 8009f36:	b90b      	cbnz	r3, 8009f3c <__swsetup_r+0x14>
 8009f38:	f7fb ffe4 	bl	8005f04 <__sinit>
 8009f3c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009f40:	0719      	lsls	r1, r3, #28
 8009f42:	d422      	bmi.n	8009f8a <__swsetup_r+0x62>
 8009f44:	06da      	lsls	r2, r3, #27
 8009f46:	d407      	bmi.n	8009f58 <__swsetup_r+0x30>
 8009f48:	2209      	movs	r2, #9
 8009f4a:	602a      	str	r2, [r5, #0]
 8009f4c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009f50:	f04f 30ff 	mov.w	r0, #4294967295
 8009f54:	81a3      	strh	r3, [r4, #12]
 8009f56:	e033      	b.n	8009fc0 <__swsetup_r+0x98>
 8009f58:	0758      	lsls	r0, r3, #29
 8009f5a:	d512      	bpl.n	8009f82 <__swsetup_r+0x5a>
 8009f5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009f5e:	b141      	cbz	r1, 8009f72 <__swsetup_r+0x4a>
 8009f60:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009f64:	4299      	cmp	r1, r3
 8009f66:	d002      	beq.n	8009f6e <__swsetup_r+0x46>
 8009f68:	4628      	mov	r0, r5
 8009f6a:	f7fd f845 	bl	8006ff8 <_free_r>
 8009f6e:	2300      	movs	r3, #0
 8009f70:	6363      	str	r3, [r4, #52]	@ 0x34
 8009f72:	89a3      	ldrh	r3, [r4, #12]
 8009f74:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009f78:	81a3      	strh	r3, [r4, #12]
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	6063      	str	r3, [r4, #4]
 8009f7e:	6923      	ldr	r3, [r4, #16]
 8009f80:	6023      	str	r3, [r4, #0]
 8009f82:	89a3      	ldrh	r3, [r4, #12]
 8009f84:	f043 0308 	orr.w	r3, r3, #8
 8009f88:	81a3      	strh	r3, [r4, #12]
 8009f8a:	6923      	ldr	r3, [r4, #16]
 8009f8c:	b94b      	cbnz	r3, 8009fa2 <__swsetup_r+0x7a>
 8009f8e:	89a3      	ldrh	r3, [r4, #12]
 8009f90:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009f94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009f98:	d003      	beq.n	8009fa2 <__swsetup_r+0x7a>
 8009f9a:	4621      	mov	r1, r4
 8009f9c:	4628      	mov	r0, r5
 8009f9e:	f000 f88a 	bl	800a0b6 <__smakebuf_r>
 8009fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fa6:	f013 0201 	ands.w	r2, r3, #1
 8009faa:	d00a      	beq.n	8009fc2 <__swsetup_r+0x9a>
 8009fac:	2200      	movs	r2, #0
 8009fae:	60a2      	str	r2, [r4, #8]
 8009fb0:	6962      	ldr	r2, [r4, #20]
 8009fb2:	4252      	negs	r2, r2
 8009fb4:	61a2      	str	r2, [r4, #24]
 8009fb6:	6922      	ldr	r2, [r4, #16]
 8009fb8:	b942      	cbnz	r2, 8009fcc <__swsetup_r+0xa4>
 8009fba:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009fbe:	d1c5      	bne.n	8009f4c <__swsetup_r+0x24>
 8009fc0:	bd38      	pop	{r3, r4, r5, pc}
 8009fc2:	0799      	lsls	r1, r3, #30
 8009fc4:	bf58      	it	pl
 8009fc6:	6962      	ldrpl	r2, [r4, #20]
 8009fc8:	60a2      	str	r2, [r4, #8]
 8009fca:	e7f4      	b.n	8009fb6 <__swsetup_r+0x8e>
 8009fcc:	2000      	movs	r0, #0
 8009fce:	e7f7      	b.n	8009fc0 <__swsetup_r+0x98>
 8009fd0:	20000018 	.word	0x20000018

08009fd4 <_raise_r>:
 8009fd4:	291f      	cmp	r1, #31
 8009fd6:	b538      	push	{r3, r4, r5, lr}
 8009fd8:	4605      	mov	r5, r0
 8009fda:	460c      	mov	r4, r1
 8009fdc:	d904      	bls.n	8009fe8 <_raise_r+0x14>
 8009fde:	2316      	movs	r3, #22
 8009fe0:	6003      	str	r3, [r0, #0]
 8009fe2:	f04f 30ff 	mov.w	r0, #4294967295
 8009fe6:	bd38      	pop	{r3, r4, r5, pc}
 8009fe8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009fea:	b112      	cbz	r2, 8009ff2 <_raise_r+0x1e>
 8009fec:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009ff0:	b94b      	cbnz	r3, 800a006 <_raise_r+0x32>
 8009ff2:	4628      	mov	r0, r5
 8009ff4:	f000 f830 	bl	800a058 <_getpid_r>
 8009ff8:	4622      	mov	r2, r4
 8009ffa:	4601      	mov	r1, r0
 8009ffc:	4628      	mov	r0, r5
 8009ffe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a002:	f000 b817 	b.w	800a034 <_kill_r>
 800a006:	2b01      	cmp	r3, #1
 800a008:	d00a      	beq.n	800a020 <_raise_r+0x4c>
 800a00a:	1c59      	adds	r1, r3, #1
 800a00c:	d103      	bne.n	800a016 <_raise_r+0x42>
 800a00e:	2316      	movs	r3, #22
 800a010:	6003      	str	r3, [r0, #0]
 800a012:	2001      	movs	r0, #1
 800a014:	e7e7      	b.n	8009fe6 <_raise_r+0x12>
 800a016:	2100      	movs	r1, #0
 800a018:	4620      	mov	r0, r4
 800a01a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a01e:	4798      	blx	r3
 800a020:	2000      	movs	r0, #0
 800a022:	e7e0      	b.n	8009fe6 <_raise_r+0x12>

0800a024 <raise>:
 800a024:	4b02      	ldr	r3, [pc, #8]	@ (800a030 <raise+0xc>)
 800a026:	4601      	mov	r1, r0
 800a028:	6818      	ldr	r0, [r3, #0]
 800a02a:	f7ff bfd3 	b.w	8009fd4 <_raise_r>
 800a02e:	bf00      	nop
 800a030:	20000018 	.word	0x20000018

0800a034 <_kill_r>:
 800a034:	b538      	push	{r3, r4, r5, lr}
 800a036:	2300      	movs	r3, #0
 800a038:	4d06      	ldr	r5, [pc, #24]	@ (800a054 <_kill_r+0x20>)
 800a03a:	4604      	mov	r4, r0
 800a03c:	4608      	mov	r0, r1
 800a03e:	4611      	mov	r1, r2
 800a040:	602b      	str	r3, [r5, #0]
 800a042:	f7f8 f806 	bl	8002052 <_kill>
 800a046:	1c43      	adds	r3, r0, #1
 800a048:	d102      	bne.n	800a050 <_kill_r+0x1c>
 800a04a:	682b      	ldr	r3, [r5, #0]
 800a04c:	b103      	cbz	r3, 800a050 <_kill_r+0x1c>
 800a04e:	6023      	str	r3, [r4, #0]
 800a050:	bd38      	pop	{r3, r4, r5, pc}
 800a052:	bf00      	nop
 800a054:	2000056c 	.word	0x2000056c

0800a058 <_getpid_r>:
 800a058:	f7f7 bff4 	b.w	8002044 <_getpid>

0800a05c <_malloc_usable_size_r>:
 800a05c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a060:	1f18      	subs	r0, r3, #4
 800a062:	2b00      	cmp	r3, #0
 800a064:	bfbc      	itt	lt
 800a066:	580b      	ldrlt	r3, [r1, r0]
 800a068:	18c0      	addlt	r0, r0, r3
 800a06a:	4770      	bx	lr

0800a06c <__swhatbuf_r>:
 800a06c:	b570      	push	{r4, r5, r6, lr}
 800a06e:	460c      	mov	r4, r1
 800a070:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a074:	4615      	mov	r5, r2
 800a076:	2900      	cmp	r1, #0
 800a078:	461e      	mov	r6, r3
 800a07a:	b096      	sub	sp, #88	@ 0x58
 800a07c:	da0c      	bge.n	800a098 <__swhatbuf_r+0x2c>
 800a07e:	89a3      	ldrh	r3, [r4, #12]
 800a080:	2100      	movs	r1, #0
 800a082:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a086:	bf14      	ite	ne
 800a088:	2340      	movne	r3, #64	@ 0x40
 800a08a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a08e:	2000      	movs	r0, #0
 800a090:	6031      	str	r1, [r6, #0]
 800a092:	602b      	str	r3, [r5, #0]
 800a094:	b016      	add	sp, #88	@ 0x58
 800a096:	bd70      	pop	{r4, r5, r6, pc}
 800a098:	466a      	mov	r2, sp
 800a09a:	f000 f849 	bl	800a130 <_fstat_r>
 800a09e:	2800      	cmp	r0, #0
 800a0a0:	dbed      	blt.n	800a07e <__swhatbuf_r+0x12>
 800a0a2:	9901      	ldr	r1, [sp, #4]
 800a0a4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a0a8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a0ac:	4259      	negs	r1, r3
 800a0ae:	4159      	adcs	r1, r3
 800a0b0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a0b4:	e7eb      	b.n	800a08e <__swhatbuf_r+0x22>

0800a0b6 <__smakebuf_r>:
 800a0b6:	898b      	ldrh	r3, [r1, #12]
 800a0b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a0ba:	079d      	lsls	r5, r3, #30
 800a0bc:	4606      	mov	r6, r0
 800a0be:	460c      	mov	r4, r1
 800a0c0:	d507      	bpl.n	800a0d2 <__smakebuf_r+0x1c>
 800a0c2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a0c6:	6023      	str	r3, [r4, #0]
 800a0c8:	6123      	str	r3, [r4, #16]
 800a0ca:	2301      	movs	r3, #1
 800a0cc:	6163      	str	r3, [r4, #20]
 800a0ce:	b003      	add	sp, #12
 800a0d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a0d2:	466a      	mov	r2, sp
 800a0d4:	ab01      	add	r3, sp, #4
 800a0d6:	f7ff ffc9 	bl	800a06c <__swhatbuf_r>
 800a0da:	9f00      	ldr	r7, [sp, #0]
 800a0dc:	4605      	mov	r5, r0
 800a0de:	4639      	mov	r1, r7
 800a0e0:	4630      	mov	r0, r6
 800a0e2:	f7fc fffb 	bl	80070dc <_malloc_r>
 800a0e6:	b948      	cbnz	r0, 800a0fc <__smakebuf_r+0x46>
 800a0e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0ec:	059a      	lsls	r2, r3, #22
 800a0ee:	d4ee      	bmi.n	800a0ce <__smakebuf_r+0x18>
 800a0f0:	f023 0303 	bic.w	r3, r3, #3
 800a0f4:	f043 0302 	orr.w	r3, r3, #2
 800a0f8:	81a3      	strh	r3, [r4, #12]
 800a0fa:	e7e2      	b.n	800a0c2 <__smakebuf_r+0xc>
 800a0fc:	89a3      	ldrh	r3, [r4, #12]
 800a0fe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a102:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a106:	81a3      	strh	r3, [r4, #12]
 800a108:	9b01      	ldr	r3, [sp, #4]
 800a10a:	6020      	str	r0, [r4, #0]
 800a10c:	b15b      	cbz	r3, 800a126 <__smakebuf_r+0x70>
 800a10e:	4630      	mov	r0, r6
 800a110:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a114:	f000 f81e 	bl	800a154 <_isatty_r>
 800a118:	b128      	cbz	r0, 800a126 <__smakebuf_r+0x70>
 800a11a:	89a3      	ldrh	r3, [r4, #12]
 800a11c:	f023 0303 	bic.w	r3, r3, #3
 800a120:	f043 0301 	orr.w	r3, r3, #1
 800a124:	81a3      	strh	r3, [r4, #12]
 800a126:	89a3      	ldrh	r3, [r4, #12]
 800a128:	431d      	orrs	r5, r3
 800a12a:	81a5      	strh	r5, [r4, #12]
 800a12c:	e7cf      	b.n	800a0ce <__smakebuf_r+0x18>
	...

0800a130 <_fstat_r>:
 800a130:	b538      	push	{r3, r4, r5, lr}
 800a132:	2300      	movs	r3, #0
 800a134:	4d06      	ldr	r5, [pc, #24]	@ (800a150 <_fstat_r+0x20>)
 800a136:	4604      	mov	r4, r0
 800a138:	4608      	mov	r0, r1
 800a13a:	4611      	mov	r1, r2
 800a13c:	602b      	str	r3, [r5, #0]
 800a13e:	f7f7 ffe7 	bl	8002110 <_fstat>
 800a142:	1c43      	adds	r3, r0, #1
 800a144:	d102      	bne.n	800a14c <_fstat_r+0x1c>
 800a146:	682b      	ldr	r3, [r5, #0]
 800a148:	b103      	cbz	r3, 800a14c <_fstat_r+0x1c>
 800a14a:	6023      	str	r3, [r4, #0]
 800a14c:	bd38      	pop	{r3, r4, r5, pc}
 800a14e:	bf00      	nop
 800a150:	2000056c 	.word	0x2000056c

0800a154 <_isatty_r>:
 800a154:	b538      	push	{r3, r4, r5, lr}
 800a156:	2300      	movs	r3, #0
 800a158:	4d05      	ldr	r5, [pc, #20]	@ (800a170 <_isatty_r+0x1c>)
 800a15a:	4604      	mov	r4, r0
 800a15c:	4608      	mov	r0, r1
 800a15e:	602b      	str	r3, [r5, #0]
 800a160:	f7f7 ffe5 	bl	800212e <_isatty>
 800a164:	1c43      	adds	r3, r0, #1
 800a166:	d102      	bne.n	800a16e <_isatty_r+0x1a>
 800a168:	682b      	ldr	r3, [r5, #0]
 800a16a:	b103      	cbz	r3, 800a16e <_isatty_r+0x1a>
 800a16c:	6023      	str	r3, [r4, #0]
 800a16e:	bd38      	pop	{r3, r4, r5, pc}
 800a170:	2000056c 	.word	0x2000056c

0800a174 <_init>:
 800a174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a176:	bf00      	nop
 800a178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a17a:	bc08      	pop	{r3}
 800a17c:	469e      	mov	lr, r3
 800a17e:	4770      	bx	lr

0800a180 <_fini>:
 800a180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a182:	bf00      	nop
 800a184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a186:	bc08      	pop	{r3}
 800a188:	469e      	mov	lr, r3
 800a18a:	4770      	bx	lr
