Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Wed Jun 15 17:30:37 2016
| Host             : ilim-Lenovo-YOGA-700-14ISK running 64-bit Ubuntu 14.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb
| Design           : design_1_wrapper
| Device           : xc7z030fbg676-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.256 |
| Dynamic (W)              | 2.079 |
| Device Static (W)        | 0.177 |
| Total Off-Chip Power (W) | 0.024 |
| Effective TJA (C/W)      | 1.9   |
| Max Ambient (C)          | 80.8  |
| Junction Temperature (C) | 29.2  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.035 |       12 |       --- |             --- |
| Slice Logic              |     0.014 |    20045 |       --- |             --- |
|   LUT as Logic           |     0.013 |     8334 |     78600 |           10.60 |
|   Register               |    <0.001 |     7963 |    157200 |            5.07 |
|   CARRY4                 |    <0.001 |      437 |     19650 |            2.22 |
|   F7/F8 Muxes            |    <0.001 |      170 |     78600 |            0.22 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |      323 |     26600 |            1.21 |
|   LUT as Distributed RAM |    <0.001 |       88 |     26600 |            0.33 |
|   Others                 |     0.000 |      814 |       --- |             --- |
| Signals                  |     0.025 |    14984 |       --- |             --- |
| Block RAM                |     0.103 |      198 |       265 |           74.72 |
| MMCM                     |     0.000 |        1 |         5 |           20.00 |
| PLL                      |     0.000 |        1 |         5 |           20.00 |
| I/O                      |     0.371 |       73 |       250 |           29.20 |
| PS7                      |     1.531 |        1 |       --- |             --- |
| Static Power             |     0.177 |          |           |                 |
| Total                    |     2.256 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.204 |       0.175 |      0.029 |
| Vccaux    |       1.800 |     0.059 |       0.032 |      0.026 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.185 |       0.184 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.016 |       0.008 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.736 |       0.718 |      0.018 |
| Vccpaux   |       1.800 |     0.062 |       0.052 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+------------------------------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                                   | Constraint (ns) |
+-------------------------------+------------------------------------------------------------------------------------------+-----------------+
| channel_x_clk_p               | channel_x_clk_p                                                                          |            30.8 |
| clk_fpga_0                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                              |            10.0 |
| clk_fpga_1                    | design_1_i/processing_system7_0/inst/FCLK_CLK1                                           |            10.0 |
| clk_fpga_1                    | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]                              |            10.0 |
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                  |            24.6 |
| clk_out2_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0                                  |            12.7 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0                                  |            50.0 |
| diff_clock_clk_p              | diff_clock_clk_p                                                                         |             5.0 |
| rx_mmcmout_x1                 | design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1 |            30.8 |
| rx_mmcmout_xs                 | design_1_i/cameralink_to_axis_1/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_xs |             4.4 |
+-------------------------------+------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------+-----------+
| Name                                                         | Power (W) |
+--------------------------------------------------------------+-----------+
| design_1_wrapper                                             |     2.079 |
|   design_1_i                                                 |     1.772 |
|     BLANKING_HEIGHT                                          |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|     address_gen_param_0                                      |     0.003 |
|       inst                                                   |     0.003 |
|         end_of_blanking_line_reg_0_15_0_0                    |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__0                 |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__1                 |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__10                |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__11                |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__12                |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__13                |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__14                |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__15                |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__16                |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__17                |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__18                |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__2                 |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__3                 |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__4                 |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__5                 |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__6                 |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__7                 |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__8                 |    <0.001 |
|         end_of_blanking_line_reg_0_15_0_0__9                 |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0                    |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0__0                 |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0__1                 |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0__2                 |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0__3                 |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0__4                 |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0__5                 |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0__6                 |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0__7                 |    <0.001 |
|         end_of_blanking_line_reg_0_31_0_0__8                 |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0                    |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0__0                 |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0__1                 |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0__2                 |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0__3                 |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0__4                 |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0__5                 |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0__6                 |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0__7                 |    <0.001 |
|         end_of_blanking_line_reg_0_63_0_0__8                 |    <0.001 |
|     axi_bram_ctrl_0                                          |     0.004 |
|       U0                                                     |     0.004 |
|         gext_inst.abcv4_0_ext_inst                           |     0.004 |
|           GEN_AXI4.I_FULL_AXI                                |     0.004 |
|             GEN_ARB.I_SNG_PORT                               |    <0.001 |
|             I_RD_CHNL                                        |     0.002 |
|               I_WRAP_BRST                                    |    <0.001 |
|             I_WR_CHNL                                        |    <0.001 |
|               BID_FIFO                                       |    <0.001 |
|               I_WRAP_BRST                                    |    <0.001 |
|     axi_bram_ctrl_1                                          |     0.004 |
|       U0                                                     |     0.004 |
|         gext_inst.abcv4_0_ext_inst                           |     0.004 |
|           GEN_AXI4.I_FULL_AXI                                |     0.004 |
|             GEN_ARB.I_SNG_PORT                               |    <0.001 |
|             I_RD_CHNL                                        |     0.001 |
|               I_WRAP_BRST                                    |    <0.001 |
|             I_WR_CHNL                                        |    <0.001 |
|               BID_FIFO                                       |    <0.001 |
|               I_WRAP_BRST                                    |    <0.001 |
|     axi_gpio_0                                               |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|     axi_gpio_1                                               |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|     axi_gpio_2                                               |    <0.001 |
|       U0                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                 |    <0.001 |
|             I_DECODER                                        |    <0.001 |
|         gpio_core_1                                          |    <0.001 |
|     axi_mem_intercon                                         |     0.029 |
|       m02_couplers                                           |     0.005 |
|         auto_pc                                              |     0.005 |
|           inst                                               |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.005 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m03_couplers                                           |     0.005 |
|         auto_pc                                              |     0.005 |
|           inst                                               |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.005 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m04_couplers                                           |     0.005 |
|         auto_pc                                              |     0.005 |
|           inst                                               |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.005 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       m05_couplers                                           |     0.005 |
|         auto_pc                                              |     0.005 |
|           inst                                               |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s             |     0.005 |
|               RD.ar_channel_0                                |    <0.001 |
|                 ar_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               RD.r_channel_0                                 |     0.002 |
|                 rd_data_fifo_0                               |     0.001 |
|                 transaction_fifo_0                           |    <0.001 |
|               SI_REG                                         |     0.002 |
|                 ar_pipe                                      |    <0.001 |
|                 aw_pipe                                      |    <0.001 |
|                 b_pipe                                       |    <0.001 |
|                 r_pipe                                       |    <0.001 |
|               WR.aw_channel_0                                |    <0.001 |
|                 aw_cmd_fsm_0                                 |    <0.001 |
|                 cmd_translator_0                             |    <0.001 |
|                   incr_cmd_0                                 |    <0.001 |
|                   wrap_cmd_0                                 |    <0.001 |
|               WR.b_channel_0                                 |    <0.001 |
|                 bid_fifo_0                                   |    <0.001 |
|                 bresp_fifo_0                                 |    <0.001 |
|       s00_couplers                                           |     0.000 |
|         auto_pc                                              |     0.000 |
|       xbar                                                   |     0.008 |
|         inst                                                 |     0.008 |
|           gen_samd.crossbar_samd                             |     0.008 |
|             addr_arbiter_ar                                  |    <0.001 |
|             addr_arbiter_aw                                  |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst               |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[3].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[4].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[5].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_master_slots[6].reg_slice_mi                 |    <0.001 |
|               b_pipe                                         |    <0.001 |
|               r_pipe                                         |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar  |     0.002 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw |    <0.001 |
|               gen_multi_thread.arbiter_resp_inst             |    <0.001 |
|               gen_multi_thread.mux_resp_multi_thread         |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si   |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w   |    <0.001 |
|               wrouter_aw_fifo                                |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[2].srl_nx1               |    <0.001 |
|                 gen_srls[0].gen_rep[3].srl_nx1               |    <0.001 |
|             splitter_aw_mi                                   |    <0.001 |
|     axis_dwidth_converter_0                                  |     0.005 |
|       inst                                                   |     0.005 |
|         gen_downsizer_conversion.axisc_downsizer_0           |     0.003 |
|         gen_upsizer_conversion.axisc_upsizer_0               |     0.002 |
|     blk_mem_gen_0                                            |     0.048 |
|       U0                                                     |     0.048 |
|         inst_blk_mem_gen                                     |     0.048 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen     |     0.048 |
|             valid.cstr                                       |     0.048 |
|               ramloop[0].ram.r                               |     0.001 |
|                 prim_noinit.ram                              |     0.001 |
|               ramloop[10].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[11].ram.r                              |     0.001 |
|                 prim_noinit.ram                              |     0.001 |
|               ramloop[12].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[13].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[14].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[15].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[16].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[17].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[18].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[19].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[1].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[20].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[21].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[22].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[23].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[24].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[25].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[26].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[27].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[28].ram.r                              |     0.001 |
|                 prim_noinit.ram                              |     0.001 |
|               ramloop[29].ram.r                              |     0.001 |
|                 prim_noinit.ram                              |     0.001 |
|               ramloop[2].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[30].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[31].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[3].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[4].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[5].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[6].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[7].ram.r                               |     0.001 |
|                 prim_noinit.ram                              |     0.001 |
|               ramloop[8].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[9].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|     blk_mem_gen_1                                            |    <0.001 |
|       U0                                                     |    <0.001 |
|         inst_blk_mem_gen                                     |    <0.001 |
|           gnativebmg.native_blk_mem_gen                      |    <0.001 |
|             valid.cstr                                       |    <0.001 |
|               has_mux_b.B                                    |    <0.001 |
|               ramloop[0].ram.r                               |    <0.001 |
|                 prim_noinit.ram                              |    <0.001 |
|               ramloop[1].ram.r                               |    <0.001 |
|                 prim_noinit.ram                              |    <0.001 |
|     blk_mem_gen_2                                            |     0.048 |
|       U0                                                     |     0.048 |
|         inst_blk_mem_gen                                     |     0.048 |
|           gnative_mem_map_bmg.native_mem_map_blk_mem_gen     |     0.048 |
|             valid.cstr                                       |     0.048 |
|               ramloop[0].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[10].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[11].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[12].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[13].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[14].ram.r                              |     0.001 |
|                 prim_noinit.ram                              |     0.001 |
|               ramloop[15].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[16].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[17].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[18].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[19].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[1].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[20].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[21].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[22].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[23].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[24].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[25].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[26].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[27].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[28].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[29].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[2].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[30].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[31].ram.r                              |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[3].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[4].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[5].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[6].ram.r                               |     0.001 |
|                 prim_noinit.ram                              |     0.001 |
|               ramloop[7].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[8].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|               ramloop[9].ram.r                               |     0.002 |
|                 prim_noinit.ram                              |     0.002 |
|     bram_mask_1                                              |     0.001 |
|       inst                                                   |     0.001 |
|     bus_doubler_0                                            |     0.001 |
|       inst                                                   |     0.001 |
|         dw_conv_wrapper_i                                    |    <0.001 |
|           dw_conv_i                                          |    <0.001 |
|             axis_dwidth_converter_0                          |    <0.001 |
|               inst                                           |    <0.001 |
|                 gen_upsizer_conversion.axisc_upsizer_0       |    <0.001 |
|     c_shift_ram_0                                            |    <0.001 |
|       U0                                                     |    <0.001 |
|         i_synth                                              |    <0.001 |
|           i_bb_inst                                          |    <0.001 |
|     c_shift_ram_1                                            |    <0.001 |
|       U0                                                     |    <0.001 |
|         i_synth                                              |    <0.001 |
|           i_bb_inst                                          |    <0.001 |
|     cameralink_to_axis_1                                     |     0.075 |
|       inst                                                   |     0.075 |
|         top_lvds_4x3_7to1_sdr_rx_inst                        |     0.071 |
|           rx0                                                |     0.066 |
|             loop0[1].rxn                                     |     0.021 |
|               loop3[0].data_in                               |     0.002 |
|               loop3[0].dc_inst                               |    <0.001 |
|               loop3[1].data_in                               |     0.002 |
|               loop3[1].dc_inst                               |    <0.001 |
|               loop3[2].data_in                               |     0.002 |
|               loop3[2].dc_inst                               |    <0.001 |
|               loop3[3].data_in                               |     0.002 |
|               loop3[3].dc_inst                               |    <0.001 |
|             rx0                                              |     0.023 |
|               iob_clk_in                                     |     0.002 |
|               loop3[0].data_in                               |     0.002 |
|               loop3[0].dc_inst                               |    <0.001 |
|               loop3[1].data_in                               |     0.002 |
|               loop3[1].dc_inst                               |    <0.001 |
|               loop3[2].data_in                               |     0.002 |
|               loop3[2].dc_inst                               |    <0.001 |
|               loop3[3].data_in                               |     0.002 |
|               loop3[3].dc_inst                               |    <0.001 |
|             rxn1                                             |     0.021 |
|               loop3[0].data_in                               |     0.002 |
|               loop3[0].dc_inst                               |    <0.001 |
|               loop3[1].data_in                               |     0.002 |
|               loop3[1].dc_inst                               |    <0.001 |
|               loop3[2].data_in                               |     0.002 |
|               loop3[2].dc_inst                               |    <0.001 |
|               loop3[3].data_in                               |     0.002 |
|               loop3[3].dc_inst                               |    <0.001 |
|         v_vid_in_axi4s_0_inst                                |     0.004 |
|           inst                                               |     0.004 |
|             in_coupler_i                                     |     0.004 |
|               in_bridge_async_fifo_2_i                       |     0.003 |
|             vid_in_formatter                                 |    <0.001 |
|     clk_wiz_0                                                |    <0.001 |
|       inst                                                   |    <0.001 |
|     fifo_generator_0                                         |     0.002 |
|       U0                                                     |     0.002 |
|         inst_fifo_gen                                        |     0.002 |
|           gconvfifo.rf                                       |     0.002 |
|             grf.rf                                           |     0.002 |
|               gntv_or_sync_fifo.gcx.clkx                     |    <0.001 |
|                 gsync_stage[1].rd_stg_inst                   |    <0.001 |
|                 gsync_stage[1].wr_stg_inst                   |    <0.001 |
|                 gsync_stage[2].rd_stg_inst                   |    <0.001 |
|                 gsync_stage[2].wr_stg_inst                   |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                       |    <0.001 |
|                 gras.rsts                                    |    <0.001 |
|                 rpntr                                        |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                       |    <0.001 |
|                 gwas.wsts                                    |    <0.001 |
|                 wpntr                                        |    <0.001 |
|               gntv_or_sync_fifo.mem                          |     0.001 |
|                 gbm.gbmg.gbmga.ngecc.bmg                     |     0.001 |
|                   inst_blk_mem_gen                           |     0.001 |
|                     gnativebmg.native_blk_mem_gen            |     0.001 |
|                       valid.cstr                             |     0.001 |
|                         ramloop[0].ram.r                     |     0.001 |
|                           prim_noinit.ram                    |     0.001 |
|               rstblk                                         |    <0.001 |
|     hls_threshold_1                                          |    <0.001 |
|       inst                                                   |    <0.001 |
|     homography_latest_0                                      |     0.015 |
|       inst                                                   |     0.015 |
|         doLookUpInst                                         |     0.008 |
|           p1                                                 |    <0.001 |
|         lut_bram_inst                                        |     0.006 |
|         lut_offsets_inst                                     |    <0.001 |
|     line_buf_0                                               |    <0.001 |
|       inst                                                   |    <0.001 |
|         line_buf_reg_r1_0_63_0_2                             |    <0.001 |
|         line_buf_reg_r1_0_63_12_14                           |    <0.001 |
|         line_buf_reg_r1_0_63_15_15                           |    <0.001 |
|         line_buf_reg_r1_0_63_3_5                             |    <0.001 |
|         line_buf_reg_r1_0_63_6_8                             |    <0.001 |
|         line_buf_reg_r1_0_63_9_11                            |    <0.001 |
|         line_buf_reg_r2_0_63_0_2                             |    <0.001 |
|         line_buf_reg_r2_0_63_12_14                           |    <0.001 |
|         line_buf_reg_r2_0_63_15_15                           |    <0.001 |
|         line_buf_reg_r2_0_63_3_5                             |    <0.001 |
|         line_buf_reg_r2_0_63_6_8                             |    <0.001 |
|         line_buf_reg_r2_0_63_9_11                            |    <0.001 |
|     proc_sys_reset_0                                         |    <0.001 |
|       U0                                                     |    <0.001 |
|         EXT_LPF                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|         SEQ                                                  |    <0.001 |
|           SEQ_COUNTER                                        |    <0.001 |
|     proc_sys_reset_1                                         |    <0.001 |
|       U0                                                     |    <0.001 |
|         EXT_LPF                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|         SEQ                                                  |    <0.001 |
|           SEQ_COUNTER                                        |    <0.001 |
|     processing_system7_0                                     |     1.532 |
|       inst                                                   |     1.532 |
|     rst_clk_wiz_1_100M                                       |    <0.001 |
|       U0                                                     |    <0.001 |
|         EXT_LPF                                              |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                          |    <0.001 |
|         SEQ                                                  |    <0.001 |
|           SEQ_COUNTER                                        |    <0.001 |
|     util_reduced_logic_0                                     |    <0.001 |
|     xlconcat_0                                               |     0.000 |
|     xlconstant_0                                             |     0.000 |
+--------------------------------------------------------------+-----------+


