#ifndef __DDRPHY_B01_REG_H__
#define __DDRPHY_B01_REG_H__

/* ----------------- Register Definitions ------------------- */
#define PLL1						0x00000000
	#define PLL1_DDR3_2X8_OPEN			BIT(0)
	#define PLL1_R_DMDATMOD				BIT(1)
	#define PLL1_R_DMDQ16COM1			BIT(2)
	#define PLL1_RG_RX_MIOCK_JIT_EN			BIT(4)
	#define PLL1_RG_RX_EYE_SCAN_EN			BIT(5)
	#define PLL1_R_DMDQSERRCNT_DIS			BIT(6)
	#define PLL1_RG_RX_DQ_EYE_SEL			GENMASK(11, 8)
	#define PLL1_R_DMSTBENCMPEN_CHA			BIT(12)
	#define PLL1_R_DMMANUTXUPD_CHA			BIT(13)
	#define PLL1_R_DMTXUPDMODE_CHA			BIT(14)
	#define PLL1_DDR3_2X8_OPEN_H			GENMASK(21, 20)
	#define PLL1_R_DMPHYCLKP0ENB			BIT(28)
	#define PLL1_RG_RPHYPLL_EN			BIT(31)
#define PLL2						0x00000004
	#define PLL2_R_DMEYESCAN_DQS_SYNC_EN		BIT(2)
	#define PLL2_GDDR3RST				BIT(16)
	#define PLL2_RG_RCLRPLL_EN			BIT(31)
#define PLL3						0x00000008
	#define PLL3_RG_RPHYPLL_TSTOP_EN		BIT(0)
	#define PLL3_RG_RPHYPLL_TSTOD_EN		BIT(1)
	#define PLL3_RG_RPHYPLL_TSTFM_EN		BIT(2)
	#define PLL3_RG_RPHYPLL_TSTCK_EN		BIT(3)
	#define PLL3_RG_RPHYPLL_TST_EN			BIT(4)
	#define PLL3_RG_RPHYPLL_TSTLVROD_EN		BIT(5)
	#define PLL3_RG_RPHYPLL_TST_SEL			GENMASK(11, 8)
#define PLL4						0x0000000c
	#define PLL4_RG_EYESCAN_SW_RST			BIT(8)
	#define PLL4_RG_RPHYPLL_RESETB			BIT(16)
	#define PLL4_RG_RPHYPLL_ATPG_EN			BIT(17)
	#define PLL4_RG_RPHYPLL_MCK8X_SEL		BIT(18)
	#define PLL4_RG_RPHYPLL_MCK8X_EN		BIT(19)
	#define PLL4_RG_RPHYPLL_SER_MODE		BIT(20)
	#define PLL4_RG_RPHYPLL_AD_MCK8X_EN		BIT(21)
	#define PLL4_RG_RPHYPLL_ADA_MCK8X_EN		BIT(22)
#define PLL5						0x00000010
	#define PLL5_RG_RPHYPLL_SDM_HREN		BIT(0)
	#define PLL5_RG_RPHYPLL_SDM_SSC_PH_INIT		BIT(1)
	#define PLL5_RG_RPHYPLL_SDM_SSC_EN		BIT(2)
	#define PLL5_RG_RPHYPLL_SDM_SSC_PRD		GENMASK(31, 16)
#define PLL6						0x00000014
	#define PLL6_RG_RPHYPLL_SDM_SSC_DELTA		GENMASK(15, 0)
	#define PLL6_RG_RPHYPLL_SDM_SSC_DELTA1		GENMASK(31, 16)
#define PLL7						0x00000018
	#define PLL7_RG_RCLRPLL_SDM_HREN		BIT(0)
	#define PLL7_RG_RCLRPLL_SDM_SSC_PH_INIT		BIT(1)
	#define PLL7_RG_RCLRPLL_SDM_SSC_EN		BIT(2)
	#define PLL7_RG_RCLRPLL_SDM_SSC_PRD		GENMASK(31, 16)
#define PLL8						0x0000001c
	#define PLL8_RG_RCLRPLL_SDM_SSC_DELTA		GENMASK(15, 0)
	#define PLL8_RG_RCLRPLL_SDM_SSC_DELTA1		GENMASK(31, 16)
#define B0_DLL_ARPI0					0x00000080
	#define B0_DLL_ARPI0_RG_ARDLL_FASTPJ_CK_SEL_B0	BIT(0)
	#define B0_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_B0	BIT(1)
	#define B0_DLL_ARPI0_RG_ARDLL_PD_CK_SEL_B0	BIT(2)
	#define B0_DLL_ARPI0_RG_ARPI_RESETB_B0		BIT(3)
	#define B0_DLL_ARPI0_RG_ARPI_LS_EN_B0		BIT(4)
	#define B0_DLL_ARPI0_RG_ARPI_LS_SEL_B0		BIT(5)
	#define B0_DLL_ARPI0_RG_ARPI_MCK8X_SEL_B0	BIT(6)
	#define B0_DLL_ARPI0_RG_ARPI_SMT_EN_B01		BIT(8)
	#define B0_DLL_ARPI0_RG_ARPI_8PHASE_XLATCH_FORCE_B01	BIT(9)
	#define B0_DLL_ARPI0_RG_ARPI_BYPASS_SR_B01	BIT(10)
	#define B0_DLL_ARPI0_RG_ARPI_BYPASS_SR_DQS_B0	BIT(11)
	#define B0_DLL_ARPI0_RG_ARPI_BUFGP_XLATCH_FORCE_B01	BIT(13)
	#define B0_DLL_ARPI0_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B0	BIT(14)
	#define B0_DLL_ARPI0_RG_ARPI_PSMUX_XLATCH_FORCE_B01	BIT(16)
	#define B0_DLL_ARPI0_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B0	BIT(17)
	#define B0_DLL_ARPI0_RG_ARPI_SMT_XLATCH_FORCE_B01	BIT(19)
	#define B0_DLL_ARPI0_RG_ARPI_SMT_XLATCH_FORCE_DQS_B0	BIT(20)
	#define B0_DLL_ARPI0_RG_ARDLL_FAST_PSJP_B01	BIT(22)
	#define B0_DLL_ARPI0_RG_ARPI_DQSIEN_PBYTE4_SEL_B01	BIT(23)
	#define B0_DLL_ARPI0_RG_ARPI_PSMUX_DRV_SEL_B01	GENMASK(25, 24)
#define B0_DLL_ARPI1					0x00000084
	#define B0_DLL_ARPI1_RG_ARPI_OFFSET_DQSIEN_B0	GENMASK(5, 0)
	#define B0_DLL_ARPI1_RG_ARPI_DQSIEN_JUMP_EN_B0	BIT(11)
	#define B0_DLL_ARPI1_RG_ARPI_DQ_JUMP_EN_B0	BIT(13)
	#define B0_DLL_ARPI1_RG_ARPI_DQM_JUMP_EN_B0	BIT(14)
	#define B0_DLL_ARPI1_RG_ARPI_DQS_JUMP_EN_B0	BIT(15)
	#define B0_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_B0	BIT(17)
	#define B0_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_B0	BIT(19)
	#define B0_DLL_ARPI1_RG_ARPISM_MCK_SEL_B0	BIT(21)
	#define B0_DLL_ARPI1_RG_ARPI_SET_UPDN_B0	GENMASK(30, 28)
#define B0_DLL_ARPI2					0x00000088
	#define B0_DLL_ARPI2_RG_ARPI_MPDIV_CG_B0	BIT(10)
	#define B0_DLL_ARPI2_RG_ARPI_CG_DQSIEN_B0	BIT(11)
	#define B0_DLL_ARPI2_RG_ARPI_CG_DQ_B0		BIT(13)
	#define B0_DLL_ARPI2_RG_ARPI_CG_DQM_B0		BIT(14)
	#define B0_DLL_ARPI2_RG_ARPI_CG_DQS_B0		BIT(15)
	#define B0_DLL_ARPI2_RG_ARPI_CG_FB_B0		BIT(17)
	#define B0_DLL_ARPI2_RG_ARPI_CG_MCTL_B0		BIT(19)
	#define B0_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_B0	BIT(27)
	#define B0_DLL_ARPI2_RG_ARPI_CG_MCK_B0		BIT(31)
#define B0_DLL_ARPI3					0x0000008c
	#define B0_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B0	BIT(11)
	#define B0_DLL_ARPI3_RG_ARPI_DQ_EN_B0		BIT(13)
	#define B0_DLL_ARPI3_RG_ARPI_DQM_EN_B0		BIT(14)
	#define B0_DLL_ARPI3_RG_ARPI_DQS_EN_B0		BIT(15)
	#define B0_DLL_ARPI3_RG_ARPI_FB_EN_B0		BIT(17)
	#define B0_DLL_ARPI3_RG_ARPI_MCTL_EN_B0		BIT(19)
#define B0_DLL_ARPI4					0x00000090
	#define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQSIEN_B0	BIT(11)
	#define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQ_B0	BIT(13)
	#define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQM_B0	BIT(14)
	#define B0_DLL_ARPI4_RG_ARPI_BYPASS_DQS_B0	BIT(15)
	#define B0_DLL_ARPI4_RG_ARPI_BYPASS_FB_B0	BIT(17)
	#define B0_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_B0	BIT(19)
#define B0_DLL_ARPI5					0x00000094
	#define B0_DLL_ARPI5_RG_ARDLL_DIV_MCTL_B0	GENMASK(3, 2)
	#define B0_DLL_ARPI5_RG_ARDLL_MON_SEL_B0	GENMASK(7, 4)
	#define B0_DLL_ARPI5_RG_ARDLL_DIV_DEC_B0	BIT(8)
	#define B0_DLL_ARPI5_RG_ARDLL_PHDIV_B0		BIT(9)
	#define B0_DLL_ARPI5_RG_ARDLL_PHJUMP_EN_B0	BIT(10)
	#define B0_DLL_ARPI5_RG_ARDLL_PHDET_EN_B0	BIT(11)
	#define B0_DLL_ARPI5_RG_ARDLL_P_GAIN_B0		GENMASK(15, 12)
	#define B0_DLL_ARPI5_RG_ARDLL_IDLECNT_B0	GENMASK(19, 16)
	#define B0_DLL_ARPI5_RG_ARDLL_GAIN_B0		GENMASK(23, 20)
	#define B0_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_B0	BIT(25)
	#define B0_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_B0	BIT(26)
	#define B0_DLL_ARPI5_RG_ARDLL_PHDET_IN_SWAP_B0	BIT(30)
	#define B0_DLL_ARPI5_RG_ARDLL_PHDET_OUT_SEL_B0	BIT(31)
#define B0_DQ0						0x00000098
	#define B0_DQ0_RG_RX_ARDQ0_OFFC_B0		GENMASK(3, 0)
	#define B0_DQ0_RG_RX_ARDQ1_OFFC_B0		GENMASK(7, 4)
	#define B0_DQ0_RG_RX_ARDQ2_OFFC_B0		GENMASK(11, 8)
	#define B0_DQ0_RG_RX_ARDQ3_OFFC_B0		GENMASK(15, 12)
	#define B0_DQ0_RG_RX_ARDQ4_OFFC_B0		GENMASK(19, 16)
	#define B0_DQ0_RG_RX_ARDQ5_OFFC_B0		GENMASK(23, 20)
	#define B0_DQ0_RG_RX_ARDQ6_OFFC_B0		GENMASK(27, 24)
	#define B0_DQ0_RG_RX_ARDQ7_OFFC_B0		GENMASK(31, 28)
#define B0_DQ1						0x0000009c
	#define B0_DQ1_RG_RX_ARDQM0_OFFC_B0		GENMASK(3, 0)
#define B0_DQ2						0x000000a0
	#define B0_DQ2_RG_TX_ARDQ_MCK4X_SEL_B0		GENMASK(7, 0)
	#define B0_DQ2_RG_TX_ARDQM0_MCK4X_SEL_B0	BIT(8)
	#define B0_DQ2_RG_TX_ARDQS0_ODTEN_EXT_DIS	BIT(14)
	#define B0_DQ2_RG_TX_ARDQS0_OE_EXT_DIS		BIT(15)
	#define B0_DQ2_RG_TX_ARDQS0_ODTEN_DIS		BIT(16)
	#define B0_DQ2_RG_TX_ARDQS0_OE_DIS		BIT(17)
	#define B0_DQ2_RG_TX_ARDQM0_ODTEN_DIS		BIT(18)
	#define B0_DQ2_RG_TX_ARDQM0_OE_DIS		BIT(19)
	#define B0_DQ2_RG_TX_ARDQ_ODTEN_DIS_B0		BIT(20)
	#define B0_DQ2_RG_TX_ARDQ_OE_DIS_B0		BIT(21)
#define B0_DQ3						0x000000a4
	#define B0_DQ3_RG_ARDQ_ATPG_EN_B0		BIT(0)
	#define B0_DQ3_RG_RX_ARDQ_SMT_EN_B0		BIT(1)
	#define B0_DQ3_RG_TX_ARDQ_EN_B0			BIT(2)
	#define B0_DQ3_RG_ARDQ_RESETB_B0		BIT(3)
	#define B0_DQ3_RG_RX_ARDQ_STBEN_RESETB_B0	BIT(4)
	#define B0_DQ3_RG_RX_ARDQS0_IN_BUFF_EN_B0	BIT(5)
	#define B0_DQ3_RG_RX_ARDQM0_IN_BUFF_EN		BIT(6)
	#define B0_DQ3_RG_RX_ARDQ_IN_BUFF_EN_B0		BIT(7)
	#define B0_DQ3_RG_RX_ARDQS0_STBEN_RESETB	BIT(8)
	#define B0_DQ3_RG_RX_ARDQS0_DQSIENMODE		BIT(9)
	#define B0_DQ3_RG_RX_ARDQ_STBENCMP_EN_B0	BIT(10)
	#define B0_DQ3_RG_RX_ARDQ_OFFC_EN_B0		BIT(11)
	#define B0_DQ3_RG_RX_ARDQS0_SWAP_EN_B0		BIT(15)
	#define B0_DQ3_RG_RX_ARDQ_DQSI_SEL_B0		GENMASK(23, 16)
	#define B0_DQ3_RG_RX_ARDQM0_DQSI_SEL_B0		BIT(24)
	#define B0_DQ3_RG_RX_ARDQS0_RPRE_TOG_EN_B0	BIT(25)
	#define B0_DQ3_RG_BURST_TRACK_EN_B0		BIT(31)
#define B0_DQ4						0x000000a8
	#define B0_DQ4_RG_RX_ARDQS_EYE_F_DLY_B0		GENMASK(6, 0)
	#define B0_DQ4_RG_RX_ARDQS_EYE_R_DLY_B0		GENMASK(14, 8)
	#define B0_DQ4_RG_RX_ARDQ_EYE_F_DLY_B0		GENMASK(21, 16)
	#define B0_DQ4_RG_RX_ARDQ_EYE_R_DLY_B0		GENMASK(29, 24)
#define B0_DQ5						0x000000ac
	#define B0_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B0	GENMASK(13, 8)
	#define B0_DQ5_RG_RX_ARDQ_VREF_EN_B0		BIT(16)
	#define B0_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B0	BIT(17)
	#define B0_DQ5_RG_RX_ARDQ_EYE_DQSI_SEL_B0	BIT(18)
	#define B0_DQ5_RG_RX_ARDQ_EYE_SEL_B0		GENMASK(23, 20)
	#define B0_DQ5_RG_RX_ARDQ_EYE_EN_B0		BIT(24)
	#define B0_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B0	BIT(25)
	#define B0_DQ5_RG_RX_ARDQS0_DVS_EN_B0		BIT(31)
#define B0_DQ6						0x000000b0
	#define B0_DQ6_RG_RX_ARDQ_BIAS_PS_B0		GENMASK(1, 0)
	#define B0_DQ6_RG_TX_ARDQ_OE_EXT_DIS_B0		BIT(2)
	#define B0_DQ6_RG_TX_ARDQ_ODTEN_EXT_DIS_B0	BIT(3)
	#define B0_DQ6_RG_TX_ARDQ_SER_MODE_B0		BIT(4)
	#define B0_DQ6_RG_RX_ARDQ_RPRE_TOG_EN_B0	BIT(5)
	#define B0_DQ6_RG_RX_ARDQ_RES_BIAS_EN_B0	BIT(6)
	#define B0_DQ6_RG_RX_ARDQ_OP_BIAS_SW_EN_B0	BIT(7)
	#define B0_DQ6_RG_RX_ARDQ_LPBK_EN_B0		BIT(8)
	#define B0_DQ6_RG_RX_ARDQ_O1_SEL_B0		BIT(9)
	#define B0_DQ6_RG_RX_ARDQ_JM_SEL_B0		GENMASK(11, 10)
	#define B0_DQ6_RG_RX_ARDQ_BIAS_EN_B0		BIT(12)
	#define B0_DQ6_RG_RX_ARDQ_BIAS_VREF_SEL_B0	GENMASK(15, 14)
	#define B0_DQ6_RG_RX_ARDQ_DDR4_SEL_B0		BIT(16)
	#define B0_DQ6_RG_TX_ARDQ_DDR4_SEL_B0		BIT(17)
	#define B0_DQ6_RG_RX_ARDQ_DDR3_SEL_B0		BIT(18)
	#define B0_DQ6_RG_TX_ARDQ_DDR3_SEL_B0		BIT(19)
	#define B0_DQ6_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B0	BIT(24)
	#define B0_DQ6_RG_RX_ARDQ_EYE_OE_GATE_EN_B0	BIT(28)
	#define B0_DQ6_RG_RX_ARDQ_DMRANK_OUTSEL_B0	BIT(31)
#define B0_DQ7						0x000000b4
	#define B0_DQ7_RG_TX_ARDQS0B_PULL_DN_B0		BIT(0)
	#define B0_DQ7_RG_TX_ARDQS0B_PULL_UP_B0		BIT(1)
	#define B0_DQ7_RG_TX_ARDQS0_PULL_DN_B0		BIT(2)
	#define B0_DQ7_RG_TX_ARDQS0_PULL_UP_B0		BIT(3)
	#define B0_DQ7_RG_TX_ARDQM0_PULL_DN_B0		BIT(4)
	#define B0_DQ7_RG_TX_ARDQM0_PULL_UP_B0		BIT(5)
	#define B0_DQ7_RG_TX_ARDQ_PULL_DN_B0		BIT(6)
	#define B0_DQ7_RG_TX_ARDQ_PULL_UP_B0		BIT(7)
	#define B0_DQ7_RG_TX_ARDQS0_MCK4X_DLY_EN_B0	BIT(8)
	#define B0_DQ7_RG_TX_ARDQS0_MCK4XB_DLY_EN_B0	BIT(10)
	#define B0_DQ7_RG_RX_ARDQ_DMRANK_OUTSEL_B0	BIT(12)
	#define B0_DQ7_RG_ARDQ_READ_BASE_EN_B01		BIT(14)
	#define B0_DQ7_RG_ARDQ_ODT_DISABLE_B01		BIT(15)
	#define B0_DQ7_RG_RX_ARDQS0_GATE_EN_MODE_B01	BIT(16)
	#define B0_DQ7_RG_RX_ARDQS0_SER_RB_EXT_EN_B01	BIT(17)
	#define B0_DQ7_RG_RX_ARDQS0_SER_RST_EXT_EN_B01	BIT(18)
	#define B0_DQ7_RG_RX_ARDQS0_DQSIEN_RB_DLY_B01	BIT(19)
	#define B0_DQ7_RG_RX_ARDQS0_LP4_BURSTMODE_SEL_B01	BIT(20)
	#define B0_DQ7_RG_RX_ARDQS0_BURST_EN_B01	GENMASK(22, 21)
#define B0_DQ8						0x000000b8
	#define B0_DQ8_RG_TX_ARDQ_EN_LP4P_B0		BIT(0)
	#define B0_DQ8_RG_TX_ARDQ_EN_CAP_LP4P_B0	BIT(1)
	#define B0_DQ8_RG_TX_ARDQ_CAP_DET_B0		BIT(2)
	#define B0_DQ8_RG_T2RLPBK_B0			BIT(4)
	#define B0_DQ8_RG_TX_ARDQM_SELECT_B0		GENMASK(15, 14)
	#define B0_DQ8_RG_TX_ARDQ_SELECT_B0		GENMASK(31, 16)
#define B0_CKGEN_DLL0					0x000000bc
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_DELAY_CODE_B01	GENMASK(7, 0)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_IDLECNT_B01	GENMASK(11, 8)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_P_GAIN_B01	GENMASK(15, 12)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_MON_SEL_B01	GENMASK(19, 16)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_OUT_SEL_B01	GENMASK(21, 20)
	#define B0_CKGEN_DLL0_RG_ARCKGEN_DLL_RESERVE_B01	GENMASK(31, 24)
#define B0_CKGEN_DLL1					0x000000c0
	#define B0_CKGEN_DLL1_RG_ARCKGEN_DLL_PHJUMP_EN_B01	BIT(0)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_DLL_EN_B01	BIT(1)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_DLL_FAST_PSPJ_B01	BIT(3)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_ONLINE_CAL_B01	BIT(4)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_PI_EXT_CAP_SEL_B01	BIT(5)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_PD_EN_B01	BIT(6)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_FD_EN_B01	BIT(7)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_PI_CAP_SEL_B01	GENMASK(11, 8)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_DCDL_EN_B01	BIT(26)
	#define B0_CKGEN_DLL1_RG_ARCKGEN_CKDIV4_EN_B01	BIT(27)
#define B0_DQ9						0x000000c4
	#define B0_DQ9_RG_RX_ARDQ_RESERVE_B01		GENMASK(15, 0)
	#define B0_DQ9_RG_TX_ARDQ_RESERVE_B01		GENMASK(31, 16)
#define B1_DLL_ARPI0					0x00000100
	#define B1_DLL_ARPI0_RG_ARDLL_FASTPJ_CK_SEL_B1	BIT(0)
	#define B1_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_B1	BIT(1)
	#define B1_DLL_ARPI0_RG_ARDLL_PD_CK_SEL_B1	BIT(2)
	#define B1_DLL_ARPI0_RG_ARPI_RESETB_B1		BIT(3)
	#define B1_DLL_ARPI0_RG_ARPI_LS_EN_B1		BIT(4)
	#define B1_DLL_ARPI0_RG_ARPI_LS_SEL_B1		BIT(5)
	#define B1_DLL_ARPI0_RG_ARPI_MCK8X_SEL_B1	BIT(6)
	#define B1_DLL_ARPI0_RG_ARPI_BYPASS_SR_DQS_B1	BIT(11)
	#define B1_DLL_ARPI0_RG_ARPI_BUFGP_XLATCH_FORCE_DQS_B1	BIT(14)
	#define B1_DLL_ARPI0_RG_ARPI_PSMUX_XLATCH_FORCE_DQS_B1	BIT(17)
	#define B1_DLL_ARPI0_RG_ARPI_SMT_XLATCH_FORCE_DQS_B1	BIT(20)
#define B1_DLL_ARPI1					0x00000104
	#define B1_DLL_ARPI1_RG_ARPI_OFFSET_DQSIEN_B1	GENMASK(5, 0)
	#define B1_DLL_ARPI1_RG_ARPI_DQSIEN_JUMP_EN_B1	BIT(11)
	#define B1_DLL_ARPI1_RG_ARPI_DQ_JUMP_EN_B1	BIT(13)
	#define B1_DLL_ARPI1_RG_ARPI_DQM_JUMP_EN_B1	BIT(14)
	#define B1_DLL_ARPI1_RG_ARPI_DQS_JUMP_EN_B1	BIT(15)
	#define B1_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_B1	BIT(17)
	#define B1_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_B1	BIT(19)
	#define B1_DLL_ARPI1_RG_ARPISM_MCK_SEL_B1	BIT(21)
	#define B1_DLL_ARPI1_RG_ARPI_SET_UPDN_B1	GENMASK(30, 28)
#define B1_DLL_ARPI2					0x00000108
	#define B1_DLL_ARPI2_RG_ARPI_MPDIV_CG_B1	BIT(10)
	#define B1_DLL_ARPI2_RG_ARPI_CG_DQSIEN_B1	BIT(11)
	#define B1_DLL_ARPI2_RG_ARPI_CG_DQ_B1		BIT(13)
	#define B1_DLL_ARPI2_RG_ARPI_CG_DQM_B1		BIT(14)
	#define B1_DLL_ARPI2_RG_ARPI_CG_DQS_B1		BIT(15)
	#define B1_DLL_ARPI2_RG_ARPI_CG_FB_B1		BIT(17)
	#define B1_DLL_ARPI2_RG_ARPI_CG_MCTL_B1		BIT(19)
	#define B1_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_B1	BIT(27)
	#define B1_DLL_ARPI2_RG_ARPI_CG_MCK_B1		BIT(31)
#define B1_DLL_ARPI3					0x0000010c
	#define B1_DLL_ARPI3_RG_ARPI_DQSIEN_EN_B1	BIT(11)
	#define B1_DLL_ARPI3_RG_ARPI_DQ_EN_B1		BIT(13)
	#define B1_DLL_ARPI3_RG_ARPI_DQM_EN_B1		BIT(14)
	#define B1_DLL_ARPI3_RG_ARPI_DQS_EN_B1		BIT(15)
	#define B1_DLL_ARPI3_RG_ARPI_FB_EN_B1		BIT(17)
	#define B1_DLL_ARPI3_RG_ARPI_MCTL_EN_B1		BIT(19)
#define B1_DLL_ARPI4					0x00000110
	#define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQSIEN_B1	BIT(11)
	#define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQ_B1	BIT(13)
	#define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQM_B1	BIT(14)
	#define B1_DLL_ARPI4_RG_ARPI_BYPASS_DQS_B1	BIT(15)
	#define B1_DLL_ARPI4_RG_ARPI_BYPASS_FB_B1	BIT(17)
	#define B1_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_B1	BIT(19)
#define B1_DLL_ARPI5					0x00000114
	#define B1_DLL_ARPI5_RG_ARDLL_DIV_MCTL_B1	GENMASK(3, 2)
	#define B1_DLL_ARPI5_RG_ARDLL_MON_SEL_B1	GENMASK(7, 4)
	#define B1_DLL_ARPI5_RG_ARDLL_DIV_DEC_B1	BIT(8)
	#define B1_DLL_ARPI5_RG_ARDLL_PHDIV_B1		BIT(9)
	#define B1_DLL_ARPI5_RG_ARDLL_PHJUMP_EN_B1	BIT(10)
	#define B1_DLL_ARPI5_RG_ARDLL_PHDET_EN_B1	BIT(11)
	#define B1_DLL_ARPI5_RG_ARDLL_P_GAIN_B1		GENMASK(15, 12)
	#define B1_DLL_ARPI5_RG_ARDLL_IDLECNT_B1	GENMASK(19, 16)
	#define B1_DLL_ARPI5_RG_ARDLL_GAIN_B1		GENMASK(23, 20)
	#define B1_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_B1	BIT(25)
	#define B1_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_B1	BIT(26)
	#define B1_DLL_ARPI5_RG_ARDLL_PHDET_IN_SWAP_B1	BIT(30)
	#define B1_DLL_ARPI5_RG_ARDLL_PHDET_OUT_SEL_B1	BIT(31)
#define B1_DQ0						0x00000118
	#define B1_DQ0_RG_RX_ARDQ0_OFFC_B1		GENMASK(3, 0)
	#define B1_DQ0_RG_RX_ARDQ1_OFFC_B1		GENMASK(7, 4)
	#define B1_DQ0_RG_RX_ARDQ2_OFFC_B1		GENMASK(11, 8)
	#define B1_DQ0_RG_RX_ARDQ3_OFFC_B1		GENMASK(15, 12)
	#define B1_DQ0_RG_RX_ARDQ4_OFFC_B1		GENMASK(19, 16)
	#define B1_DQ0_RG_RX_ARDQ5_OFFC_B1		GENMASK(23, 20)
	#define B1_DQ0_RG_RX_ARDQ6_OFFC_B1		GENMASK(27, 24)
	#define B1_DQ0_RG_RX_ARDQ7_OFFC_B1		GENMASK(31, 28)
#define B1_DQ1						0x0000011c
	#define B1_DQ1_RG_RX_ARDQM0_OFFC_B1		GENMASK(3, 0)
#define B1_DQ2						0x00000120
	#define B1_DQ2_RG_TX_ARDQ_MCK4X_SEL_B1		GENMASK(7, 0)
	#define B1_DQ2_RG_TX_ARDQM0_MCK4X_SEL_B1	BIT(8)
	#define B1_DQ2_RG_TX_ARDQS0_ODTEN_EXT_DIS	BIT(14)
	#define B1_DQ2_RG_TX_ARDQS0_OE_EXT_DIS		BIT(15)
	#define B1_DQ2_RG_TX_ARDQS1_ODTEN_DIS		BIT(16)
	#define B1_DQ2_RG_TX_ARDQS1_OE_DIS		BIT(17)
	#define B1_DQ2_RG_TX_ARDQM1_ODTEN_DIS		BIT(18)
	#define B1_DQ2_RG_TX_ARDQM1_OE_DIS		BIT(19)
	#define B1_DQ2_RG_TX_ARDQ_ODTEN_DIS_B1		BIT(20)
	#define B1_DQ2_RG_TX_ARDQ_OE_DIS_B1		BIT(21)
#define B1_DQ3						0x00000124
	#define B1_DQ3_RG_ARDQ_ATPG_EN_B1		BIT(0)
	#define B1_DQ3_RG_RX_ARDQ_SMT_EN_B1		BIT(1)
	#define B1_DQ3_RG_TX_ARDQ_EN_B1			BIT(2)
	#define B1_DQ3_RG_ARDQ_RESETB_B1		BIT(3)
	#define B1_DQ3_RG_RX_ARDQ_STBEN_RESETB_B1	BIT(4)
	#define B1_DQ3_RG_RX_ARDQS1_IN_BUFF_EN		BIT(5)
	#define B1_DQ3_RG_RX_ARDQM1_IN_BUFF_EN		BIT(6)
	#define B1_DQ3_RG_RX_ARDQ_IN_BUFF_EN_B1		BIT(7)
	#define B1_DQ3_RG_RX_ARDQS1_STBEN_RESETB	BIT(8)
	#define B1_DQ3_RG_RX_ARDQS1_DQSIENMODE		BIT(9)
	#define B1_DQ3_RG_RX_ARDQ_STBENCMP_EN_B1	BIT(10)
	#define B1_DQ3_RG_RX_ARDQ_OFFC_EN_B1		BIT(11)
	#define B1_DQ3_RG_RX_ARDQS0_SWAP_EN_B1		BIT(15)
	#define B1_DQ3_RG_RX_ARDQ_DQSI_SEL_B1		GENMASK(23, 16)
	#define B1_DQ3_RG_RX_ARDQM0_DQSI_SEL_B1		BIT(24)
	#define B1_DQ3_RG_RX_ARDQS0_RPRE_TOG_EN_B1	BIT(25)
	#define B1_DQ3_RG_BURST_TRACK_EN_B1		BIT(31)
#define B1_DQ4						0x00000128
	#define B1_DQ4_RG_RX_ARDQS_EYE_F_DLY_B1		GENMASK(6, 0)
	#define B1_DQ4_RG_RX_ARDQS_EYE_R_DLY_B1		GENMASK(14, 8)
	#define B1_DQ4_RG_RX_ARDQ_EYE_F_DLY_B1		GENMASK(21, 16)
	#define B1_DQ4_RG_RX_ARDQ_EYE_R_DLY_B1		GENMASK(29, 24)
#define B1_DQ5						0x0000012c
	#define B1_DQ5_RG_RX_ARDQ_EYE_VREF_SEL_B1	GENMASK(13, 8)
	#define B1_DQ5_RG_RX_ARDQ_VREF_EN_B1		BIT(16)
	#define B1_DQ5_RG_RX_ARDQ_EYE_VREF_EN_B1	BIT(17)
	#define B1_DQ5_RG_RX_ARDQ_EYE_DQSI_SEL_B1	BIT(18)
	#define B1_DQ5_RG_RX_ARDQ_EYE_SEL_B1		GENMASK(23, 20)
	#define B1_DQ5_RG_RX_ARDQ_EYE_EN_B1		BIT(24)
	#define B1_DQ5_RG_RX_ARDQ_EYE_STBEN_RESETB_B1	BIT(25)
	#define B1_DQ5_RG_RX_ARDQS0_DVS_EN_B1		BIT(31)
#define B1_DQ6						0x00000130
	#define B1_DQ6_RG_RX_ARDQ_BIAS_PS_B1		GENMASK(1, 0)
	#define B1_DQ6_RG_TX_ARDQ_OE_EXT_DIS_B1		BIT(2)
	#define B1_DQ6_RG_TX_ARDQ_ODTEN_EXT_DIS_B1	BIT(3)
	#define B1_DQ6_RG_TX_ARDQ_SER_MODE_B1		BIT(4)
	#define B1_DQ6_RG_RX_ARDQ_RPRE_TOG_EN_B1	BIT(5)
	#define B1_DQ6_RG_RX_ARDQ_RES_BIAS_EN_B1		BIT(6)
	#define B1_DQ6_RG_RX_ARDQ_OP_BIAS_SW_EN_B1	BIT(7)
	#define B1_DQ6_RG_RX_ARDQ_LPBK_EN_B1		BIT(8)
	#define B1_DQ6_RG_RX_ARDQ_O1_SEL_B1		BIT(9)
	#define B1_DQ6_RG_RX_ARDQ_JM_SEL_B1		GENMASK(11, 10)
	#define B1_DQ6_RG_RX_ARDQ_BIAS_EN_B1		BIT(12)
	#define B1_DQ6_RG_RX_ARDQ_BIAS_VREF_SEL_B1	GENMASK(15, 14)
	#define B1_DQ6_RG_RX_ARDQ_DDR4_SEL_B1		BIT(16)
	#define B1_DQ6_RG_TX_ARDQ_DDR4_SEL_B1		BIT(17)
	#define B1_DQ6_RG_RX_ARDQ_DDR3_SEL_B1		BIT(18)
	#define B1_DQ6_RG_TX_ARDQ_DDR3_SEL_B1		BIT(19)
	#define B1_DQ6_RG_RX_ARDQ_EYE_DLY_DQS_BYPASS_B1	BIT(24)
	#define B1_DQ6_RG_RX_ARDQ_EYE_OE_GATE_EN_B1	BIT(28)
	#define B1_DQ6_RG_RX_ARDQ_DMRANK_OUTSEL_B1	BIT(31)
#define B1_DQ7						0x00000134
	#define B1_DQ7_RG_TX_ARDQS0B_PULL_DN_B1		BIT(0)
	#define B1_DQ7_RG_TX_ARDQS0B_PULL_UP_B1		BIT(1)
	#define B1_DQ7_RG_TX_ARDQS0_PULL_DN_B1		BIT(2)
	#define B1_DQ7_RG_TX_ARDQS0_PULL_UP_B1		BIT(3)
	#define B1_DQ7_RG_TX_ARDQM0_PULL_DN_B1		BIT(4)
	#define B1_DQ7_RG_TX_ARDQM0_PULL_UP_B1		BIT(5)
	#define B1_DQ7_RG_TX_ARDQ_PULL_DN_B1		BIT(6)
	#define B1_DQ7_RG_TX_ARDQ_PULL_UP_B1		BIT(7)
	#define B1_DQ7_RG_TX_ARDQS0_MCK4X_DLY_EN_B1	BIT(8)
	#define B1_DQ7_RG_TX_ARDQS0_MCK4XB_DLY_EN_B1	BIT(10)
	#define B1_DQ7_RG_RX_ARDQ_DMRANK_OUTSEL_B1	BIT(12)
#define B1_DQ8						0x00000138
	#define B1_DQ8_RG_TX_ARDQ_EN_LP4P_B1		BIT(0)
	#define B1_DQ8_RG_TX_ARDQ_EN_CAP_LP4P_B1	BIT(1)
	#define B1_DQ8_RG_TX_ARDQ_CAP_DET_B1		BIT(2)
	#define B1_DQ8_RG_T2RLPBK_B1			BIT(4)
	#define B1_DQ8_RG_TX_ARDQM_SELECT_B1		GENMASK(15, 14)
	#define B1_DQ8_RG_TX_ARDQ_SELECT_B1		GENMASK(31, 16)
#define SEL_MUX0					0x0000013c
	#define SEL_MUX0_SEL_MUX0			GENMASK(16, 4)
#define SEL_MUX1					0x00000140
	#define SEL_MUX1_SEL_MUX1			GENMASK(26, 4)
#define CA_DLL_ARPI0					0x00000180
	#define CA_DLL_ARPI0_RG_ARDLL_FASTPJ_CK_SEL_CA	BIT(0)
	#define CA_DLL_ARPI0_RG_ARMCTLPLL_CK_SEL_CA	BIT(1)
	#define CA_DLL_ARPI0_RG_ARDLL_PD_CK_SEL_CA	BIT(2)
	#define CA_DLL_ARPI0_RG_ARPI_RESETB_CA		BIT(3)
	#define CA_DLL_ARPI0_RG_ARPI_LS_EN_CA		BIT(4)
	#define CA_DLL_ARPI0_RG_ARPI_LS_SEL_CA		BIT(5)
	#define CA_DLL_ARPI0_RG_ARPI_MCK8X_SEL_CA	BIT(6)
	#define CA_DLL_ARPI0_RG_ARDLL_FAST_PSJP_CA	BIT(8)
	#define CA_DLL_ARPI0_RG_ARPI_SMT_XLATCH_FORCE_CLK	BIT(9)
	#define CA_DLL_ARPI0_RG_ARPI_SMT_XLATCH_FORCE_CMD	BIT(10)
	#define CA_DLL_ARPI0_RG_ARPI_PSMUX_XLATCH_FORCE_CLK	BIT(11)
	#define CA_DLL_ARPI0_RG_ARPI_PSMUX_XLATCH_FORCE_CMD	BIT(12)
	#define CA_DLL_ARPI0_RG_ARPI_BUFGP_XLATCH_FORCE_CLK	BIT(13)
	#define CA_DLL_ARPI0_RG_ARPI_BUFGP_XLATCH_FORCE_CMD	BIT(14)
	#define CA_DLL_ARPI0_RG_ARPI_BYPASS_SR_CLK	BIT(15)
	#define CA_DLL_ARPI0_RG_ARPI_BYPASS_SR_CMD	BIT(16)
	#define CA_DLL_ARPI0_RG_ARPI_8PHASE_XLATCH_FORCE_CA	BIT(17)
	#define CA_DLL_ARPI0_RG_ARPI_PSMUX_DRV_SEL_CA	GENMASK(19, 18)
	#define CA_DLL_ARPI0_RG_ARPI_SMT_EN_CA		BIT(20)
#define CA_DLL_ARPI1					0x00000184
	#define CA_DLL_ARPI1_RG_ARPI_OFFSET_CLKIEN	GENMASK(5, 0)
	#define CA_DLL_ARPI1_RG_ARPI_CLKIEN_JUMP_EN	BIT(11)
	#define CA_DLL_ARPI1_RG_ARPI_CMD_JUMP_EN	BIT(13)
	#define CA_DLL_ARPI1_RG_ARPI_CLK_JUMP_EN	BIT(15)
	#define CA_DLL_ARPI1_RG_ARPI_CS_JUMP_EN		BIT(16)
	#define CA_DLL_ARPI1_RG_ARPI_FB_JUMP_EN_CA	BIT(17)
	#define CA_DLL_ARPI1_RG_ARPI_MCTL_JUMP_EN_CA	BIT(19)
	#define CA_DLL_ARPI1_RG_ARPISM_MCK_SEL_CA	BIT(21)
	#define CA_DLL_ARPI1_RG_ARPI_SET_UPDN_CA	GENMASK(30, 28)
#define CA_DLL_ARPI2					0x00000188
	#define CA_DLL_ARPI2_RG_ARPI_MPDIV_CG_CA	BIT(10)
	#define CA_DLL_ARPI2_RG_ARPI_CG_CLKIEN		BIT(11)
	#define CA_DLL_ARPI2_RG_ARPI_CG_CMD		BIT(13)
	#define CA_DLL_ARPI2_RG_ARPI_CG_CLK		BIT(15)
	#define CA_DLL_ARPI2_RG_ARPI_CG_CS		BIT(16)
	#define CA_DLL_ARPI2_RG_ARRPI_CG_FB_CA		BIT(17)
	#define CA_DLL_ARPI2_RG_ARPI_CG_MCTL_CA		BIT(19)
	#define CA_DLL_ARPI2_RG_ARPI_CG_MCK_FB2DLL_CA	BIT(27)
	#define CA_DLL_ARPI2_RG_ARPI_CG_MCK_CA		BIT(31)
#define CA_DLL_ARPI3					0x0000018c
	#define CA_DLL_ARPI3_RG_ARPI_CLKIEN_EN		BIT(11)
	#define CA_DLL_ARPI3_RG_ARPI_CMD_EN		BIT(13)
	#define CA_DLL_ARPI3_RG_ARPI_CLK_EN		BIT(15)
	#define CA_DLL_ARPI3_RG_ARPI_CS_EN		BIT(16)
	#define CA_DLL_ARPI3_RG_ARPI_FB_EN_CA		BIT(17)
	#define CA_DLL_ARPI3_RG_ARPI_MCTL_EN_CA		BIT(19)
#define CA_DLL_ARPI4					0x00000190
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_CLKIEN	BIT(11)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_CMD		BIT(13)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_CLK		BIT(15)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_CS		BIT(16)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_FB_CA	BIT(17)
	#define CA_DLL_ARPI4_RG_ARPI_BYPASS_MCTL_CA	BIT(19)
#define CA_DLL_ARPI5					0x00000194
	#define CA_DLL_ARPI5_RG_ARDLL_DIV_MCTL_CA	GENMASK(3, 2)
	#define CA_DLL_ARPI5_RG_ARDLL_MON_SEL_CA	GENMASK(7, 4)
	#define CA_DLL_ARPI5_RG_ARDLL_DIV_DEC_CA	BIT(8)
	#define CA_DLL_ARPI5_RG_ARDLL_PHDIV_CA		BIT(9)
	#define CA_DLL_ARPI5_RG_ARDLL_PHJUMP_EN_CA	BIT(10)
	#define CA_DLL_ARPI5_RG_ARDLL_PHDET_EN_CA	BIT(11)
	#define CA_DLL_ARPI5_RG_ARDLL_P_GAIN_CA		GENMASK(15, 12)
	#define CA_DLL_ARPI5_RG_ARDLL_IDLECNT_CA	GENMASK(19, 16)
	#define CA_DLL_ARPI5_RG_ARDLL_GAIN_CA		GENMASK(23, 20)
	#define CA_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_SEL_CA	BIT(25)
	#define CA_DLL_ARPI5_RG_ARDLL_FJ_OUT_MODE_CA	BIT(26)
	#define CA_DLL_ARPI5_RG_ARDLL_PHDET_IN_SWAP_CA	BIT(30)
	#define CA_DLL_ARPI5_RG_ARDLL_PHDET_OUT_SEL_CA	BIT(31)
#define CA_CMD0						0x00000198
	#define CA_CMD0_RG_RX_ARCA0_OFFC		GENMASK(3, 0)
	#define CA_CMD0_RG_RX_ARCA1_OFFC		GENMASK(7, 4)
	#define CA_CMD0_RG_RX_ARCA2_OFFC		GENMASK(11, 8)
	#define CA_CMD0_RG_RX_ARCA3_OFFC		GENMASK(15, 12)
	#define CA_CMD0_RG_RX_ARCA4_OFFC		GENMASK(19, 16)
	#define CA_CMD0_RG_RX_ARCA5_OFFC		GENMASK(23, 20)
#define CA_CMD1						0x0000019c
	#define CA_CMD1_RG_RX_ARCS0_OFFC		GENMASK(3, 0)
	#define CA_CMD1_RG_RX_ARCS1_OFFC		GENMASK(7, 4)
	#define CA_CMD1_RG_RX_ARCS2_OFFC		GENMASK(11, 8)
	#define CA_CMD1_RG_RX_ARCKE0_OFFC		GENMASK(15, 12)
	#define CA_CMD1_RG_RX_ARCKE1_OFFC		GENMASK(19, 16)
	#define CA_CMD1_RG_RX_ARCKE2_OFFC		GENMASK(23, 20)
#define CA_CMD2						0x000001a0
	#define CA_CMD2_RG_TX_ARCLK_JM_EN		BIT(0)
	#define CA_CMD2_RG_TX_ARCLK_MCK4X_DLY_EN	BIT(1)
	#define CA_CMD2_RG_TX_ARCLK_MCK4XB_DLY_EN	BIT(2)
	#define CA_CMD2_RG_TX_ARCS1_MCK4X_SEL		BIT(3)
	#define CA_CMD2_RG_TX_ARCLK_JM_SEL		GENMASK(5, 4)
	#define CA_CMD2_RG_TX_ARCLK_OE_DIS		BIT(17)
	#define CA_CMD2_RG_TX_ARCLK_OE_EXT_DIS		BIT(18)
	#define CA_CMD2_RG_TX_ARCMD_ODTEN_DIS		BIT(20)
	#define CA_CMD2_RG_TX_ARCMD_OE_DIS		BIT(21)
#define CA_CMD3						0x000001a4
	#define CA_CMD3_RG_ARCMD_ATPG_EN		BIT(0)
	#define CA_CMD3_RG_RX_ARCMD_SMT_EN		BIT(1)
	#define CA_CMD3_RG_TX_ARCMD_EN			BIT(2)
	#define CA_CMD3_RG_ARCMD_RESETB			BIT(3)
	/* cc copied from B23 define for compatibility. REVIEW?? */
	#define CA_CMD3_RG_RX_ARCMD_STBEN_RESETB	BIT(4)
	#define CA_CMD3_RG_RX_ARCLK_IN_BUFF_EN		BIT(5)
	#define CA_CMD3_RG_RX_ARCMD_IN_BUFF_EN		BIT(7)
	#define CA_CMD3_RG_RX_ARCLK_STBEN_RESETB	BIT(8)
	#define CA_CMD3_RG_RX_ARCLK_DQSIENMODE		BIT(9)
	#define CA_CMD3_RG_RX_ARCMD_STBENCMP_EN 	BIT(10)
	#define CA_CMD3_RG_RX_ARCMD_OFFC_EN 	BIT(11)
	#define CA_CMD3_RG_RX_ARCLK_SWAP_EN 	BIT(15)
#define CA_CMD4						0x000001a8
	#define CA_CMD4_RG_RX_ARCLK_EYE_F_DLY		GENMASK(6, 0)
	#define CA_CMD4_RG_RX_ARCLK_EYE_R_DLY		GENMASK(14, 8)
	#define CA_CMD4_RG_RX_ARCMD_EYE_F_DLY		GENMASK(21, 16)
	#define CA_CMD4_RG_RX_ARCMD_EYE_R_DLY		GENMASK(29, 24)
#define CA_CMD5						0x000001ac
	#define CA_CMD5_RG_RX_ARCMD_EYE_VREF_SEL	GENMASK(13, 8)
	#define CA_CMD5_RG_RX_ARCMD_VREF_EN		BIT(16)
	#define CA_CMD5_RG_RX_ARCMD_EYE_VREF_EN		BIT(17)
	#define CA_CMD5_RG_RX_ARCMD_EYE_SEL		GENMASK(23, 20)
	#define CA_CMD5_RG_RX_ARCMD_EYE_EN		BIT(24)
	#define CA_CMD5_RG_RX_ARCMD_EYE_STBEN_RESETB	BIT(25)
	#define CA_CMD5_RG_RX_ARCLK_DVS_EN		BIT(31)
#define CA_CMD6						0x000001b0
	#define CA_CMD6_RG_RX_ARCMD_BIAS_PS		GENMASK(1, 0)
	#define CA_CMD6_RG_TX_ARCMD_OE_EXT_DIS		BIT(2)
	#define CA_CMD6_RG_TX_ARCMD_ODTEN_EXT_DIS	BIT(3)
	#define CA_CMD6_RG_TX_ARCMD_SER_MODE		BIT(4)
	#define CA_CMD6_RG_RX_ARCMD_RPRE_TOG_EN		BIT(5)
	#define CA_CMD6_RG_RX_ARCMD_RES_BIAS_EN		BIT(6)
	#define CA_CMD6_RG_RX_ARCMD_OP_BIAS_SW_EN	BIT(7)
	#define CA_CMD6_RG_RX_ARCMD_LPBK_EN		BIT(8)
	#define CA_CMD6_RG_RX_ARCMD_O1_SEL		BIT(9)
	#define CA_CMD6_RG_RX_ARCMD_JM_SEL		BIT(11)
	#define CA_CMD6_RG_RX_ARCMD_BIAS_EN		BIT(12)
	#define CA_CMD6_RG_RX_ARCMD_BIAS_VREF_SEL	GENMASK(15, 14)
	#define CA_CMD6_RG_RX_ARCMD_DDR4_SEL		BIT(16)
	#define CA_CMD6_RG_TX_ARCMD_DDR4_SEL		BIT(17)
	#define CA_CMD6_RG_RX_ARCMD_DDR3_SEL		BIT(18)
	#define CA_CMD6_RG_TX_ARCMD_DDR3_SEL		BIT(19)
	#define CA_CMD6_RG_RX_ARCMD_EYE_DLY_DQS_BYPASS	BIT(24)
	#define CA_CMD6_RG_RX_ARCMD_EYE_OE_GATE_EN	BIT(28)
	#define CA_CMD6_RG_RX_ARCMD_DMRANK_OUTSEL	BIT(31)
#define CA_CMD7						0x000001b4
	#define CA_CMD7_RG_TX_ARCLKB_PULL_DN		BIT(0)
	#define CA_CMD7_RG_TX_ARCLKB_PULL_UP		BIT(1)
	#define CA_CMD7_RG_TX_ARCLK_PULL_DN		BIT(2)
	#define CA_CMD7_RG_TX_ARCLK_PULL_UP		BIT(3)
	#define CA_CMD7_RG_TX_ARCS_PULL_DN		BIT(4)
	#define CA_CMD7_RG_TX_ARCS_PULL_UP		BIT(5)
	#define CA_CMD7_RG_TX_ARRESETB_PULL_DN		BIT(6)
	#define CA_CMD7_RG_TX_ARRESETB_PULL_UP		BIT(7)
	#define CA_CMD7_RG_TX_ARCMD_D0_PULL_DN		BIT(8)
	#define CA_CMD7_RG_TX_ARCMD_D0_PULL_UP		BIT(9)
	#define CA_CMD7_RG_TX_ARCMD_D1_PULL_DN		BIT(10)
	#define CA_CMD7_RG_TX_ARCMD_D1_PULL_UP		BIT(11)
	#define CA_CMD7_RG_TX_ARCKE_PULL_DN		BIT(12)
	#define CA_CMD7_RG_TX_ARCKE_PULL_UP		BIT(13)
#define CA_CMD8						0x000001b8
	#define CA_CMD8_RG_RRESETB_DRVP			GENMASK(4, 0)
	#define CA_CMD8_RG_RRESETB_DRVN			GENMASK(12, 8)
	#define CA_CMD8_RG_RX_RRESETB_SMT_EN		BIT(16)
	#define CA_CMD8_RG_TX_RRESETB_SCAN_IN_EN	BIT(17)
	#define CA_CMD8_RG_TX_RRESETB_DDR4_SEL		BIT(18)
	#define CA_CMD8_RG_TX_RRESETB_DDR3_SEL		BIT(19)
	#define CA_CMD8_RG_TX_RRESETB_PULL_DN		BIT(20)
	#define CA_CMD8_RG_TX_RRESETB_PULL_UP		BIT(21)
#define CA_CMD9						0x000001bc
	#define CA_CMD9_RG_TX_ARCMD_EN_LP4P		BIT(0)
	#define CA_CMD9_RG_TX_ARCMD_EN_CAP_LP4P		BIT(1)
	#define CA_CMD9_RG_TX_ARCMD_CAP_DET		BIT(2)
	#define CA_CMD9_RG_TX_ARCMD_DRV_SELECT		GENMASK(26, 4)
	#define CA_CMD9_RG_TX_ARCS_DRV_SELECT		GENMASK(29, 28)
	#define CA_CMD9_RG_TX_ARRESETB_DRV_SELECT	BIT(30)
#define CA_CKGEN_DLL0					0x000001c0
	#define CA_CKGEN_DLL0_RG_ARCKGEN_DLL_DELAY_CODE_CA	GENMASK(7, 0)
	#define CA_CKGEN_DLL0_RG_ARCKGEN_DLL_IDLECNT_CA	GENMASK(11, 8)
	#define CA_CKGEN_DLL0_RG_ARCKGEN_DLL_P_GAIN_CA	GENMASK(15, 12)
	#define CA_CKGEN_DLL0_RG_ARCKGEN_DLL_MON_SEL_CA	GENMASK(19, 16)
	#define CA_CKGEN_DLL0_RG_ARCKGEN_DLL_OUT_SEL_CA	GENMASK(21, 20)
	#define CA_CKGEN_DLL0_RG_ARCKGEN_DLL_RESERVE_CA	GENMASK(31, 24)
#define CA_CKGEN_DLL1					0x000001c4
	#define CA_CKGEN_DLL1_RG_ARCKGEN_DLL_PHJUMP_EN_CA	BIT(0)
	#define CA_CKGEN_DLL1_RG_ARCKGEN_DLL_EN_CA	BIT(1)
	#define CA_CKGEN_DLL1_RG_ARCKGEN_DLL_FAST_PSPJ_CA	BIT(3)
	#define CA_CKGEN_DLL1_RG_ARCKGEN_ONLINE_CAL_CA	BIT(4)
	#define CA_CKGEN_DLL1_RG_ARCKGEN_PI_EXT_CAP_SEL_CA	BIT(5)
	#define CA_CKGEN_DLL1_RG_ARCKGEN_PD_EN_CA	BIT(6)
	#define CA_CKGEN_DLL1_RG_ARCKGEN_FD_EN_CA	BIT(7)
	#define CA_CKGEN_DLL1_RG_ARCKGEN_PI_CAP_SEL_CA	GENMASK(11, 8)
	#define CA_CKGEN_DLL1_RG_CKGEN_DCDL_EN_CA	BIT(26)
	#define CA_CKGEN_DLL1_RG_ARCKGEN_CKDIV4_EN_CA	BIT(27)
#define MISC_VREF_CTRL					0x00000264
	#define MISC_VREF_CTRL_RG_RVREF_SEL_DQ		GENMASK(21, 16)
	#define MISC_VREF_CTRL_RG_RVREF_DDR4_SEL	BIT(22)
	#define MISC_VREF_CTRL_RG_RVREF_DDR3_SEL	BIT(23)
	#define MISC_VREF_CTRL_RG_RVREF_SEL_CMD		GENMASK(29, 24)
	#define MISC_VREF_CTRL_RG_RVREF_VREF_EN		BIT(31)
#define MISC_IMP_CTRL0					0x00000268
	#define MISC_IMP_CTRL0_RG_RIMP_DDR4_SEL		BIT(5)
	#define MISC_IMP_CTRL0_RG_RIMP_DDR3_SEL		BIT(6)
	#define MISC_IMP_CTRL0_RG_RIMP_VREF_SEL		GENMASK(21, 16)
#define MISC_IMP_CTRL1					0x0000026c
	#define MISC_IMP_CTRL1_RG_RIMP_PRE_EN		BIT(6)
	#define MISC_IMP_CTRL1_RG_RIMP_REV		GENMASK(15, 8)
#define MISC_SHU_OPT					0x00000270
	#define MISC_SHU_OPT_R_DQB0_SHU_PHY_GATING_RESETB_SPM_EN	BIT(0)
	#define MISC_SHU_OPT_R_DQB0_SHU_PHDET_SPM_EN	GENMASK(3, 2)
	#define MISC_SHU_OPT_R_DQB1_SHU_PHY_GATING_RESETB_SPM_EN	BIT(8)
	#define MISC_SHU_OPT_R_DQB1_SHU_PHDET_SPM_EN	GENMASK(11, 10)
	#define MISC_SHU_OPT_R_CA_SHU_PHY_GATING_RESETB_SPM_EN	BIT(16)
	#define MISC_SHU_OPT_R_CA_SHU_PHDET_SPM_EN	GENMASK(19, 18)
#define MISC_SPM_CTRL0					0x00000274
	#define MISC_SPM_CTRL0_PHY_SPM_CTL0		GENMASK(31, 0)
#define MISC_SPM_CTRL1					0x00000278
	#define MISC_SPM_CTRL1_PHY_SPM_CTL1		GENMASK(31, 0)
#define MISC_SPM_CTRL2					0x0000027c
	#define MISC_SPM_CTRL2_PHY_SPM_CTL2		GENMASK(31, 0)
#define MISC_CG_CTRL0					0x00000284
	#define MISC_CG_CTRL0_CLK_MEM_DFS_CFG		GENMASK(31, 0)
#define MISC_CG_CTRL1					0x00000288
	#define MISC_CG_CTRL1_R_DVS_DIV4_CG_CTRL	GENMASK(31, 0)
#define MISC_CG_CTRL2					0x0000028c
	#define MISC_CG_CTRL2_RG_MEM_DCM_CTL		GENMASK(31, 0)
#define MISC_CG_CTRL3					0x00000290
	#define MISC_CG_CTRL3_R_LBK_CG_CTRL		GENMASK(31, 0)
#define MISC_CG_CTRL4					0x00000294
	#define MISC_CG_CTRL4_R_PHY_MCK_CG_CTRL		GENMASK(31, 0)
#define MISC_CG_CTRL5					0x00000298
	#define MISC_CG_CTRL5_PHY_CG_CTRL_TMP		GENMASK(31, 0)
#define MISC_CTRL0					0x0000029c
	#define MISC_CTRL0_R_DMDQSIEN_SYNCOPT		GENMASK(3, 0)
	#define MISC_CTRL0_R_DMDQSIEN_OUTSEL		GENMASK(7, 4)
	#define MISC_CTRL0_R_DMSTBEN_SYNCOPT		BIT(8)
	#define MISC_CTRL0_R_DMSTBEN_OUTSEL			BIT(9)
	#define MISC_CTRL0_R_DMVALID_DLY_OPT		BIT(11)
	#define MISC_CTRL0_R_DMVALID_NARROW_IG		BIT(12)
	#define MISC_CTRL0_R_DMVALID_DLY			GENMASK(15, 13)
	#define MISC_CTRL0_R_DMDQSIEN_DEPTH_HALF	BIT(16)
	#define MISC_CTRL0_R_DMRDSEL_DIV2_OPT		BIT(17)
	#define MISC_CTRL0_R_DMDQSIEN_RDSEL_LAT		GENMASK(20, 18)
	#define MISC_CTRL0_R_DMDQSIEN_VALID_LAT		GENMASK(23, 21)
	#define MISC_CTRL0_R_DMDQSIEN_FIFO_EN		BIT(24)
	#define MISC_CTRL0_R_DMSTBENCMP_FIFO_EN		BIT(25)
	#define MISC_CTRL0_R_DMSTBENCMP_RK_FIFO_EN	BIT(26)
	#define MISC_CTRL0_R_DQS0IEN_DIV4_CK_CG_CTRL	BIT(28)
	#define MISC_CTRL0_R_DQS1IEN_DIV4_CK_CG_CTRL	BIT(29)
	#define MISC_CTRL0_R_CLKIEN_DIV4_CK_CG_CTRL	BIT(30)
	#define MISC_CTRL0_R_STBENCMP_DIV4CK_EN		BIT(31)
#define MISC_CTRL1					0x000002a0
	#define MISC_CTRL1_R_DMDQMDBI			BIT(0)
	#define MISC_CTRL1_R_DMPHYRST			BIT(1)
	#define MISC_CTRL1_R_DM_TX_ARCLK_OE		BIT(2)
	#define MISC_CTRL1_R_DM_TX_ARCMD_OE		BIT(3)
	#define MISC_CTRL1_R_DMMUXBYTE0			BIT(4)
	#define MISC_CTRL1_R_DMMUXBYTE1			BIT(5)
	#define MISC_CTRL1_R_DMMUXCA			BIT(6)
	#define MISC_CTRL1_R_DMARPIDQ_SW		BIT(7)
	#define MISC_CTRL1_R_DMRX_BYP_SYNC		BIT(8)
	#define MISC_CTRL1_R_DMDQ4BITMUX_NEW		BIT(9)
	#define MISC_CTRL1_R_DMARPICA_SW_UPDX		BIT(10)
	#define MISC_CTRL1_R_DMMUXBYTE0_SEC		BIT(12)
	#define MISC_CTRL1_R_DMMUXBYTE1_SEC		BIT(13)
	#define MISC_CTRL1_R_DMMUXCA_SEC		BIT(14)
	#define MISC_CTRL1_R_DMASYNNETRIC_DRAM_EN	BIT(15)
	#define MISC_CTRL1_R_DMDRAMCLKEN0		GENMASK(19, 16)
	#define MISC_CTRL1_R_DMDRAMCLKEN1		GENMASK(23, 20)
	#define MISC_CTRL1_R_DMDQSIENCG_EN		BIT(24)
	#define MISC_CTRL1_R_DMSTBENCMP_RK_OPT		BIT(25)
	#define MISC_CTRL1_R_WL_DOWNSP			BIT(26)
	#define MISC_CTRL1_R_DMODTDISOE_A		BIT(27)
	#define MISC_CTRL1_R_DMODTDISOE_B		BIT(28)
	#define MISC_CTRL1_R_DMODTDISOE_C		BIT(29)
	#define MISC_CTRL1_R_HWSAVE_MODE_ENA	BIT(30) /* cc copied from B23 */
	#define MISC_CTRL1_R_DMDA_RRESETB_E		BIT(31)
#define MISC_CTRL2					0x000002a4
	#define MISC_CTRL2_CLRPLL_SHUFFLE_GP		GENMASK(1, 0)
	#define MISC_CTRL2_PHYPLL_SHUFFLE_GP		GENMASK(3, 2)
#define MISC_CTRL3					0x000002a8
	#define MISC_CTRL3_ARPI_CG_CMD_OPT		GENMASK(1, 0)
	#define MISC_CTRL3_ARPI_CG_CLK_OPT		GENMASK(3, 2)
	#define MISC_CTRL3_ARPI_MPDIV_CG_CA_OPT		BIT(4)
	#define MISC_CTRL3_ARPI_CG_MCK_CA_OPT		BIT(5)
	#define MISC_CTRL3_ARPI_CG_MCTL_CA_OPT		BIT(6)
	#define MISC_CTRL3_DDRPHY_MCK_MPDIV_CG_CA_SEL	GENMASK(9, 8)
	#define MISC_CTRL3_DRAM_CLK_NEW_CA_EN_SEL	GENMASK(15, 12)
	#define MISC_CTRL3_ARPI_CG_DQ_OPT		GENMASK(17, 16)
	#define MISC_CTRL3_ARPI_CG_DQS_OPT		GENMASK(19, 18)
	#define MISC_CTRL3_ARPI_MPDIV_CG_DQ_OPT		BIT(20)
	#define MISC_CTRL3_ARPI_CG_MCK_DQ_OPT		BIT(21)
	#define MISC_CTRL3_ARPI_CG_MCTL_DQ_OPT		BIT(22)
	#define MISC_CTRL3_DDRPHY_MCK_MPDIV_CG_DQ_SEL	GENMASK(25, 24)
	#define MISC_CTRL3_DRAM_CLK_NEW_DQ_EN_SEL	GENMASK(31, 28)
#define MISC_PHY_RGS0					0x00000500
	#define MISC_PHY_RGS0_RGS_ARDQ_OFFSET_FLAG	GENMASK(15, 0)
	#define MISC_PHY_RGS0_RGS_ARDQM0_OFFSET_FLAG	BIT(16)
	#define MISC_PHY_RGS0_RGS_RX_ARDQS0_DLY_RDY_EYE_B01	BIT(17)
	#define MISC_PHY_RGS0_RGS_ARDQM1_OFFSET_FLAG	BIT(18)
	#define MISC_PHY_RGS0_RGS_RX_ARDQS1_DLY_RDY_EYE	BIT(19)
#define MISC_PHY_RGS1					0x00000504
	#define MISC_PHY_RGS1_RGS_ARCKE2_OFFSET_FLAG	BIT(0)
	#define MISC_PHY_RGS1_RGS_ARCKE1_OFFSET_FLAG	BIT(1)
	#define MISC_PHY_RGS1_RGS_ARCKE0_OFFSET_FLAG	BIT(2)
	#define MISC_PHY_RGS1_RGS_ARCA0_OFFSET_FLAG	BIT(3)
	#define MISC_PHY_RGS1_RGS_ARCA1_OFFSET_FLAG	BIT(4)
	#define MISC_PHY_RGS1_RGS_ARCA2_OFFSET_FLAG	BIT(5)
	#define MISC_PHY_RGS1_RGS_ARCA3_OFFSET_FLAG	BIT(6)
	#define MISC_PHY_RGS1_RGS_ARCA4_OFFSET_FLAG	BIT(7)
	#define MISC_PHY_RGS1_RGS_ARCA5_OFFSET_FLAG	BIT(8)
	#define MISC_PHY_RGS1_RGS_ARCS0_OFFSET_FLAG	BIT(9)
	#define MISC_PHY_RGS1_RGS_ARCS1_OFFSET_FLAG	BIT(10)
	#define MISC_PHY_RGS1_RGS_ARCS2_OFFSET_FLAG	BIT(11)
	#define MISC_PHY_RGS1_RGS_RX_ARCLK_DLY_RDY_EYE	BIT(12)
	#define MISC_PHY_RGS1_RGS_RIMPCALOUT		BIT(13)
#define MISC_PHY_RGS2					0x00000508
	#define MISC_PHY_RGS2_AD_RX_ARDQ0_STBEN_B01	GENMASK(7, 0)
	#define MISC_PHY_RGS2_AD_RX_ARDQS0_STBEN_LEAD_B01	BIT(8)
	#define MISC_PHY_RGS2_AD_RX_ARDQS0_STBEN_LAG_B01	BIT(9)
	#define MISC_PHY_RGS2_AD_RX_ARDQ4_STBEN_B01	GENMASK(23, 16)
#define MISC_PHY_RGS3					0x0000050c
	#define MISC_PHY_RGS3_AD_RX_ARDQ8_STBEN_B01	GENMASK(7, 0)
	#define MISC_PHY_RGS3_AD_RX_ARDQS1_STBEN_LEAD_B01	BIT(8)
	#define MISC_PHY_RGS3_AD_RX_ARDQS1_STBEN_LAG_B01	BIT(9)
	#define MISC_PHY_RGS3_AD_RX_ARDQ12_STBEN_B01	GENMASK(23, 16)
#define MISC_STBERR_RK0_R				0x00000510
	#define MISC_STBERR_RK0_R_STBENERR_RK0_R	GENMASK(15, 0)
	#define MISC_STBERR_RK0_R_STBENERR_ALL		BIT(16)
#define MISC_STBERR_RK1_R				0x00000514
	#define MISC_STBERR_RK1_R_STBENERR_RK0_F	GENMASK(15, 0)
#define MISC_STBERR_RK0_F				0x00000518
	#define MISC_STBERR_RK0_F_STBENERR_RK1_R	GENMASK(15, 0)
#define MISC_STBERR_RK1_F				0x0000051c
	#define MISC_STBERR_RK1_F_STBENERR_RK1_F	GENMASK(15, 0)
#define MISC_STBERR_RK2_R				0x00000520
	#define MISC_STBERR_RK2_R_STBENERR_RK2_R	GENMASK(15, 0)
#define MISC_STBERR_RK2_F				0x00000524
	#define MISC_STBERR_RK2_F_STBENERR_RK2_F	GENMASK(15, 0)
#define MISC_DQO1					0x00000528
	#define MISC_DQO1_DQO1_RO			GENMASK(31, 0)
#define MISC_CAO1					0x0000052c
	#define MISC_CAO1_RA5_O1			BIT(0)
	#define MISC_CAO1_RA4_O1			BIT(1)
	#define MISC_CAO1_RA3_O1			BIT(2)
	#define MISC_CAO1_RA2_O1			BIT(3)
	#define MISC_CAO1_RA1_O1			BIT(4)
	#define MISC_CAO1_RA0_O1			BIT(5)
	#define MISC_CAO1_CS2O1_RO			BIT(6)
	#define MISC_CAO1_CS1O1_RO			BIT(7)
	#define MISC_CAO1_CSO1_RO			BIT(8)
	#define MISC_CAO1_CKE2O1_RO			BIT(9)
	#define MISC_CAO1_CKE1O1_RO			BIT(10)
	#define MISC_CAO1_CKEO1_RO			BIT(11)
	#define MISC_CAO1_DQM1O1_RO			BIT(13)
	#define MISC_CAO1_DQM0O1_RO			BIT(14)
#define MISC_RXDVS0					0x000005e0
	#define MISC_RXDVS0_R_RX_DLY_TRACK_RO_SEL	GENMASK(2, 0)
	#define MISC_RXDVS0_R_DA_DQX_R_DLY_RO_SEL	GENMASK(11, 8)
	#define MISC_RXDVS0_R_DA_CAX_R_DLY_RO_SEL	GENMASK(15, 12)
#define MISC_RXDVS1					0x000005e4
	#define MISC_RXDVS1_R_IN_GATE_EN_LOW_OPT	GENMASK(31, 0)
#define MISC_RXDVS2					0x000005e8
	#define MISC_RXDVS2_R_DMRXDVS_DEPTH_HALF	BIT(0)
	#define MISC_RXDVS2_R_RXDVS_RDSEL_BUS_LAT	GENMASK(4, 2)
	#define MISC_RXDVS2_R_RXDVS_RDSEL_TOG_LAT	GENMASK(7, 5)
#define B1_RXDVS0					0x00000670
	#define B1_RXDVS0_R_RX_RANKINSEL_B1		BIT(0)
	#define B1_RXDVS0_R_RX_RANKINCTL_B1		GENMASK(7, 4)
	#define B1_RXDVS0_R_DVS_SW_UP_B1		BIT(8)
	#define B1_RXDVS0_R_DMRXDVS_DQIENPRE_OPT_B1	BIT(9)
	#define B1_RXDVS0_R_DMRXDVS_PBYTESTUCK_RST_B1	BIT(10)
	#define B1_RXDVS0_R_DMRXDVS_PBYTESTUCK_IG_B1	BIT(11)
	#define B1_RXDVS0_R_RX_DLY_RANK_ERR_ST_CLR_B1	GENMASK(18, 16)
	#define B1_RXDVS0_R_DMRXDVS_CNTCMP_OPT_B1	BIT(19)
	#define B1_RXDVS0_R_RX_DLY_RK_OPT_B1		GENMASK(21, 20)
	#define B1_RXDVS0_R_RX_DLY_TRACK_CG_EN_B1	BIT(28)
	#define B1_RXDVS0_R_RX_DLY_TRACK_CLR_B1		BIT(30)
	#define B1_RXDVS0_R_RX_DLY_TRACK_ENA_B1		BIT(31)
#define SHU1_B0_DQ0					0x00000c00
	#define SHU1_B0_DQ0_RG_TX_ARDQS0_PRE_EN_B0	BIT(4)
	#define SHU1_B0_DQ0_RG_TX_ARDQS0_DRVP_PRE_B0	GENMASK(10, 8)
	#define SHU1_B0_DQ0_RG_TX_ARDQS0_DRVN_PRE_B0	GENMASK(14, 12)
	#define SHU1_B0_DQ0_RG_TX_ARDQ_PRE_EN_B0	BIT(20)
	#define SHU1_B0_DQ0_RG_TX_ARDQ_DRVP_PRE_B0	GENMASK(26, 24)
	#define SHU1_B0_DQ0_RG_TX_ARDQ_DRVN_PRE_B0	GENMASK(30, 28)
#define SHU1_B0_DQ1					0x00000c04
	#define SHU1_B0_DQ1_RG_TX_ARDQ_DRVP_B_B0	GENMASK(4, 0)
	#define SHU1_B0_DQ1_RG_TX_ARDQ_DRVN_B_B0	GENMASK(12, 8)
	#define SHU1_B0_DQ1_RG_TX_ARDQ_ODTP_B0		GENMASK(20, 16)
	#define SHU1_B0_DQ1_RG_TX_ARDQ_ODTN_B0		GENMASK(28, 24)
#define SHU1_B0_DQ2					0x00000c08
	#define SHU1_B0_DQ2_RG_TX_ARDQS0_DRVP_B0	GENMASK(4, 0)
	#define SHU1_B0_DQ2_RG_TX_ARDQS0_DRVN_B0	GENMASK(12, 8)
	#define SHU1_B0_DQ2_RG_TX_ARDQS0_ODTP_B0	GENMASK(20, 16)
	#define SHU1_B0_DQ2_RG_TX_ARDQS0_ODTN_B0	GENMASK(28, 24)
#define SHU1_B0_DQ3					0x00000c0c
	#define SHU1_B0_DQ3_RG_TX_ARDQS0_PU_B0		GENMASK(1, 0)
	#define SHU1_B0_DQ3_RG_TX_ARDQS0_PU_PRE_B0	GENMASK(3, 2)
	#define SHU1_B0_DQ3_RG_TX_ARDQS0_PDB_B0		GENMASK(5, 4)
	#define SHU1_B0_DQ3_RG_TX_ARDQS0_PDB_PRE_B0	GENMASK(7, 6)
	#define SHU1_B0_DQ3_RG_TX_ARDQ_PU_B0		GENMASK(9, 8)
	#define SHU1_B0_DQ3_RG_TX_ARDQ_PU_PRE_B0	GENMASK(11, 10)
	#define SHU1_B0_DQ3_RG_TX_ARDQ_PDB_B0		GENMASK(13, 12)
	#define SHU1_B0_DQ3_RG_TX_ARDQ_PDB_PRE_B0	GENMASK(15, 14)
	#define SHU1_B0_DQ3_RG_TX_ARDQS0_DLYB_B0	GENMASK(27, 24)
	#define SHU1_B0_DQ3_RG_TX_ARDQS0B_DLYB_B0	GENMASK(31, 28)
#define SHU1_B0_DQ4					0x00000c10
	#define SHU1_B0_DQ4_RG_ARPI_AA_MCK_DL_B0	GENMASK(5, 0)
	#define SHU1_B0_DQ4_RG_ARPI_AA_MCK_FB_DL_B0	GENMASK(13, 8)
	#define SHU1_B0_DQ4_RG_ARPI_DA_MCK_FB_DL_B0	GENMASK(21, 16)
#define SHU1_B0_DQ5					0x00000c14
	#define SHU1_B0_DQ5_RG_RX_ARDQ_VREF_SEL_B0	GENMASK(5, 0)
	#define SHU1_B0_DQ5_RG_RX_ARDQ_VREF_BYPASS_B0	BIT(6)
	#define SHU1_B0_DQ5_RG_ARPI_FB_B0		GENMASK(13, 8)
	#define SHU1_B0_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B0	GENMASK(18, 16)
	#define SHU1_B0_DQ5_RG_RX_ARDQS0_DVS_DLY_B0	GENMASK(22, 20)
	#define SHU1_B0_DQ5_RG_ARPI_MCTL_B0		GENMASK(29, 24)
#define SHU1_B0_DQ6					0x00000c18
	#define SHU1_B0_DQ6_RG_ARPI_RESERVE_B0		GENMASK(19, 16)
	#define SHU1_B0_DQ6_RG_ARPI_MIDPI_CAP_SEL_B0	GENMASK(23, 22)
	#define SHU1_B0_DQ6_RG_ARPI_MIDPI_VTH_SEL_B0	GENMASK(25, 24)
	#define SHU1_B0_DQ6_RG_ARPI_MIDPI_EN_B0		BIT(26)
	#define SHU1_B0_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B0	BIT(27)
	#define SHU1_B0_DQ6_RG_ARPI_CAP_SEL_B0		GENMASK(29, 28)
#define SHU1_B0_DQ7					0x00000c1c
	#define SHU1_B0_DQ7_R_DMRANKRXDVS_B0		GENMASK(3, 0)
	#define SHU1_B0_DQ7_MIDPI_ENABLE		BIT(4)
	#define SHU1_B0_DQ7_MIDPI_DIV4_ENABLE		BIT(5)
	#define SHU1_B0_DQ7_R_DMDQMDBI_SHU_B0		BIT(7)
	#define SHU1_B0_DQ7_R_DMRXDVS_DQM_FLAGSEL_B0	GENMASK(11, 8)
	#define SHU1_B0_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B0	BIT(12)
	#define SHU1_B0_DQ7_RG_ARDQ_REV_B0		GENMASK(31, 16)
	#define SHU1_B0_DQ7_RG_ARDQ_REV_B0_2	BIT(18) /* cc add */
#define SHU1_B1_DQ0					0x00000c80
	#define SHU1_B1_DQ0_RG_TX_ARDQS0_PRE_EN_B1	BIT(4)
	#define SHU1_B1_DQ0_RG_TX_ARDQS0_DRVP_PRE_B1	GENMASK(10, 8)
	#define SHU1_B1_DQ0_RG_TX_ARDQS0_DRVN_PRE_B1	GENMASK(14, 12)
	#define SHU1_B1_DQ0_RG_TX_ARDQ_PRE_EN_B1	BIT(20)
	#define SHU1_B1_DQ0_RG_TX_ARDQ_DRVP_PRE_B1	GENMASK(26, 24)
	#define SHU1_B1_DQ0_RG_TX_ARDQ_DRVN_PRE_B1	GENMASK(30, 28)
#define SHU1_B1_DQ1					0x00000c84
	#define SHU1_B1_DQ1_RG_TX_ARDQ_DRVP_B1		GENMASK(4, 0)
	#define SHU1_B1_DQ1_RG_TX_ARDQ_DRVN_B1		GENMASK(12, 8)
	#define SHU1_B1_DQ1_RG_TX_ARDQ_ODTP_B1		GENMASK(20, 16)
	#define SHU1_B1_DQ1_RG_TX_ARDQ_ODTN_B1		GENMASK(28, 24)
#define SHU1_B1_DQ2					0x00000c88
	#define SHU1_B1_DQ2_RG_TX_ARDQS0_DRVP_B1	GENMASK(4, 0)
	#define SHU1_B1_DQ2_RG_TX_ARDQS0_DRVN_B1	GENMASK(12, 8)
	#define SHU1_B1_DQ2_RG_TX_ARDQS0_ODTP_B1	GENMASK(20, 16)
	#define SHU1_B1_DQ2_RG_TX_ARDQS0_ODTN_B1	GENMASK(28, 24)
#define SHU1_B1_DQ3					0x00000c8c
	#define SHU1_B1_DQ3_RG_TX_ARDQS0_PU_B1		GENMASK(1, 0)
	#define SHU1_B1_DQ3_RG_TX_ARDQS0_PU_PRE_B1	GENMASK(3, 2)
	#define SHU1_B1_DQ3_RG_TX_ARDQS0_PDB_B1		GENMASK(5, 4)
	#define SHU1_B1_DQ3_RG_TX_ARDQS0_PDB_PRE_B1	GENMASK(7, 6)
	#define SHU1_B1_DQ3_RG_TX_ARDQ_PU_B1		GENMASK(9, 8)
	#define SHU1_B1_DQ3_RG_TX_ARDQ_PU_PRE_B1	GENMASK(11, 10)
	#define SHU1_B1_DQ3_RG_TX_ARDQ_PDB_B1		GENMASK(13, 12)
	#define SHU1_B1_DQ3_RG_TX_ARDQ_PDB_PRE_B1	GENMASK(15, 14)
	#define SHU1_B1_DQ3_RG_TX_ARDQS0_DLYB_B1	GENMASK(27, 24)
	#define SHU1_B1_DQ3_RG_TX_ARDQS0B_DLYB_B1	GENMASK(31, 28)
#define SHU1_B1_DQ4					0x00000c90
	#define SHU1_B1_DQ4_RG_ARPI_AA_MCK_DL_B1	GENMASK(5, 0)
	#define SHU1_B1_DQ4_RG_ARPI_AA_MCK_FB_DL_B1	GENMASK(13, 8)
	#define SHU1_B1_DQ4_RG_ARPI_DA_MCK_FB_DL_B1	GENMASK(21, 16)
#define SHU1_B1_DQ5					0x00000c94
	#define SHU1_B1_DQ5_RG_RX_ARDQ_VREF_SEL_B1	GENMASK(5, 0)
	#define SHU1_B1_DQ5_RG_RX_ARDQ_VREF_BYPASS_B1	BIT(6)
	#define SHU1_B1_DQ5_RG_ARPI_FB_B1		GENMASK(13, 8)
	#define SHU1_B1_DQ5_RG_RX_ARDQS0_DQSIEN_DLY_B1	GENMASK(18, 16)
	#define SHU1_B1_DQ5_RG_RX_ARDQS0_DVS_DLY_B1	GENMASK(22, 20)
	#define SHU1_B1_DQ5_RG_ARPI_MCTL_B1		GENMASK(29, 24)
#define SHU1_B1_DQ6					0x00000c98
	#define SHU1_B1_DQ6_RG_ARPI_RESERVE_B1		GENMASK(19, 16)
	#define SHU1_B1_DQ6_RG_ARPI_MIDPI_CAP_SEL_B1	GENMASK(23, 22)
	#define SHU1_B1_DQ6_RG_ARPI_MIDPI_VTH_SEL_B1	GENMASK(25, 24)
	#define SHU1_B1_DQ6_RG_ARPI_MIDPI_EN_B1		BIT(26)
	#define SHU1_B1_DQ6_RG_ARPI_MIDPI_CKDIV4_EN_B1	BIT(27)
	#define SHU1_B1_DQ6_RG_ARPI_CAP_SEL_B1		GENMASK(29, 28)
#define SHU1_B1_DQ7					0x00000c9c
	#define SHU1_B1_DQ7_R_DMRANKRXDVS_B1		GENMASK(3, 0)
	#define SHU1_B1_DQ7_R_DMDQMDBI_SHU_B1		BIT(7)
	#define SHU1_B1_DQ7_R_DMRXDVS_DQM_FLAGSEL_B1	GENMASK(11, 8)
	#define SHU1_B1_DQ7_R_DMRXDVS_PBYTE_FLAG_OPT_B1	BIT(12)
	#define SHU1_B1_DQ7_RG_ARDQ_REV_B1		GENMASK(31, 16)
	#define SHU1_B1_DQ7_RG_ARDQ_REV_B1_2	BIT(18) /* cc add */
#define SHU1_CA_CMD0					0x00000d00
	#define SHU1_CA_CMD0_RG_TX_ARCLK_PRE_EN		BIT(4)
	#define SHU1_CA_CMD0_RG_TX_ARCLK_DRVP_PRE	GENMASK(10, 8)
	#define SHU1_CA_CMD0_RG_TX_ARCLK_DRVN_PRE	GENMASK(14, 12)
	#define SHU1_CA_CMD0_RG_TX_ARCMD_PRE_EN		BIT(20)
	#define SHU1_CA_CMD0_RG_TX_ARCMD_DRVP_PRE	GENMASK(26, 24)
	#define SHU1_CA_CMD0_RG_TX_ARCMD_DRVN_PRE	GENMASK(30, 28)
#define SHU1_CA_CMD1					0x00000d04
	#define SHU1_CA_CMD1_RG_TX_ARCMD_DRVP_B		GENMASK(4, 0)
	#define SHU1_CA_CMD1_RG_TX_ARCMD_DRVN_B		GENMASK(12, 8)
	#define SHU1_CA_CMD1_RG_TX_ARCMD_ODTP		GENMASK(20, 16)
	#define SHU1_CA_CMD1_RG_TX_ARCMD_ODTN		GENMASK(28, 24)
#define SHU1_CA_CMD2					0x00000d08
	#define SHU1_CA_CMD2_RG_TX_ARCLK_DRVP		GENMASK(4, 0)
	#define SHU1_CA_CMD2_RG_TX_ARCLK_DRVN		GENMASK(12, 8)
	#define SHU1_CA_CMD2_RG_TX_ARCLK_ODTP		GENMASK(20, 16)
	#define SHU1_CA_CMD2_RG_TX_ARCLK_ODTN		GENMASK(28, 24)
#define SHU1_CA_CMD3					0x00000d0c
	#define SHU1_CA_CMD3_RG_TX_ARCLK_PU		GENMASK(1, 0)
	#define SHU1_CA_CMD3_RG_TX_ARCLK_PU_PRE		GENMASK(3, 2)
	#define SHU1_CA_CMD3_RG_TX_ARCLK_PDB		GENMASK(5, 4)
	#define SHU1_CA_CMD3_RG_TX_ARCLK_PDB_PRE	GENMASK(7, 6)
	#define SHU1_CA_CMD3_RG_TX_ARCMD_PU		GENMASK(9, 8)
	#define SHU1_CA_CMD3_RG_TX_ARCMD_PU_PRE		GENMASK(11, 10)
	#define SHU1_CA_CMD3_RG_TX_ARCMD_PDB		GENMASK(13, 12)
	#define SHU1_CA_CMD3_RG_TX_ARCMD_PDB_PRE	GENMASK(15, 14)
	#define SHU1_CA_CMD3_RG_TX_ARCLK_DLYB		GENMASK(27, 24)
	#define SHU1_CA_CMD3_RG_TX_ARCLKB_DLYB		GENMASK(31, 28)
#define SHU1_CA_CMD4					0x00000d10
	#define SHU1_CA_CMD4_RG_ARPI_AA_MCK_DL_CA	GENMASK(5, 0)
	#define SHU1_CA_CMD4_RG_ARPI_AA_MCK_FB_DL_CA	GENMASK(13, 8)
	#define SHU1_CA_CMD4_RG_ARPI_DA_MCK_FB_DL_CA	GENMASK(21, 16)
#define SHU1_CA_CMD5					0x00000d14
	#define SHU1_CA_CMD5_RG_RX_ARCMD_VREF_SEL	GENMASK(5, 0)
	#define SHU1_CA_CMD5_RG_RX_ARCMD_VREF_BYPASS	BIT(6)
	#define SHU1_CA_CMD5_RG_ARPI_FB_CA		GENMASK(13, 8)
	#define SHU1_CA_CMD5_RG_RX_ARCLK_DQSIEN_DLY	GENMASK(18, 16)
	#define SHU1_CA_CMD5_RG_RX_ARCLK_DVS_DLY	GENMASK(22, 20)
	#define SHU1_CA_CMD5_RG_ARPI_MCTL_CA		GENMASK(29, 24)
#define SHU1_CA_CMD6					0x00000d18
	#define SHU1_CA_CMD6_RG_ARPI_RESERVE_CA		GENMASK(19, 16)
	#define SHU1_CA_CMD6_RG_ARPI_MIDPI_CAP_SEL_CA	GENMASK(23, 22)
	#define SHU1_CA_CMD6_RG_ARPI_MIDPI_VTH_SEL_CA	GENMASK(25, 24)
	#define SHU1_CA_CMD6_RG_ARPI_MIDPI_EN_CA	BIT(26)
	#define SHU1_CA_CMD6_RG_ARPI_MIDPI_CKDIV4_EN_CA	BIT(27)
	#define SHU1_CA_CMD6_RG_ARPI_CAP_SEL_CA		GENMASK(29, 28)
#define SHU1_CA_CMD7					0x00000d1c
	#define SHU1_CA_CMD7_R_DMRANKRXDVS_CA		GENMASK(3, 0)
	#define SHU1_CA_CMD7_R_DMRXDVS_PBYTE_FLAG_OPT_CA	BIT(12)
	#define SHU1_CA_CMD7_RG_ARCMD_REV		GENMASK(31, 16)
#define SHU1_PLL0					0x00000d80
	#define SHU1_PLL0_RG_RPHYPLL_TOP_REV		BIT(0)
	#define SHU1_PLL0_RG_RPHYPLL_TOP_REV_15_1	GENMASK(15, 1) /* cc change */
	#define SHU1_PLL0_RG_RPHYPLL_LOAD_EN		BIT(19)
#define SHU1_PLL1					0x00000d84
	#define SHU1_PLL1_RG_RPHYPLLGP_CK_SEL		BIT(0)
	#define SHU1_PLL1_R_SHU_AUTO_PLL_MUX		BIT(4)
	#define SHU1_PLL1_RESERVED			GENMASK(31, 5)
#define SHU1_PLL4					0x00000d90
	#define SHU1_PLL4_RG_RPHYPLL_RESERVED		GENMASK(15, 0)
	#define SHU1_PLL4_RG_RPHYPLL_SDM_FRA_EN		BIT(16)
	#define SHU1_PLL4_RG_RPHYPLL_FS			GENMASK(19, 18)
	#define SHU1_PLL4_RG_RPHYPLL_BW			GENMASK(22, 20)
	#define SHU1_PLL4_RG_RPHYPLL_ICHP		GENMASK(25, 24)
	#define SHU1_PLL4_RG_RPHYPLL_IBIAS		GENMASK(27, 26)
	#define SHU1_PLL4_RG_RPHYPLL_BLP		BIT(29)
	#define SHU1_PLL4_RG_RPHYPLL_BR			BIT(30)
	#define SHU1_PLL4_RG_RPHYPLL_BP			BIT(31)
#define SHU1_PLL5					0x00000d94
	#define SHU1_PLL5_RG_RPHYPLL_SDM_PCW		GENMASK(30, 0)
	#define SHU1_PLL5_RG_RPHYPLL_SDM_PCW_CHG	BIT(31)
#define SHU1_PLL6					0x00000d98
	#define SHU1_PLL6_RG_RCLRPLL_RESERVED		GENMASK(15, 0)
	#define SHU1_PLL6_RG_RCLRPLL_SDM_FRA_EN	BIT(16)
	#define SHU1_PLL6_RG_RCLRPLL_FS			GENMASK(19, 18)
	#define SHU1_PLL6_RG_RCLRPLL_BW			GENMASK(22, 20)
	#define SHU1_PLL6_RG_RCLRPLL_ICHP		GENMASK(25, 24)
	#define SHU1_PLL6_RG_RCLRPLL_IBIAS		GENMASK(27, 26)
	#define SHU1_PLL6_RG_RCLRPLL_BLP		BIT(29)
	#define SHU1_PLL6_RG_RCLRPLL_BR			BIT(30)
	#define SHU1_PLL6_RG_RCLRPLL_BP			BIT(31)
#define SHU1_PLL7					0x00000d9c
	#define SHU1_PLL7_RG_RCLRPLL_SDM_PCW		GENMASK(30, 0)
	#define SHU1_PLL7_RG_RCLRPLL_SDM_PCW_CHG	BIT(31)
#define SHU1_PLL8					0x00000da0
	#define SHU1_PLL8_RG_RPHYPLL_POSDIV		GENMASK(2, 0)
	#define SHU1_PLL8_RG_RPHYPLL_PREDIV		GENMASK(19, 18)
	#define SHU1_PLL8_RG_RPHYPLL_FBDIV_SE		BIT(31)
#define SHU1_PLL9					0x00000da4
	#define SHU1_PLL9_RG_RPHYPLL_RST_DLY		GENMASK(9, 8)
	#define SHU1_PLL9_RG_RPHYPLL_LVROD_EN		BIT(12)
	#define SHU1_PLL9_RG_RPHYPLL_MONREF_EN		BIT(13)
	#define SHU1_PLL9_RG_RPHYPLL_MONVC_EN		BIT(15)
	#define SHU1_PLL9_RG_RPHYPLL_MONCK_EN		BIT(16)
#define SHU1_PLL10					0x00000da8
	#define SHU1_PLL10_RG_RCLRPLL_POSDIV		GENMASK(2, 0)
	#define SHU1_PLL10_RG_RCLRPLL_PREDIV		GENMASK(19, 18)
	#define SHU1_PLL10_RG_RCLRPLL_FBDIV_SE		BIT(31)
#define SHU1_PLL11					0x00000dac
	#define SHU1_PLL11_RG_RCLRPLL_RST_DLY		GENMASK(9, 8)
	#define SHU1_PLL11_RG_RCLRPLL_LVROD_EN		BIT(12)
	#define SHU1_PLL11_RG_RCLRPLL_MONREF_EN		BIT(13)
	#define SHU1_PLL11_RG_RCLRPLL_MONVC_EN		BIT(15)
	#define SHU1_PLL11_RG_RCLRPLL_MONCK_EN		BIT(16)
#define SHU1_R0_B0_DQ0					0x00000e00
	#define SHU1_R0_B0_DQ0_RK0_TX_ARDQ0_DLY_B0	GENMASK(3, 0)
	#define SHU1_R0_B0_DQ0_RK0_TX_ARDQ1_DLY_B0	GENMASK(7, 4)
	#define SHU1_R0_B0_DQ0_RK0_TX_ARDQ2_DLY_B0	GENMASK(11, 8)
	#define SHU1_R0_B0_DQ0_RK0_TX_ARDQ3_DLY_B0	GENMASK(15, 12)
	#define SHU1_R0_B0_DQ0_RK0_TX_ARDQ4_DLY_B0	GENMASK(19, 16)
	#define SHU1_R0_B0_DQ0_RK0_TX_ARDQ5_DLY_B0	GENMASK(23, 20)
	#define SHU1_R0_B0_DQ0_RK0_TX_ARDQ6_DLY_B0	GENMASK(27, 24)
	#define SHU1_R0_B0_DQ0_RK0_TX_ARDQ7_DLY_B0	GENMASK(31, 28)
#define SHU1_R0_B0_DQ1					0x00000e04
	#define SHU1_R0_B0_DQ1_RK0_TX_ARDQM0_DLY_B0	GENMASK(3, 0)
	#define SHU1_R0_B0_DQ1_RK0_TX_ARDQS0_DLYB_B0	GENMASK(19, 16)
	#define SHU1_R0_B0_DQ1_RK0_TX_ARDQS0B_DLYB_B0	GENMASK(23, 20)
	#define SHU1_R0_B0_DQ1_RK0_TX_ARDQS0_DLY_B0	GENMASK(27, 24)
	#define SHU1_R0_B0_DQ1_RK0_TX_ARDQS0B_DLY_B0	GENMASK(31, 28)
#define SHU1_R0_B0_DQ2					0x00000e08
	#define SHU1_R0_B0_DQ2_RK0_RX_ARDQ0_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R0_B0_DQ2_RK0_RX_ARDQ0_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R0_B0_DQ2_RK0_RX_ARDQ1_R_DLY_B0	GENMASK(21, 16)
	#define SHU1_R0_B0_DQ2_RK0_RX_ARDQ1_F_DLY_B0	GENMASK(29, 24)
#define SHU1_R0_B0_DQ3					0x00000e0c
	#define SHU1_R0_B0_DQ3_RK0_RX_ARDQ2_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R0_B0_DQ3_RK0_RX_ARDQ2_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R0_B0_DQ3_RK0_RX_ARDQ3_R_DLY_B0	GENMASK(21, 16)
	#define SHU1_R0_B0_DQ3_RK0_RX_ARDQ3_F_DLY_B0	GENMASK(29, 24)
#define SHU1_R0_B0_DQ4					0x00000e10
	#define SHU1_R0_B0_DQ4_RK0_RX_ARDQ4_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R0_B0_DQ4_RK0_RX_ARDQ4_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R0_B0_DQ4_RK0_RX_ARDQ5_R_DLY_B0	GENMASK(21, 16)
	#define SHU1_R0_B0_DQ4_RK0_RX_ARDQ5_F_DLY_B0	GENMASK(29, 24)
#define SHU1_R0_B0_DQ5					0x00000e14
	#define SHU1_R0_B0_DQ5_RK0_RX_ARDQ6_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R0_B0_DQ5_RK0_RX_ARDQ6_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R0_B0_DQ5_RK0_RX_ARDQ7_R_DLY_B0	GENMASK(21, 16)
	#define SHU1_R0_B0_DQ5_RK0_RX_ARDQ7_F_DLY_B0	GENMASK(29, 24)
#define SHU1_R0_B0_DQ6					0x00000e18
	#define SHU1_R0_B0_DQ6_RK0_RX_ARDQM0_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R0_B0_DQ6_RK0_RX_ARDQM0_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R0_B0_DQ6_RK0_RX_ARDQS0_R_DLY_B0	GENMASK(22, 16)
	#define SHU1_R0_B0_DQ6_RK0_RX_ARDQS0_F_DLY_B0	GENMASK(30, 24)
#define SHU1_R0_B0_DQ7					0x00000e1c
	#define SHU1_R0_B0_DQ7_RK0_ARPI_DQ_B0		GENMASK(13, 8)
	#define SHU1_R0_B0_DQ7_RK0_ARPI_DQM_B0		GENMASK(21, 16)
	#define SHU1_R0_B0_DQ7_RK0_ARPI_PBYTE_B0	GENMASK(29, 24)
#define SHU1_R0_B1_DQ0					0x00000e50
	#define SHU1_R0_B1_DQ0_RK0_TX_ARDQ0_DLY_B1	GENMASK(3, 0)
	#define SHU1_R0_B1_DQ0_RK0_TX_ARDQ1_DLY_B1	GENMASK(7, 4)
	#define SHU1_R0_B1_DQ0_RK0_TX_ARDQ2_DLY_B1	GENMASK(11, 8)
	#define SHU1_R0_B1_DQ0_RK0_TX_ARDQ3_DLY_B1	GENMASK(15, 12)
	#define SHU1_R0_B1_DQ0_RK0_TX_ARDQ4_DLY_B1	GENMASK(19, 16)
	#define SHU1_R0_B1_DQ0_RK0_TX_ARDQ5_DLY_B1	GENMASK(23, 20)
	#define SHU1_R0_B1_DQ0_RK0_TX_ARDQ6_DLY_B1	GENMASK(27, 24)
	#define SHU1_R0_B1_DQ0_RK0_TX_ARDQ7_DLY_B1	GENMASK(31, 28)
#define SHU1_R0_B1_DQ1					0x00000e54
	#define SHU1_R0_B1_DQ1_RK0_TX_ARDQM0_DLY_B1	GENMASK(3, 0)
	#define SHU1_R0_B1_DQ1_RK0_TX_ARDQS0_DLYB_B1	GENMASK(19, 16)
	#define SHU1_R0_B1_DQ1_RK0_TX_ARDQS0B_DLYB_B1	GENMASK(23, 20)
	#define SHU1_R0_B1_DQ1_RK0_TX_ARDQS0_DLY_B1	GENMASK(27, 24)
	#define SHU1_R0_B1_DQ1_RK0_TX_ARDQS0B_DLY_B1	GENMASK(31, 28)
#define SHU1_R0_B1_DQ2					0x00000e58
	#define SHU1_R0_B1_DQ2_RK0_RX_ARDQ0_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R0_B1_DQ2_RK0_RX_ARDQ0_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R0_B1_DQ2_RK0_RX_ARDQ1_R_DLY_B1	GENMASK(21, 16)
	#define SHU1_R0_B1_DQ2_RK0_RX_ARDQ1_F_DLY_B1	GENMASK(29, 24)
#define SHU1_R0_B1_DQ3					0x00000e5c
	#define SHU1_R0_B1_DQ3_RK0_RX_ARDQ2_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R0_B1_DQ3_RK0_RX_ARDQ2_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R0_B1_DQ3_RK0_RX_ARDQ3_R_DLY_B1	GENMASK(21, 16)
	#define SHU1_R0_B1_DQ3_RK0_RX_ARDQ3_F_DLY_B1	GENMASK(29, 24)
#define SHU1_R0_B1_DQ4					0x00000e60
	#define SHU1_R0_B1_DQ4_RK0_RX_ARDQ4_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R0_B1_DQ4_RK0_RX_ARDQ4_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R0_B1_DQ4_RK0_RX_ARDQ5_R_DLY_B1	GENMASK(21, 16)
	#define SHU1_R0_B1_DQ4_RK0_RX_ARDQ5_F_DLY_B1	GENMASK(29, 24)
#define SHU1_R0_B1_DQ5					0x00000e64
	#define SHU1_R0_B1_DQ5_RK0_RX_ARDQ6_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R0_B1_DQ5_RK0_RX_ARDQ6_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R0_B1_DQ5_RK0_RX_ARDQ7_R_DLY_B1	GENMASK(21, 16)
	#define SHU1_R0_B1_DQ5_RK0_RX_ARDQ7_F_DLY_B1	GENMASK(29, 24)
#define SHU1_R0_B1_DQ6					0x00000e68
	#define SHU1_R0_B1_DQ6_RK0_RX_ARDQM0_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R0_B1_DQ6_RK0_RX_ARDQM0_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R0_B1_DQ6_RK0_RX_ARDQS0_R_DLY_B1	GENMASK(22, 16)
	#define SHU1_R0_B1_DQ6_RK0_RX_ARDQS0_F_DLY_B1	GENMASK(30, 24)
#define SHU1_R0_B1_DQ7					0x00000e6c
	#define SHU1_R0_B1_DQ7_RK0_ARPI_DQ_B1		GENMASK(13, 8)
	#define SHU1_R0_B1_DQ7_RK0_ARPI_DQM_B1		GENMASK(21, 16)
	#define SHU1_R0_B1_DQ7_RK0_ARPI_PBYTE_B1	GENMASK(29, 24)
#define SHU1_R0_CA_CMD0					0x00000ea0
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA0_DLY	GENMASK(3, 0)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA1_DLY	GENMASK(7, 4)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA2_DLY	GENMASK(11, 8)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA3_DLY	GENMASK(15, 12)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA4_DLY	GENMASK(19, 16)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA5_DLY	GENMASK(23, 20)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA6_DLY	GENMASK(27, 24)
	#define SHU1_R0_CA_CMD0_RK0_TX_ARCA7_DLY	GENMASK(31, 28)
#define SHU1_R0_CA_CMD1					0x00000ea4
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD0_DLY	GENMASK(3, 0)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD1_DLY	GENMASK(7, 4)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD2_DLY	GENMASK(11, 8)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD3_DLY	GENMASK(15, 12)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD4_DLY	GENMASK(19, 16)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD5_DLY	GENMASK(23, 20)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD6_DLY	GENMASK(27, 24)
	#define SHU1_R0_CA_CMD1_RK0_TX_ARCMD7_DLY	GENMASK(31, 28)
#define SHU1_R0_CA_CMD9					0x00000ec4
	#define SHU1_R0_CA_CMD9_RG_RK0_ARPI_CS		GENMASK(5, 0)
	#define SHU1_R0_CA_CMD9_RG_RK0_ARPI_CMD		GENMASK(13, 8)
	#define SHU1_R0_CA_CMD9_RG_RK0_ARPI_CLK		GENMASK(29, 24)
#define SHU1_R0_CA_CMD10				0x00000ec8
	#define SHU1_R0_CA_CMD10_RG_RK0_TX_ARCLK_DLY	GENMASK(3, 0)
	#define SHU1_R0_CA_CMD10_RG_RK0_TX_ARCLKB_DLY	GENMASK(7, 4)
	#define SHU1_R0_CA_CMD10_RG_RK0_TX_ARCLK_DLYB	GENMASK(11, 8)
	#define SHU1_R0_CA_CMD10_RG_RK0_TX_ARCLKB_DLYB	GENMASK(15, 12)
	#define SHU1_R0_CA_CMD10_RG_RK0_RX_ARCLK_DLY	GENMASK(30, 24)
#define SHU1_R1_B0_DQ0					0x00000f00
	#define SHU1_R1_B0_DQ0_RK1_TX_ARDQ0_DLY_B0	GENMASK(3, 0)
	#define SHU1_R1_B0_DQ0_RK1_TX_ARDQ1_DLY_B0	GENMASK(7, 4)
	#define SHU1_R1_B0_DQ0_RK1_TX_ARDQ2_DLY_B0	GENMASK(11, 8)
	#define SHU1_R1_B0_DQ0_RK1_TX_ARDQ3_DLY_B0	GENMASK(15, 12)
	#define SHU1_R1_B0_DQ0_RK1_TX_ARDQ4_DLY_B0	GENMASK(19, 16)
	#define SHU1_R1_B0_DQ0_RK1_TX_ARDQ5_DLY_B0	GENMASK(23, 20)
	#define SHU1_R1_B0_DQ0_RK1_TX_ARDQ6_DLY_B0	GENMASK(27, 24)
	#define SHU1_R1_B0_DQ0_RK1_TX_ARDQ7_DLY_B0	GENMASK(31, 28)
#define SHU1_R1_B0_DQ1					0x00000f04
	#define SHU1_R1_B0_DQ1_RK1_TX_ARDQM0_DLY_B0	GENMASK(3, 0)
	#define SHU1_R1_B0_DQ1_RK1_TX_ARDQS0_DLYB_B0	GENMASK(19, 16)
	#define SHU1_R1_B0_DQ1_RK1_TX_ARDQS0B_DLYB_B0	GENMASK(23, 20)
	#define SHU1_R1_B0_DQ1_RK1_TX_ARDQS0_DLY_B0	GENMASK(27, 24)
	#define SHU1_R1_B0_DQ1_RK1_TX_ARDQS0B_DLY_B0	GENMASK(31, 28)
#define SHU1_R1_B0_DQ2					0x00000f08
	#define SHU1_R1_B0_DQ2_RK1_RX_ARDQ0_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R1_B0_DQ2_RK1_RX_ARDQ0_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R1_B0_DQ2_RK1_RX_ARDQ1_R_DLY_B0	GENMASK(21, 16)
	#define SHU1_R1_B0_DQ2_RK1_RX_ARDQ1_F_DLY_B0	GENMASK(29, 24)
#define SHU1_R1_B0_DQ3					0x00000f0c
	#define SHU1_R1_B0_DQ3_RK1_RX_ARDQ2_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R1_B0_DQ3_RK1_RX_ARDQ2_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R1_B0_DQ3_RK1_RX_ARDQ3_R_DLY_B0	GENMASK(21, 16)
	#define SHU1_R1_B0_DQ3_RK1_RX_ARDQ3_F_DLY_B0	GENMASK(29, 24)
#define SHU1_R1_B0_DQ4					0x00000f10
	#define SHU1_R1_B0_DQ4_RK1_RX_ARDQ4_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R1_B0_DQ4_RK1_RX_ARDQ4_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R1_B0_DQ4_RK1_RX_ARDQ5_R_DLY_B0	GENMASK(21, 16)
	#define SHU1_R1_B0_DQ4_RK1_RX_ARDQ5_F_DLY_B0	GENMASK(29, 24)
#define SHU1_R1_B0_DQ5					0x00000f14
	#define SHU1_R1_B0_DQ5_RK1_RX_ARDQ6_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R1_B0_DQ5_RK1_RX_ARDQ6_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R1_B0_DQ5_RK1_RX_ARDQ7_R_DLY_B0	GENMASK(21, 16)
	#define SHU1_R1_B0_DQ5_RK1_RX_ARDQ7_F_DLY_B0	GENMASK(29, 24)
#define SHU1_R1_B0_DQ6					0x00000f18
	#define SHU1_R1_B0_DQ6_RK1_RX_ARDQM0_R_DLY_B0	GENMASK(5, 0)
	#define SHU1_R1_B0_DQ6_RK1_RX_ARDQM0_F_DLY_B0	GENMASK(13, 8)
	#define SHU1_R1_B0_DQ6_RK1_RX_ARDQS0_R_DLY_B0	GENMASK(22, 16)
	#define SHU1_R1_B0_DQ6_RK1_RX_ARDQS0_F_DLY_B0	GENMASK(30, 24)
#define SHU1_R1_B0_DQ7					0x00000f1c
	#define SHU1_R1_B0_DQ7_RK1_ARPI_DQ_B0		GENMASK(13, 8)
	#define SHU1_R1_B0_DQ7_RK1_ARPI_DQM_B0		GENMASK(21, 16)
	#define SHU1_R1_B0_DQ7_RK1_ARPI_PBYTE_B0	GENMASK(29, 24)
#define SHU1_R1_B1_DQ0					0x00000f50
	#define SHU1_R1_B1_DQ0_RK1_TX_ARDQ0_DLY_B1	GENMASK(3, 0)
	#define SHU1_R1_B1_DQ0_RK1_TX_ARDQ1_DLY_B1	GENMASK(7, 4)
	#define SHU1_R1_B1_DQ0_RK1_TX_ARDQ2_DLY_B1	GENMASK(11, 8)
	#define SHU1_R1_B1_DQ0_RK1_TX_ARDQ3_DLY_B1	GENMASK(15, 12)
	#define SHU1_R1_B1_DQ0_RK1_TX_ARDQ4_DLY_B1	GENMASK(19, 16)
	#define SHU1_R1_B1_DQ0_RK1_TX_ARDQ5_DLY_B1	GENMASK(23, 20)
	#define SHU1_R1_B1_DQ0_RK1_TX_ARDQ6_DLY_B1	GENMASK(27, 24)
	#define SHU1_R1_B1_DQ0_RK1_TX_ARDQ7_DLY_B1	GENMASK(31, 28)
#define SHU1_R1_B1_DQ1					0x00000f54
	#define SHU1_R1_B1_DQ1_RK1_TX_ARDQM0_DLY_B1	GENMASK(3, 0)
	#define SHU1_R1_B1_DQ1_RK1_TX_ARDQS0_DLYB_B1	GENMASK(19, 16)
	#define SHU1_R1_B1_DQ1_RK1_TX_ARDQS0B_DLYB_B1	GENMASK(23, 20)
	#define SHU1_R1_B1_DQ1_RK1_TX_ARDQS0_DLY_B1	GENMASK(27, 24)
	#define SHU1_R1_B1_DQ1_RK1_TX_ARDQS0B_DLY_B1	GENMASK(31, 28)
#define SHU1_R1_B1_DQ2					0x00000f58
	#define SHU1_R1_B1_DQ2_RK1_RX_ARDQ0_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R1_B1_DQ2_RK1_RX_ARDQ0_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R1_B1_DQ2_RK1_RX_ARDQ1_R_DLY_B1	GENMASK(21, 16)
	#define SHU1_R1_B1_DQ2_RK1_RX_ARDQ1_F_DLY_B1	GENMASK(29, 24)
#define SHU1_R1_B1_DQ3					0x00000f5c
	#define SHU1_R1_B1_DQ3_RK1_RX_ARDQ2_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R1_B1_DQ3_RK1_RX_ARDQ2_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R1_B1_DQ3_RK1_RX_ARDQ3_R_DLY_B1	GENMASK(21, 16)
	#define SHU1_R1_B1_DQ3_RK1_RX_ARDQ3_F_DLY_B1	GENMASK(29, 24)
#define SHU1_R1_B1_DQ4					0x00000f60
	#define SHU1_R1_B1_DQ4_RK1_RX_ARDQ4_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R1_B1_DQ4_RK1_RX_ARDQ4_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R1_B1_DQ4_RK1_RX_ARDQ5_R_DLY_B1	GENMASK(21, 16)
	#define SHU1_R1_B1_DQ4_RK1_RX_ARDQ5_F_DLY_B1	GENMASK(29, 24)
#define SHU1_R1_B1_DQ5					0x00000f64
	#define SHU1_R1_B1_DQ5_RK1_RX_ARDQ6_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R1_B1_DQ5_RK1_RX_ARDQ6_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R1_B1_DQ5_RK1_RX_ARDQ7_R_DLY_B1	GENMASK(21, 16)
	#define SHU1_R1_B1_DQ5_RK1_RX_ARDQ7_F_DLY_B1	GENMASK(29, 24)
#define SHU1_R1_B1_DQ6					0x00000f68
	#define SHU1_R1_B1_DQ6_RK1_RX_ARDQM0_R_DLY_B1	GENMASK(5, 0)
	#define SHU1_R1_B1_DQ6_RK1_RX_ARDQM0_F_DLY_B1	GENMASK(13, 8)
	#define SHU1_R1_B1_DQ6_RK1_RX_ARDQS0_R_DLY_B1	GENMASK(22, 16)
	#define SHU1_R1_B1_DQ6_RK1_RX_ARDQS0_F_DLY_B1	GENMASK(30, 24)
#define SHU1_R1_B1_DQ7					0x00000f6c
	#define SHU1_R1_B1_DQ7_RK1_ARPI_DQ_B1		GENMASK(13, 8)
	#define SHU1_R1_B1_DQ7_RK1_ARPI_DQM_B1		GENMASK(21, 16)
	#define SHU1_R1_B1_DQ7_RK1_ARPI_PBYTE_B1	GENMASK(29, 24)
#define SHU1_R1_CA_CMD0					0x00000fa0
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA0_DLY	GENMASK(3, 0)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA1_DLY	GENMASK(7, 4)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA2_DLY	GENMASK(11, 8)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA3_DLY	GENMASK(15, 12)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA4_DLY	GENMASK(19, 16)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA5_DLY	GENMASK(23, 20)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA6_DLY	GENMASK(27, 24)
	#define SHU1_R1_CA_CMD0_RK1_TX_ARCA7_DLY	GENMASK(31, 28)
#define SHU1_R1_CA_CMD1					0x00000fa4
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD0_DLY	GENMASK(3, 0)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD1_DLY	GENMASK(7, 4)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD2_DLY	GENMASK(11, 8)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD3_DLY	GENMASK(15, 12)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD4_DLY	GENMASK(19, 16)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD5_DLY	GENMASK(23, 20)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD6_DLY	GENMASK(27, 24)
	#define SHU1_R1_CA_CMD1_RK1_TX_ARCMD7_DLY	GENMASK(31, 28)
#define SHU1_R1_CA_CMD9					0x00000fc4
	#define SHU1_R1_CA_CMD9_RG_RK1_ARPI_CS		GENMASK(5, 0)
	#define SHU1_R1_CA_CMD9_RG_RK1_ARPI_CMD		GENMASK(13, 8)
	#define SHU1_R1_CA_CMD9_RG_RK1_ARPI_CLK		GENMASK(29, 24)
#define SHU1_R1_CA_CMD10				0x00000fc8
	#define SHU1_R1_CA_CMD10_RG_RK1_TX_ARCLK_DLY	GENMASK(3, 0)
	#define SHU1_R1_CA_CMD10_RG_RK1_TX_ARCLKB_DLY	GENMASK(7, 4)
	#define SHU1_R1_CA_CMD10_RG_RK1_TX_ARCLK_DLYB	GENMASK(11, 8)
	#define SHU1_R1_CA_CMD10_RG_RK1_TX_ARCLKB_DLYB	GENMASK(15, 12)
	#define SHU1_R1_CA_CMD10_RG_RK1_RX_ARCLK_DLY	GENMASK(30, 24)

#if 1 /* cc mark. Duplicate with DRAMC definition?? */
#define TOGGLE_CNT					0x00000fdc
	#define TOGGLE_CNT_TOGGLE_CNT			GENMASK(31, 0)
#define DQ_ERR_CNT0					0x00000fe0
	#define DQ_ERR_CNT0_DQ_ERR_CNT0			GENMASK(31, 0)
#define DQ_ERR_CNT1					0x00000fe4
	#define DQ_ERR_CNT1_DQ_ERR_CNT1			GENMASK(31, 0)
#define DQ_ERR_CNT2					0x00000fe8
	#define DQ_ERR_CNT2_DQ_ERR_CNT2			GENMASK(31, 0)
#define DQ_ERR_CNT3					0x00000fec
	#define DQ_ERR_CNT3_DQ_ERR_CNT3			GENMASK(31, 0)
#define DQS0_ERR_CNT					0x00000ff0
	#define DQS0_ERR_CNT_DQS0_ERR_CNT		GENMASK(31, 0)
#define DQS1_ERR_CNT					0x00000ff4
	#define DQS1_ERR_CNT_DQS1_ERR_CNT		GENMASK(31, 0)
#define DQS2_ERR_CNT					0x00000ff8
	#define DQS2_ERR_CNT_DQS2_ERR_CNT		GENMASK(31, 0)
#define DQS3_ERR_CNT					0x00000ffc
	#define DQS3_ERR_CNT_DQS3_ERR_CNT		GENMASK(31, 0)
#endif

#endif /*__DDRPHY_B01_REG_H__*/
