21:37:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\20002890\SoC_7_Timers_GIC\Vitis\temp_xsdb_launch_script.tcl
21:37:03 INFO  : Registering command handlers for Vitis TCF services
21:37:03 INFO  : Platform repository initialization has completed.
21:37:09 INFO  : XSCT server has started successfully.
21:37:09 INFO  : plnx-install-location is set to ''
21:37:14 INFO  : Successfully done setting XSCT server connection channel  
21:37:14 INFO  : Successfully done query RDI_DATADIR 
21:37:14 INFO  : Successfully done setting workspace for the tool. 
21:38:56 INFO  : Result from executing command 'getProjects': SoC_7_Timers_GIC
21:38:56 INFO  : Result from executing command 'getPlatforms': 
21:38:56 WARN  : An unexpected exception occurred in the module 'platform project logging'
21:38:57 INFO  : Platform 'SoC_7_Timers_GIC' is added to custom repositories.
21:39:21 INFO  : Platform 'SoC_7_Timers_GIC' is added to custom repositories.
21:48:41 INFO  : Result from executing command 'getProjects': SoC_7_Timers_GIC
21:48:41 INFO  : Result from executing command 'getPlatforms': SoC_7_Timers_GIC|C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/SoC_7_Timers_GIC.xpfm
21:48:42 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
21:49:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:49:05 INFO  : 'jtag frequency' command is executed.
21:49:05 INFO  : Context for 'APU' is selected.
21:49:05 INFO  : System reset is completed.
21:49:08 INFO  : 'after 3000' command is executed.
21:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:49:11 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
21:49:11 INFO  : Context for 'APU' is selected.
21:49:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
21:49:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:49:11 INFO  : Context for 'APU' is selected.
21:49:11 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
21:49:12 INFO  : 'ps7_init' command is executed.
21:49:12 INFO  : 'ps7_post_config' command is executed.
21:49:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:13 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:49:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:49:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:49:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:49:13 INFO  : 'con' command is executed.
21:49:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:49:13 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
21:50:51 INFO  : Disconnected from the channel tcfchan#2.
21:50:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:50:54 INFO  : 'jtag frequency' command is executed.
21:50:54 INFO  : Context for 'APU' is selected.
21:50:54 INFO  : System reset is completed.
21:50:57 INFO  : 'after 3000' command is executed.
21:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:51:00 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
21:51:00 INFO  : Context for 'APU' is selected.
21:51:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
21:51:00 INFO  : 'configparams force-mem-access 1' command is executed.
21:51:00 INFO  : Context for 'APU' is selected.
21:51:00 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
21:51:01 INFO  : 'ps7_init' command is executed.
21:51:01 INFO  : 'ps7_post_config' command is executed.
21:51:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:02 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:51:02 INFO  : 'configparams force-mem-access 0' command is executed.
21:51:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

21:51:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:51:02 INFO  : 'con' command is executed.
21:51:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:51:02 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
22:06:01 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:06:29 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:06:49 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:07:25 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:08:06 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:09:07 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:10:35 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:11:26 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:12:56 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:13:21 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:13:37 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:18:22 INFO  : Disconnected from the channel tcfchan#3.
22:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:18:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:18:24 INFO  : 'jtag frequency' command is executed.
22:18:24 INFO  : Context for 'APU' is selected.
22:18:24 INFO  : System reset is completed.
22:18:27 INFO  : 'after 3000' command is executed.
22:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:18:30 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
22:18:30 INFO  : Context for 'APU' is selected.
22:18:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
22:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
22:18:30 INFO  : Context for 'APU' is selected.
22:18:30 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
22:18:32 INFO  : 'ps7_init' command is executed.
22:18:32 INFO  : 'ps7_post_config' command is executed.
22:18:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:32 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:18:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:18:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:18:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:18:33 INFO  : 'con' command is executed.
22:18:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:18:33 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
22:20:15 INFO  : Disconnected from the channel tcfchan#4.
22:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:20:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:20:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:20:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:20:33 INFO  : 'jtag frequency' command is executed.
22:20:33 INFO  : Context for 'APU' is selected.
22:20:33 INFO  : System reset is completed.
22:20:36 INFO  : 'after 3000' command is executed.
22:20:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:20:38 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
22:20:39 INFO  : Context for 'APU' is selected.
22:20:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
22:20:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:20:39 INFO  : Context for 'APU' is selected.
22:20:39 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
22:20:40 INFO  : 'ps7_init' command is executed.
22:20:40 INFO  : 'ps7_post_config' command is executed.
22:20:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:41 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:20:41 INFO  : 'configparams force-mem-access 0' command is executed.
22:20:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:20:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:20:41 INFO  : 'con' command is executed.
22:20:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:20:41 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
22:21:50 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:22:02 INFO  : Disconnected from the channel tcfchan#5.
22:22:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:22:13 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:22:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:22:18 INFO  : 'jtag frequency' command is executed.
22:22:18 INFO  : Context for 'APU' is selected.
22:22:18 INFO  : System reset is completed.
22:22:21 INFO  : 'after 3000' command is executed.
22:22:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:22:24 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
22:22:24 INFO  : Context for 'APU' is selected.
22:22:24 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
22:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:24 INFO  : Context for 'APU' is selected.
22:22:24 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
22:22:26 INFO  : 'ps7_init' command is executed.
22:22:26 INFO  : 'ps7_post_config' command is executed.
22:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:26 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:27 INFO  : 'con' command is executed.
22:22:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:22:27 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
22:23:10 INFO  : Disconnected from the channel tcfchan#6.
22:23:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:23:21 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:23:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:23:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:23:58 INFO  : 'jtag frequency' command is executed.
22:23:58 INFO  : Context for 'APU' is selected.
22:23:58 INFO  : System reset is completed.
22:24:01 INFO  : 'after 3000' command is executed.
22:24:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:24:04 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
22:24:04 INFO  : Context for 'APU' is selected.
22:24:04 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
22:24:04 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:04 INFO  : Context for 'APU' is selected.
22:24:04 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
22:24:06 INFO  : 'ps7_init' command is executed.
22:24:06 INFO  : 'ps7_post_config' command is executed.
22:24:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:07 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:07 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:07 INFO  : 'con' command is executed.
22:24:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:07 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
22:24:30 INFO  : Disconnected from the channel tcfchan#7.
22:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:24:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:24:39 INFO  : 'jtag frequency' command is executed.
22:24:39 INFO  : Context for 'APU' is selected.
22:24:39 INFO  : System reset is completed.
22:24:42 INFO  : 'after 3000' command is executed.
22:24:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:24:44 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
22:24:45 INFO  : Context for 'APU' is selected.
22:24:45 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
22:24:45 INFO  : 'configparams force-mem-access 1' command is executed.
22:24:45 INFO  : Context for 'APU' is selected.
22:24:45 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
22:24:47 INFO  : 'ps7_init' command is executed.
22:24:47 INFO  : 'ps7_post_config' command is executed.
22:24:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:47 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:24:47 INFO  : 'configparams force-mem-access 0' command is executed.
22:24:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:24:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:24:48 INFO  : 'con' command is executed.
22:24:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:24:48 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
22:28:11 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:28:37 INFO  : Disconnected from the channel tcfchan#8.
22:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:28:41 INFO  : 'jtag frequency' command is executed.
22:28:41 INFO  : Context for 'APU' is selected.
22:28:41 INFO  : System reset is completed.
22:28:45 INFO  : 'after 3000' command is executed.
22:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:28:47 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
22:28:47 INFO  : Context for 'APU' is selected.
22:28:47 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
22:28:47 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:47 INFO  : Context for 'APU' is selected.
22:28:47 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
22:28:49 INFO  : 'ps7_init' command is executed.
22:28:49 INFO  : 'ps7_post_config' command is executed.
22:28:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:50 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:50 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:50 INFO  : 'con' command is executed.
22:28:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:28:50 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
22:35:28 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:36:32 INFO  : Checking for BSP changes to sync application flags for project 'TimersGICApp'...
22:36:45 INFO  : Disconnected from the channel tcfchan#9.
22:36:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:36:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:36:56 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:37:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:37:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:37:01 INFO  : 'jtag frequency' command is executed.
22:37:01 INFO  : Context for 'APU' is selected.
22:37:01 INFO  : System reset is completed.
22:37:04 INFO  : 'after 3000' command is executed.
22:37:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:37:07 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
22:37:07 INFO  : Context for 'APU' is selected.
22:37:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
22:37:07 INFO  : 'configparams force-mem-access 1' command is executed.
22:37:07 INFO  : Context for 'APU' is selected.
22:37:07 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
22:37:09 INFO  : 'ps7_init' command is executed.
22:37:09 INFO  : 'ps7_post_config' command is executed.
22:37:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:10 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:37:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:37:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:37:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:37:10 INFO  : 'con' command is executed.
22:37:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:37:10 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
22:37:51 INFO  : Disconnected from the channel tcfchan#10.
22:37:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:38:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:38:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:38:30 INFO  : 'jtag frequency' command is executed.
22:38:31 INFO  : Context for 'APU' is selected.
22:38:31 INFO  : System reset is completed.
22:38:34 INFO  : 'after 3000' command is executed.
22:38:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
22:38:36 INFO  : Device configured successfully with "C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit"
22:38:37 INFO  : Context for 'APU' is selected.
22:38:37 INFO  : Hardware design and registers information is loaded from 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa'.
22:38:37 INFO  : 'configparams force-mem-access 1' command is executed.
22:38:37 INFO  : Context for 'APU' is selected.
22:38:37 INFO  : Sourcing of 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl' is done.
22:38:38 INFO  : 'ps7_init' command is executed.
22:38:38 INFO  : 'ps7_post_config' command is executed.
22:38:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:39 INFO  : The application 'C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:38:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:38:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/bitstream/SoC_7_Timers_GIC.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/20002890/SoC_7_Timers_GIC/Vitis/SoC_7_Timers_GIC/export/SoC_7_Timers_GIC/hw/SoC_7_Timers_GIC.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/20002890/SoC_7_Timers_GIC/Vitis/TimersGICApp/Debug/TimersGICApp.elf
configparams force-mem-access 0
----------------End of Script----------------

22:38:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:38:40 INFO  : 'con' command is executed.
22:38:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:38:40 INFO  : Launch script is exported to file 'C:\Users\20002890\SoC_7_Timers_GIC\Vitis\TimersGICApp_system\_ide\scripts\debugger_timersgicapp-default.tcl'
22:39:46 INFO  : Disconnected from the channel tcfchan#11.
