-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity kernel_wrapper_run_inference is
port (
    in_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    in_buf_ce0 : OUT STD_LOGIC;
    in_buf_d0 : OUT STD_LOGIC_VECTOR (255 downto 0);
    in_buf_q0 : IN STD_LOGIC_VECTOR (255 downto 0);
    in_buf_we0 : OUT STD_LOGIC;
    in_buf_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    in_buf_ce1 : OUT STD_LOGIC;
    in_buf_d1 : OUT STD_LOGIC_VECTOR (255 downto 0);
    in_buf_q1 : IN STD_LOGIC_VECTOR (255 downto 0);
    in_buf_we1 : OUT STD_LOGIC;
    out_buf_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_0_ce0 : OUT STD_LOGIC;
    out_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_0_we0 : OUT STD_LOGIC;
    out_buf_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_0_ce1 : OUT STD_LOGIC;
    out_buf_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_0_we1 : OUT STD_LOGIC;
    out_buf_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_1_ce0 : OUT STD_LOGIC;
    out_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_1_we0 : OUT STD_LOGIC;
    out_buf_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_1_ce1 : OUT STD_LOGIC;
    out_buf_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_1_we1 : OUT STD_LOGIC;
    out_buf_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_2_ce0 : OUT STD_LOGIC;
    out_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_2_we0 : OUT STD_LOGIC;
    out_buf_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_2_ce1 : OUT STD_LOGIC;
    out_buf_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_2_we1 : OUT STD_LOGIC;
    out_buf_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_3_ce0 : OUT STD_LOGIC;
    out_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_3_we0 : OUT STD_LOGIC;
    out_buf_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_3_ce1 : OUT STD_LOGIC;
    out_buf_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_3_we1 : OUT STD_LOGIC;
    out_buf_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_4_ce0 : OUT STD_LOGIC;
    out_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_4_we0 : OUT STD_LOGIC;
    out_buf_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    out_buf_4_ce1 : OUT STD_LOGIC;
    out_buf_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_buf_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    out_buf_4_we1 : OUT STD_LOGIC;
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    in_buf_empty_n : IN STD_LOGIC;
    in_buf_read : OUT STD_LOGIC;
    out_buf_0_full_n : IN STD_LOGIC;
    out_buf_0_write : OUT STD_LOGIC;
    out_buf_1_full_n : IN STD_LOGIC;
    out_buf_1_write : OUT STD_LOGIC;
    out_buf_2_full_n : IN STD_LOGIC;
    out_buf_2_write : OUT STD_LOGIC;
    out_buf_3_full_n : IN STD_LOGIC;
    out_buf_3_write : OUT STD_LOGIC;
    out_buf_4_full_n : IN STD_LOGIC;
    out_buf_4_write : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of kernel_wrapper_run_inference is 
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv14_2000 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv14_1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_ce0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_d0 : STD_LOGIC_VECTOR (255 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_we0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_ce1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_d1 : STD_LOGIC_VECTOR (255 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_we1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_ce0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_we0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_ce1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_we1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_ce0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_we0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_ce1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_we1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_ce0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_we0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_ce1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_we1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_ce0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_we0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_ce1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_we1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_address0 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_ce0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_we0 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_address1 : STD_LOGIC_VECTOR (12 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_ce1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_we1 : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_read : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_write : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_write : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_write : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_write : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_write : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_start : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_done : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_ready : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_idle : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_continue : STD_LOGIC;
    signal dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_write : STD_LOGIC;
    signal loop_dataflow_input_count : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal loop_dataflow_output_count : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    signal bound_minus_1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component kernel_wrapper_dataflow_in_loop_VITIS_LOOP_15_1 IS
    port (
        in_buf_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        in_buf_ce0 : OUT STD_LOGIC;
        in_buf_d0 : OUT STD_LOGIC_VECTOR (255 downto 0);
        in_buf_q0 : IN STD_LOGIC_VECTOR (255 downto 0);
        in_buf_we0 : OUT STD_LOGIC;
        in_buf_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        in_buf_ce1 : OUT STD_LOGIC;
        in_buf_d1 : OUT STD_LOGIC_VECTOR (255 downto 0);
        in_buf_q1 : IN STD_LOGIC_VECTOR (255 downto 0);
        in_buf_we1 : OUT STD_LOGIC;
        i : IN STD_LOGIC_VECTOR (13 downto 0);
        out_buf_0_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_0_ce0 : OUT STD_LOGIC;
        out_buf_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_0_we0 : OUT STD_LOGIC;
        out_buf_0_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_0_ce1 : OUT STD_LOGIC;
        out_buf_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_0_we1 : OUT STD_LOGIC;
        out_buf_1_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_1_ce0 : OUT STD_LOGIC;
        out_buf_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_1_we0 : OUT STD_LOGIC;
        out_buf_1_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_1_ce1 : OUT STD_LOGIC;
        out_buf_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_1_we1 : OUT STD_LOGIC;
        out_buf_2_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_2_ce0 : OUT STD_LOGIC;
        out_buf_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_2_we0 : OUT STD_LOGIC;
        out_buf_2_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_2_ce1 : OUT STD_LOGIC;
        out_buf_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_2_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_2_we1 : OUT STD_LOGIC;
        out_buf_3_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_3_ce0 : OUT STD_LOGIC;
        out_buf_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_3_we0 : OUT STD_LOGIC;
        out_buf_3_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_3_ce1 : OUT STD_LOGIC;
        out_buf_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_3_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_3_we1 : OUT STD_LOGIC;
        out_buf_4_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_4_ce0 : OUT STD_LOGIC;
        out_buf_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_4_we0 : OUT STD_LOGIC;
        out_buf_4_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
        out_buf_4_ce1 : OUT STD_LOGIC;
        out_buf_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_buf_4_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        out_buf_4_we1 : OUT STD_LOGIC;
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        in_buf_empty_n : IN STD_LOGIC;
        in_buf_read : OUT STD_LOGIC;
        i_ap_vld : IN STD_LOGIC;
        out_buf_0_full_n : IN STD_LOGIC;
        out_buf_0_write : OUT STD_LOGIC;
        out_buf_1_full_n : IN STD_LOGIC;
        out_buf_1_write : OUT STD_LOGIC;
        out_buf_2_full_n : IN STD_LOGIC;
        out_buf_2_write : OUT STD_LOGIC;
        out_buf_3_full_n : IN STD_LOGIC;
        out_buf_3_write : OUT STD_LOGIC;
        out_buf_4_full_n : IN STD_LOGIC;
        out_buf_4_write : OUT STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    dataflow_in_loop_VITIS_LOOP_15_1_U0 : component kernel_wrapper_dataflow_in_loop_VITIS_LOOP_15_1
    port map (
        in_buf_address0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_address0,
        in_buf_ce0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_ce0,
        in_buf_d0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_d0,
        in_buf_q0 => in_buf_q0,
        in_buf_we0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_we0,
        in_buf_address1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_address1,
        in_buf_ce1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_ce1,
        in_buf_d1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_d1,
        in_buf_q1 => ap_const_lv256_lc_1,
        in_buf_we1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_we1,
        i => loop_dataflow_input_count,
        out_buf_0_address0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_address0,
        out_buf_0_ce0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_ce0,
        out_buf_0_d0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_d0,
        out_buf_0_q0 => ap_const_lv16_0,
        out_buf_0_we0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_we0,
        out_buf_0_address1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_address1,
        out_buf_0_ce1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_ce1,
        out_buf_0_d1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_d1,
        out_buf_0_q1 => ap_const_lv16_0,
        out_buf_0_we1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_we1,
        out_buf_1_address0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_address0,
        out_buf_1_ce0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_ce0,
        out_buf_1_d0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_d0,
        out_buf_1_q0 => ap_const_lv16_0,
        out_buf_1_we0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_we0,
        out_buf_1_address1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_address1,
        out_buf_1_ce1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_ce1,
        out_buf_1_d1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_d1,
        out_buf_1_q1 => ap_const_lv16_0,
        out_buf_1_we1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_we1,
        out_buf_2_address0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_address0,
        out_buf_2_ce0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_ce0,
        out_buf_2_d0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_d0,
        out_buf_2_q0 => ap_const_lv16_0,
        out_buf_2_we0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_we0,
        out_buf_2_address1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_address1,
        out_buf_2_ce1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_ce1,
        out_buf_2_d1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_d1,
        out_buf_2_q1 => ap_const_lv16_0,
        out_buf_2_we1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_we1,
        out_buf_3_address0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_address0,
        out_buf_3_ce0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_ce0,
        out_buf_3_d0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_d0,
        out_buf_3_q0 => ap_const_lv16_0,
        out_buf_3_we0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_we0,
        out_buf_3_address1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_address1,
        out_buf_3_ce1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_ce1,
        out_buf_3_d1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_d1,
        out_buf_3_q1 => ap_const_lv16_0,
        out_buf_3_we1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_we1,
        out_buf_4_address0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_address0,
        out_buf_4_ce0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_ce0,
        out_buf_4_d0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_d0,
        out_buf_4_q0 => ap_const_lv16_0,
        out_buf_4_we0 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_we0,
        out_buf_4_address1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_address1,
        out_buf_4_ce1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_ce1,
        out_buf_4_d1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_d1,
        out_buf_4_q1 => ap_const_lv16_0,
        out_buf_4_we1 => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_we1,
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        in_buf_empty_n => ap_const_logic_0,
        in_buf_read => dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_read,
        i_ap_vld => ap_const_logic_0,
        out_buf_0_full_n => out_buf_0_full_n,
        out_buf_0_write => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_write,
        out_buf_1_full_n => out_buf_1_full_n,
        out_buf_1_write => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_write,
        out_buf_2_full_n => out_buf_2_full_n,
        out_buf_2_write => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_write,
        out_buf_3_full_n => out_buf_3_full_n,
        out_buf_3_write => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_write,
        out_buf_4_full_n => out_buf_4_full_n,
        out_buf_4_write => dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_write,
        ap_start => dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_start,
        ap_done => dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_done,
        ap_ready => dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_ready,
        ap_idle => dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_idle,
        ap_continue => dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_continue);





    loop_dataflow_input_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_input_count <= ap_const_lv14_0;
            else
                if ((not((loop_dataflow_input_count = bound_minus_1)) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= std_logic_vector(unsigned(loop_dataflow_input_count) + unsigned(ap_const_lv14_1));
                elsif (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_ready = ap_const_logic_1))) then 
                    loop_dataflow_input_count <= ap_const_lv14_0;
                end if; 
            end if;
        end if;
    end process;


    loop_dataflow_output_count_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                loop_dataflow_output_count <= ap_const_lv14_0;
            else
                if ((not((loop_dataflow_output_count = bound_minus_1)) and (dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_continue = ap_const_logic_1) and (dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= std_logic_vector(unsigned(loop_dataflow_output_count) + unsigned(ap_const_lv14_1));
                elsif (((loop_dataflow_output_count = bound_minus_1) and (dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_continue = ap_const_logic_1) and (dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_done = ap_const_logic_1))) then 
                    loop_dataflow_output_count <= ap_const_lv14_0;
                end if; 
            end if;
        end if;
    end process;


    ap_done_assign_proc : process(dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_done, loop_dataflow_output_count, bound_minus_1)
    begin
        if (((loop_dataflow_output_count = bound_minus_1) and (dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_idle, ap_start, loop_dataflow_output_count)
    begin
        if (((loop_dataflow_output_count = ap_const_lv14_0) and (ap_start = ap_const_logic_0) and (dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_idle = ap_const_logic_1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_ready, ap_start, loop_dataflow_input_count, bound_minus_1)
    begin
        if (((loop_dataflow_input_count = bound_minus_1) and (ap_start = ap_const_logic_1) and (dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_ready = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bound_minus_1 <= std_logic_vector(unsigned(ap_const_lv14_2000) - unsigned(ap_const_lv14_1));

    dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_continue_assign_proc : process(ap_continue, loop_dataflow_output_count, bound_minus_1)
    begin
        if ((not((loop_dataflow_output_count = bound_minus_1)) or (ap_continue = ap_const_logic_1))) then 
            dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_continue <= ap_const_logic_1;
        else 
            dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    dataflow_in_loop_VITIS_LOOP_15_1_U0_ap_start <= ap_start;
    dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_write <= ap_const_logic_0;
    in_buf_address0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_address0;
    in_buf_address1 <= ap_const_lv13_0;
    in_buf_ce0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_ce0;
    in_buf_ce1 <= ap_const_logic_0;
    in_buf_d0 <= ap_const_lv256_lc_1;
    in_buf_d1 <= ap_const_lv256_lc_1;
    in_buf_read <= dataflow_in_loop_VITIS_LOOP_15_1_U0_in_buf_write;
    in_buf_we0 <= ap_const_logic_0;
    in_buf_we1 <= ap_const_logic_0;
    out_buf_0_address0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_address0;
    out_buf_0_address1 <= ap_const_lv13_0;
    out_buf_0_ce0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_ce0;
    out_buf_0_ce1 <= ap_const_logic_0;
    out_buf_0_d0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_d0;
    out_buf_0_d1 <= ap_const_lv16_0;
    out_buf_0_we0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_we0;
    out_buf_0_we1 <= ap_const_logic_0;
    out_buf_0_write <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_0_write;
    out_buf_1_address0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_address0;
    out_buf_1_address1 <= ap_const_lv13_0;
    out_buf_1_ce0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_ce0;
    out_buf_1_ce1 <= ap_const_logic_0;
    out_buf_1_d0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_d0;
    out_buf_1_d1 <= ap_const_lv16_0;
    out_buf_1_we0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_we0;
    out_buf_1_we1 <= ap_const_logic_0;
    out_buf_1_write <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_1_write;
    out_buf_2_address0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_address0;
    out_buf_2_address1 <= ap_const_lv13_0;
    out_buf_2_ce0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_ce0;
    out_buf_2_ce1 <= ap_const_logic_0;
    out_buf_2_d0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_d0;
    out_buf_2_d1 <= ap_const_lv16_0;
    out_buf_2_we0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_we0;
    out_buf_2_we1 <= ap_const_logic_0;
    out_buf_2_write <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_2_write;
    out_buf_3_address0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_address0;
    out_buf_3_address1 <= ap_const_lv13_0;
    out_buf_3_ce0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_ce0;
    out_buf_3_ce1 <= ap_const_logic_0;
    out_buf_3_d0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_d0;
    out_buf_3_d1 <= ap_const_lv16_0;
    out_buf_3_we0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_we0;
    out_buf_3_we1 <= ap_const_logic_0;
    out_buf_3_write <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_3_write;
    out_buf_4_address0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_address0;
    out_buf_4_address1 <= ap_const_lv13_0;
    out_buf_4_ce0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_ce0;
    out_buf_4_ce1 <= ap_const_logic_0;
    out_buf_4_d0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_d0;
    out_buf_4_d1 <= ap_const_lv16_0;
    out_buf_4_we0 <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_we0;
    out_buf_4_we1 <= ap_const_logic_0;
    out_buf_4_write <= dataflow_in_loop_VITIS_LOOP_15_1_U0_out_buf_4_write;
end behav;
