#define NULL ((void*)0)
typedef unsigned long size_t;  // Customize by platform.
typedef long intptr_t; typedef unsigned long uintptr_t;
typedef long scalar_t__;  // Either arithmetic or pointer type.
/* By default, we understand bool (as a convenience). */
typedef int bool;
#define false 0
#define true 1

/* Forward declarations */

/* Type definitions */
typedef  int u32 ;
struct hl_device {struct goya_device* asic_specific; } ;
struct goya_device {int hw_cap_initialized; } ;

/* Variables and functions */
 int DMA_NRTR_NON_LIN_SCRAMB_EN_SHIFT ; 
 int DMA_NRTR_SCRAMB_EN_VAL_SHIFT ; 
 int HW_CAP_GOLDEN ; 
 int MME1_RTR_NON_LIN_SCRAMB_EN_SHIFT ; 
 int MME1_RTR_SCRAMB_EN_VAL_SHIFT ; 
 int PCI_NRTR_NON_LIN_SCRAMB_EN_SHIFT ; 
 int PCI_NRTR_SCRAMB_EN_VAL_SHIFT ; 
 int TPC0_NRTR_NON_LIN_SCRAMB_EN_SHIFT ; 
 int TPC0_NRTR_SCRAMB_EN_VAL_SHIFT ; 
 int /*<<< orphan*/  WREG32 (int,int) ; 
 int mmDMA_CH_1_CFG0 ; 
 int mmDMA_NRTR_NON_LIN_SCRAMB ; 
 int mmDMA_NRTR_SCRAMB_EN ; 
 int mmDMA_NRTR_SPLIT_COEF_0 ; 
 int mmMME1_RTR_HBW_RD_RQ_N_ARB ; 
 int mmMME1_RTR_HBW_RD_RQ_S_ARB ; 
 int mmMME1_RTR_HBW_RD_RQ_W_ARB ; 
 int mmMME1_RTR_HBW_RD_RS_E_ARB ; 
 int mmMME1_RTR_HBW_RD_RS_N_ARB ; 
 int mmMME1_RTR_HBW_RD_RS_S_ARB ; 
 int mmMME1_RTR_HBW_RD_RS_W_ARB ; 
 int mmMME1_RTR_HBW_WR_RQ_S_ARB ; 
 int mmMME1_RTR_HBW_WR_RQ_W_ARB ; 
 int mmMME1_RTR_HBW_WR_RS_E_ARB ; 
 int mmMME1_RTR_HBW_WR_RS_N_ARB ; 
 int mmMME1_RTR_HBW_WR_RS_S_ARB ; 
 int mmMME1_RTR_HBW_WR_RS_W_ARB ; 
 int mmMME1_RTR_NON_LIN_SCRAMB ; 
 int mmMME1_RTR_SCRAMB_EN ; 
 int mmMME1_RTR_SPLIT_COEF_0 ; 
 int mmMME2_RTR_HBW_RD_RQ_N_ARB ; 
 int mmMME2_RTR_HBW_RD_RQ_S_ARB ; 
 int mmMME2_RTR_HBW_RD_RQ_W_ARB ; 
 int mmMME2_RTR_HBW_RD_RS_E_ARB ; 
 int mmMME2_RTR_HBW_RD_RS_N_ARB ; 
 int mmMME2_RTR_HBW_RD_RS_S_ARB ; 
 int mmMME2_RTR_HBW_RD_RS_W_ARB ; 
 int mmMME2_RTR_HBW_WR_RQ_N_ARB ; 
 int mmMME2_RTR_HBW_WR_RQ_S_ARB ; 
 int mmMME2_RTR_HBW_WR_RQ_W_ARB ; 
 int mmMME2_RTR_HBW_WR_RS_E_ARB ; 
 int mmMME2_RTR_HBW_WR_RS_N_ARB ; 
 int mmMME2_RTR_HBW_WR_RS_S_ARB ; 
 int mmMME2_RTR_HBW_WR_RS_W_ARB ; 
 int mmMME2_RTR_SPLIT_COEF_0 ; 
 int mmMME3_RTR_HBW_RD_RQ_N_ARB ; 
 int mmMME3_RTR_HBW_RD_RQ_S_ARB ; 
 int mmMME3_RTR_HBW_RD_RQ_W_ARB ; 
 int mmMME3_RTR_HBW_RD_RS_E_ARB ; 
 int mmMME3_RTR_HBW_RD_RS_N_ARB ; 
 int mmMME3_RTR_HBW_RD_RS_S_ARB ; 
 int mmMME3_RTR_HBW_RD_RS_W_ARB ; 
 int mmMME3_RTR_HBW_WR_RQ_N_ARB ; 
 int mmMME3_RTR_HBW_WR_RQ_S_ARB ; 
 int mmMME3_RTR_HBW_WR_RQ_W_ARB ; 
 int mmMME3_RTR_HBW_WR_RS_E_ARB ; 
 int mmMME3_RTR_HBW_WR_RS_N_ARB ; 
 int mmMME3_RTR_HBW_WR_RS_S_ARB ; 
 int mmMME3_RTR_HBW_WR_RS_W_ARB ; 
 int mmMME3_RTR_SPLIT_COEF_0 ; 
 int mmMME4_RTR_HBW_RD_RQ_N_ARB ; 
 int mmMME4_RTR_HBW_RD_RQ_S_ARB ; 
 int mmMME4_RTR_HBW_RD_RQ_W_ARB ; 
 int mmMME4_RTR_HBW_RD_RS_E_ARB ; 
 int mmMME4_RTR_HBW_RD_RS_N_ARB ; 
 int mmMME4_RTR_HBW_RD_RS_S_ARB ; 
 int mmMME4_RTR_HBW_RD_RS_W_ARB ; 
 int mmMME4_RTR_HBW_WR_RQ_N_ARB ; 
 int mmMME4_RTR_HBW_WR_RQ_S_ARB ; 
 int mmMME4_RTR_HBW_WR_RQ_W_ARB ; 
 int mmMME4_RTR_HBW_WR_RS_E_ARB ; 
 int mmMME4_RTR_HBW_WR_RS_N_ARB ; 
 int mmMME4_RTR_HBW_WR_RS_S_ARB ; 
 int mmMME4_RTR_HBW_WR_RS_W_ARB ; 
 int mmMME4_RTR_SPLIT_COEF_0 ; 
 int mmMME5_RTR_HBW_RD_RQ_N_ARB ; 
 int mmMME5_RTR_HBW_RD_RQ_S_ARB ; 
 int mmMME5_RTR_HBW_RD_RQ_W_ARB ; 
 int mmMME5_RTR_HBW_RD_RS_E_ARB ; 
 int mmMME5_RTR_HBW_RD_RS_N_ARB ; 
 int mmMME5_RTR_HBW_RD_RS_S_ARB ; 
 int mmMME5_RTR_HBW_RD_RS_W_ARB ; 
 int mmMME5_RTR_HBW_WR_RQ_N_ARB ; 
 int mmMME5_RTR_HBW_WR_RQ_S_ARB ; 
 int mmMME5_RTR_HBW_WR_RQ_W_ARB ; 
 int mmMME5_RTR_HBW_WR_RS_E_ARB ; 
 int mmMME5_RTR_HBW_WR_RS_N_ARB ; 
 int mmMME5_RTR_HBW_WR_RS_S_ARB ; 
 int mmMME5_RTR_HBW_WR_RS_W_ARB ; 
 int mmMME5_RTR_SPLIT_COEF_0 ; 
 int mmMME6_RTR_HBW_RD_RQ_N_ARB ; 
 int mmMME6_RTR_HBW_RD_RQ_S_ARB ; 
 int mmMME6_RTR_HBW_RD_RQ_W_ARB ; 
 int mmMME6_RTR_HBW_RD_RS_E_ARB ; 
 int mmMME6_RTR_HBW_RD_RS_N_ARB ; 
 int mmMME6_RTR_HBW_RD_RS_S_ARB ; 
 int mmMME6_RTR_HBW_RD_RS_W_ARB ; 
 int mmMME6_RTR_HBW_WR_RQ_N_ARB ; 
 int mmMME6_RTR_HBW_WR_RQ_S_ARB ; 
 int mmMME6_RTR_HBW_WR_RQ_W_ARB ; 
 int mmMME6_RTR_HBW_WR_RS_E_ARB ; 
 int mmMME6_RTR_HBW_WR_RS_N_ARB ; 
 int mmMME6_RTR_HBW_WR_RS_S_ARB ; 
 int mmMME6_RTR_HBW_WR_RS_W_ARB ; 
 int mmMME6_RTR_SPLIT_COEF_0 ; 
 int mmMME_AGU ; 
 int mmMME_SEI_MASK ; 
 int mmMME_STORE_MAX_CREDIT ; 
 int mmPCI_NRTR_NON_LIN_SCRAMB ; 
 int mmPCI_NRTR_SCRAMB_EN ; 
 int mmPCI_NRTR_SPLIT_COEF_0 ; 
 int mmSRAM_Y0_X0_RTR_HBW_DATA_E_ARB ; 
 int mmSRAM_Y0_X0_RTR_HBW_DATA_L_ARB ; 
 int mmSRAM_Y0_X0_RTR_HBW_DATA_W_ARB ; 
 int mmSRAM_Y0_X0_RTR_HBW_RD_RQ_L_ARB ; 
 int mmSRAM_Y0_X0_RTR_HBW_WR_RS_E_ARB ; 
 int mmSRAM_Y0_X0_RTR_HBW_WR_RS_W_ARB ; 
 int mmSRAM_Y0_X1_RTR_HBW_DATA_E_ARB ; 
 int mmSRAM_Y0_X1_RTR_HBW_DATA_L_ARB ; 
 int mmSRAM_Y0_X1_RTR_HBW_DATA_W_ARB ; 
 int mmSRAM_Y0_X1_RTR_HBW_RD_RQ_L_ARB ; 
 int mmSRAM_Y0_X1_RTR_HBW_WR_RS_E_ARB ; 
 int mmSRAM_Y0_X1_RTR_HBW_WR_RS_W_ARB ; 
 int mmSRAM_Y0_X2_RTR_HBW_DATA_E_ARB ; 
 int mmSRAM_Y0_X2_RTR_HBW_DATA_L_ARB ; 
 int mmSRAM_Y0_X2_RTR_HBW_DATA_W_ARB ; 
 int mmSRAM_Y0_X2_RTR_HBW_RD_RQ_L_ARB ; 
 int mmSRAM_Y0_X2_RTR_HBW_WR_RS_E_ARB ; 
 int mmSRAM_Y0_X2_RTR_HBW_WR_RS_W_ARB ; 
 int mmSRAM_Y0_X3_RTR_HBW_DATA_E_ARB ; 
 int mmSRAM_Y0_X3_RTR_HBW_DATA_L_ARB ; 
 int mmSRAM_Y0_X3_RTR_HBW_DATA_W_ARB ; 
 int mmSRAM_Y0_X3_RTR_HBW_RD_RQ_L_ARB ; 
 int mmSRAM_Y0_X3_RTR_HBW_WR_RS_E_ARB ; 
 int mmSRAM_Y0_X3_RTR_HBW_WR_RS_W_ARB ; 
 int mmSRAM_Y0_X4_RTR_HBW_DATA_E_ARB ; 
 int mmSRAM_Y0_X4_RTR_HBW_DATA_L_ARB ; 
 int mmSRAM_Y0_X4_RTR_HBW_DATA_W_ARB ; 
 int mmSRAM_Y0_X4_RTR_HBW_RD_RQ_L_ARB ; 
 int mmSRAM_Y0_X4_RTR_HBW_WR_RS_E_ARB ; 
 int mmSRAM_Y0_X4_RTR_HBW_WR_RS_W_ARB ; 
 int mmTPC0_CFG_TPC_INTR_MASK ; 
 int mmTPC0_NRTR_NON_LIN_SCRAMB ; 
 int mmTPC0_NRTR_SCRAMB_EN ; 
 int mmTPC0_NRTR_SPLIT_COEF_0 ; 
 int mmTPC1_RTR_HBW_RD_RQ_E_ARB ; 
 int mmTPC1_RTR_HBW_RD_RQ_N_ARB ; 
 int mmTPC1_RTR_HBW_RD_RQ_S_ARB ; 
 int mmTPC1_RTR_HBW_RD_RS_N_ARB ; 
 int mmTPC1_RTR_HBW_RD_RS_S_ARB ; 
 int mmTPC1_RTR_HBW_RD_RS_W_ARB ; 
 int mmTPC1_RTR_HBW_WR_RQ_E_ARB ; 
 int mmTPC1_RTR_HBW_WR_RQ_N_ARB ; 
 int mmTPC1_RTR_HBW_WR_RQ_S_ARB ; 
 int mmTPC1_RTR_HBW_WR_RS_N_ARB ; 
 int mmTPC1_RTR_HBW_WR_RS_S_ARB ; 
 int mmTPC1_RTR_HBW_WR_RS_W_ARB ; 
 int mmTPC1_RTR_SPLIT_COEF_0 ; 
 int mmTPC2_RTR_HBW_RD_RQ_E_ARB ; 
 int mmTPC2_RTR_HBW_RD_RQ_N_ARB ; 
 int mmTPC2_RTR_HBW_RD_RQ_S_ARB ; 
 int mmTPC2_RTR_HBW_RD_RS_N_ARB ; 
 int mmTPC2_RTR_HBW_RD_RS_S_ARB ; 
 int mmTPC2_RTR_HBW_RD_RS_W_ARB ; 
 int mmTPC2_RTR_HBW_WR_RQ_E_ARB ; 
 int mmTPC2_RTR_HBW_WR_RQ_N_ARB ; 
 int mmTPC2_RTR_HBW_WR_RQ_S_ARB ; 
 int mmTPC2_RTR_HBW_WR_RS_N_ARB ; 
 int mmTPC2_RTR_HBW_WR_RS_S_ARB ; 
 int mmTPC2_RTR_HBW_WR_RS_W_ARB ; 
 int mmTPC2_RTR_SPLIT_COEF_0 ; 
 int mmTPC3_RTR_HBW_RD_RQ_E_ARB ; 
 int mmTPC3_RTR_HBW_RD_RQ_N_ARB ; 
 int mmTPC3_RTR_HBW_RD_RQ_S_ARB ; 
 int mmTPC3_RTR_HBW_RD_RS_N_ARB ; 
 int mmTPC3_RTR_HBW_RD_RS_S_ARB ; 
 int mmTPC3_RTR_HBW_RD_RS_W_ARB ; 
 int mmTPC3_RTR_HBW_WR_RQ_E_ARB ; 
 int mmTPC3_RTR_HBW_WR_RQ_N_ARB ; 
 int mmTPC3_RTR_HBW_WR_RQ_S_ARB ; 
 int mmTPC3_RTR_HBW_WR_RS_N_ARB ; 
 int mmTPC3_RTR_HBW_WR_RS_S_ARB ; 
 int mmTPC3_RTR_HBW_WR_RS_W_ARB ; 
 int mmTPC3_RTR_SPLIT_COEF_0 ; 
 int mmTPC4_RTR_HBW_RD_RQ_E_ARB ; 
 int mmTPC4_RTR_HBW_RD_RQ_N_ARB ; 
 int mmTPC4_RTR_HBW_RD_RQ_S_ARB ; 
 int mmTPC4_RTR_HBW_RD_RS_N_ARB ; 
 int mmTPC4_RTR_HBW_RD_RS_S_ARB ; 
 int mmTPC4_RTR_HBW_RD_RS_W_ARB ; 
 int mmTPC4_RTR_HBW_WR_RQ_E_ARB ; 
 int mmTPC4_RTR_HBW_WR_RQ_N_ARB ; 
 int mmTPC4_RTR_HBW_WR_RQ_S_ARB ; 
 int mmTPC4_RTR_HBW_WR_RS_N_ARB ; 
 int mmTPC4_RTR_HBW_WR_RS_S_ARB ; 
 int mmTPC4_RTR_HBW_WR_RS_W_ARB ; 
 int mmTPC4_RTR_SPLIT_COEF_0 ; 
 int mmTPC5_RTR_HBW_RD_RQ_E_ARB ; 
 int mmTPC5_RTR_HBW_RD_RQ_N_ARB ; 
 int mmTPC5_RTR_HBW_RD_RQ_S_ARB ; 
 int mmTPC5_RTR_HBW_RD_RS_N_ARB ; 
 int mmTPC5_RTR_HBW_RD_RS_S_ARB ; 
 int mmTPC5_RTR_HBW_RD_RS_W_ARB ; 
 int mmTPC5_RTR_HBW_WR_RQ_E_ARB ; 
 int mmTPC5_RTR_HBW_WR_RQ_N_ARB ; 
 int mmTPC5_RTR_HBW_WR_RQ_S_ARB ; 
 int mmTPC5_RTR_HBW_WR_RS_N_ARB ; 
 int mmTPC5_RTR_HBW_WR_RS_S_ARB ; 
 int mmTPC5_RTR_HBW_WR_RS_W_ARB ; 
 int mmTPC5_RTR_SPLIT_COEF_0 ; 
 int mmTPC6_RTR_HBW_RD_RQ_E_ARB ; 
 int mmTPC6_RTR_HBW_RD_RQ_N_ARB ; 
 int mmTPC6_RTR_HBW_RD_RQ_S_ARB ; 
 int mmTPC6_RTR_HBW_RD_RS_N_ARB ; 
 int mmTPC6_RTR_HBW_RD_RS_S_ARB ; 
 int mmTPC6_RTR_HBW_RD_RS_W_ARB ; 
 int mmTPC6_RTR_HBW_WR_RQ_E_ARB ; 
 int mmTPC6_RTR_HBW_WR_RQ_N_ARB ; 
 int mmTPC6_RTR_HBW_WR_RQ_S_ARB ; 
 int mmTPC6_RTR_HBW_WR_RS_N_ARB ; 
 int mmTPC6_RTR_HBW_WR_RS_S_ARB ; 
 int mmTPC6_RTR_HBW_WR_RS_W_ARB ; 
 int mmTPC6_RTR_SPLIT_COEF_0 ; 
 int mmTPC7_NRTR_SPLIT_COEF_0 ; 
 int mmTPC_PLL_CLK_RLX_0 ; 

__attribute__((used)) static void goya_init_golden_registers(struct hl_device *hdev)
{
	struct goya_device *goya = hdev->asic_specific;
	u32 polynom[10], tpc_intr_mask, offset;
	int i;

	if (goya->hw_cap_initialized & HW_CAP_GOLDEN)
		return;

	polynom[0] = 0x00020080;
	polynom[1] = 0x00401000;
	polynom[2] = 0x00200800;
	polynom[3] = 0x00002000;
	polynom[4] = 0x00080200;
	polynom[5] = 0x00040100;
	polynom[6] = 0x00100400;
	polynom[7] = 0x00004000;
	polynom[8] = 0x00010000;
	polynom[9] = 0x00008000;

	/* Mask all arithmetic interrupts from TPC */
	tpc_intr_mask = 0x7FFF;

	for (i = 0, offset = 0 ; i < 6 ; i++, offset += 0x20000) {
		WREG32(mmSRAM_Y0_X0_RTR_HBW_RD_RQ_L_ARB + offset, 0x302);
		WREG32(mmSRAM_Y0_X1_RTR_HBW_RD_RQ_L_ARB + offset, 0x302);
		WREG32(mmSRAM_Y0_X2_RTR_HBW_RD_RQ_L_ARB + offset, 0x302);
		WREG32(mmSRAM_Y0_X3_RTR_HBW_RD_RQ_L_ARB + offset, 0x302);
		WREG32(mmSRAM_Y0_X4_RTR_HBW_RD_RQ_L_ARB + offset, 0x302);

		WREG32(mmSRAM_Y0_X0_RTR_HBW_DATA_L_ARB + offset, 0x204);
		WREG32(mmSRAM_Y0_X1_RTR_HBW_DATA_L_ARB + offset, 0x204);
		WREG32(mmSRAM_Y0_X2_RTR_HBW_DATA_L_ARB + offset, 0x204);
		WREG32(mmSRAM_Y0_X3_RTR_HBW_DATA_L_ARB + offset, 0x204);
		WREG32(mmSRAM_Y0_X4_RTR_HBW_DATA_L_ARB + offset, 0x204);


		WREG32(mmSRAM_Y0_X0_RTR_HBW_DATA_E_ARB + offset, 0x206);
		WREG32(mmSRAM_Y0_X1_RTR_HBW_DATA_E_ARB + offset, 0x206);
		WREG32(mmSRAM_Y0_X2_RTR_HBW_DATA_E_ARB + offset, 0x206);
		WREG32(mmSRAM_Y0_X3_RTR_HBW_DATA_E_ARB + offset, 0x207);
		WREG32(mmSRAM_Y0_X4_RTR_HBW_DATA_E_ARB + offset, 0x207);

		WREG32(mmSRAM_Y0_X0_RTR_HBW_DATA_W_ARB + offset, 0x207);
		WREG32(mmSRAM_Y0_X1_RTR_HBW_DATA_W_ARB + offset, 0x207);
		WREG32(mmSRAM_Y0_X2_RTR_HBW_DATA_W_ARB + offset, 0x206);
		WREG32(mmSRAM_Y0_X3_RTR_HBW_DATA_W_ARB + offset, 0x206);
		WREG32(mmSRAM_Y0_X4_RTR_HBW_DATA_W_ARB + offset, 0x206);

		WREG32(mmSRAM_Y0_X0_RTR_HBW_WR_RS_E_ARB + offset, 0x101);
		WREG32(mmSRAM_Y0_X1_RTR_HBW_WR_RS_E_ARB + offset, 0x102);
		WREG32(mmSRAM_Y0_X2_RTR_HBW_WR_RS_E_ARB + offset, 0x103);
		WREG32(mmSRAM_Y0_X3_RTR_HBW_WR_RS_E_ARB + offset, 0x104);
		WREG32(mmSRAM_Y0_X4_RTR_HBW_WR_RS_E_ARB + offset, 0x105);

		WREG32(mmSRAM_Y0_X0_RTR_HBW_WR_RS_W_ARB + offset, 0x105);
		WREG32(mmSRAM_Y0_X1_RTR_HBW_WR_RS_W_ARB + offset, 0x104);
		WREG32(mmSRAM_Y0_X2_RTR_HBW_WR_RS_W_ARB + offset, 0x103);
		WREG32(mmSRAM_Y0_X3_RTR_HBW_WR_RS_W_ARB + offset, 0x102);
		WREG32(mmSRAM_Y0_X4_RTR_HBW_WR_RS_W_ARB + offset, 0x101);
	}

	WREG32(mmMME_STORE_MAX_CREDIT, 0x21);
	WREG32(mmMME_AGU, 0x0f0f0f10);
	WREG32(mmMME_SEI_MASK, ~0x0);

	WREG32(mmMME6_RTR_HBW_RD_RQ_N_ARB, 0x01010101);
	WREG32(mmMME5_RTR_HBW_RD_RQ_N_ARB, 0x01040101);
	WREG32(mmMME4_RTR_HBW_RD_RQ_N_ARB, 0x01030101);
	WREG32(mmMME3_RTR_HBW_RD_RQ_N_ARB, 0x01020101);
	WREG32(mmMME2_RTR_HBW_RD_RQ_N_ARB, 0x01010101);
	WREG32(mmMME1_RTR_HBW_RD_RQ_N_ARB, 0x07010701);
	WREG32(mmMME6_RTR_HBW_RD_RQ_S_ARB, 0x04010401);
	WREG32(mmMME5_RTR_HBW_RD_RQ_S_ARB, 0x04050401);
	WREG32(mmMME4_RTR_HBW_RD_RQ_S_ARB, 0x03070301);
	WREG32(mmMME3_RTR_HBW_RD_RQ_S_ARB, 0x01030101);
	WREG32(mmMME2_RTR_HBW_RD_RQ_S_ARB, 0x01040101);
	WREG32(mmMME1_RTR_HBW_RD_RQ_S_ARB, 0x01050105);
	WREG32(mmMME6_RTR_HBW_RD_RQ_W_ARB, 0x01010501);
	WREG32(mmMME5_RTR_HBW_RD_RQ_W_ARB, 0x01010501);
	WREG32(mmMME4_RTR_HBW_RD_RQ_W_ARB, 0x01040301);
	WREG32(mmMME3_RTR_HBW_RD_RQ_W_ARB, 0x01030401);
	WREG32(mmMME2_RTR_HBW_RD_RQ_W_ARB, 0x01040101);
	WREG32(mmMME1_RTR_HBW_RD_RQ_W_ARB, 0x01050101);
	WREG32(mmMME6_RTR_HBW_WR_RQ_N_ARB, 0x02020202);
	WREG32(mmMME5_RTR_HBW_WR_RQ_N_ARB, 0x01070101);
	WREG32(mmMME4_RTR_HBW_WR_RQ_N_ARB, 0x02020201);
	WREG32(mmMME3_RTR_HBW_WR_RQ_N_ARB, 0x07020701);
	WREG32(mmMME2_RTR_HBW_WR_RQ_N_ARB, 0x01020101);
	WREG32(mmMME1_RTR_HBW_WR_RQ_S_ARB, 0x01010101);
	WREG32(mmMME6_RTR_HBW_WR_RQ_S_ARB, 0x01070101);
	WREG32(mmMME5_RTR_HBW_WR_RQ_S_ARB, 0x01070101);
	WREG32(mmMME4_RTR_HBW_WR_RQ_S_ARB, 0x07020701);
	WREG32(mmMME3_RTR_HBW_WR_RQ_S_ARB, 0x02020201);
	WREG32(mmMME2_RTR_HBW_WR_RQ_S_ARB, 0x01070101);
	WREG32(mmMME1_RTR_HBW_WR_RQ_S_ARB, 0x01020102);
	WREG32(mmMME6_RTR_HBW_WR_RQ_W_ARB, 0x01020701);
	WREG32(mmMME5_RTR_HBW_WR_RQ_W_ARB, 0x01020701);
	WREG32(mmMME4_RTR_HBW_WR_RQ_W_ARB, 0x07020707);
	WREG32(mmMME3_RTR_HBW_WR_RQ_W_ARB, 0x01020201);
	WREG32(mmMME2_RTR_HBW_WR_RQ_W_ARB, 0x01070201);
	WREG32(mmMME1_RTR_HBW_WR_RQ_W_ARB, 0x01070201);
	WREG32(mmMME6_RTR_HBW_RD_RS_N_ARB, 0x01070102);
	WREG32(mmMME5_RTR_HBW_RD_RS_N_ARB, 0x01070102);
	WREG32(mmMME4_RTR_HBW_RD_RS_N_ARB, 0x01060102);
	WREG32(mmMME3_RTR_HBW_RD_RS_N_ARB, 0x01040102);
	WREG32(mmMME2_RTR_HBW_RD_RS_N_ARB, 0x01020102);
	WREG32(mmMME1_RTR_HBW_RD_RS_N_ARB, 0x01020107);
	WREG32(mmMME6_RTR_HBW_RD_RS_S_ARB, 0x01020106);
	WREG32(mmMME5_RTR_HBW_RD_RS_S_ARB, 0x01020102);
	WREG32(mmMME4_RTR_HBW_RD_RS_S_ARB, 0x01040102);
	WREG32(mmMME3_RTR_HBW_RD_RS_S_ARB, 0x01060102);
	WREG32(mmMME2_RTR_HBW_RD_RS_S_ARB, 0x01070102);
	WREG32(mmMME1_RTR_HBW_RD_RS_S_ARB, 0x01070102);
	WREG32(mmMME6_RTR_HBW_RD_RS_E_ARB, 0x01020702);
	WREG32(mmMME5_RTR_HBW_RD_RS_E_ARB, 0x01020702);
	WREG32(mmMME4_RTR_HBW_RD_RS_E_ARB, 0x01040602);
	WREG32(mmMME3_RTR_HBW_RD_RS_E_ARB, 0x01060402);
	WREG32(mmMME2_RTR_HBW_RD_RS_E_ARB, 0x01070202);
	WREG32(mmMME1_RTR_HBW_RD_RS_E_ARB, 0x01070102);
	WREG32(mmMME6_RTR_HBW_RD_RS_W_ARB, 0x01060401);
	WREG32(mmMME5_RTR_HBW_RD_RS_W_ARB, 0x01060401);
	WREG32(mmMME4_RTR_HBW_RD_RS_W_ARB, 0x01060401);
	WREG32(mmMME3_RTR_HBW_RD_RS_W_ARB, 0x01060401);
	WREG32(mmMME2_RTR_HBW_RD_RS_W_ARB, 0x01060401);
	WREG32(mmMME1_RTR_HBW_RD_RS_W_ARB, 0x01060401);
	WREG32(mmMME6_RTR_HBW_WR_RS_N_ARB, 0x01050101);
	WREG32(mmMME5_RTR_HBW_WR_RS_N_ARB, 0x01040101);
	WREG32(mmMME4_RTR_HBW_WR_RS_N_ARB, 0x01030101);
	WREG32(mmMME3_RTR_HBW_WR_RS_N_ARB, 0x01020101);
	WREG32(mmMME2_RTR_HBW_WR_RS_N_ARB, 0x01010101);
	WREG32(mmMME1_RTR_HBW_WR_RS_N_ARB, 0x01010107);
	WREG32(mmMME6_RTR_HBW_WR_RS_S_ARB, 0x01010107);
	WREG32(mmMME5_RTR_HBW_WR_RS_S_ARB, 0x01010101);
	WREG32(mmMME4_RTR_HBW_WR_RS_S_ARB, 0x01020101);
	WREG32(mmMME3_RTR_HBW_WR_RS_S_ARB, 0x01030101);
	WREG32(mmMME2_RTR_HBW_WR_RS_S_ARB, 0x01040101);
	WREG32(mmMME1_RTR_HBW_WR_RS_S_ARB, 0x01050101);
	WREG32(mmMME6_RTR_HBW_WR_RS_E_ARB, 0x01010501);
	WREG32(mmMME5_RTR_HBW_WR_RS_E_ARB, 0x01010501);
	WREG32(mmMME4_RTR_HBW_WR_RS_E_ARB, 0x01040301);
	WREG32(mmMME3_RTR_HBW_WR_RS_E_ARB, 0x01030401);
	WREG32(mmMME2_RTR_HBW_WR_RS_E_ARB, 0x01040101);
	WREG32(mmMME1_RTR_HBW_WR_RS_E_ARB, 0x01050101);
	WREG32(mmMME6_RTR_HBW_WR_RS_W_ARB, 0x01010101);
	WREG32(mmMME5_RTR_HBW_WR_RS_W_ARB, 0x01010101);
	WREG32(mmMME4_RTR_HBW_WR_RS_W_ARB, 0x01010101);
	WREG32(mmMME3_RTR_HBW_WR_RS_W_ARB, 0x01010101);
	WREG32(mmMME2_RTR_HBW_WR_RS_W_ARB, 0x01010101);
	WREG32(mmMME1_RTR_HBW_WR_RS_W_ARB, 0x01010101);

	WREG32(mmTPC1_RTR_HBW_RD_RQ_N_ARB, 0x01010101);
	WREG32(mmTPC1_RTR_HBW_RD_RQ_S_ARB, 0x01010101);
	WREG32(mmTPC1_RTR_HBW_RD_RQ_E_ARB, 0x01060101);
	WREG32(mmTPC1_RTR_HBW_WR_RQ_N_ARB, 0x02020102);
	WREG32(mmTPC1_RTR_HBW_WR_RQ_S_ARB, 0x01010101);
	WREG32(mmTPC1_RTR_HBW_WR_RQ_E_ARB, 0x02070202);
	WREG32(mmTPC1_RTR_HBW_RD_RS_N_ARB, 0x01020201);
	WREG32(mmTPC1_RTR_HBW_RD_RS_S_ARB, 0x01070201);
	WREG32(mmTPC1_RTR_HBW_RD_RS_W_ARB, 0x01070202);
	WREG32(mmTPC1_RTR_HBW_WR_RS_N_ARB, 0x01010101);
	WREG32(mmTPC1_RTR_HBW_WR_RS_S_ARB, 0x01050101);
	WREG32(mmTPC1_RTR_HBW_WR_RS_W_ARB, 0x01050101);

	WREG32(mmTPC2_RTR_HBW_RD_RQ_N_ARB, 0x01020101);
	WREG32(mmTPC2_RTR_HBW_RD_RQ_S_ARB, 0x01050101);
	WREG32(mmTPC2_RTR_HBW_RD_RQ_E_ARB, 0x01010201);
	WREG32(mmTPC2_RTR_HBW_WR_RQ_N_ARB, 0x02040102);
	WREG32(mmTPC2_RTR_HBW_WR_RQ_S_ARB, 0x01050101);
	WREG32(mmTPC2_RTR_HBW_WR_RQ_E_ARB, 0x02060202);
	WREG32(mmTPC2_RTR_HBW_RD_RS_N_ARB, 0x01020201);
	WREG32(mmTPC2_RTR_HBW_RD_RS_S_ARB, 0x01070201);
	WREG32(mmTPC2_RTR_HBW_RD_RS_W_ARB, 0x01070202);
	WREG32(mmTPC2_RTR_HBW_WR_RS_N_ARB, 0x01010101);
	WREG32(mmTPC2_RTR_HBW_WR_RS_S_ARB, 0x01040101);
	WREG32(mmTPC2_RTR_HBW_WR_RS_W_ARB, 0x01040101);

	WREG32(mmTPC3_RTR_HBW_RD_RQ_N_ARB, 0x01030101);
	WREG32(mmTPC3_RTR_HBW_RD_RQ_S_ARB, 0x01040101);
	WREG32(mmTPC3_RTR_HBW_RD_RQ_E_ARB, 0x01040301);
	WREG32(mmTPC3_RTR_HBW_WR_RQ_N_ARB, 0x02060102);
	WREG32(mmTPC3_RTR_HBW_WR_RQ_S_ARB, 0x01040101);
	WREG32(mmTPC3_RTR_HBW_WR_RQ_E_ARB, 0x01040301);
	WREG32(mmTPC3_RTR_HBW_RD_RS_N_ARB, 0x01040201);
	WREG32(mmTPC3_RTR_HBW_RD_RS_S_ARB, 0x01060201);
	WREG32(mmTPC3_RTR_HBW_RD_RS_W_ARB, 0x01060402);
	WREG32(mmTPC3_RTR_HBW_WR_RS_N_ARB, 0x01020101);
	WREG32(mmTPC3_RTR_HBW_WR_RS_S_ARB, 0x01030101);
	WREG32(mmTPC3_RTR_HBW_WR_RS_W_ARB, 0x01030401);

	WREG32(mmTPC4_RTR_HBW_RD_RQ_N_ARB, 0x01040101);
	WREG32(mmTPC4_RTR_HBW_RD_RQ_S_ARB, 0x01030101);
	WREG32(mmTPC4_RTR_HBW_RD_RQ_E_ARB, 0x01030401);
	WREG32(mmTPC4_RTR_HBW_WR_RQ_N_ARB, 0x02070102);
	WREG32(mmTPC4_RTR_HBW_WR_RQ_S_ARB, 0x01030101);
	WREG32(mmTPC4_RTR_HBW_WR_RQ_E_ARB, 0x02060702);
	WREG32(mmTPC4_RTR_HBW_RD_RS_N_ARB, 0x01060201);
	WREG32(mmTPC4_RTR_HBW_RD_RS_S_ARB, 0x01040201);
	WREG32(mmTPC4_RTR_HBW_RD_RS_W_ARB, 0x01040602);
	WREG32(mmTPC4_RTR_HBW_WR_RS_N_ARB, 0x01030101);
	WREG32(mmTPC4_RTR_HBW_WR_RS_S_ARB, 0x01020101);
	WREG32(mmTPC4_RTR_HBW_WR_RS_W_ARB, 0x01040301);

	WREG32(mmTPC5_RTR_HBW_RD_RQ_N_ARB, 0x01050101);
	WREG32(mmTPC5_RTR_HBW_RD_RQ_S_ARB, 0x01020101);
	WREG32(mmTPC5_RTR_HBW_RD_RQ_E_ARB, 0x01200501);
	WREG32(mmTPC5_RTR_HBW_WR_RQ_N_ARB, 0x02070102);
	WREG32(mmTPC5_RTR_HBW_WR_RQ_S_ARB, 0x01020101);
	WREG32(mmTPC5_RTR_HBW_WR_RQ_E_ARB, 0x02020602);
	WREG32(mmTPC5_RTR_HBW_RD_RS_N_ARB, 0x01070201);
	WREG32(mmTPC5_RTR_HBW_RD_RS_S_ARB, 0x01020201);
	WREG32(mmTPC5_RTR_HBW_RD_RS_W_ARB, 0x01020702);
	WREG32(mmTPC5_RTR_HBW_WR_RS_N_ARB, 0x01040101);
	WREG32(mmTPC5_RTR_HBW_WR_RS_S_ARB, 0x01010101);
	WREG32(mmTPC5_RTR_HBW_WR_RS_W_ARB, 0x01010501);

	WREG32(mmTPC6_RTR_HBW_RD_RQ_N_ARB, 0x01010101);
	WREG32(mmTPC6_RTR_HBW_RD_RQ_S_ARB, 0x01010101);
	WREG32(mmTPC6_RTR_HBW_RD_RQ_E_ARB, 0x01010601);
	WREG32(mmTPC6_RTR_HBW_WR_RQ_N_ARB, 0x01010101);
	WREG32(mmTPC6_RTR_HBW_WR_RQ_S_ARB, 0x01010101);
	WREG32(mmTPC6_RTR_HBW_WR_RQ_E_ARB, 0x02020702);
	WREG32(mmTPC6_RTR_HBW_RD_RS_N_ARB, 0x01010101);
	WREG32(mmTPC6_RTR_HBW_RD_RS_S_ARB, 0x01010101);
	WREG32(mmTPC6_RTR_HBW_RD_RS_W_ARB, 0x01020702);
	WREG32(mmTPC6_RTR_HBW_WR_RS_N_ARB, 0x01050101);
	WREG32(mmTPC6_RTR_HBW_WR_RS_S_ARB, 0x01010101);
	WREG32(mmTPC6_RTR_HBW_WR_RS_W_ARB, 0x01010501);

	for (i = 0, offset = 0 ; i < 10 ; i++, offset += 4) {
		WREG32(mmMME1_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmMME2_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmMME3_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmMME4_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmMME5_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmMME6_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);

		WREG32(mmTPC0_NRTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmTPC1_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmTPC2_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmTPC3_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmTPC4_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmTPC5_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmTPC6_RTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmTPC7_NRTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);

		WREG32(mmPCI_NRTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
		WREG32(mmDMA_NRTR_SPLIT_COEF_0 + offset, polynom[i] >> 7);
	}

	for (i = 0, offset = 0 ; i < 6 ; i++, offset += 0x40000) {
		WREG32(mmMME1_RTR_SCRAMB_EN + offset,
				1 << MME1_RTR_SCRAMB_EN_VAL_SHIFT);
		WREG32(mmMME1_RTR_NON_LIN_SCRAMB + offset,
				1 << MME1_RTR_NON_LIN_SCRAMB_EN_SHIFT);
	}

	for (i = 0, offset = 0 ; i < 8 ; i++, offset += 0x40000) {
		/*
		 * Workaround for Bug H2 #2441 :
		 * "ST.NOP set trace event illegal opcode"
		 */
		WREG32(mmTPC0_CFG_TPC_INTR_MASK + offset, tpc_intr_mask);

		WREG32(mmTPC0_NRTR_SCRAMB_EN + offset,
				1 << TPC0_NRTR_SCRAMB_EN_VAL_SHIFT);
		WREG32(mmTPC0_NRTR_NON_LIN_SCRAMB + offset,
				1 << TPC0_NRTR_NON_LIN_SCRAMB_EN_SHIFT);
	}

	WREG32(mmDMA_NRTR_SCRAMB_EN, 1 << DMA_NRTR_SCRAMB_EN_VAL_SHIFT);
	WREG32(mmDMA_NRTR_NON_LIN_SCRAMB,
			1 << DMA_NRTR_NON_LIN_SCRAMB_EN_SHIFT);

	WREG32(mmPCI_NRTR_SCRAMB_EN, 1 << PCI_NRTR_SCRAMB_EN_VAL_SHIFT);
	WREG32(mmPCI_NRTR_NON_LIN_SCRAMB,
			1 << PCI_NRTR_NON_LIN_SCRAMB_EN_SHIFT);

	/*
	 * Workaround for H2 #HW-23 bug
	 * Set DMA max outstanding read requests to 240 on DMA CH 1.
	 * This limitation is still large enough to not affect Gen4 bandwidth.
	 * We need to only limit that DMA channel because the user can only read
	 * from Host using DMA CH 1
	 */
	WREG32(mmDMA_CH_1_CFG0, 0x0fff00F0);

	WREG32(mmTPC_PLL_CLK_RLX_0, 0x200020);

	goya->hw_cap_initialized |= HW_CAP_GOLDEN;
}