I 000051 55 2794          1704512079608 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704512079609 2024.01.06 03:34:39)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code d5d08987858382c2d5d7c78e81d3d6d2d1d3dcd383)
	(_ent
		(_time 1704512079606)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704512079623 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704512079624 2024.01.06 03:34:39)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code e5e0b4b6e5b2b2f3b2b7f1bfb1e2e7e6e6e3e1e3e0)
	(_ent
		(_time 1704512079621)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2088          1704512079635 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704512079636 2024.01.06 03:34:39)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code f5f0a3a5a6a2f4e2f7a6e7aff2f3a6f3a6f3f0f2f7)
	(_ent
		(_time 1704512079633)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_var(_int v_Count -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(13)(14)(15)(16))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(14)(16)(19)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704512079647 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704512079648 2024.01.06 03:34:39)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code f5f1a2a5a6a2f5e6f4a6e7aff2f3a1f6f6f2f7f3a3)
	(_ent
		(_time 1704512079645)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704512079662 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704512079663 2024.01.06 03:34:39)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 04015302535255170353155e060301070702050257)
	(_ent
		(_time 1704512079660)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704512079700 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704512079701 2024.01.06 03:34:39)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 333631363964642432637568623431356535303536)
	(_ent
		(_time 1704512079698)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704512079717 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704512079718 2024.01.06 03:34:39)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 4347114145151454444351191745164540454b4447)
	(_ent
		(_time 1704512079715)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704512174434 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704512174435 2024.01.06 03:36:14)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 42164a4015141555424050191644414546444b4414)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704512174455 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704512174456 2024.01.06 03:36:14)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 51055452550606470603450b055653525257555754)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2096          1704512174472 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704512174473 2024.01.06 03:36:14)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 61356361363660766332733b666732673267646663)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_var(_int v_Count -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(19)(20))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(14)(16)(19)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704512174497 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704512174498 2024.01.06 03:36:14)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 80d5838ed6d7809381d392da8786d48383878286d6)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704512174513 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704512174514 2024.01.06 03:36:14)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 90c4909fc3c6c18397c781ca9297959393969196c3)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704512174550 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704512174551 2024.01.06 03:36:14)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code affbfaf8f0f8f8b8aeffe9f4fea8ada9f9a9aca9aa)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704512174563 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704512174564 2024.01.06 03:36:14)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code bfeabaebece9e8a8b8bfade5ebb9eab9bcb9b7b8bb)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000049 55 2088          1704512477626 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704512477627 2024.01.06 03:41:17)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 9596979ac6c2948297c687cf9293c693c693909297)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_var(_int v_Count -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(19)(20))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(19)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000051 55 2794          1704512670076 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704512670077 2024.01.06 03:44:30)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 5a5852595e0c0d4d5a5848010e5c595d5e5c535c0c)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704512670095 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704512670096 2024.01.06 03:44:30)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 6a686f6a3e3d3d7c3d387e303e6d6869696c6e6c6f)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2088          1704512670113 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704512670114 2024.01.06 03:44:30)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 797b7b78262e786e7b2a6b237e7f2a7f2a7f7c7e7b)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_var(_int v_Count -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(13)(14)(15)(16)(19)(20)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(19)(20)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704512670133 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704512670134 2024.01.06 03:44:30)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 999a9a96c6ce998a98ca8bc39e9fcd9a9a9e9b9fcf)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704512670160 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704512670161 2024.01.06 03:44:30)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code a8aaa8fff3fef9bbafffb9f2aaafadababaea9aefb)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704512670200 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704512670201 2024.01.06 03:44:30)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code d7d58285d98080c0d687918c86d0d5d181d1d4d1d2)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704512670214 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704512670215 2024.01.06 03:44:30)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code e7e4e2b4e5b1b0f0e0e7f5bdb3e1b2e1e4e1efe0e3)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704512946551 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704512946552 2024.01.06 03:49:06)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 4f4e4f4d4c1918584f4d5d141b494c484b49464919)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704512946574 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704512946575 2024.01.06 03:49:06)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 6e6f636e3e393978393c7a343a696c6d6d686a686b)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3019          1704512946595 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704512946596 2024.01.06 03:49:06)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 7e7e757f7d297e6d7f2d6c2479782a7d7d797c7828)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704512946620 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704512946621 2024.01.06 03:49:06)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 9d9c95929acbcc8e9aca8cc79f9a989e9e9b9c9bce)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704512946645 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704512946646 2024.01.06 03:49:06)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code adacf0faf0fafabaacfdebf6fcaaafabfbabaeaba8)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704512946658 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704512946659 2024.01.06 03:49:06)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code bcbcb1e8eaeaebabbbbcaee6e8bae9babfbab4bbb8)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704512990086 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704512990087 2024.01.06 03:49:50)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 5a5e50595e0c0d4d5a5848010e5c595d5e5c535c0c)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704512990104 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704512990105 2024.01.06 03:49:50)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 797d7e78752e2e6f2e2b6d232d7e7b7a7a7f7d7f7c)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3019          1704512990120 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704512990121 2024.01.06 03:49:50)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 898c8887d6de899a88da9bd38e8fdd8a8a8e8b8fdf)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704512990146 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704512990147 2024.01.06 03:49:50)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 999d9b96c3cfc88a9ece88c39b9e9c9a9a9f989fca)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704512990172 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704512990173 2024.01.06 03:49:50)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code b8bcefecb9efefafb9e8fee3e9bfbabeeebebbbebd)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704512990190 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704512990191 2024.01.06 03:49:50)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code c8cdcf9dc59e9fdfcfc8da929cce9dcecbcec0cfcc)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513020655 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513020656 2024.01.06 03:50:20)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code ccc39499ca9a9bdbcccede9798cacfcbc8cac5ca9a)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513020668 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513020669 2024.01.06 03:50:20)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code dcd3898e8a8b8bca8b8ec88688dbdedfdfdad8dad9)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3019          1704513020684 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513020685 2024.01.06 03:50:20)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code ece2bfbfe9bbecffedbffeb6ebeab8efefebeeeaba)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513020697 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513020698 2024.01.06 03:50:20)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code fbf4ababfaadaae8fcaceaa1f9fcfef8f8fdfafda8)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513020721 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513020722 2024.01.06 03:50:20)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 0b040d0d505c5c1c0a5b4d505a0c090d5d0d080d0e)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513020736 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513020737 2024.01.06 03:50:20)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 1a144c1d4e4c4d0d1d1a08404e1c4f1c191c121d1e)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513025515 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513025516 2024.01.06 03:50:25)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code c89f959d959e9fdfc8cada939ccecbcfcccec1ce9e)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513025529 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513025530 2024.01.06 03:50:25)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code d7808785d58080c18085c38d83d0d5d4d4d1d3d1d2)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2110          1704513025541 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513025542 2024.01.06 03:50:25)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code e7b0b0b4b6b0e6f0e5b4f5bde0e1b4e1b4e1e2e0e5)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_var(_int v_Count -2 0 30(_prcs 0((i 0)))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(19)(20))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(19)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(0)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513025563 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513025564 2024.01.06 03:50:25)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code f7a1a1a7a6a0f7e4f6a4e5adf0f1a3f4f4f0f5f1a1)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513025579 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513025580 2024.01.06 03:50:25)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 06515200535057150151175c040103050500070055)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513025604 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513025605 2024.01.06 03:50:25)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 25722421297272322475637e742227237323262320)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513025617 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513025618 2024.01.06 03:50:25)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 35636430356362223235276f6133603336333d3231)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513081573 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513081574 2024.01.06 03:51:21)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code c6c8c793959091d1c6c4d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513081596 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513081597 2024.01.06 03:51:21)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code d6d8da84d58181c08184c28c82d1d4d5d5d0d2d0d3)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3019          1704513081615 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513081616 2024.01.06 03:51:21)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code e5eaefb6b6b2e5f6e4b6f7bfe2e3b1e6e6e2e7e3b3)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513081634 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513081635 2024.01.06 03:51:21)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 050b0d03535354160252145f070200060603040356)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513081654 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513081655 2024.01.06 03:51:21)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 141a4913194343031544524f451316124212171211)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513081668 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513081669 2024.01.06 03:51:21)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 242b2920257273332324367e7022712227222c2320)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513175727 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513175728 2024.01.06 03:52:55)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 92c2939dc5c4c585929080c9c694919596949b94c4)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513175742 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513175743 2024.01.06 03:52:55)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 92c29e9d95c5c584c5c086c8c69590919194969497)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3019          1704513175759 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513175760 2024.01.06 03:52:55)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code b2e3b8e6e6e5b2a1b3e1a0e8b5b4e6b1b1b5b0b4e4)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513175783 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513175784 2024.01.06 03:52:55)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code c191c894939790d2c696d09bc3c6c4c2c2c7c0c792)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513175808 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513175809 2024.01.06 03:52:55)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code e1b1bdb2e9b6b6f6e0b1a7bab0e6e3e7b7e7e2e7e4)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513175826 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513175827 2024.01.06 03:52:55)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code f0a1fca0f5a6a7e7f7f0e2aaa4f6a5f6f3f6f8f7f4)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513192530 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513192531 2024.01.06 03:53:12)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 2f2a772b2c7978382f2d3d747b292c282b29262979)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513192546 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513192547 2024.01.06 03:53:12)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 3f3a6a3a6c686829686d2b656b383d3c3c393b393a)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3019          1704513192564 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513192565 2024.01.06 03:53:12)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 4f4b1c4d4f184f5c4e1c5d1548491b4c4c484d4919)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513192581 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513192582 2024.01.06 03:53:12)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 5e5b0e5d58080f4d59094f045c595b5d5d585f580d)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513192604 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513192605 2024.01.06 03:53:12)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 7d78787c202a2a6a7c2d3b262c7a7f7b2b7b7e7b78)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513192619 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513192620 2024.01.06 03:53:12)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 8d89d883dcdbda9a8a8d9fd7d98bd88b8e8b858a89)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513199730 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513199731 2024.01.06 03:53:19)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 52515d5105040545525040090654515556545b5404)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513199744 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513199745 2024.01.06 03:53:19)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 626160626535357435307638366560616164666467)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2112          1704513199756 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513199757 2024.01.06 03:53:19)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 626167623635637560337038656431643164676560)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(19)(20)(21))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(19)(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513199777 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513199778 2024.01.06 03:53:19)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 8183858fd6d6819280d293db8687d58282868387d7)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513199795 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513199796 2024.01.06 03:53:19)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 9192969ec3c7c08296c680cb9396949292979097c2)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513199817 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513199818 2024.01.06 03:53:19)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code a1a2f3f6a9f6f6b6a0f1e7faf0a6a3a7f7a7a2a7a4)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513199830 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513199831 2024.01.06 03:53:19)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code b0b2b2e4b5e6e7a7b7b0a2eae4b6e5b6b3b6b8b7b4)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513239391 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513239392 2024.01.06 03:53:59)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 3b6b333e3c6d6c2c3b3929606f3d383c3f3d323d6d)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513239414 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513239415 2024.01.06 03:53:59)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 4a1a4f481e1d1d5c1d185e101e4d4849494c4e4c4f)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2112          1704513239429 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513239430 2024.01.06 03:53:59)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 5a0a58595d0d5b4d580b48005d5c095c095c5f5d58)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(13)(14)(15)(16)(19)(20)(21)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(19)(20)(21)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513239452 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513239453 2024.01.06 03:53:59)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 79287a78262e796a782a6b237e7f2d7a7a7e7b7f2f)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513239472 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513239473 2024.01.06 03:53:59)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 89d98987d3dfd89a8ede98d38b8e8c8a8a8f888fda)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513239502 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513239503 2024.01.06 03:53:59)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code a8f8fdffa9ffffbfa9f8eef3f9afaaaefeaeabaead)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513239517 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513239518 2024.01.06 03:53:59)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code b8e9bdecb5eeefafbfb8aae2ecbeedbebbbeb0bfbc)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000049 55 2112          1704513289160 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513289161 2024.01.06 03:54:49)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code a0f4a0f7f6f7a1b7a2f1b2faa7a6f3a6f3a6a5a7a2)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(13)(14)(15)(16)(19)(20)(21)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(19)(20)(21)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000049 55 2112          1704513325102 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513325103 2024.01.06 03:55:25)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 11131216464610061340034b161742174217141613)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(13)(14)(15)(16)(19)(20)(21)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(19)(20)(21)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000051 55 2794          1704513334850 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513334851 2024.01.06 03:55:34)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 1818171f454e4f0f181a0a434c1e1b1f1c1e111e4e)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513334869 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513334870 2024.01.06 03:55:34)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 37373532356060216065236d633035343431333132)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2112          1704513334885 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513334886 2024.01.06 03:55:34)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 47474245161046504516551d404114411441424045)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(19)(20)(21))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(19)(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513334898 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513334899 2024.01.06 03:55:34)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 47464345161047544614551d404113444440454111)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513334918 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513334919 2024.01.06 03:55:34)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 66666166333037756131773c646163656560676035)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513334949 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513334950 2024.01.06 03:55:34)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 8585d78b89d2d29284d5c3ded4828783d383868380)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513334962 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513334963 2024.01.06 03:55:34)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 9594979a95c3c282929587cfc193c09396939d9291)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2842          1704513424896 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513424897 2024.01.06 03:57:04)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code d782db85858180c0d7d6c58c83d1d4d0d3d1ded181)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 34)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"11111111111000001111100000000000"\))((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 53(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513424919 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513424920 2024.01.06 03:57:04)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code f6a3f7a6f5a1a1e0a1a4e2aca2f1f4f5f5f0f2f0f3)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2112          1704513424936 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513424937 2024.01.06 03:57:04)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 06530300565107110457145c010055005500030104)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(13)(14)(15)(16)(19)(20)(21))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(19)(20)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513424949 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513424950 2024.01.06 03:57:04)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 15411112464215061446074f121341161612171343)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513424972 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513424973 2024.01.06 03:57:04)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 25702221737374362272347f272220262623242376)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513424993 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513424994 2024.01.06 03:57:04)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 44111646491313534514021f154346421242474241)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513425006 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513425007 2024.01.06 03:57:05)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 44104646451213534344561e1042114247424c4340)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2842          1704513425498 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513425499 2024.01.06 03:57:05)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 386d393d656e6f2f38392a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 34)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"11111111111000001111100000000000"\))((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 53(_arch(_uni((i 1))))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513425517 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513425518 2024.01.06 03:57:05)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 481d444a451f1f5e1f1a5c121c4f4a4b4b4e4c4e4d)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2112          1704513425534 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513425535 2024.01.06 03:57:05)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 57025c54060056405506450d505104510451525055)
	(_ent
		(_time 1704512079632)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(13)(14)(15)(16)(19)(20)(21)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(19)(20)(21)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513425547 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513425548 2024.01.06 03:57:05)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 67336d67363067746634753d606133646460656131)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513425564 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513425565 2024.01.06 03:57:05)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 77227e76232126647020662d757072747471767124)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513425587 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513425588 2024.01.06 03:57:05)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 96c3ca9999c1c18197c6d0cdc7919490c090959093)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513425600 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513425601 2024.01.06 03:57:05)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 96c29a9995c0c181919684ccc290c39095909e9192)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704513553333 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513553334 2024.01.06 03:59:13)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 8cd8da82dadbdb9adbde98d6d88b8e8f8f8a888a89)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3019          1704513553357 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513553358 2024.01.06 03:59:13)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code abfefbfcaffcabb8aaf8b9f1acadffa8a8aca9adfd)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513553380 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513553381 2024.01.06 03:59:13)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code bbefe8efbaedeaa8bcecaae1b9bcbeb8b8bdbabde8)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513553408 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513553409 2024.01.06 03:59:13)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code da8edc88828d8dcddb8a9c818bddd8dc8cdcd9dcdf)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513553422 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513553423 2024.01.06 03:59:13)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code eabfbcb9bebcbdfdedeaf8b0beecbfece9ece2edee)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000044 55 5454          1704513553498 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513553499 2024.01.06 03:59:13)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 386c3f3d396f6f2f39687e63693f3a3e6e3e3b3e3d)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000051 55 2794          1704513603779 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513603780 2024.01.06 04:00:03)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code a1afa8f6f5f7f6b6a1a3b3faf5a7a2a6a5a7a8a7f7)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513603803 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513603804 2024.01.06 04:00:03)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code b1bfb5e5b5e6e6a7e6e3a5ebe5b6b3b2b2b7b5b7b4)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3019          1704513603834 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513603835 2024.01.06 04:00:03)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code d0dfd2828687d0c3d183c28ad7d684d3d3d7d2d686)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513603864 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513603865 2024.01.06 04:00:03)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code efe1eebceab9befce8b8feb5ede8eaecece9eee9bc)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5454          1704513603892 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513603893 2024.01.06 04:00:03)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 0f015a09505858180e5f49545e080d0959090c090a)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513603920 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513603921 2024.01.06 04:00:03)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 2e212b2a7e787939292e3c747a287b282d2826292a)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513612385 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513612386 2024.01.06 04:00:12)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 4314484115151454434151181745404447454a4515)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513612399 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513612400 2024.01.06 04:00:12)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 520554515505054405004608065550515154565457)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3019          1704513612418 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513612419 2024.01.06 04:00:12)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 623462623635627163317038656436616165606434)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513612432 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513612433 2024.01.06 04:00:12)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 722571732324236175256328707577717174737421)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 2577          1704513612463 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513612464 2024.01.06 04:00:12)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 91c7979e95c7c686969183cbc597c4979297999695)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513629573 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513629574 2024.01.06 04:00:29)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 66356a66353031716664743d3260656162606f6030)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513629587 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513629588 2024.01.06 04:00:29)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 76257777752121602124622c227174757570727073)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704513629598 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513629599 2024.01.06 04:00:29)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 76257077262177617427642c717025702570737174)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513629620 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513629621 2024.01.06 04:00:29)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 95c7929ac6c2958694c687cf9293c19696929793c3)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513629636 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513629637 2024.01.06 04:00:29)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code a5f6a1f2f3f3f4b6a2f2b4ffa7a2a0a6a6a3a4a3f6)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 2577          1704513629664 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513629665 2024.01.06 04:00:29)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code c496c591c59293d3c3c4d69e90c291c2c7c2ccc3c0)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513637038 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513637039 2024.01.06 04:00:37)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 8385888dd5d5d494838191d8d785808487858a85d5)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513637052 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513637053 2024.01.06 04:00:37)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 9395959c95c4c485c4c187c9c79491909095979596)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704513637065 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513637066 2024.01.06 04:00:37)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code a3a5a2f4f6f4a2b4a1f2b1f9a4a5f0a5f0a5a6a4a1)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513637077 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513637078 2024.01.06 04:00:37)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code b2b5b2e6e6e5b2a1b3e1a0e8b5b4e6b1b1b5b0b4e4)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513637098 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513637099 2024.01.06 04:00:37)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code c2c4c197939493d1c595d398c0c5c7c1c1c4c3c491)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704513637118 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513637119 2024.01.06 04:00:37)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code e1e7b7b2e9b6b6f6e0b1a7bab0e6e3e7b7e7e2e7e4)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513637138 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513637139 2024.01.06 04:00:37)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code f1f6f7a1f5a7a6e6f6f1e3aba5f7a4f7f2f7f9f6f5)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513642189 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513642190 2024.01.06 04:00:42)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code a8afa7fff5feffbfa8aabaf3fcaeabafacaea1aefe)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513642211 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513642212 2024.01.06 04:00:42)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code b7b0b5e3b5e0e0a1e0e5a3ede3b0b5b4b4b1b3b1b2)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704513642222 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513642223 2024.01.06 04:00:42)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code c7c0c2929690c6d0c596d59dc0c194c194c1c2c0c5)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513642235 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513642236 2024.01.06 04:00:42)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code d6d0d2848681d6c5d785c48cd1d082d5d5d1d4d080)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513642255 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513642256 2024.01.06 04:00:42)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code e6e1e1b5b3b0b7f5e1b1f7bce4e1e3e5e5e0e7e0b5)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704513642280 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513642281 2024.01.06 04:00:42)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 05025603095252120455435e540207035303060300)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513642292 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513642293 2024.01.06 04:00:42)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 15131612154342021215074f4113401316131d1211)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513689306 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513689307 2024.01.06 04:01:29)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code bde8e1e9bcebeaaabdbfafe6e9bbbebab9bbb4bbeb)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513689325 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513689326 2024.01.06 04:01:29)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code cc999d999a9b9bda9b9ed89698cbcecfcfcac8cac9)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704513689340 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513689341 2024.01.06 04:01:29)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code dc898a8ed98bddcbde8dce86dbda8fda8fdad9dbde)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513689353 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513689354 2024.01.06 04:01:29)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code ebbfbcb8efbcebf8eab8f9b1ecedbfe8e8ece9edbd)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(10)(7)(8)(9))(_sens(0)(10)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513689373 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513689374 2024.01.06 04:01:29)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code fbaeafabfaadaae8fcaceaa1f9fcfef8f8fdfafda8)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704513689406 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513689407 2024.01.06 04:01:29)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 1a4f181d424d4d0d1b4a5c414b1d181c4c1c191c1f)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513689418 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513689419 2024.01.06 04:01:29)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 2a7e782e7e7c7d3d2d2a38707e2c7f2c292c222d2e)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513693760 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513693761 2024.01.06 04:01:33)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 22712b2675747535222030797624212526242b2474)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513693778 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513693779 2024.01.06 04:01:33)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 31623534356666276663256b653633323237353734)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704513693790 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513693791 2024.01.06 04:01:33)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 41124243161640564310531b464712471247444643)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513693806 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513693807 2024.01.06 04:01:33)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 51035352060651425002430b565705525256535707)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513693829 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513693830 2024.01.06 04:01:33)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 60336160333631736737713a626765636366616633)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704513693850 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513693851 2024.01.06 04:01:33)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 70232471792727677120362b217772762676737675)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513693863 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513693864 2024.01.06 04:01:33)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 7f2d7b7e2c292868787f6d252b792a797c7977787b)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513884179 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513884180 2024.01.06 04:04:44)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code e8bde6bbb5bebfffe8eafab3bceeebefeceee1eebe)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513884200 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513884201 2024.01.06 04:04:44)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 07520b01055050115055135d530005040401030102)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2252          1704513884216 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513884217 2024.01.06 04:04:44)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 17421c10464016001546054d101144114411121015)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513884241 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513884242 2024.01.06 04:04:44)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 26722c22767126352775347c212072252521242070)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513884262 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513884263 2024.01.06 04:04:44)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 46134f44131017554111571c444143454540474015)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704513884284 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513884285 2024.01.06 04:04:44)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 55000956590202425405130e045257530353565350)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513884297 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513884298 2024.01.06 04:04:44)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 65316965653332726265773f3163306366636d6261)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704513945572 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704513945573 2024.01.06 04:05:45)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code c692c893959091d1c6c4d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704513945595 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704513945596 2024.01.06 04:05:45)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code d682d584d58181c08184c28c82d1d4d5d5d0d2d0d3)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704513945612 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704513945613 2024.01.06 04:05:45)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code e5b1e1b6b6b2e4f2e7b4f7bfe2e3b6e3b6e3e0e2e7)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3019          1704513945625 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704513945626 2024.01.06 04:05:45)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code f5a0f0a5a6a2f5e6f4a6e7aff2f3a1f6f6f2f7f3a3)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_trgt(7)(8)(9)(10))(_sens(0)(1)(3)(4)(5)(6)(10))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704513945647 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704513945648 2024.01.06 04:05:45)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 05510c03535354160252145f070200060603040356)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704513945669 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704513945670 2024.01.06 04:05:45)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 24707820297373332574627f752326227222272221)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704513945682 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704513945683 2024.01.06 04:05:45)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 34613831356263233334266e6032613237323c3330)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2794          1704515074791 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704515074792 2024.01.06 04:24:34)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code c999c29c959f9edec9cbdb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 52(_arch(_uni((i 1))))))
		(_prcs
			(line__55(_arch 0 0 55(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704515074816 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704515074817 2024.01.06 04:24:34)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code d989df8bd58e8ecf8e8bcd838ddedbdadadfdddfdc)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704515074838 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704515074839 2024.01.06 04:24:34)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code f8a8f9a8a6aff9effaa9eaa2fffeabfeabfefdfffa)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704515074865 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704515074866 2024.01.06 04:24:34)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 07560601565007140703155d000153040400050151)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704515074892 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704515074893 2024.01.06 04:24:34)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 27772523737176342070367d252022242421262174)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704515074916 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704515074917 2024.01.06 04:24:34)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 46161144491111514716001d174144401040454043)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704515074942 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704515074943 2024.01.06 04:24:34)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 56075155550001415156440c0250035055505e5152)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2746          1704515210392 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704515210393 2024.01.06 04:26:50)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 73757e7225252464737061282775707477757a7525)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 32)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 51(_arch(_uni((i 1))))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704515210416 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704515210417 2024.01.06 04:26:50)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 9294929d95c5c584c5c086c8c69590919194969497)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704515210434 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704515210435 2024.01.06 04:26:50)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code a2a4a5f5f6f5a3b5a0f3b0f8a5a4f1a4f1a4a7a5a0)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704515210447 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704515210448 2024.01.06 04:26:50)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code b1b6b7e5e6e6b1a2b1b5a3ebb6b7e5b2b2b6b3b7e7)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704515210473 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704515210474 2024.01.06 04:26:50)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code c1c7c494939790d2c696d09bc3c6c4c2c2c7c0c792)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704515210495 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704515210496 2024.01.06 04:26:50)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code e0e6b0b3e9b7b7f7e1b0a6bbb1e7e2e6b6e6e3e6e5)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704515210508 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704515210509 2024.01.06 04:26:50)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code f0f7f0a0f5a6a7e7f7f0e2aaa4f6a5f6f3f6f8f7f4)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2746          1704515321945 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704515321946 2024.01.06 04:28:41)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 2e7a2f2a2e7879392e2d3c757a282d292a28272878)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 32)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 51(_arch(_uni((i 1))))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704515321963 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704515321964 2024.01.06 04:28:41)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 4d19414f1c1a1a5b1a1f5917194a4f4e4e4b494b48)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704515321983 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704515321984 2024.01.06 04:28:41)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 5c08575f590b5d4b5e0d4e065b5a0f5a0f5a595b5e)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704515321995 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704515321996 2024.01.06 04:28:41)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 6c39666c693b6c7f6c687e366b6a386f6f6b6e6a3a)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704515322007 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704515322008 2024.01.06 04:28:42)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 6c38656c6c3a3d7f6b3b7d366e6b696f6f6a6d6a3f)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704515322027 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704515322028 2024.01.06 04:28:42)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 8bdfd785d0dcdc9c8adbcdd0da8c898ddd8d888d8e)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704515322040 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704515322041 2024.01.06 04:28:42)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 9bce9794cccdcc8c9c9b89c1cf9dce9d989d939c9f)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2746          1704515336657 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704515336658 2024.01.06 04:28:56)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code acfca4fbaafafbbbacafbef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 32)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00100000000000000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 51(_arch(_uni((i 1))))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704515336670 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704515336671 2024.01.06 04:28:56)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code bcecb9e8eaebebaaebeea8e6e8bbbebfbfbab8bab9)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704515336682 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704515336683 2024.01.06 04:28:56)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code cc9cce99c99bcddbce9dde96cbca9fca9fcac9cbce)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704515336695 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704515336696 2024.01.06 04:28:56)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code cc9dcf99c99bccdfccc8de96cbca98cfcfcbceca9a)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704515336707 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704515336708 2024.01.06 04:28:56)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code db8bdb89da8d8ac8dc8cca81d9dcded8d8dddadd88)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704515336728 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704515336729 2024.01.06 04:28:56)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code faaaafaaa2adadedfbaabca1abfdf8fcacfcf9fcff)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704515336743 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704515336744 2024.01.06 04:28:56)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 0a5b0c0c5e5c5d1d0d0a18505e0c5f0c090c020d0e)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2698          1704515784540 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704515784541 2024.01.06 04:36:24)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 3f6a313a3c6968283f3b2d646b393c383b39363969)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 31)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704515784566 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704515784567 2024.01.06 04:36:24)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 4f1a4c4d1c181859181d5b151b484d4c4c494b494a)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704515784582 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704515784583 2024.01.06 04:36:24)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 5e0b5a5d5d095f495c0f4c0459580d580d585b595c)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704515784594 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704515784595 2024.01.06 04:36:24)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 6e3a6b6e6d396e7d6e6a7c3469683a6d6d696c6838)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704515784610 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704515784611 2024.01.06 04:36:24)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 7d287b7c7a2b2c6e7a2a6c277f7a787e7e7b7c7b2e)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704515784631 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704515784632 2024.01.06 04:36:24)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 8dd8de83d0dada9a8cddcbd6dc8a8f8bdb8b8e8b88)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704515784651 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704515784652 2024.01.06 04:36:24)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code acf8affbfafafbbbabacbef6f8aaf9aaafaaa4aba8)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2606          1704515898794 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704515898795 2024.01.06 04:38:18)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 89878587d5dfde9e898d9bd2dd8f8a8e8d8f808fdf)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 31)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704515898817 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704515898818 2024.01.06 04:38:18)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 9997989695cece8fcecb8dc3cd9e9b9a9a9f9d9f9c)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704515898833 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704515898834 2024.01.06 04:38:18)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code a8a6aefff6ffa9bfaaf9baf2afaefbaefbaeadafaa)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704515898846 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704515898847 2024.01.06 04:38:18)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code b8b7bfece6efb8abb8bcaae2bfbeecbbbbbfbabeee)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704515898861 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704515898862 2024.01.06 04:38:18)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code c7c9c392939196d4c090d69dc5c0c2c4c4c1c6c194)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704515898887 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704515898888 2024.01.06 04:38:18)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code e7e9b6b4e9b0b0f0e6b7a1bcb6e0e5e1b1e1e4e1e2)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704515898900 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704515898901 2024.01.06 04:38:18)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code f6f9f7a6f5a0a1e1f1f6e4aca2f0a3f0f5f0fef1f2)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2606          1704515905057 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704515905058 2024.01.06 04:38:25)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 030c5f0555555414030711585705000407050a0555)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 31)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704515905071 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704515905072 2024.01.06 04:38:25)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 121d43151545450445400648461510111114161417)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704515905087 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704515905088 2024.01.06 04:38:25)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 222d74267675233520733078252471247124272520)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704515905099 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704515905100 2024.01.06 04:38:25)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 222c75267675223122263078252476212125202474)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704515905111 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704515905112 2024.01.06 04:38:25)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 313e6534636760223666206b333634323237303762)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704515905133 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704515905134 2024.01.06 04:38:25)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 414e4043491616564011071a104643471747424744)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704515905147 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704515905148 2024.01.06 04:38:25)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 515f0052550706465651430b055704575257595655)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2606          1704516812014 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704516812015 2024.01.06 04:53:32)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code cccdc199ca9a9bdbccc8de9798cacfcbc8cac5ca9a)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 31)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00100000000111111111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 50(_arch(_uni((i 1))))))
		(_prcs
			(line__53(_arch 0 0 53(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704516812034 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704516812035 2024.01.06 04:53:32)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code dbdadb898c8c8ccd8c89cf818fdcd9d8d8dddfddde)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704516812054 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704516812055 2024.01.06 04:53:32)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code ebeaecb8efbceafce9baf9b1ecedb8edb8edeeece9)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704516812068 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704516812069 2024.01.06 04:53:32)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code fbfbfdabffacfbe8fbffe9a1fcfdaff8f8fcf9fdad)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704516812091 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704516812092 2024.01.06 04:53:32)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 1a1b1e1d184c4b091d4d0b40181d1f19191c1b1c49)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704516812115 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704516812116 2024.01.06 04:53:32)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 2928782d297e7e3e28796f72782e2b2f7f2f2a2f2c)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704516812129 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704516812130 2024.01.06 04:53:32)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 3939383c356f6e2e3e392b636d3f6c3f3a3f313e3d)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704516967225 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704516967226 2024.01.06 04:56:07)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 0f5d08095c585819585d1b555b080d0c0c090b090a)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704516967244 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704516967245 2024.01.06 04:56:07)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 2e7c2e2a2d792f392c7f3c7429287d287d282b292c)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704516967263 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704516967264 2024.01.06 04:56:07)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 3e6d3f3b3d693e2d3e3a2c6439386a3d3d393c3868)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704516967285 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704516967286 2024.01.06 04:56:07)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 4d1f4f4f4a1b1c5e4a1a5c174f4a484e4e4b4c4b1e)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704516967306 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704516967307 2024.01.06 04:56:07)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 6d3f3a6d303a3a7a6c3d2b363c6a6f6b3b6b6e6b68)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704516967319 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704516967320 2024.01.06 04:56:07)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 6d3e6a6d3c3b3a7a6a6d7f37396b386b6e6b656a69)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704516977254 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704516977255 2024.01.06 04:56:17)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 3e6e6b3b6e696928696c2a646a393c3d3d383a383b)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704516977269 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704516977270 2024.01.06 04:56:17)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 4e1e1c4c4d194f594c1f5c1449481d481d484b494c)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704516977284 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704516977285 2024.01.06 04:56:17)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 5d0c0e5e5f0a5d4e5d594f075a5b095e5e5a5f5b0b)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704516977304 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704516977305 2024.01.06 04:56:17)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 7d2d2d7c7a2b2c6e7a2a6c277f7a787e7e7b7c7b2e)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704516977328 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704516977329 2024.01.06 04:56:17)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 8cdc8982d6dbdb9b8ddccad7dd8b8e8ada8a8f8a89)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704516977344 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704516977345 2024.01.06 04:56:17)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 9ccdc993cacacb8b9b9c8ec6c89ac99a9f9a949b98)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704517004873 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704517004874 2024.01.06 04:56:44)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 27272523257070317075337d732025242421232122)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704517004888 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704517004889 2024.01.06 04:56:44)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 37373232666036203566256d303164316431323035)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704517004905 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704517004906 2024.01.06 04:56:44)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 46474244161146554642541c414012454541444010)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704517004918 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704517004919 2024.01.06 04:56:44)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 56565155030007455101470c545153555550575005)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704517004940 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704517004941 2024.01.06 04:56:44)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 66663466693131716736203d376164603060656063)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704517004954 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704517004955 2024.01.06 04:56:44)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 75747774752322627275672f2173207376737d7271)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2702          1704517016239 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704517016240 2024.01.06 04:56:56)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 86898d88d5d0d191868594ddd280858182808f80d0)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 33)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000000000010000000000000000"\))((_string \"00010011111000111111100000000000"\))((_string \"00010000000000100000000000000000"\))((_string \"00010011111001001111100000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010011111001111111100000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00010011111010001111100000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010011111010111111100000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00010011111011001111100000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010011111011111111100000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00010011111100001111100000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010011111100111111100000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00010011111101001111100000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010011111101111111100000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00010011111110001111100000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010011111110111111100000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00010011111111001111100000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00100000000111111111100000000000"\))((_string \"00010000000111100000000000000000"\))((_string \"00100000000000000000000000000000"\))((_string \"11111111111000001111100000000000"\))))))
		(_sig(_int instruction_pointer -2 0 51(_arch(_uni((i 1))))))
		(_prcs
			(line__54(_arch 0 0 54(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704519417406 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704519417407 2024.01.06 05:36:57)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 1a1f181d4e4d4d0c4d480e404e1d1819191c1e1c1f)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704519417425 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704519417426 2024.01.06 05:36:57)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 2a2f2f2e2d7d2b3d287b38702d2c792c792c2f2d28)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704519417451 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704519417452 2024.01.06 05:36:57)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 494d4d4b161e495a494d5b134e4f1d4a4a4e4b4f1f)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704519417469 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704519417470 2024.01.06 05:36:57)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 595c5e5a030f084a5e0e48035b5e5c5a5a5f585f0a)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704519417496 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704519417497 2024.01.06 05:36:57)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 787d2a79792f2f6f79283e23297f7a7e2e7e7b7e7d)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704519417514 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704519417515 2024.01.06 05:36:57)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 888c8a8685dedf9f8f889ad2dc8edd8e8b8e808f8c)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704519423989 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704519423990 2024.01.06 05:37:03)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code ccce9e999a9b9bda9b9ed89698cbcecfcfcac8cac9)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704519424003 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704519424004 2024.01.06 05:37:04)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code dcde898ed98bddcbde8dce86dbda8fda8fdad9dbde)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704519424023 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704519424024 2024.01.06 05:37:04)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code fbf8afabffacfbe8fbffe9a1fcfdaff8f8fcf9fdad)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704519424042 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704519424043 2024.01.06 05:37:04)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 0b080a0d0a5d5a180c5c1a51090c0e08080d0a0d58)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704519424064 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704519424065 2024.01.06 05:37:04)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 1b184f1c404c4c0c1a4b5d404a1c191d4d1d181d1e)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704519424078 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704519424079 2024.01.06 05:37:04)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 2a282e2e7e7c7d3d2d2a38707e2c7f2c292c222d2e)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704519434838 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704519434839 2024.01.06 05:37:14)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 38396d3d356f6f2e6f6a2c626c3f3a3b3b3e3c3e3d)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704519434853 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704519434854 2024.01.06 05:37:14)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 47461545161046504516551d404114411441424045)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704519434872 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704519434873 2024.01.06 05:37:14)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 57570454060057445753450d505103545450555101)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704519434886 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704519434887 2024.01.06 05:37:14)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 67663767333136746030763d656062646461666134)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704519434908 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704519434909 2024.01.06 05:37:14)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 76777377792121617726302d277174702070757073)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704519434928 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704519434929 2024.01.06 05:37:14)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 8686d38885d0d191818694dcd280d38085808e8182)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704519444691 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704519444692 2024.01.06 05:37:24)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code acfba5fbaafafbbbacabbef7f8aaafaba8aaa5aafa)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704519444717 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704519444718 2024.01.06 05:37:24)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code cb9ccf9e9c9c9cdd9c99df919fccc9c8c8cdcfcdce)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704519444733 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704519444734 2024.01.06 05:37:24)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code da8dd988dd8ddbcdd88bc880dddc89dc89dcdfddd8)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704519444747 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704519444748 2024.01.06 05:37:24)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code eabce8b9edbdeaf9eaeef8b0edecbee9e9ede8ecbc)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704519444760 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704519444761 2024.01.06 05:37:24)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code faadfbaaf8acabe9fdadeba0f8fdfff9f9fcfbfca9)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704519444785 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704519444786 2024.01.06 05:37:24)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 095e5c0f095e5e1e08594f52580e0b0f5f0f0a0f0c)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704519444804 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704519444805 2024.01.06 05:37:24)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 194f1c1e154f4e0e1e190b434d1f4c1f1a1f111e1d)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704519929775 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704519929776 2024.01.06 05:45:29)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 91979f9ec5c7c686919683cac597929695979897c7)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704519929789 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704519929790 2024.01.06 05:45:29)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 9197929e95c6c687c6c385cbc59693929297959794)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704519929805 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704519929806 2024.01.06 05:45:29)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code b1b7b5e5e6e6b0a6b3e0a3ebb6b7e2b7e2b7b4b6b3)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704519929818 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704519929819 2024.01.06 05:45:29)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code b1b6b4e5e6e6b1a2b1b5a3ebb6b7e5b2b2b6b3b7e7)
	(_ent
		(_time 1704512079644)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704519929834 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704519929835 2024.01.06 05:45:29)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code c0c6c695939691d3c797d19ac2c7c5c3c3c6c1c693)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704519929856 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704519929857 2024.01.06 05:45:29)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code dfd98c8d808888c8de8f99848ed8ddd989d9dcd9da)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704519929869 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704519929870 2024.01.06 05:45:29)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code efe8ecbcbcb9b8f8e8effdb5bbe9bae9ece9e7e8eb)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704519978505 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704519978506 2024.01.06 05:46:18)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code e0b5ecb3b5b6b7f7e0e7f2bbb4e6e3e7e4e6e9e6b6)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704519978520 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704519978521 2024.01.06 05:46:18)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code f0a5f1a0f5a7a7e6a7a2e4aaa4f7f2f3f3f6f4f6f5)
	(_ent
		(_time 1704512079620)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704519978537 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704519978538 2024.01.06 05:46:18)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code ffaaf9afffa8fee8fdaeeda5f8f9acf9acf9faf8fd)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3211          1704519978556 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704519978557 2024.01.06 05:46:18)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 1f4b1b181f481f0c1f1b0d4518194b1c1c181d1949)
	(_ent
		(_time 1704519978554)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704519978584 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704519978585 2024.01.06 05:46:18)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 2e7b292a28787f3d29793f742c292b2d2d282f287d)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704519978605 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704519978606 2024.01.06 05:46:18)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 4d181f4f101a1a5a4c1d0b161c4a4f4b1b4b4e4b48)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704519978619 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704519978620 2024.01.06 05:46:18)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 5d095f5e0c0b0a4a5a5d4f07095b085b5e5b555a59)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704519992628 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704519992629 2024.01.06 05:46:32)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 0d5d500b0c5b5a1a0d0a1f56590b0e0a090b040b5b)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1146          1704519992642 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704519992643 2024.01.06 05:46:32)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 1d4d4d1a4c4a4a0b4a4f0947491a1f1e1e1b191b18)
	(_ent
		(_time 1704519992640)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704519992654 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704519992655 2024.01.06 05:46:32)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 2c7c7b28297b2d3b2e7d3e762b2a7f2a7f2a292b2e)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3211          1704519992667 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704519992668 2024.01.06 05:46:32)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 3c6d6a39396b3c2f3c382e663b3a683f3f3b3e3a6a)
	(_ent
		(_time 1704519978553)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704519992680 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704519992681 2024.01.06 05:46:32)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 4c1c194e4c1a1d5f4b1b5d164e4b494f4f4a4d4a1f)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704519992702 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704519992703 2024.01.06 05:46:32)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 5b0b5b58000c0c4c5a0b1d000a5c595d0d5d585d5e)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704519992720 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704519992721 2024.01.06 05:46:32)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 6b3a3b6b3c3d3c7c6c6b79313f6d3e6d686d636c6f)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704519996107 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704519996108 2024.01.06 05:46:36)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code a9aff1fef5fffebea9aebbf2fdafaaaeadafa0afff)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1146          1704519996120 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704519996121 2024.01.06 05:46:36)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code b9bfecedb5eeeeafeeebade3edbebbbababfbdbfbc)
	(_ent
		(_time 1704519992639)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704519996132 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704519996133 2024.01.06 05:46:36)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code b9bfebede6eeb8aebbe8abe3bebfeabfeabfbcbebb)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3211          1704519996145 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704519996146 2024.01.06 05:46:36)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code c9ce9a9c969ec9dac9cddb93cecf9dcacacecbcf9f)
	(_ent
		(_time 1704519978553)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704519996157 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704519996158 2024.01.06 05:46:36)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code d8de888a838e89cbdf8fc982dadfdddbdbded9de8b)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704519996179 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704519996180 2024.01.06 05:46:36)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code f8fefda8f9afafeff9a8bea3a9fffafeaefefbfefd)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704519996193 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704519996194 2024.01.06 05:46:36)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code f8ffada8f5aeafeffff8eaa2acfeadfefbfef0fffc)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704520005669 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704520005670 2024.01.06 05:46:45)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 04010d02555253130403165f5002070300020d0252)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1146          1704520005683 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704520005684 2024.01.06 05:46:45)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 14111013154343024346004e401316171712101211)
	(_ent
		(_time 1704519992639)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704520005694 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704520005695 2024.01.06 05:46:45)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 14111713464315031645064e131247124712111316)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3211          1704520005712 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704520005713 2024.01.06 05:46:45)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 333731366664332033372169343567303034313565)
	(_ent
		(_time 1704519978553)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704520005734 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704520005735 2024.01.06 05:46:45)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 424743401314135145155318404547414144434411)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704520005755 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704520005756 2024.01.06 05:46:45)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 525706515905054553021409035550540454515457)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704520005768 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704520005769 2024.01.06 05:46:45)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 6266666265343575656270383664376461646a6566)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704520037813 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704520037814 2024.01.06 05:47:17)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 91c6cc9ec5c7c686919683cac597929695979897c7)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704520037827 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704520037828 2024.01.06 05:47:17)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code a0f7f0f7a5f7f7b6f7f2b4faf4a7a2a3a3a6a4a6a5)
	(_ent
		(_time 1704520037825)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2268          1704520037844 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704520037845 2024.01.06 05:47:17)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code b0e7e7e4e6e7b1a7b2e1a2eab7b6e3b6e3b6b5b7b2)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704520037858 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704520037859 2024.01.06 05:47:17)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code bfe9e9ebbfe8bfacbfbbade5b8b9ebbcbcb8bdb9e9)
	(_ent
		(_time 1704520037854)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704520037877 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704520037878 2024.01.06 05:47:17)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code cf989a9aca999edcc898de95cdc8caccccc9cec99c)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704520037899 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704520037900 2024.01.06 05:47:17)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code eeb9eebdb2b9b9f9efbea8b5bfe9ece8b8e8ede8eb)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704520037913 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704520037914 2024.01.06 05:47:17)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code eeb8bebdbeb8b9f9e9eefcb4bae8bbe8ede8e6e9ea)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704520178671 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704520178672 2024.01.06 05:49:38)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code cc9ec699ca9a9bdbcccbde9798cacfcbc8cac5ca9a)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704520178689 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704520178690 2024.01.06 05:49:38)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code dc8edb8e8a8b8bca8b8ec88688dbdedfdfdad8dad9)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3213          1704520178710 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704520178711 2024.01.06 05:49:38)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code ebb8eab8efbcebf8ebeff9b1ecedbfe8e8ece9edbd)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704520178733 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704520178734 2024.01.06 05:49:38)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 0a580f0c085c5b190d5d1b50080d0f09090c0b0c59)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704520178755 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704520178756 2024.01.06 05:49:38)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 1a484a1d424d4d0d1b4a5c414b1d181c4c1c191c1f)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704520178772 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704520178773 2024.01.06 05:49:38)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 396a393c356f6e2e3e392b636d3f6c3f3a3f313e3d)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704520185571 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704520185572 2024.01.06 05:49:45)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code c6959a93959091d1c6c1d49d92c0c5c1c2c0cfc090)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704520185585 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704520185586 2024.01.06 05:49:45)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code c6959793c59191d09194d29c92c1c4c5c5c0c2c0c3)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3213          1704520185607 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704520185608 2024.01.06 05:49:45)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code e5b7b2b6b6b2e5f6e5e1f7bfe2e3b1e6e6e2e7e3b3)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704520185624 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704520185625 2024.01.06 05:49:45)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code f5a6a1a5a3a3a4e6f2a2e4aff7f2f0f6f6f3f4f3a6)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704520185646 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704520185647 2024.01.06 05:49:45)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 05560703095252120455435e540207035303060300)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704520185661 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704520185662 2024.01.06 05:49:45)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 14464613154243031314064e4012411217121c1310)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704520198129 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704520198130 2024.01.06 05:49:58)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code c9ce969c959f9edec9cedb929dcfcacecdcfc0cf9f)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704520198143 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704520198144 2024.01.06 05:49:58)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code d9de8b8bd58e8ecf8e8bcd838ddedbdadadfdddfdc)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3213          1704520198165 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704520198166 2024.01.06 05:49:58)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code f8feaca8a6aff8ebf8fceaa2fffeacfbfbfffafeae)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704520198182 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704520198183 2024.01.06 05:49:58)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 080c090e535e591b0f5f19520a0f0d0b0b0e090e5b)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704520198207 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704520198208 2024.01.06 05:49:58)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 17134310194040001647514c461015114111141112)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704520198222 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704520198223 2024.01.06 05:49:58)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 27222323257170302027357d7321722124212f2023)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704520206426 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704520206427 2024.01.06 05:50:06)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 32303b3765646525323520696634313536343b3464)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704520206439 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704520206440 2024.01.06 05:50:06)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 424046404515155415105618164540414144464447)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3213          1704520206456 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704520206457 2024.01.06 05:50:06)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 51525352060651425155430b565705525256535707)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704520206469 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704520206470 2024.01.06 05:50:06)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 61636061333730726636703b636664626267606732)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704520206490 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704520206491 2024.01.06 05:50:06)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 70722471792727677120362b217772762676737675)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704520206505 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704520206506 2024.01.06 05:50:06)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 8083848e85d6d797878092dad486d5868386888784)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704520214555 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704520214556 2024.01.06 05:50:14)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code fffca0affca9a8e8fff8eda4abf9fcf8fbf9f6f9a9)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704520214569 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704520214570 2024.01.06 05:50:14)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code fffcadafaca8a8e9a8adeba5abf8fdfcfcf9fbf9fa)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000046 55 3213          1704520214584 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704520214585 2024.01.06 05:50:14)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 0e0f0c080d590e1d0e0a1c5409085a0d0d090c0858)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704520214598 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704520214599 2024.01.06 05:50:14)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 1e1e1f1918484f0d19490f441c191b1d1d181f184d)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704520214620 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704520214621 2024.01.06 05:50:14)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 3d3d6938606a6a2a3c6d7b666c3a3f3b6b3b3e3b38)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704520214635 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704520214636 2024.01.06 05:50:14)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 4d4c494f1c1b1a5a4a4d5f17194b184b4e4b454a49)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704520222867 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704520222868 2024.01.06 05:50:22)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 77797e76252120607770652c2371747073717e7121)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704520222881 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704520222882 2024.01.06 05:50:22)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 77797376752020612025632d237075747471737172)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2324          1704520222897 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704520222898 2024.01.06 05:50:22)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 87898489d6d08690848195dd8081d481d481828085)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22)(23))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)(23)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704520222919 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704520222920 2024.01.06 05:50:22)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code a6a9a4f1f6f1a6b5a6a2b4fca1a0f2a5a5a1a4a0f0)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704520222931 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704520222932 2024.01.06 05:50:22)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code b6b8b7e2e3e0e7a5b1e1a7ecb4b1b3b5b5b0b7b0e5)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704520222952 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704520222953 2024.01.06 05:50:22)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code c5cb9190c99292d2c495839e94c2c7c393c3c6c3c0)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704520222965 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704520222966 2024.01.06 05:50:22)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code d5dad187d58382c2d2d5c78f81d380d3d6d3ddd2d1)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704520339002 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704520339003 2024.01.06 05:52:19)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 14161b13454243031413064f4012171310121d1242)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704520339016 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704520339017 2024.01.06 05:52:19)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 24262620257373327376307e702326272722202221)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704520339032 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704520339033 2024.01.06 05:52:19)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 333136366664322430352169343560356035363431)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704520339055 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704520339056 2024.01.06 05:52:19)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 535057500604534053574109545507505054515505)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704520339072 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704520339073 2024.01.06 05:52:19)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 626065623334337165357338606567616164636431)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704520339092 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704520339093 2024.01.06 05:52:19)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 727020737925256573223429237570742474717477)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704520339105 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704520339106 2024.01.06 05:52:19)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 8182838f85d7d696868193dbd587d4878287898685)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704521279157 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704521279158 2024.01.06 06:07:59)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 909fcc9fc5c6c787909682cbc496939794969996c6)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000001000100000000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00100000000010000000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00100000000010110000000000000000"\))((_string \"00100000000011000000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00100000000011110000000000000000"\))((_string \"00100000000100000000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00100000000100110000000000000000"\))((_string \"00100000000101000000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00100000000101110000000000000000"\))((_string \"00100000000110000000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00100000000110110000000000000000"\))((_string \"00100000000111000000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111010000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 48(_arch(_uni((i 1))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704521279185 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704521279186 2024.01.06 06:07:59)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code b0bfe1e4b5e7e7a6e7e2a4eae4b7b2b3b3b6b4b6b5)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704521279203 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704521279204 2024.01.06 06:07:59)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code bfb0e9ebbfe8bea8bcb9ade5b8b9ecb9ecb9bab8bd)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704521279222 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704521279223 2024.01.06 06:07:59)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code cfc1989acf98cfdccfcbdd95c8c99bccccc8cdc999)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704521279239 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704521279240 2024.01.06 06:07:59)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code ded18a8cd8888fcdd989cf84dcd9dbddddd8dfd88d)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704521279263 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704521279264 2024.01.06 06:07:59)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code fef1ffaea2a9a9e9ffaeb8a5aff9fcf8a8f8fdf8fb)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704521279284 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704521279285 2024.01.06 06:07:59)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 0d035f0b5c5b5a1a0a0d1f57590b580b0e0b050a09)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2602          1704521335436 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704521335437 2024.01.06 06:08:55)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 6a6b326a6e3c3d7d6a6c78313e6c696d6e6c636c3c)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000001000100000000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00100000000010000000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00100000000010110000000000000000"\))((_string \"00100000000011000000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00100000000011110000000000000000"\))((_string \"00100000000100000000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00100000000100110000000000000000"\))((_string \"00100000000101000000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00100000000101110000000000000000"\))((_string \"00100000000110000000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00100000000110110000000000000000"\))((_string \"00100000000111000000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111010000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 48(_arch(_uni((i 1))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704521335460 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704521335461 2024.01.06 06:08:55)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 79782c78752e2e6f2e2b6d232d7e7b7a7a7f7d7f7c)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704521335477 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704521335478 2024.01.06 06:08:55)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 8988db87d6de889e8a8f9bd38e8fda8fda8f8c8e8b)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704521335489 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704521335490 2024.01.06 06:08:55)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 9898cb97c6cf988b989c8ac29f9ecc9b9b9f9a9ece)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704521335506 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704521335507 2024.01.06 06:08:55)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code a8a9f8fff3fef9bbafffb9f2aaafadababaea9aefb)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704521335528 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704521335529 2024.01.06 06:08:55)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code c7c6c292c99090d0c697819c96c0c5c191c1c4c1c2)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704521335540 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704521335541 2024.01.06 06:08:55)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code d7d78285d58180c0d0d7c58d83d182d1d4d1dfd0d3)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2602          1704521577185 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704521577186 2024.01.06 06:12:57)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code c0c49895959697d7c0c6d29b94c6c3c7c4c6c9c696)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000001000100000000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00100000000010000000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00100000000010110000000000000000"\))((_string \"00100000000011000000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00100000000011110000000000000000"\))((_string \"00100000000100000000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00100000000100110000000000000000"\))((_string \"00100000000101000000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00100000000101110000000000000000"\))((_string \"00100000000110000000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00100000000110110000000000000000"\))((_string \"00100000000111000000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 48(_arch(_uni((i 1))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704521577199 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704521577200 2024.01.06 06:12:57)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code cfcb9a9a9c9898d9989ddb959bc8cdccccc9cbc9ca)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704521577215 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704521577216 2024.01.06 06:12:57)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code dfdb8d8ddf88dec8dcd9cd85d8d98cd98cd9dad8dd)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704521577228 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704521577229 2024.01.06 06:12:57)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code eeebbdbdedb9eefdeeeafcb4e9e8baedede9ece8b8)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704521577249 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704521577250 2024.01.06 06:12:57)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code fefaaeaef8a8afedf9a9efa4fcf9fbfdfdf8fff8ad)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704521577269 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704521577270 2024.01.06 06:12:57)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 0e0a0808525959190f5e48555f090c0858080d080b)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704521577282 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704521577283 2024.01.06 06:12:57)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 1d184b1a4c4b4a0a1a1d0f47491b481b1e1b151a19)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2602          1704521579891 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704521579892 2024.01.06 06:12:59)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 4f4a434d4c1918584f495d141b494c484b49464919)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000001000100000000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00100000000010000000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00100000000010110000000000000000"\))((_string \"00100000000011000000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00100000000011110000000000000000"\))((_string \"00100000000100000000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00100000000100110000000000000000"\))((_string \"00100000000101000000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00100000000101110000000000000000"\))((_string \"00100000000110000000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00100000000110110000000000000000"\))((_string \"00100000000111000000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 48(_arch(_uni((i 1))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704521579906 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704521579907 2024.01.06 06:12:59)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 5e5b5f5d0e090948090c4a040a595c5d5d585a585b)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704521579919 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704521579920 2024.01.06 06:12:59)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 6e6b686e6d396f796d687c3469683d683d686b696c)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704521579937 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704521579938 2024.01.06 06:12:59)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 7e7a797f7d297e6d7e7a6c2479782a7d7d797c7828)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704521579950 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704521579951 2024.01.06 06:12:59)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 8d8889838adbdc9e8ada9cd78f8a888e8e8b8c8bde)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704521579972 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704521579973 2024.01.06 06:12:59)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 9d98cc92c0caca8a9ccddbc6cc9a9f9bcb9b9e9b98)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704521579985 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704521579986 2024.01.06 06:12:59)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code aca8adfbfafafbbbabacbef6f8aaf9aaafaaa4aba8)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704521794366 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704521794367 2024.01.06 06:16:34)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 131245141544440544410749471411101015171516)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704521794390 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704521794391 2024.01.06 06:16:34)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 333262366664322430352169343560356035363431)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22)(23))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704521794408 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704521794409 2024.01.06 06:16:34)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 424212401615425142465018454416414145404414)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704521794425 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704521794426 2024.01.06 06:16:34)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 525301510304034155054308505557515154535401)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704521794448 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704521794449 2024.01.06 06:16:34)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 71707770792626667021372a207673772777727774)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704521794462 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704521794463 2024.01.06 06:16:34)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 8181d78f85d7d696868193dbd587d4878287898685)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2602          1704521808193 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704521808194 2024.01.06 06:16:48)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 184c101f454e4f0f181e0a434c1e1b1f1c1e111e4e)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000001010000000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000001010010000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 48(_arch(_uni((i 1))))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704521884350 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704521884351 2024.01.06 06:18:04)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 94c6c19b95c3c382c3c680cec09396979792909291)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704521884371 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704521884372 2024.01.06 06:18:04)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code b3e1e1e7e6e4b2a4b0b5a1e9b4b5e0b5e0b5b6b4b1)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22)(23))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704521884386 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704521884387 2024.01.06 06:18:04)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code c39090969694c3d0c3c7d199c4c597c0c0c4c1c595)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704521884403 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704521884404 2024.01.06 06:18:04)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code d2808280838483c1d585c388d0d5d7d1d1d4d3d481)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704521884424 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704521884425 2024.01.06 06:18:04)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code e2b0e7b1e9b5b5f5e3b2a4b9b3e5e0e4b4e4e1e4e7)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704521884439 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704521884440 2024.01.06 06:18:04)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code f2a1a7a2f5a4a5e5f5f2e0a8a6f4a7f4f1f4faf5f6)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704521896753 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704521896754 2024.01.06 06:18:16)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 0a0c510c0e5c5d1d0a0f18515e0c090d0e0c030c5c)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000010000100000000000000000"\))((_string \"00100000000000001100000000000000"\))((_string \"00100000000000010000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000001100000000000000000000"\))((_string \"00100000000000011100000000000000"\))((_string \"00100000000000100000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00010000001100100000000000000000"\))((_string \"00100000000000101100000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00010000001101000000000000000000"\))((_string \"00010000001110000000000000000000"\))((_string \"00100000000000111100000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000010000100000000000000000"\))((_string \"00010000010010000000000000000000"\))((_string \"00100000000001001100000000000000"\))((_string \"00100000000001010000000000000000"\))((_string \"00010000010010100000000000000000"\))((_string \"00010000010100000000000000000000"\))((_string \"00100000000001011100000000000000"\))((_string \"00100000000001100000000000000000"\))((_string \"00010000010100010000000000000000"\))((_string \"00010000010101000000000000000000"\))((_string \"00100000000001101100000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00010000010110000000000000000000"\))((_string \"00010000010111000000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 49(_arch(_uni((i 1))))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2510          1704521931041 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704521931042 2024.01.06 06:18:51)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 030c0b0555555414030611585705000407050a0555)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000001000100000000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00100000000010000000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00100000000010110000000000000000"\))((_string \"00100000000011000000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00100000000011110000000000000000"\))((_string \"00100000000100000000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00100000000100110000000000000000"\))((_string \"00100000000101000000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00100000000101110000000000000000"\))((_string \"00100000000110000000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00100000000110110000000000000000"\))((_string \"00100000000111000000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111010000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 49(_arch(_uni((i 1))))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704521931060 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704521931061 2024.01.06 06:18:51)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 131c16141544440544410749471411101015171516)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704521931083 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704521931084 2024.01.06 06:18:51)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 222d20267675233521243078252471247124272520)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704521931101 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704521931102 2024.01.06 06:18:51)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 323c31376665322132362068353466313135303464)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704521931117 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704521931118 2024.01.06 06:18:51)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 515e5152030700425606400b535654525257505702)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704521931138 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704521931139 2024.01.06 06:18:51)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 616e3461693636766031273a306663673767626764)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704521931152 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704521931153 2024.01.06 06:18:51)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 707e7571752627677770622a247625767376787774)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2510          1704521958744 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704521958745 2024.01.06 06:19:18)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 3a6a673f3e6c6d2d3a3f28616e3c393d3e3c333c6c)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000001000100000000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00100000000010000000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00100000000010110000000000000000"\))((_string \"00100000000011000000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00100000000011110000000000000000"\))((_string \"00100000000100000000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00100000000100110000000000000000"\))((_string \"00100000000101000000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00100000000101110000000000000000"\))((_string \"00100000000110000000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00100000000110110000000000000000"\))((_string \"00100000000111000000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111010000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 49(_arch(_uni((i 1))))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(3)(2))(_sens(0))(_read(3)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704521958761 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704521958762 2024.01.06 06:19:18)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 4a1a1a481e1d1d5c1d185e101e4d4849494c4e4c4f)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704521958773 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704521958774 2024.01.06 06:19:18)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 4a1a1d484d1d4b5d494c58104d4c194c194c4f4d48)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704521958790 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704521958791 2024.01.06 06:19:18)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 69383f69363e697a696d7b336e6f3d6a6a6e6b6f3f)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704521958802 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704521958803 2024.01.06 06:19:18)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 69393c69333f387a6e3e78336b6e6c6a6a6f686f3a)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704521958828 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704521958829 2024.01.06 06:19:18)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 88d8888689dfdf9f89d8ced3d98f8a8ede8e8b8e8d)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704521958841 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704521958842 2024.01.06 06:19:18)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 98c9c89795cecf8f9f988ac2cc9ecd9e9b9e909f9c)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704522000771 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704522000772 2024.01.06 06:20:00)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 5a0d5f590e0d0d4c0d084e000e5d5859595c5e5c5f)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704522000790 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704522000791 2024.01.06 06:20:00)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 792e7b78262e786e7a7f6b237e7f2a7f2a7f7c7e7b)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704522000804 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704522000805 2024.01.06 06:20:00)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 792f7a78262e796a797d6b237e7f2d7a7a7e7b7f2f)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704522000821 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704522000822 2024.01.06 06:20:00)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 98cf9897c3cec98b9fcf89c29a9f9d9b9b9e999ecb)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704522000846 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704522000847 2024.01.06 06:20:00)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code a8fffdffa9ffffbfa9f8eef3f9afaaaefeaeabaead)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704522000861 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704522000862 2024.01.06 06:20:00)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code b7e1b2e3b5e1e0a0b0b7a5ede3b1e2b1b4b1bfb0b3)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704522180826 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704522180827 2024.01.06 06:23:00)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code b8b8bcecb5efefaeefeaace2ecbfbabbbbbebcbebd)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704522180845 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704522180846 2024.01.06 06:23:00)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code c8c8cb9d969fc9dfcbceda92cfce9bce9bcecdcfca)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704522180860 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704522180861 2024.01.06 06:23:00)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code d7d6d5858680d7c4d7d3c58dd0d183d4d4d0d5d181)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704522180873 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704522180874 2024.01.06 06:23:00)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code e7e7e6b4b3b1b6f4e0b0f6bde5e0e2e4e4e1e6e1b4)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704522180896 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704522180897 2024.01.06 06:23:00)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code f7f7a3a7f9a0a0e0f6a7b1aca6f0f5f1a1f1f4f1f2)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704522180911 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704522180912 2024.01.06 06:23:00)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 06070300055051110106145c5200530005000e0102)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704522195560 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704522195561 2024.01.06 06:23:15)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 47481245451010511015531d134045444441434142)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704522195581 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704522195582 2024.01.06 06:23:15)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 56590455060157415550440c515005500550535154)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22)(23))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704522195608 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704522195609 2024.01.06 06:23:15)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 757b2674262275667571672f727321767672777323)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704522195629 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704522195630 2024.01.06 06:23:15)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 858ad58bd3d3d49682d294df8782808686838483d6)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704522195662 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704522195663 2024.01.06 06:23:15)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code a4aba1f3a9f3f3b3a5f4e2fff5a3a6a2f2a2a7a2a1)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704522195683 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704522195684 2024.01.06 06:23:15)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code c4ca9191c59293d3c3c4d69e90c291c2c7c2ccc3c0)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704522196795 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704522196796 2024.01.06 06:23:16)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 19164b1e154e4e0f4e4b0d434d1e1b1a1a1f1d1f1c)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704522196814 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704522196815 2024.01.06 06:23:16)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 29267c2d767e283e2a2f3b732e2f7a2f7a2f2c2e2b)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22)(23))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704522196830 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704522196831 2024.01.06 06:23:16)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 38366c3d666f382b383c2a623f3e6c3b3b3f3a3e6e)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704522196851 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704522196852 2024.01.06 06:23:16)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 57580054030106445000460d555052545451565104)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704522196876 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704522196877 2024.01.06 06:23:16)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 67686567693030706637213c366065613161646162)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704522196890 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704522196891 2024.01.06 06:23:16)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 77792576752120607077652d2371227174717f7073)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000051 55 2602          1704522200993 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704522200994 2024.01.06 06:23:20)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 84d3db8ad5d2d393848396dfd082878380828d82d2)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000001000100000000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00100000000010000000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00100000000010110000000000000000"\))((_string \"00100000000011000000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00100000000011110000000000000000"\))((_string \"00100000000100000000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00100000000100110000000000000000"\))((_string \"00100000000101000000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00100000000101110000000000000000"\))((_string \"00100000000110000000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00100000000110110000000000000000"\))((_string \"00100000000111000000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000047 55 1148          1704522201016 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704522201017 2024.01.06 06:23:21)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 94c3c69b95c3c382c3c680cec09396979792909291)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704522201030 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704522201031 2024.01.06 06:23:21)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code a3f4f6f4f6f4a2b4a0a5b1f9a4a5f0a5f0a5a6a4a1)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22)(23))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704522201047 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704522201048 2024.01.06 06:23:21)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code b3e5e7e7e6e4b3a0b3b7a1e9b4b5e7b0b0b4b1b5e5)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(7)(8)(9)(10)(11)(12))(_sens(0)(1)(3)(4)(5)(6)(10)(11)(12))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704522201059 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704522201060 2024.01.06 06:23:21)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code c3949496939592d0c494d299c1c4c6c0c0c5c2c590)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704522201082 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704522201083 2024.01.06 06:23:21)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code d285d080d98585c5d382948983d5d0d484d4d1d4d7)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704522201096 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704522201097 2024.01.06 06:23:21)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code e2b4b0b1e5b4b5f5e5e2f0b8b6e4b7e4e1e4eae5e6)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704522834722 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704522834723 2024.01.06 06:33:54)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code fbf8aeabacacacedaca9efa1affcf9f8f8fdfffdfe)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704522834740 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704522834741 2024.01.06 06:33:54)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 0a095b0c0d5d0b1d090c18500d0c590c590c0f0d08)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(6)(7)(8)(9)(11)(12)(14)(15)(16)(17)(20)(21)(22)(23))(_sens(0))(_read(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)(20)(21)(22)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704522834759 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704522834760 2024.01.06 06:33:54)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 2a287a2e2d7d2a392a2e38702d2c7e29292d282c7c)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704522834776 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704522834777 2024.01.06 06:33:54)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 393a6a3c636f682a3e6e28633b3e3c3a3a3f383f6a)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704522834798 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704522834799 2024.01.06 06:33:54)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 494a4f4b491e1e5e48190f12184e4b4f1f4f4a4f4c)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704522834813 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704522834814 2024.01.06 06:33:54)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 595b0f5a550f0e4e5e594b030d5f0c5f5a5f515e5d)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
I 000047 55 1148          1704522840011 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704522840012 2024.01.06 06:34:00)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code acacfefbfafbfbbafbfeb8f6f8abaeafafaaa8aaa9)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
I 000049 55 2320          1704522840028 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704522840029 2024.01.06 06:34:00)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code bbbbeeefbfecbaacb8bda9e1bcbde8bde8bdbebcb9)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
I 000046 55 3213          1704522840043 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704522840044 2024.01.06 06:34:00)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code cbca9f9ecf9ccbd8cbcfd991cccd9fc8c8ccc9cd9d)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
I 000049 55 1607          1704522840057 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704522840058 2024.01.06 06:34:00)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code dbdb8c89da8d8ac8dc8cca81d9dcded8d8dddadd88)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
I 000044 55 5477          1704522840079 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704522840080 2024.01.06 06:34:00)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code eaeae8b9b2bdbdfdebbaacb1bbede8ecbcece9ecef)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
I 000044 55 2577          1704522840093 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704522840094 2024.01.06 06:34:00)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code fafba8aaaeacadedfdfae8a0aefcaffcf9fcf2fdfe)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
V 000051 55 2602          1704522874158 Behavioral
(_unit VHDL(instructionqueue 0 4(behavioral 0 12))
	(_version vef)
	(_time 1704522874159 2024.01.06 06:34:34)
	(_source(\../src/Part 3 #2/InstructionQueue.vhd\))
	(_parameters tan)
	(_code 0858040e555e5f1f080f1a535c0e0b0f0c0e010e5e)
	(_ent
		(_time 1704512079605)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int CF -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int current_instruction 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int InstructionArray 0 13(_array 1((_to i 1 i 29)))))
		(_cnst(_int Instructions 2 0 14(_arch(((_string \"00010000001000100000000000000000"\))((_string \"00100000000000110000000000000000"\))((_string \"00100000000001000000000000000000"\))((_string \"00010000000001010000000000000000"\))((_string \"00010000000001100000000000000000"\))((_string \"00100000000001110000000000000000"\))((_string \"00100000000010000000000000000000"\))((_string \"00010000000010010000000000000000"\))((_string \"00010000000010100000000000000000"\))((_string \"00100000000010110000000000000000"\))((_string \"00100000000011000000000000000000"\))((_string \"00010000000011010000000000000000"\))((_string \"00010000000011100000000000000000"\))((_string \"00100000000011110000000000000000"\))((_string \"00100000000100000000000000000000"\))((_string \"00010000000100010000000000000000"\))((_string \"00010000000100100000000000000000"\))((_string \"00100000000100110000000000000000"\))((_string \"00100000000101000000000000000000"\))((_string \"00010000000101010000000000000000"\))((_string \"00010000000101100000000000000000"\))((_string \"00100000000101110000000000000000"\))((_string \"00100000000110000000000000000000"\))((_string \"00010000000110010000000000000000"\))((_string \"00010000000110100000000000000000"\))((_string \"00100000000110110000000000000000"\))((_string \"00100000000111000000000000000000"\))((_string \"00010000000111010000000000000000"\))((_string \"00010000000111100000000000000000"\))))))
		(_sig(_int instruction_pointer -2 0 47(_arch(_uni((i 1))))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(2)(3))(_sens(0))(_read(1)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(50529027 50529027 33751811 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000047 55 1148          1704522874172 simple
(_unit VHDL(decoder3 0 5(simple 0 15))
	(_version vef)
	(_time 1704522874173 2024.01.06 06:34:34)
	(_source(\../src/Part 3 #2/decoder.vhd\))
	(_parameters tan)
	(_code 1848191f154f4f0e4f4a0c424c1f1a1b1b1e1c1e1d)
	(_ent
		(_time 1704520037824)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int addr1 2 0 10(_ent(_out))))
		(_port(_int addr2 2 0 10(_ent(_out))))
		(_port(_int addr3 2 0 10(_ent(_out))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(2)(3)(4)(5))(_sens(0)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26)))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . simple 1 -1)
)
V 000049 55 2320          1704522874184 dataflow
(_unit VHDL(controller 0 5(dataflow 0 17))
	(_version vef)
	(_time 1704522874185 2024.01.06 06:34:34)
	(_source(\../src/Part 3 #2/controller.vhd\))
	(_parameters tan)
	(_code 28782e2c767f293f2b2e3a722f2e7b2e7b2e2d2f2a)
	(_ent
		(_time 1704513612408)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 9(_array -1((_dto i 4 i 0)))))
		(_port(_int a 1 0 9(_ent(_in))))
		(_port(_int b 1 0 9(_ent(_in))))
		(_port(_int c 1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 10(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 2 0 10(_ent(_in))))
		(_port(_int opcode_pipe 2 0 11(_ent(_out))))
		(_port(_int CF -1 0 12(_ent(_out))))
		(_port(_int WE -1 0 12(_ent(_out))))
		(_port(_int RE -1 0 12(_ent(_out))))
		(_port(_int EX -1 0 12(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_out))))
		(_port(_int FLb -1 0 12(_ent(_out))))
		(_port(_int result 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int opcode_next 3 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 20(_array -1((_dto i 4 i 0)))))
		(_sig(_int a_next 4 0 20(_arch(_uni))))
		(_sig(_int b_next 4 0 20(_arch(_uni))))
		(_sig(_int c_next 4 0 20(_arch(_uni))))
		(_sig(_int WEpipe1 -1 0 24(_arch(_uni))))
		(_sig(_int WEpipe2 -1 0 24(_arch(_uni))))
		(_sig(_int FLApipe1 -1 0 25(_arch(_uni))))
		(_sig(_int FLBpipe1 -1 0 25(_arch(_uni))))
		(_sig(_int instruction_pointer -2 0 27(_arch(_uni((i 1))))))
		(_sig(_int opcodepipe1 3 0 28(_arch(_uni))))
		(_prcs
			(line__32(_arch 0 0 32(_prcs(_simple)(_trgt(14)(15)(16)(17)(20)(21)(22)(23)(6)(7)(8)(9)(11)(12))(_sens(0))(_read(20)(21)(22)(1(d_15_11))(1(d_20_16))(1(d_25_21))(1(d_31_26))(4)(5)(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . dataflow 1 -1)
)
V 000046 55 3213          1704522874201 write
(_unit VHDL(rom3 0 5(write 0 19))
	(_version vef)
	(_time 1704522874202 2024.01.06 06:34:34)
	(_source(\../src/Part 3 #2/ROM.vhd\))
	(_parameters tan)
	(_code 37663032666037243733256d303163343430353161)
	(_ent
		(_time 1704520037853)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int we -1 0 7(_ent(_in))))
		(_port(_int re -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int romin1 0 0 10(_ent(_in))))
		(_port(_int romin2 0 0 10(_ent(_in))))
		(_port(_int romin3 0 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int romwrite1 1 0 11(_ent(_in))))
		(_port(_int romout1 1 0 13(_ent(_out))))
		(_port(_int romout2 1 0 13(_ent(_out))))
		(_port(_int romout3 1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int rom_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int rom_Data 3 0 21(_arch(_uni(((_string \"00000000000000000000000000000000"\))((_string \"00000000000000010001001110001000"\))((_string \"00000000000000001010011010100010"\))((_string \"00000000000000010000011001000101"\))((_string \"00000000000000000110010110001110"\))((_string \"00000000000000010101001001111010"\))((_string \"00000000000000001111101011010011"\))((_string \"00000000000000001101101100000011"\))((_string \"00000000000000001001110011011111"\))((_string \"00000000000000010001000001011011"\))((_string \"00000000000000000111000010111101"\))((_string \"00000000000000001110100010010001"\))((_string \"00000000000000001000001110111110"\))((_string \"00000000000000000101110101101001"\))((_string \"00000000000000001000101101111111"\))((_string \"00000000000000010100110001011111"\))((_string \"00000000000000000101100101000101"\))((_string \"00000000000000010001100111111111"\))((_string \"00000000000000010101011100011101"\))((_string \"00000000000000000001001110110010"\))((_string \"00000000000000010100101110010100"\))((_string \"00000000000000000101100100111010"\))((_string \"00000000000000010010110101100100"\))((_string \"00000000000000000100001111010011"\))((_string \"00000000000000010101010100000000"\))((_string \"00000000000000001011000000111101"\))((_string \"00000000000000010110001110011010"\))((_string \"00000000000000010001110100111101"\))((_string \"00000000000000001101110001111100"\))((_string \"00000000000000001101001010001100"\))((_string \"00000000000000010011010001000100"\))((_string \"00000000000000000000000000000000"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int romin3pipe1 4 0 29(_arch(_uni))))
		(_sig(_int romin3pipe2 4 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(10)(11)(12)(7)(8)(9))(_sens(0)(10)(11)(12)(1)(3)(4)(5)(6))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_split (10)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . write 1 -1)
)
V 000049 55 1607          1704522874213 Dataflow
(_unit VHDL(alu3 0 5(dataflow 0 16))
	(_version vef)
	(_time 1704522874214 2024.01.06 06:34:34)
	(_source(\../src/Part 3 #2/Alu.vhd\))
	(_parameters tan)
	(_code 47174345131116544010561d454042444441464114)
	(_ent
		(_time 1704512079659)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int a 0 0 8(_ent(_in))))
		(_port(_int b 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 9(_array -1((_dto i 5 i 0)))))
		(_port(_int opcode 1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_inout))))
		(_port(_int ResultPipe 0 0 11(_ent(_out))))
		(_port(_int FLa -1 0 12(_ent(_in))))
		(_port(_int FLb -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 17(_array -1((_dto i 31 i 0)))))
		(_sig(_int input_a 2 0 17(_arch(_uni))))
		(_sig(_int input_b 2 0 17(_arch(_uni))))
		(_sig(_int result_pipe 2 0 18(_arch(_uni))))
		(_sig(_int result_pipe2 2 0 18(_arch(_uni))))
		(_prcs
			(line__21(_arch 0 0 21(_prcs(_trgt(4))(_sens(0)(1)(2)(3)(4)(6)(7))(_dssslsensitivity 1))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Dataflow 1 -1)
)
V 000044 55 5477          1704522874233 RTL
(_unit VHDL(microprocessor 0 5(rtl 0 17))
	(_version vef)
	(_time 1704522874234 2024.01.06 06:34:34)
	(_source(\../src/Part 3 #2/Microprocessor.vhd\))
	(_parameters tan)
	(_code 56060755590101415706100d075154500050555053)
	(_ent
		(_time 1704512079697)
	)
	(_inst g1 0 26(_ent . InstructionQueue Behavioral)
		(_port
			((clk)(Clock))
			((CF)(CF))
			((current_instruction)(InstructionPipe))
		)
	)
	(_inst g2 0 30(_ent . decoder3 simple)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((opcode)(Operation))
			((addr1)(Address1))
			((addr2)(Address2))
			((addr3)(Address3))
		)
	)
	(_inst g3 0 34(_ent . controller dataflow)
		(_port
			((clk)(Clock))
			((Instruction)(InstructionPipe))
			((a)(Address1))
			((b)(Address2))
			((c)(Address3))
			((opcode)(Operation))
			((opcode_pipe)(OperationPipe1))
			((CF)(CF))
			((WE)(WE))
			((RE)(RE))
			((EX)(EX))
			((FLa)(FLa))
			((FLb)(FLb))
			((result)(result))
		)
	)
	(_inst g4 0 38(_ent . rom3 write)
		(_port
			((clk)(Clock))
			((we)(WE))
			((re)(RE))
			((romin1)(Address1))
			((romin2)(Address2))
			((romin3)(Address3))
			((romwrite1)(Result))
			((romout1)(MEMtoALU1))
			((romout2)(MEMtoALU2))
			((romout3)(ReadAddress3))
		)
	)
	(_inst g5 0 42(_ent . ALU3 dataflow)
		(_port
			((clk)(Clock))
			((a)(MEMtoALU1))
			((b)(MEMtoALU2))
			((opcode)(OperationPipe1))
			((result)(Result))
			((ResultPipe)(ResultPipe))
			((FLa)(FLa))
			((FLb)(FLb))
		)
	)
	(_object
		(_port(_int Clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int Instruction_Signal 0 0 9(_ent(_out))))
		(_port(_int Result_Signal 0 0 9(_ent(_out))))
		(_port(_int ResultPipe_Signal 0 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int Address1_Signal 1 0 10(_ent(_out))))
		(_port(_int Address2_Signal 1 0 10(_ent(_out))))
		(_port(_int Address3_Signal 1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int Operation_Signal 2 0 11(_ent(_out))))
		(_port(_int RomRead1_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead2_Signal 0 0 12(_ent(_out))))
		(_port(_int RomRead3_Signal 0 0 12(_ent(_out))))
		(_port(_int CF_Signal -1 0 13(_ent(_out))))
		(_port(_int WE_Signal -1 0 13(_ent(_out))))
		(_port(_int RE_Signal -1 0 13(_ent(_out))))
		(_port(_int EX_Signal -1 0 13(_ent(_out))))
		(_port(_int FLA_Signal -1 0 13(_ent(_out))))
		(_port(_int FLB_Signal -1 0 13(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int InstructionPipe 3 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 19(_array -1((_dto i 4 i 0)))))
		(_sig(_int Address1 4 0 19(_arch(_uni))))
		(_sig(_int Address2 4 0 19(_arch(_uni))))
		(_sig(_int Address3 4 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int Operation 5 0 20(_arch(_uni))))
		(_sig(_int OperationPipe1 5 0 20(_arch(_uni))))
		(_sig(_int MEMtoALU1 3 0 21(_arch(_uni))))
		(_sig(_int MEMtoALU2 3 0 21(_arch(_uni))))
		(_sig(_int Result 3 0 21(_arch(_uni))))
		(_sig(_int ResultPipe 3 0 21(_arch(_uni))))
		(_sig(_int ReadAddress3 3 0 21(_arch(_uni))))
		(_sig(_int CF -1 0 22(_arch(_uni))))
		(_sig(_int WE -1 0 22(_arch(_uni))))
		(_sig(_int RE -1 0 22(_arch(_uni))))
		(_sig(_int EX -1 0 22(_arch(_uni))))
		(_sig(_int FLa -1 0 22(_arch(_uni))))
		(_sig(_int FLb -1 0 22(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_assignment(_alias((Instruction_Signal)(InstructionPipe)))(_trgt(1))(_sens(17)))))
			(line__48(_arch 1 0 48(_assignment(_alias((Result_Signal)(Result)))(_trgt(2))(_sens(25)))))
			(line__49(_arch 2 0 49(_assignment(_alias((ResultPipe_Signal)(ResultPipe)))(_trgt(3))(_sens(26)))))
			(line__50(_arch 3 0 50(_assignment(_alias((Address1_Signal)(Address1)))(_trgt(4))(_sens(18)))))
			(line__51(_arch 4 0 51(_assignment(_alias((Address2_Signal)(Address2)))(_trgt(5))(_sens(19)))))
			(line__52(_arch 5 0 52(_assignment(_alias((Address3_Signal)(Address3)))(_trgt(6))(_sens(20)))))
			(line__53(_arch 6 0 53(_assignment(_alias((Operation_Signal)(Operation)))(_trgt(7))(_sens(21)))))
			(line__54(_arch 7 0 54(_assignment(_alias((RomRead1_Signal)(MEMtoALU1)))(_trgt(8))(_sens(23)))))
			(line__55(_arch 8 0 55(_assignment(_alias((RomRead2_Signal)(MEMtoALU2)))(_trgt(9))(_sens(24)))))
			(line__56(_arch 9 0 56(_assignment(_alias((RomRead3_Signal)(ReadAddress3)))(_trgt(10))(_sens(27)))))
			(line__57(_arch 10 0 57(_assignment(_alias((CF_Signal)(CF)))(_simpleassign BUF)(_trgt(11))(_sens(28)))))
			(line__58(_arch 11 0 58(_assignment(_alias((WE_Signal)(WE)))(_simpleassign BUF)(_trgt(12))(_sens(29)))))
			(line__59(_arch 12 0 59(_assignment(_alias((RE_Signal)(RE)))(_simpleassign BUF)(_trgt(13))(_sens(30)))))
			(line__60(_arch 13 0 60(_assignment(_alias((EX_Signal)(EX)))(_simpleassign BUF)(_trgt(14))(_sens(31)))))
			(line__61(_arch 14 0 61(_assignment(_alias((FLA_Signal)(FLa)))(_simpleassign BUF)(_trgt(15))(_sens(32)))))
			(line__62(_arch 15 0 62(_assignment(_alias((FLB_Signal)(FLb)))(_simpleassign BUF)(_trgt(16))(_sens(33)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_model . RTL 16 -1)
)
V 000044 55 2577          1704522874247 Run
(_unit VHDL(testbench 0 5(run 0 8))
	(_version vef)
	(_time 1704522874248 2024.01.06 06:34:34)
	(_source(\../src/Part 3 #2/Testbench.vhd\))
	(_parameters tan)
	(_code 66376766653031716166743c3260336065606e6162)
	(_ent
		(_time 1704512079714)
	)
	(_inst g1 0 35(_ent . Microprocessor RTL)
		(_port
			((Clock)(Clock))
			((Instruction_Signal)(InstructionSignal))
			((Result_Signal)(ResultSignal))
			((ResultPipe_Signal)(ResultPipeSignal))
			((Address1_Signal)(Address1Signal))
			((Address2_Signal)(Address2Signal))
			((Address3_Signal)(Address3Signal))
			((Operation_Signal)(OperationSignal))
			((RomRead1_Signal)(RomLoad1Signal))
			((RomRead2_Signal)(RomLoad2Signal))
			((RomRead3_Signal)(RomLoad3Signal))
			((CF_Signal)(CFSignal))
			((WE_Signal)(WESignal))
			((RE_Signal)(RESignal))
			((EX_Signal)(EXSignal))
			((FLA_Signal)(FLASignal))
			((FLB_Signal)(FLBSignal))
		)
	)
	(_object
		(_cnst(_int ClockFreq -1 0 9(_arch((i 500000000)))))
		(_cnst(_int \1000~ms/ClockFreq\ -2 0 0(_int gms(_code 1))))
		(_cnst(_int ClockPeriod -2 0 10(_arch gms(_code 2))))
		(_sig(_int Clock -3 0 12(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -3((_dto i 31 i 0)))))
		(_sig(_int InstructionSignal 0 0 15(_arch(_uni))))
		(_sig(_int ResultSignal 0 0 16(_arch(_uni))))
		(_sig(_int ResultPipeSignal 0 0 17(_arch(_uni))))
		(_sig(_int RomLoad1Signal 0 0 18(_arch(_uni))))
		(_sig(_int RomLoad2Signal 0 0 19(_arch(_uni))))
		(_sig(_int RomLoad3Signal 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 25(_array -3((_dto i 4 i 0)))))
		(_sig(_int Address1Signal 1 0 23(_arch(_uni))))
		(_sig(_int Address2Signal 1 0 24(_arch(_uni))))
		(_sig(_int Address3Signal 1 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 27(_array -3((_dto i 5 i 0)))))
		(_sig(_int OperationSignal 2 0 27(_arch(_uni))))
		(_sig(_int CFSignal -3 0 28(_arch(_uni))))
		(_sig(_int WESignal -3 0 28(_arch(_uni))))
		(_sig(_int RESignal -3 0 28(_arch(_uni))))
		(_sig(_int EXSignal -3 0 28(_arch(_uni))))
		(_sig(_int FLASignal -3 0 28(_arch(_uni))))
		(_sig(_int FLBSignal -3 0 28(_arch(_uni))))
		(_cnst(_int \ClockPeriod/2\ -2 0 0(_int gms(_code 3))))
		(_prcs
			(line__32(_arch 0 0 32(_assignment(_trgt(0))(_sens(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.TIME(0 TIME)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . Run 4 -1)
)
