V 51
K 164726648500 inv18
Y 0
D 0 0 850 1100
Z 0
i 67
I 60 virtex:INV 1 370 720 0 1 '
C 47 12 2 0
C 55 1 1 0
I 43 virtex:INV 1 370 780 0 1 '
C 55 12 1 0
C 47 3 2 0
I 45 virtex:INV 1 370 840 0 1 '
C 55 7 1 0
C 47 5 2 0
I 42 virtex:INV 1 370 750 0 1 '
C 55 3 1 0
C 47 9 2 0
I 44 virtex:INV 1 370 810 0 1 '
C 55 9 1 0
C 47 4 2 0
T 760 75 30 0 3 JRG
Q 14 0 0
T 710 50 10 0 9 1
T 700 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 640 50 10 0 9 1st October 2003
N 47
J 105 420 7
J 170 420 9
J 370 790 2
J 370 820 2
J 370 850 2
J 170 850 9
J 170 820 11
J 170 790 11
J 370 760 2
J 170 760 11
J 170 730 11
J 370 730 2
B 1 2
L 105 430 20 0 3 0 1 0 I[4:0]
B 2 11
S 8 3
L 180 790 10 0 3 0 1 0 I2
S 7 4
L 180 820 10 0 3 0 1 0 I1
S 6 5
L 180 850 10 0 3 0 1 0 I0
B 7 6
B 8 7
B 10 8
S 10 9
L 180 760 10 0 3 0 1 0 I3
B 11 10
S 11 12
L 180 730 10 0 3 0 1 0 I4
N 55
J 440 730 2
J 640 730 9
J 440 760 2
J 640 760 11
J 755 870 7
J 640 870 9
J 440 850 2
J 640 850 11
J 440 820 2
J 640 820 11
J 640 790 11
J 440 790 2
B 2 4
S 3 4
L 600 760 10 0 3 0 1 0 O3
B 4 11
B 6 5
L 680 875 20 0 3 0 1 0 O[4:0]
B 8 6
S 7 8
L 600 850 10 0 3 0 1 0 O0
B 10 8
S 9 10
L 600 820 10 0 3 0 1 0 O1
B 11 10
S 12 11
L 600 790 10 0 3 0 1 0 O2
S 1 2
L 600 730 10 0 3 0 1 0 O4
T 490 100 10 0 3 VIRTEX Family INV5 Macro
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 500 80 10 0 3 5-bit bus Inverter
E
