Vivado Simulator 2020.1
Time resolution is 1 ps
time:                    0 rst=1 clk=1, wr_en=0 rd0_addr=00 rd1_addr=00 wr_addr=00 wr_data=  0 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data=  x rd1_data=  x result=   x ovf=x branch=0
time:                    5 rst=0 clk=0, wr_en=0 rd0_addr=00 rd1_addr=00 wr_addr=00 wr_data=  0 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data=  x rd1_data=  x result=   x ovf=x branch=0
time:                   10 rst=0 clk=1, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data=  0 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data=  x rd1_data=  x result=   x ovf=x branch=0
time:                   15 rst=0 clk=0, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data=  0 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data=  x rd1_data=  x result=   x ovf=x branch=0
time:                   20 rst=0 clk=1, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data= 27 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data=  x rd1_data=  x result=   x ovf=x branch=0
time:                   25 rst=0 clk=0, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data= 27 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data=  0 rd1_data=  x result=   x ovf=x branch=0
time:                   30 rst=0 clk=1, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data=  0 rd1_data=  x result=   x ovf=x branch=0
time:                   35 rst=0 clk=0, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  x result=   x ovf=x branch=0
time:                   40 rst=0 clk=1, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  x result=   x ovf=x branch=0
time:                   45 rst=0 clk=0, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  1 result=  28 ovf=0 branch=0
time:                   50 rst=0 clk=1, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   0 ALUsrc1=1 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  1 result=   1 ovf=0 branch=0
time:                   55 rst=0 clk=0, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   0 ALUsrc1=1 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  1 result=   1 ovf=0 branch=0
time:                   60 rst=0 clk=1, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   1 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  1 result=  28 ovf=0 branch=0
time:                   65 rst=0 clk=0, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   1 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  1 result=  28 ovf=0 branch=0
time:                   70 rst=0 clk=1, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   1 ALUsrc1=0 ALUsrc2=1 ALUop=000 rd0_data= 27 rd1_data=  1 result=  28 ovf=0 branch=0
time:                   75 rst=0 clk=0, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  1 instr_i=   1 ALUsrc1=0 ALUsrc2=1 ALUop=000 rd0_data= 27 rd1_data=  1 result=  28 ovf=0 branch=0
time:                   80 rst=0 clk=1, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  4 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  1 result=  28 ovf=0 branch=0
time:                   85 rst=0 clk=0, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=01 wr_data=  4 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  1 result=  28 ovf=0 branch=0
time:                   90 rst=0 clk=1, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data=  4 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  1 result=  28 ovf=0 branch=0
time:                   95 rst=0 clk=0, wr_en=1 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data=  4 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=000 rd0_data= 27 rd1_data=  4 result=  31 ovf=0 branch=0
time:                  100 rst=0 clk=1, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data=  4 instr_i=   0 ALUsrc1=0 ALUsrc2=0 ALUop=001 rd0_data= 27 rd1_data=  4 result=  -5 ovf=0 branch=0
time:                  105 rst=0 clk=0, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data=  4 instr_i= 123 ALUsrc1=0 ALUsrc2=1 ALUop=000 rd0_data=  4 rd1_data=  4 result= 127 ovf=0 branch=0
time:                  110 rst=0 clk=1, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data=  4 instr_i= 126 ALUsrc1=0 ALUsrc2=1 ALUop=000 rd0_data=  4 rd1_data=  4 result=-126 ovf=1 branch=0
time:                  115 rst=0 clk=0, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data=  4 instr_i=   4 ALUsrc1=0 ALUsrc2=1 ALUop=110 rd0_data=  4 rd1_data=  4 result=   0 ovf=0 branch=1
time:                  120 rst=0 clk=1, wr_en=0 rd0_addr=00 rd1_addr=01 wr_addr=00 wr_data=  4 instr_i=   4 ALUsrc1=0 ALUsrc2=1 ALUop=110 rd0_data=  4 rd1_data=  4 result=   0 ovf=0 branch=1
$finish called at time : 125 ns : File "C:/Users/bodmer.d/lab4/lab4.srcs/sim_1/new/alu_regfile_tb.v" Line 83
