Analysis & Synthesis report for Neander
Tue Dec 02 01:17:13 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Dec 02 01:17:13 2025          ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Neander                                    ;
; Top-level Entity Name              ; Neander                                    ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Neander            ; Neander            ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Dec 02 01:17:12 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Neander -c Neander
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file neandersecondhalf.bdf
    Info (12023): Found entity 1: NeanderSecondHalf
Info (12021): Found 2 design units, including 1 entities, in source file rom_neander.vhd
    Info (12022): Found design unit 1: ROM-arch
    Info (12023): Found entity 1: ROM
Info (12021): Found 1 design units, including 1 entities, in source file teste_ula_cod_decod.bdf
    Info (12023): Found entity 1: teste_ula_cod_decod
Info (12021): Found 1 design units, including 1 entities, in source file ualy.bdf
    Info (12023): Found entity 1: UALY
Info (12021): Found 1 design units, including 1 entities, in source file ualor.bdf
    Info (12023): Found entity 1: UALOR
Info (12021): Found 1 design units, including 1 entities, in source file ualnot.bdf
    Info (12023): Found entity 1: UALNOT
Info (12021): Found 1 design units, including 1 entities, in source file ualand.bdf
    Info (12023): Found entity 1: UALAND
Info (12021): Found 1 design units, including 1 entities, in source file ualadd.bdf
    Info (12023): Found entity 1: UALADD
Info (12021): Found 1 design units, including 1 entities, in source file write.bdf
    Info (12023): Found entity 1: Write
Info (12021): Found 1 design units, including 1 entities, in source file uc.bdf
    Info (12023): Found entity 1: UC
Info (12021): Found 1 design units, including 1 entities, in source file specreg8b.bdf
    Info (12023): Found entity 1: SpecReg8b
Info (12021): Found 1 design units, including 1 entities, in source file sel.bdf
    Info (12023): Found entity 1: sel
Info (12021): Found 1 design units, including 1 entities, in source file read.bdf
    Info (12023): Found entity 1: Read
Info (12021): Found 1 design units, including 1 entities, in source file lab09.bdf
    Info (12023): Found entity 1: LAB09
Info (12021): Found 1 design units, including 1 entities, in source file incrementapc.bdf
    Info (12023): Found entity 1: IncrementaPC
Info (12021): Found 1 design units, including 1 entities, in source file gotot0.bdf
    Info (12023): Found entity 1: gotot0
Info (12021): Found 1 design units, including 1 entities, in source file cargari.bdf
    Info (12023): Found entity 1: cargaRI
Info (12021): Found 1 design units, including 1 entities, in source file cargarem.bdf
    Info (12023): Found entity 1: CargaREM
Info (12021): Found 1 design units, including 1 entities, in source file cargardm.bdf
    Info (12023): Found entity 1: cargaRDM
Info (12021): Found 1 design units, including 1 entities, in source file cargapc.bdf
    Info (12023): Found entity 1: CargaPC
Info (12021): Found 1 design units, including 1 entities, in source file cargaac.bdf
    Info (12023): Found entity 1: CargaAC
Info (12021): Found 1 design units, including 1 entities, in source file zero.bdf
    Info (12023): Found entity 1: zero
Info (12021): Found 1 design units, including 1 entities, in source file ula.bdf
    Info (12023): Found entity 1: ULA
Info (12021): Found 1 design units, including 1 entities, in source file runstep.bdf
    Info (12023): Found entity 1: runstep
Info (12021): Found 1 design units, including 1 entities, in source file rca8b.bdf
    Info (12023): Found entity 1: RCA8b
Info (12021): Found 1 design units, including 1 entities, in source file or8b.bdf
    Info (12023): Found entity 1: OR8b
Info (12021): Found 1 design units, including 1 entities, in source file not8b.bdf
    Info (12023): Found entity 1: NOT8b
Info (12021): Found 1 design units, including 1 entities, in source file neg.bdf
    Info (12023): Found entity 1: NEG
Info (12021): Found 1 design units, including 1 entities, in source file neander.bdf
    Info (12023): Found entity 1: Neander
Info (12021): Found 1 design units, including 1 entities, in source file mux2b1b.bdf
    Info (12023): Found entity 1: MUX2b1b
Info (12021): Found 1 design units, including 1 entities, in source file mux16b8b.bdf
    Info (12023): Found entity 1: MUX16b8b
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.bdf
    Info (12023): Found entity 1: FullAdder
Info (12021): Found 1 design units, including 1 entities, in source file divclock.bdf
    Info (12023): Found entity 1: DivClock
Info (12021): Found 1 design units, including 1 entities, in source file displayg.bdf
    Info (12023): Found entity 1: displayG
Info (12021): Found 1 design units, including 1 entities, in source file displayf.bdf
    Info (12023): Found entity 1: displayF
Info (12021): Found 1 design units, including 1 entities, in source file displaye.bdf
    Info (12023): Found entity 1: displayE
Info (12021): Found 1 design units, including 1 entities, in source file displayd.bdf
    Info (12023): Found entity 1: displayD
Info (12021): Found 1 design units, including 1 entities, in source file displayc.bdf
    Info (12023): Found entity 1: displayC
Info (12021): Found 1 design units, including 1 entities, in source file displayb.bdf
    Info (12023): Found entity 1: displayB
Info (12021): Found 1 design units, including 1 entities, in source file displaya.bdf
    Info (12023): Found entity 1: displayA
Info (12021): Found 1 design units, including 1 entities, in source file display.bdf
    Info (12023): Found entity 1: DISPLAY
Info (12021): Found 1 design units, including 1 entities, in source file decod4b16b.bdf
    Info (12023): Found entity 1: DECOD4b16b
Info (12021): Found 1 design units, including 1 entities, in source file codula8b3b.bdf
    Info (12023): Found entity 1: CODULA8b3b
Info (12021): Found 1 design units, including 1 entities, in source file bcdconverter.bdf
    Info (12023): Found entity 1: BCDConverter
Info (12021): Found 1 design units, including 1 entities, in source file and8b.bdf
    Info (12023): Found entity 1: AND8b
Info (12021): Found 1 design units, including 1 entities, in source file cont3b.bdf
    Info (12023): Found entity 1: CONT3b
Info (12021): Found 1 design units, including 1 entities, in source file temporizador.bdf
    Info (12023): Found entity 1: TEMPORIZADOR
Info (12021): Found 1 design units, including 1 entities, in source file decod3b8b.bdf
    Info (12023): Found entity 1: DECOD3b8b
Info (12021): Found 1 design units, including 1 entities, in source file pc.bdf
    Info (12023): Found entity 1: PC
Info (12021): Found 1 design units, including 1 entities, in source file backup.bdf
    Info (12023): Found entity 1: backup
Info (12021): Found 1 design units, including 1 entities, in source file block2.bdf
    Info (12023): Found entity 1: Block2
Info (12021): Found 1 design units, including 1 entities, in source file unidade de controle.bdf
    Info (12023): Found entity 1: Unidade de Controle
Info (12021): Found 1 design units, including 1 entities, in source file register1b.bdf
    Info (12023): Found entity 1: register1b
Info (12127): Elaborating entity "Neander" for the top level hierarchy
Error (275022): Illegal bus range or name for logic function for instance "instuc" of type Unidade de Controle
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 4655 megabytes
    Error: Processing ended: Tue Dec 02 01:17:13 2025
    Error: Elapsed time: 00:00:01
    Error: Total CPU time (on all processors): 00:00:01


