read_verilog ../top.v
proc
 sat -dump_vcd vcd.vcd  middle
