\hypertarget{group___m_c_g___register___masks}{}\section{M\+CG Register Masks}
\label{group___m_c_g___register___masks}\index{MCG Register Masks@{MCG Register Masks}}
\subsection*{C1 -\/ M\+CG Control Register 1}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga275f9145f8c55ff4c836cbd20ab06139}\label{group___m_c_g___register___masks_ga275f9145f8c55ff4c836cbd20ab06139}} 
\#define {\bfseries M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+E\+F\+S\+T\+E\+N\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga10e0a80bfe715350aba6d5f5212617bc}\label{group___m_c_g___register___masks_ga10e0a80bfe715350aba6d5f5212617bc}} 
\#define {\bfseries M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+E\+F\+S\+T\+E\+N\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_gae9002ca9879cd655f9e39f1829b40a03}{M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+E\+F\+S\+T\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+E\+F\+S\+T\+E\+N\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+E\+F\+S\+T\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga50398d9dc80a3016fddc6a2aef3df994}\label{group___m_c_g___register___masks_ga50398d9dc80a3016fddc6a2aef3df994}} 
\#define {\bfseries M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+C\+L\+K\+E\+N\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga2c4305645e7c2b3977dcd0d35c7eaab9}\label{group___m_c_g___register___masks_ga2c4305645e7c2b3977dcd0d35c7eaab9}} 
\#define {\bfseries M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+C\+L\+K\+E\+N\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_ga9fc55b990e5876cb6fbeef0bf7caa040}{M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+C\+L\+K\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+C\+L\+K\+E\+N\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+C\+L\+K\+E\+N\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_gae9a1db29d56ef219e4df3dc9d945b08e}\label{group___m_c_g___register___masks_gae9a1db29d56ef219e4df3dc9d945b08e}} 
\#define {\bfseries M\+C\+G\+\_\+\+C1\+\_\+\+C\+L\+K\+S\+\_\+\+M\+A\+SK}~(0x\+C0\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga9ca1068f336097a94984ba4bba0798d6}\label{group___m_c_g___register___masks_ga9ca1068f336097a94984ba4bba0798d6}} 
\#define {\bfseries M\+C\+G\+\_\+\+C1\+\_\+\+C\+L\+K\+S\+\_\+\+S\+H\+I\+FT}~(6\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_gaffe61ac58c90dfaebbd4748c0dea558c}{M\+C\+G\+\_\+\+C1\+\_\+\+C\+L\+KS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C1\+\_\+\+C\+L\+K\+S\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C1\+\_\+\+C\+L\+K\+S\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{C2 -\/ M\+CG Control Register 2}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_gaef3ef9fc35df3b7d404dd2b7279051cb}\label{group___m_c_g___register___masks_gaef3ef9fc35df3b7d404dd2b7279051cb}} 
\#define {\bfseries M\+C\+G\+\_\+\+C2\+\_\+\+I\+R\+C\+S\+\_\+\+M\+A\+SK}~(0x1\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga9a364696151f81b7a671bafd25cf16d1}\label{group___m_c_g___register___masks_ga9a364696151f81b7a671bafd25cf16d1}} 
\#define {\bfseries M\+C\+G\+\_\+\+C2\+\_\+\+I\+R\+C\+S\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_gad8f801bcc07391ec8060d0d2249a81be}{M\+C\+G\+\_\+\+C2\+\_\+\+I\+R\+CS}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C2\+\_\+\+I\+R\+C\+S\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C2\+\_\+\+I\+R\+C\+S\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_gae9a32b79976c185a9b6567cc74b2d5af}\label{group___m_c_g___register___masks_gae9a32b79976c185a9b6567cc74b2d5af}} 
\#define {\bfseries M\+C\+G\+\_\+\+C2\+\_\+\+E\+R\+E\+F\+S0\+\_\+\+M\+A\+SK}~(0x4\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga1cea960436deb685a7f131203e4898b5}\label{group___m_c_g___register___masks_ga1cea960436deb685a7f131203e4898b5}} 
\#define {\bfseries M\+C\+G\+\_\+\+C2\+\_\+\+E\+R\+E\+F\+S0\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_gae771ee589559392e587838bc2c4f0c14}{M\+C\+G\+\_\+\+C2\+\_\+\+E\+R\+E\+F\+S0}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C2\+\_\+\+E\+R\+E\+F\+S0\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C2\+\_\+\+E\+R\+E\+F\+S0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga58de06b4d4514888ca2e7cbc68e50ccc}\label{group___m_c_g___register___masks_ga58de06b4d4514888ca2e7cbc68e50ccc}} 
\#define {\bfseries M\+C\+G\+\_\+\+C2\+\_\+\+H\+G\+O0\+\_\+\+M\+A\+SK}~(0x8\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga881979b382aef0029c4e4990e365d8f5}\label{group___m_c_g___register___masks_ga881979b382aef0029c4e4990e365d8f5}} 
\#define {\bfseries M\+C\+G\+\_\+\+C2\+\_\+\+H\+G\+O0\+\_\+\+S\+H\+I\+FT}~(3\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_ga669af3919c558cb8f8c77b8e75abf7cd}{M\+C\+G\+\_\+\+C2\+\_\+\+H\+G\+O0}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C2\+\_\+\+H\+G\+O0\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C2\+\_\+\+H\+G\+O0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga5436f4e93034d8536c23eabcac1b1a43}\label{group___m_c_g___register___masks_ga5436f4e93034d8536c23eabcac1b1a43}} 
\#define {\bfseries M\+C\+G\+\_\+\+C2\+\_\+\+R\+A\+N\+G\+E0\+\_\+\+M\+A\+SK}~(0x30\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_gaca9dfaea66978e556c7a9773e2c8c531}\label{group___m_c_g___register___masks_gaca9dfaea66978e556c7a9773e2c8c531}} 
\#define {\bfseries M\+C\+G\+\_\+\+C2\+\_\+\+R\+A\+N\+G\+E0\+\_\+\+S\+H\+I\+FT}~(4\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_ga4717ad2318b6cbc4586d554b59d0382e}{M\+C\+G\+\_\+\+C2\+\_\+\+R\+A\+N\+G\+E0}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C2\+\_\+\+R\+A\+N\+G\+E0\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C2\+\_\+\+R\+A\+N\+G\+E0\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{S -\/ M\+CG Status Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga75a97c37fbe3689889ea81fd04f13805}\label{group___m_c_g___register___masks_ga75a97c37fbe3689889ea81fd04f13805}} 
\#define {\bfseries M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0\+\_\+\+M\+A\+SK}~(0x2\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga3680bc3a628991bb5279d9d6b938b374}\label{group___m_c_g___register___masks_ga3680bc3a628991bb5279d9d6b938b374}} 
\#define {\bfseries M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_ga98c936496f313b82960d9de69a28ea69}{M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_gaf43507c78cdda211a04b5ae0509edb2e}\label{group___m_c_g___register___masks_gaf43507c78cdda211a04b5ae0509edb2e}} 
\#define {\bfseries M\+C\+G\+\_\+\+S\+\_\+\+C\+L\+K\+S\+T\+\_\+\+M\+A\+SK}~(0x\+C\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_gab0768a667adb2dc2e1fb7972f9fd85a4}\label{group___m_c_g___register___masks_gab0768a667adb2dc2e1fb7972f9fd85a4}} 
\#define {\bfseries M\+C\+G\+\_\+\+S\+\_\+\+C\+L\+K\+S\+T\+\_\+\+S\+H\+I\+FT}~(2\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_ga891e8f2d733bebc7ab21cf49e0473b24}{M\+C\+G\+\_\+\+S\+\_\+\+C\+L\+K\+ST}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+S\+\_\+\+C\+L\+K\+S\+T\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+S\+\_\+\+C\+L\+K\+S\+T\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{SC -\/ M\+CG Status and Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga9b5d58f2f0a68eabe93f088dc2f81d2b}\label{group___m_c_g___register___masks_ga9b5d58f2f0a68eabe93f088dc2f81d2b}} 
\#define {\bfseries M\+C\+G\+\_\+\+S\+C\+\_\+\+F\+C\+R\+D\+I\+V\+\_\+\+M\+A\+SK}~(0x\+E\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_gacc99cc05a01e5807395bfe11518b26e3}\label{group___m_c_g___register___masks_gacc99cc05a01e5807395bfe11518b26e3}} 
\#define {\bfseries M\+C\+G\+\_\+\+S\+C\+\_\+\+F\+C\+R\+D\+I\+V\+\_\+\+S\+H\+I\+FT}~(1\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_ga50a0225002267599fa7a2fc341fa783a}{M\+C\+G\+\_\+\+S\+C\+\_\+\+F\+C\+R\+D\+IV}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+S\+C\+\_\+\+F\+C\+R\+D\+I\+V\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+S\+C\+\_\+\+F\+C\+R\+D\+I\+V\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}
\subsection*{MC -\/ M\+CG Miscellaneous Control Register}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga0757b2819fd3cb5b0f84a0f0db4689ec}\label{group___m_c_g___register___masks_ga0757b2819fd3cb5b0f84a0f0db4689ec}} 
\#define {\bfseries M\+C\+G\+\_\+\+M\+C\+\_\+\+L\+I\+R\+C\+\_\+\+D\+I\+V2\+\_\+\+M\+A\+SK}~(0x7\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_gaf0f3a8da107da3d73e64533d1418a801}\label{group___m_c_g___register___masks_gaf0f3a8da107da3d73e64533d1418a801}} 
\#define {\bfseries M\+C\+G\+\_\+\+M\+C\+\_\+\+L\+I\+R\+C\+\_\+\+D\+I\+V2\+\_\+\+S\+H\+I\+FT}~(0\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_ga4eaf522856abc1772db3573d745be4a5}{M\+C\+G\+\_\+\+M\+C\+\_\+\+L\+I\+R\+C\+\_\+\+D\+I\+V2}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+M\+C\+\_\+\+L\+I\+R\+C\+\_\+\+D\+I\+V2\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+M\+C\+\_\+\+L\+I\+R\+C\+\_\+\+D\+I\+V2\+\_\+\+M\+A\+SK)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_gaf6dfe20b515e7259cbc8c883768f63f2}\label{group___m_c_g___register___masks_gaf6dfe20b515e7259cbc8c883768f63f2}} 
\#define {\bfseries M\+C\+G\+\_\+\+M\+C\+\_\+\+H\+I\+R\+C\+E\+N\+\_\+\+M\+A\+SK}~(0x80\+U)
\item 
\mbox{\Hypertarget{group___m_c_g___register___masks_ga71c9fc83b7ae84f6db0290dc3abaaca0}\label{group___m_c_g___register___masks_ga71c9fc83b7ae84f6db0290dc3abaaca0}} 
\#define {\bfseries M\+C\+G\+\_\+\+M\+C\+\_\+\+H\+I\+R\+C\+E\+N\+\_\+\+S\+H\+I\+FT}~(7\+U)
\item 
\#define \mbox{\hyperlink{group___m_c_g___register___masks_gaab62005914b173a041ba0c853126b854}{M\+C\+G\+\_\+\+M\+C\+\_\+\+H\+I\+R\+C\+EN}}(x)~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+M\+C\+\_\+\+H\+I\+R\+C\+E\+N\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+M\+C\+\_\+\+H\+I\+R\+C\+E\+N\+\_\+\+M\+A\+SK)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___m_c_g___register___masks_gaffe61ac58c90dfaebbd4748c0dea558c}\label{group___m_c_g___register___masks_gaffe61ac58c90dfaebbd4748c0dea558c}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_C1\_CLKS@{MCG\_C1\_CLKS}}
\index{MCG\_C1\_CLKS@{MCG\_C1\_CLKS}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_C1\_CLKS}{MCG\_C1\_CLKS}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+C1\+\_\+\+C\+L\+KS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C1\+\_\+\+C\+L\+K\+S\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C1\+\_\+\+C\+L\+K\+S\+\_\+\+M\+A\+SK)}

C\+L\+KS -\/ Clock Source Select 0b00..Selects H\+I\+RC clock as the main clock source. This is H\+I\+RC mode. 0b01..Selects L\+I\+RC clock as the main clock source. This is L\+I\+R\+C2M or L\+I\+R\+C8M mode. 0b10..Selects external clock as the main clock source. This is E\+XT mode. 0b11..Reserved. Writing 11 takes no effect. \mbox{\Hypertarget{group___m_c_g___register___masks_ga9fc55b990e5876cb6fbeef0bf7caa040}\label{group___m_c_g___register___masks_ga9fc55b990e5876cb6fbeef0bf7caa040}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_C1\_IRCLKEN@{MCG\_C1\_IRCLKEN}}
\index{MCG\_C1\_IRCLKEN@{MCG\_C1\_IRCLKEN}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_C1\_IRCLKEN}{MCG\_C1\_IRCLKEN}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+C\+L\+K\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+C\+L\+K\+E\+N\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+C\+L\+K\+E\+N\+\_\+\+M\+A\+SK)}

I\+R\+C\+L\+K\+EN -\/ Internal Reference Clock Enable 0b0..L\+I\+RC is disabled. 0b1..L\+I\+RC is enabled. \mbox{\Hypertarget{group___m_c_g___register___masks_gae9002ca9879cd655f9e39f1829b40a03}\label{group___m_c_g___register___masks_gae9002ca9879cd655f9e39f1829b40a03}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_C1\_IREFSTEN@{MCG\_C1\_IREFSTEN}}
\index{MCG\_C1\_IREFSTEN@{MCG\_C1\_IREFSTEN}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_C1\_IREFSTEN}{MCG\_C1\_IREFSTEN}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+E\+F\+S\+T\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+E\+F\+S\+T\+E\+N\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C1\+\_\+\+I\+R\+E\+F\+S\+T\+E\+N\+\_\+\+M\+A\+SK)}

I\+R\+E\+F\+S\+T\+EN -\/ Internal Reference Stop Enable 0b0..L\+I\+RC is disabled in Stop mode. 0b1..L\+I\+RC is enabled in Stop mode, if I\+R\+C\+L\+K\+EN is set. \mbox{\Hypertarget{group___m_c_g___register___masks_gae771ee589559392e587838bc2c4f0c14}\label{group___m_c_g___register___masks_gae771ee589559392e587838bc2c4f0c14}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_C2\_EREFS0@{MCG\_C2\_EREFS0}}
\index{MCG\_C2\_EREFS0@{MCG\_C2\_EREFS0}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_C2\_EREFS0}{MCG\_C2\_EREFS0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+C2\+\_\+\+E\+R\+E\+F\+S0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C2\+\_\+\+E\+R\+E\+F\+S0\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C2\+\_\+\+E\+R\+E\+F\+S0\+\_\+\+M\+A\+SK)}

E\+R\+E\+F\+S0 -\/ External Clock Source Select 0b0..External clock requested. 0b1..Oscillator requested. \mbox{\Hypertarget{group___m_c_g___register___masks_ga669af3919c558cb8f8c77b8e75abf7cd}\label{group___m_c_g___register___masks_ga669af3919c558cb8f8c77b8e75abf7cd}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_C2\_HGO0@{MCG\_C2\_HGO0}}
\index{MCG\_C2\_HGO0@{MCG\_C2\_HGO0}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_C2\_HGO0}{MCG\_C2\_HGO0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+C2\+\_\+\+H\+G\+O0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C2\+\_\+\+H\+G\+O0\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C2\+\_\+\+H\+G\+O0\+\_\+\+M\+A\+SK)}

H\+G\+O0 -\/ Crystal Oscillator Operation Mode Select 0b0..Configure crystal oscillator for low-\/power operation. 0b1..Configure crystal oscillator for high-\/gain operation. \mbox{\Hypertarget{group___m_c_g___register___masks_gad8f801bcc07391ec8060d0d2249a81be}\label{group___m_c_g___register___masks_gad8f801bcc07391ec8060d0d2249a81be}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_C2\_IRCS@{MCG\_C2\_IRCS}}
\index{MCG\_C2\_IRCS@{MCG\_C2\_IRCS}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_C2\_IRCS}{MCG\_C2\_IRCS}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+C2\+\_\+\+I\+R\+CS(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C2\+\_\+\+I\+R\+C\+S\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C2\+\_\+\+I\+R\+C\+S\+\_\+\+M\+A\+SK)}

I\+R\+CS -\/ Low-\/frequency Internal Reference Clock Select 0b0..L\+I\+RC is in 2 M\+Hz mode. 0b1..L\+I\+RC is in 8 M\+Hz mode. \mbox{\Hypertarget{group___m_c_g___register___masks_ga4717ad2318b6cbc4586d554b59d0382e}\label{group___m_c_g___register___masks_ga4717ad2318b6cbc4586d554b59d0382e}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_C2\_RANGE0@{MCG\_C2\_RANGE0}}
\index{MCG\_C2\_RANGE0@{MCG\_C2\_RANGE0}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_C2\_RANGE0}{MCG\_C2\_RANGE0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+C2\+\_\+\+R\+A\+N\+G\+E0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+C2\+\_\+\+R\+A\+N\+G\+E0\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+C2\+\_\+\+R\+A\+N\+G\+E0\+\_\+\+M\+A\+SK)}

R\+A\+N\+G\+E0 -\/ External Clock Source Frequency Range Select 0b00..Low frequency range selected for the crystal oscillator or the external clock source. 0b01..High frequency range selected for the crystal oscillator or the external clock source. 0b10..Very high frequency range selected for the crystal oscillator or the external clock source. 0b11..Very high frequency range selected for the crystal oscillator or the external clock source. Same effect as 10. \mbox{\Hypertarget{group___m_c_g___register___masks_gaab62005914b173a041ba0c853126b854}\label{group___m_c_g___register___masks_gaab62005914b173a041ba0c853126b854}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_MC\_HIRCEN@{MCG\_MC\_HIRCEN}}
\index{MCG\_MC\_HIRCEN@{MCG\_MC\_HIRCEN}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_MC\_HIRCEN}{MCG\_MC\_HIRCEN}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+M\+C\+\_\+\+H\+I\+R\+C\+EN(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+M\+C\+\_\+\+H\+I\+R\+C\+E\+N\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+M\+C\+\_\+\+H\+I\+R\+C\+E\+N\+\_\+\+M\+A\+SK)}

H\+I\+R\+C\+EN -\/ High-\/frequency I\+RC Enable 0b0..H\+I\+RC source is not enabled. 0b1..H\+I\+RC source is enabled. \mbox{\Hypertarget{group___m_c_g___register___masks_ga4eaf522856abc1772db3573d745be4a5}\label{group___m_c_g___register___masks_ga4eaf522856abc1772db3573d745be4a5}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_MC\_LIRC\_DIV2@{MCG\_MC\_LIRC\_DIV2}}
\index{MCG\_MC\_LIRC\_DIV2@{MCG\_MC\_LIRC\_DIV2}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_MC\_LIRC\_DIV2}{MCG\_MC\_LIRC\_DIV2}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+M\+C\+\_\+\+L\+I\+R\+C\+\_\+\+D\+I\+V2(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+M\+C\+\_\+\+L\+I\+R\+C\+\_\+\+D\+I\+V2\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+M\+C\+\_\+\+L\+I\+R\+C\+\_\+\+D\+I\+V2\+\_\+\+M\+A\+SK)}

L\+I\+R\+C\+\_\+\+D\+I\+V2 -\/ Second Low-\/frequency Internal Reference Clock Divider 0b000..Division factor is 1. 0b001..Division factor is 2. 0b010..Division factor is 4. 0b011..Division factor is 8. 0b100..Division factor is 16. 0b101..Division factor is 32. 0b110..Division factor is 64. 0b111..Division factor is 128. \mbox{\Hypertarget{group___m_c_g___register___masks_ga891e8f2d733bebc7ab21cf49e0473b24}\label{group___m_c_g___register___masks_ga891e8f2d733bebc7ab21cf49e0473b24}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_S\_CLKST@{MCG\_S\_CLKST}}
\index{MCG\_S\_CLKST@{MCG\_S\_CLKST}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_S\_CLKST}{MCG\_S\_CLKST}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+S\+\_\+\+C\+L\+K\+ST(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+S\+\_\+\+C\+L\+K\+S\+T\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+S\+\_\+\+C\+L\+K\+S\+T\+\_\+\+M\+A\+SK)}

C\+L\+K\+ST -\/ Clock Mode Status 0b00..H\+I\+RC clock is selected as the main clock source, and M\+C\+G\+\_\+\+Lite works at H\+I\+RC mode. 0b01..L\+I\+RC clock is selected as the main clock source, and M\+C\+G\+\_\+\+Lite works at L\+I\+R\+C2M or L\+I\+R\+C8M mode. 0b10..External clock is selected as the main clock source, and M\+C\+G\+\_\+\+Lite works at E\+XT mode. 0b11..Reserved. \mbox{\Hypertarget{group___m_c_g___register___masks_ga98c936496f313b82960d9de69a28ea69}\label{group___m_c_g___register___masks_ga98c936496f313b82960d9de69a28ea69}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_S\_OSCINIT0@{MCG\_S\_OSCINIT0}}
\index{MCG\_S\_OSCINIT0@{MCG\_S\_OSCINIT0}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_S\_OSCINIT0}{MCG\_S\_OSCINIT0}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+S\+\_\+\+O\+S\+C\+I\+N\+I\+T0\+\_\+\+M\+A\+SK)}

O\+S\+C\+I\+N\+I\+T0 -\/ O\+SC Initialization Status 0b0..O\+SC is not ready. 0b1..O\+SC clock is ready. \mbox{\Hypertarget{group___m_c_g___register___masks_ga50a0225002267599fa7a2fc341fa783a}\label{group___m_c_g___register___masks_ga50a0225002267599fa7a2fc341fa783a}} 
\index{MCG Register Masks@{MCG Register Masks}!MCG\_SC\_FCRDIV@{MCG\_SC\_FCRDIV}}
\index{MCG\_SC\_FCRDIV@{MCG\_SC\_FCRDIV}!MCG Register Masks@{MCG Register Masks}}
\subsubsection{\texorpdfstring{MCG\_SC\_FCRDIV}{MCG\_SC\_FCRDIV}}
{\footnotesize\ttfamily \#define M\+C\+G\+\_\+\+S\+C\+\_\+\+F\+C\+R\+D\+IV(\begin{DoxyParamCaption}\item[{}]{x }\end{DoxyParamCaption})~(((uint8\+\_\+t)(((uint8\+\_\+t)(x)) $<$$<$ M\+C\+G\+\_\+\+S\+C\+\_\+\+F\+C\+R\+D\+I\+V\+\_\+\+S\+H\+I\+FT)) \& M\+C\+G\+\_\+\+S\+C\+\_\+\+F\+C\+R\+D\+I\+V\+\_\+\+M\+A\+SK)}

F\+C\+R\+D\+IV -\/ Low-\/frequency Internal Reference Clock Divider 0b000..Division factor is 1. 0b001..Division factor is 2. 0b010..Division factor is 4. 0b011..Division factor is 8. 0b100..Division factor is 16. 0b101..Division factor is 32. 0b110..Division factor is 64. 0b111..Division factor is 128. 