{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460088007673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460088007680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 07 22:00:07 2016 " "Processing started: Thu Apr 07 22:00:07 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460088007680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088007680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088007681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1460088008416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/top.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031225 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088031225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "output_files/char_decoder.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/char_decoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031228 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "output_files/char_decoder.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088031228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflop_arch " "Found design unit 1: dflipflop-dflipflop_arch" {  } { { "output_files/dflipflop.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/dflipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031231 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "output_files/dflipflop.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088031231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_div_2ton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clock_div_2ton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_2ton-clock_div_2ton_arch " "Found design unit 1: clock_div_2ton-clock_div_2ton_arch" {  } { { "output_files/clock_div_2ton.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/clock_div_2ton.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031235 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_2ton " "Found entity 1: clock_div_2ton" {  } { { "output_files/clock_div_2ton.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/clock_div_2ton.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088031235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "output_files/clock_div_prec.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/clock_div_prec.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "output_files/clock_div_prec.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/clock_div_prec.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088031238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-BCD_arch " "Found design unit 1: BCD-BCD_arch" {  } { { "output_files/bcd.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/bcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031240 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "output_files/bcd.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088031240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_16x4_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_16x4_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_16x4_sync-rom_16x4_sync_arch " "Found design unit 1: rom_16x4_sync-rom_16x4_sync_arch" {  } { { "rom_16x4_sync.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/rom_16x4_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031243 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_16x4_sync " "Found entity 1: rom_16x4_sync" {  } { { "rom_16x4_sync.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/rom_16x4_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1460088031243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088031243 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1460088031295 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_count_en top.vhd(53) " "VHDL Process Statement warning at top.vhd(53): signal \"addr_count_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/top.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460088031296 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_count_clr top.vhd(54) " "VHDL Process Statement warning at top.vhd(54): signal \"addr_count_clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/top.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460088031296 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div_prec clock_div_prec:clock_div_prec0 " "Elaborating entity \"clock_div_prec\" for hierarchy \"clock_div_prec:clock_div_prec0\"" {  } { { "top.vhd" "clock_div_prec0" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/top.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460088031298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CNT clock_div_prec.vhd(24) " "Verilog HDL or VHDL warning at clock_div_prec.vhd(24): object \"CNT\" assigned a value but never read" {  } { { "output_files/clock_div_prec.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/clock_div_prec.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1460088031301 "|top|clock_div_prec:clock_div_prec0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop clock_div_prec:clock_div_prec0\|dflipflop:dff0 " "Elaborating entity \"dflipflop\" for hierarchy \"clock_div_prec:clock_div_prec0\|dflipflop:dff0\"" {  } { { "output_files/clock_div_prec.vhd" "dff0" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/clock_div_prec.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460088031302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_decoder char_decoder:H2 " "Elaborating entity \"char_decoder\" for hierarchy \"char_decoder:H2\"" {  } { { "top.vhd" "H2" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/top.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460088031322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_16x4_sync rom_16x4_sync:rom_16x4_sync0 " "Elaborating entity \"rom_16x4_sync\" for hierarchy \"rom_16x4_sync:rom_16x4_sync0\"" {  } { { "top.vhd" "rom_16x4_sync0" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/top.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460088031324 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rom_en rom_16x4_sync.vhd(36) " "VHDL Process Statement warning at rom_16x4_sync.vhd(36): signal \"rom_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rom_16x4_sync.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/rom_16x4_sync.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1460088031326 "|top|rom_16x4_sync:rom_16x4_sync0"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1460088032729 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:clock_div_prec0\|counter_int\[31\] Low " "Register clock_div_prec:clock_div_prec0\|counter_int\[31\] will power up to Low" {  } { { "output_files/clock_div_prec.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/clock_div_prec.vhd" 78 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1460088032979 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "clock_div_prec:clock_div_prec0\|counter_int\[0\] Low " "Register clock_div_prec:clock_div_prec0\|counter_int\[0\] will power up to Low" {  } { { "output_files/clock_div_prec.vhd" "" { Text "C:/Users/Garrett/Google Drive/School/EELE/EELE367/LABS/Lab10a_Memory_Systems_Reading_from_ROM/output_files/clock_div_prec.vhd" 78 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1460088032979 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1460088032979 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1460088033389 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1460088033389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1460088033496 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1460088033496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "93 " "Implemented 93 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1460088033496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1460088033496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "905 " "Peak virtual memory: 905 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460088033599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 07 22:00:33 2016 " "Processing ended: Thu Apr 07 22:00:33 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460088033599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460088033599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460088033599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1460088033599 ""}
