<div id="pfb9" class="pf w0 h0" data-page-no="b9"><div class="pc pcb9 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bgb9.png"/><div class="t m0 x15 h9 yf57 ff1 fs2 fc0 sc0 ls0 ws20b">PORT<span class="ff7">x</span>_PCR<span class="ff7">n</span><span class="ws0"> field descriptions (continued)</span></div><div class="t m0 x12c h10 yf84 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x83 h7 yff6 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Passive input filter is disabled on the corresponding pin.</div><div class="t m0 x83 h7 yff7 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Passive input filter is enabled on the corresponding pin, if the pin is configured as a digital input. Refer</div><div class="t m0 x5 h7 yf88 ff2 fs4 fc0 sc0 ls0 ws0">to the device data sheet for filter characteristics.</div><div class="t m0 x97 h7 yf89 ff2 fs4 fc0 sc0 ls0">3</div><div class="t m0 x91 h7 yff8 ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 yf89 ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 yff8 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 yff9 ff2 fs4 fc0 sc0 ls0">2</div><div class="t m0 x12c h7 yffa ff2 fs4 fc0 sc0 ls0">SRE</div><div class="t m0 x83 h7 yff9 ff2 fs4 fc0 sc0 ls0 ws0">Slew Rate Enable</div><div class="t m0 x83 h7 yffb ff2 fs4 fc0 sc0 ls0 ws0">This bit is read only for pins that do not support a configurable slew rate.</div><div class="t m0 x83 h7 yffc ff2 fs4 fc0 sc0 ls0 ws0">Slew rate configuration is valid in all digital pin muxing modes.</div><div class="t m0 x83 h7 yffd ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Fast slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</div><div class="t m0 x83 h7 yffe ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Slow slew rate is configured on the corresponding pin, if the pin is configured as a digital output.</div><div class="t m0 x97 h7 yfff ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x8b h7 y1000 ff2 fs4 fc0 sc0 ls0">PE</div><div class="t m0 x83 h7 yfff ff2 fs4 fc0 sc0 ls0 ws0">Pull Enable</div><div class="t m0 x83 h7 y1001 ff2 fs4 fc0 sc0 ls0 ws0">This bit is read only for pins that do not support a configurable pull resistor. Refer to the Chapter of Signal</div><div class="t m0 x83 h7 y1002 ff2 fs4 fc0 sc0 ls0 ws0">Multiplexing and Signal Descriptions for the pins that support a configurable pull resistor.</div><div class="t m0 x83 h7 y1003 ff2 fs4 fc0 sc0 ls0 ws0">Pull configuration is valid in all digital pin muxing modes.</div><div class="t m0 x83 h7 y1004 ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Internal pullup or pulldown resistor is not enabled on the corresponding pin.</div><div class="t m0 x83 h7 y1005 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Internal pullup or pulldown resistor is enabled on the corresponding pin, if the pin is configured as a</div><div class="t m0 x5 h7 y1006 ff2 fs4 fc0 sc0 ls0 ws0">digital input.</div><div class="t m0 x97 h7 y1007 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x8b h7 y1008 ff2 fs4 fc0 sc0 ls0">PS</div><div class="t m0 x83 h7 y1007 ff2 fs4 fc0 sc0 ls0 ws0">Pull Select</div><div class="t m0 x83 h7 y1009 ff2 fs4 fc0 sc0 ls0 ws0">This bit is read only for pins that do not support a configurable pull resistor direction.</div><div class="t m0 x83 h7 y100a ff2 fs4 fc0 sc0 ls0 ws0">Pull configuration is valid in all digital pin muxing modes.</div><div class="t m0 x83 h7 y100b ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Internal pulldown resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable</div><div class="t m0 x5 h7 y100c ff2 fs4 fc0 sc0 ls0 ws0">field is set.</div><div class="t m0 x83 h7 y100d ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Internal pullup resistor is enabled on the corresponding pin, if the corresponding Port Pull Enable field</div><div class="t m0 x5 h7 y100e ff2 fs4 fc0 sc0 ls0 ws0">is set.</div><div class="t m0 x9 h1b y100f ff1 fsc fc0 sc0 ls0 ws0">11.5.2<span class="_ _b"> </span>Global Pin Control Low Register (PORT<span class="ff7 ws24e">x</span>_GPCLR)</div><div class="t m0 x9 hf y1010 ff3 fs5 fc0 sc0 ls0 ws0">Only 32-bit writes are supported to this register.</div><div class="t m0 x9 h7 y1011 ff2 fs4 fc0 sc0 ls0 ws0">Address: Base address + 80h offset</div><div class="t m0 x2c h1d y1012 ff2 fsd fc0 sc0 ls0 ws1ab">Bit<span class="_ _68"> </span>31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10<span class="_ _8f"> </span>9<span class="_ _7"> </span>8<span class="_ _7"> </span>7<span class="_ _7"> </span>6<span class="_ _28"> </span>5<span class="_ _7"> </span>4<span class="_ _7"> </span>3<span class="_ _7"> </span>2<span class="_ _28"> </span>1<span class="_ _7"> </span>0</div><div class="t m0 x9a h71 y1013 ff2 fsd fc0 sc0 ls1ae">R<span class="fs4 ls0 ws25b v11">0 0</span></div><div class="t m0 x89 h71 y1014 ff2 fsd fc0 sc0 ls1af">W<span class="fs4 ls0 ws25c v11">GPWE GPWD</span></div><div class="t m0 x11d h73 y1015 ff2 fsd fc0 sc0 ls0 ws25d">Reset <span class="fs4 ws25e v10">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x1c h9 y1016 ff1 fs2 fc0 sc0 ls0 ws20b">PORT<span class="ff7">x</span><span class="ws0">_GPCLR field descriptions</span></div><div class="t m0 x12c h10 y1017 ff1 fs4 fc0 sc0 ls0 ws259">Field Description</div><div class="t m0 x95 h7 y1018 ff2 fs4 fc0 sc0 ls0">31â€“16</div><div class="t m0 x34 h7 y1019 ff2 fs4 fc0 sc0 ls0">GPWE</div><div class="t m0 x83 h7 y1018 ff2 fs4 fc0 sc0 ls0 ws0">Global Pin Write Enable</div><div class="t m0 x83 h7 y101a ff2 fs4 fc0 sc0 ls0 ws0">Selects which Pin Control Registers (15 through 0) bits [15:0] update with the value in GPWD.</div><div class="t m0 x1b h7 y101b ff5 fs4 fc0 sc0 ls0 ws0">Table continues on the next page...</div><div class="t m0 xf7 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 11 Port control and interrupts (PORT)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>185</div><a class="l" href="#pfb9" data-dest-detail='[185,"XYZ",null,103.067,null]'><div class="d m1" style="border-style:none;position:absolute;left:177.702000px;bottom:168.567000px;width:27.504000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pfba" data-dest-detail='[186,"XYZ",null,658.917,null]'><div class="d m1" style="border-style:none;position:absolute;left:421.819000px;bottom:168.567000px;width:27.999000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
