#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Sep  4 20:49:16 2016
# Process ID: 30454
# Current directory: /opt/Xilinx/Projects/visual_equalizer/math_accel/solution1/impl/ip
# Command line: vivado -notrace -mode batch -source run_ippack.tcl
# Log file: /opt/Xilinx/Projects/visual_equalizer/math_accel/solution1/impl/ip/vivado.log
# Journal file: /opt/Xilinx/Projects/visual_equalizer/math_accel/solution1/impl/ip/vivado.jou
#-----------------------------------------------------------
source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'math_accel_ap_dsqrt_15_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'math_accel_ap_dsqrt_15_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'math_accel_ap_uitodp_1_no_dsp_32'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'math_accel_ap_uitodp_1_no_dsp_32'...
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /opt/Xilinx/Projects/visual_equalizer/math_accel/solution1/impl/ip/tmp.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Sep  4 20:49:29 2016...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Sep  4 20:49:29 2016...
