// Seed: 3191719211
module module_0;
  supply1 id_1 = 1 && 1;
  wire id_2;
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    input wor id_2,
    input wand id_3,
    input wor id_4,
    input tri1 id_5,
    input tri1 id_6,
    output wand id_7,
    input wire id_8,
    input tri1 id_9,
    output tri1 id_10,
    input tri id_11,
    output tri0 id_12
    , id_40,
    output wor id_13,
    input tri id_14,
    input tri id_15,
    output uwire id_16,
    output tri0 id_17,
    input tri0 id_18,
    input wand id_19,
    output wand id_20,
    input supply0 id_21
    , id_41,
    output wor id_22,
    input wor id_23,
    input tri0 id_24,
    input supply0 id_25,
    output tri id_26,
    input tri0 id_27,
    input supply0 id_28,
    input supply1 id_29,
    output supply0 id_30,
    input supply0 id_31,
    input wand id_32,
    input uwire id_33,
    input supply0 id_34,
    output tri id_35,
    output tri id_36,
    input wor id_37,
    output uwire id_38
);
  assign id_17 = 1 == id_6;
  assign id_40 = id_11;
  module_0();
endmodule
