Release 9.2.03i - xst J.39
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.15 s | Elapsed : 0.00 / 1.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.15 s | Elapsed : 0.00 / 1.00 s
 
--> Reading design: USBAER_top_level.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "USBAER_top_level.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "USBAER_top_level"
Output Format                      : NGC
Target Device                      : CoolRunner2 CPLDs

---- Source Options
Top Module Name                    : USBAER_top_level
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : USBAER_top_level.lso
Keep Hierarchy                     : YES
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/wordRegister.vhd" in Library work.
Architecture behavioral of Entity wordregister is up to date.
Compiling vhdl file "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/earlyPaketTimer.vhd" in Library work.
Architecture behavioral of Entity earlypakettimer is up to date.
Compiling vhdl file "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/eventCounter.vhd" in Library work.
Architecture behavioral of Entity eventcounter is up to date.
Compiling vhdl file "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/timestampCounter.vhd" in Library work.
Architecture behavioral of Entity timestampcounter is up to date.
Compiling vhdl file "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/synchronizerStateMachine.vhd" in Library work.
Architecture behavioral of Entity synchronizerstatemachine is up to date.
Compiling vhdl file "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/fifoStatemachine.vhd" in Library work.
Architecture behavioral of Entity fifostatemachine is up to date.
Compiling vhdl file "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/monitorStateMachine.vhd" in Library work.
Architecture behavioral of Entity monitorstatemachine is up to date.
Compiling vhdl file "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/mergerStateMachine.vhd" in Library work.
Architecture behavioral of Entity mergerstatemachine is up to date.
Compiling vhdl file "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/USBAER_top_level.vhd" in Library work.
Entity <usbaer_top_level> compiled.
Entity <USBAER_top_level> (Architecture <Structural>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <USBAER_top_level> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <wordRegister> in library <work> (architecture <behavioral>) with generics.
	width = 16

Analyzing hierarchy for entity <wordRegister> in library <work> (architecture <behavioral>) with generics.
	width = 15

Analyzing hierarchy for entity <wordRegister> in library <work> (architecture <behavioral>) with generics.
	width = 14

Analyzing hierarchy for entity <earlyPaketTimer> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <eventCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <timestampCounter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <synchronizerStateMachine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <fifoStateMachine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <monitorStateMachine> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mergerStateMachine> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <USBAER_top_level> in library <work> (Architecture <Structural>).
Entity <USBAER_top_level> analyzed. Unit <USBAER_top_level> generated.

Analyzing generic Entity <wordRegister.1> in library <work> (Architecture <behavioral>).
	width = 16
Entity <wordRegister.1> analyzed. Unit <wordRegister.1> generated.

Analyzing generic Entity <wordRegister.2> in library <work> (Architecture <behavioral>).
	width = 15
Entity <wordRegister.2> analyzed. Unit <wordRegister.2> generated.

Analyzing generic Entity <wordRegister.3> in library <work> (Architecture <behavioral>).
	width = 14
Entity <wordRegister.3> analyzed. Unit <wordRegister.3> generated.

Analyzing Entity <earlyPaketTimer> in library <work> (Architecture <behavioral>).
Entity <earlyPaketTimer> analyzed. Unit <earlyPaketTimer> generated.

Analyzing Entity <eventCounter> in library <work> (Architecture <behavioral>).
Entity <eventCounter> analyzed. Unit <eventCounter> generated.

Analyzing Entity <timestampCounter> in library <work> (Architecture <behavioral>).
Entity <timestampCounter> analyzed. Unit <timestampCounter> generated.

Analyzing Entity <synchronizerStateMachine> in library <work> (Architecture <behavioral>).
Entity <synchronizerStateMachine> analyzed. Unit <synchronizerStateMachine> generated.

Analyzing Entity <fifoStateMachine> in library <work> (Architecture <behavioral>).
Entity <fifoStateMachine> analyzed. Unit <fifoStateMachine> generated.

Analyzing Entity <monitorStateMachine> in library <work> (Architecture <behavioral>).
Entity <monitorStateMachine> analyzed. Unit <monitorStateMachine> generated.

Analyzing Entity <mergerStateMachine> in library <work> (Architecture <behavioral>).
Entity <mergerStateMachine> analyzed. Unit <mergerStateMachine> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <wordRegister_1>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/wordRegister.vhd".
    Found 16-bit register for signal <StatexDP>.
Unit <wordRegister_1> synthesized.


Synthesizing Unit <wordRegister_2>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/wordRegister.vhd".
    Found 15-bit register for signal <StatexDP>.
Unit <wordRegister_2> synthesized.


Synthesizing Unit <wordRegister_3>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/wordRegister.vhd".
    Found 14-bit register for signal <StatexDP>.
Unit <wordRegister_3> synthesized.


Synthesizing Unit <earlyPaketTimer>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/earlyPaketTimer.vhd".
    Found 19-bit up counter for signal <CountxDP>.
    Summary:
	inferred   1 Counter(s).
Unit <earlyPaketTimer> synthesized.


Synthesizing Unit <eventCounter>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/eventCounter.vhd".
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 8-bit register for signal <CountxDP>.
    Found 8-bit adder for signal <CountxDP$addsub0000> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <eventCounter> synthesized.


Synthesizing Unit <timestampCounter>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/timestampCounter.vhd".
    Found 1-bit xor2 for signal <OverflowxSO>.
    Found 15-bit up counter for signal <CountxDP>.
    Found 1-bit register for signal <MSbDelayedxDP>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <timestampCounter> synthesized.


Synthesizing Unit <synchronizerStateMachine>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/synchronizerStateMachine.vhd".
    Found finite state machine <FSM_0> for signal <StatexDP>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 5                                              |
    | Outputs            | 8                                              |
    | Clock              | ClockxCI (rising_edge)                         |
    | Power Up State     | stmasteridle                                   |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 5-bit adder for signal <DividerxDN$add0000> created at line 99.
    Found 5-bit register for signal <DividerxDP>.
    Found 6-bit comparator greatequal for signal <IncrementCounterxSO$cmp_ge0000> created at line 136.
    Found 6-bit comparator greatequal for signal <StatexDP$cmp_ge0000> created at line 101.
    Found 6-bit comparator greatequal for signal <StatexDP$cmp_ge0001> created at line 167.
    Found 1-bit register for signal <SyncInxS>.
    Found 1-bit register for signal <SyncInxSN>.
    Found 6-bit comparator equal for signal <SyncOutxSO$cmp_eq0000> created at line 132.
    Found 6-bit comparator equal for signal <SyncOutxSO$cmp_eq0001> created at line 132.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <synchronizerStateMachine> synthesized.


Synthesizing Unit <fifoStateMachine>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/fifoStatemachine.vhd".
WARNING:Xst:647 - Input <FifoOutEmptyxSBI> is never used.
    Found finite state machine <FSM_1> for signal <StatexDP>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 13                                             |
    | Inputs             | 5                                              |
    | Outputs            | 10                                             |
    | Clock              | ClockxCI (rising_edge)                         |
    | Reset              | ResetxRBI (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <TimestampOverflowxDP>.
    Found 1-bit register for signal <TimestampResetxDP>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <fifoStateMachine> synthesized.


Synthesizing Unit <monitorStateMachine>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/monitorStateMachine.vhd".
WARNING:Xst:647 - Input <OverflowxSI> is never used.
    Found finite state machine <FSM_2> for signal <StatexDP>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 6                                              |
    | Clock              | ClockxCI (rising_edge)                         |
    | Reset              | ResetxRBI (negative)                           |
    | Reset type         | asynchronous                                   |
    | Reset State        | stidle                                         |
    | Power Up State     | stidle                                         |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <AERMonitorREQxSBN>.
    Found 1-bit register for signal <AERREQxSB>.
    Found 4-bit up counter for signal <MissedEventsxDP>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <monitorStateMachine> synthesized.


Synthesizing Unit <mergerStateMachine>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/mergerStateMachine.vhd".
    Found finite state machine <FSM_3> for signal <r.State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | Rst (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <r.EventReady>.
    Found 2-bit register for signal <r.MonitorEventReady>.
    Found 1-bit register for signal <r.Sel>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 D-type flip-flop(s).
Unit <mergerStateMachine> synthesized.


Synthesizing Unit <USBAER_top_level>.
    Related source file is "C:/Users/raphael/jAER/deviceFirmwarePCBLayout/stereoBoardCPLD/USBAER_top_level.vhd".
WARNING:Xst:647 - Input <PExDI> is never used.
WARNING:Xst:647 - Input <RunSynthesizerxSI> is never used.
WARNING:Xst:647 - Input <PC1xSI> is never used.
WARNING:Xst:646 - Signal <FifoTransactionxS> is assigned but never used.
WARNING:Xst:646 - Signal <RegisterInputSelectxS> is assigned but never used.
    Found 16-bit tristate buffer for signal <FifoDataxDIO>.
    Summary:
	inferred  16 Tristate(s).
Unit <USBAER_top_level> synthesized.

WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 20
 1-bit register                                        : 11
 14-bit register                                       : 2
 15-bit register                                       : 2
 16-bit register                                       : 2
 2-bit register                                        : 1
 5-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 5
 6-bit comparator equal                                : 2
 6-bit comparator greatequal                           : 3
# Tristates                                            : 1
 16-bit tristate buffer                                : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_3> for best encoding.
Analyzing FSM <FSM_2> for best encoding.
Analyzing FSM <FSM_1> for best encoding.
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <FSM_3> on signal <r.State[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 10
-------------------
Optimizing FSM <FSM_2> on signal <StatexDP[1:3]> with sequential encoding.
---------------------------
 State         | Encoding
---------------------------
 stidle        | 000
 stwaitevent   | 001
 stwritereg    | 010
 stwaitreqrls  | 011
 stfifofull    | 100
 stmissedevent | 101
---------------------------
Optimizing FSM <FSM_1> on signal <StatexDP[1:3]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 stidle           | 000
 stearlypaket1    | 001
 stearlypaket2    | 101
 stsetupwrfifo    | 100
 stwraddress      | 110
 stwrtime         | 111
 stsetupoverflow  | 010
 stresettimestamp | 011
------------------------------
Optimizing FSM <FSM_0> on signal <StatexDP[1:3]> with sequential encoding.
---------------------------
 State         | Encoding
---------------------------
 stmasteridle  | 000
 stresetslaves | 100
 stslaveidle   | 001
 stresetts     | 011
 strunmaster   | 010
 stsyncinlow   | 101
 stsinc        | 110
---------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Counters                                             : 4
 15-bit up counter                                     : 1
 19-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 124
 Flip-Flops                                            : 124
# Comparators                                          : 2
 6-bit comparator equal                                : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <USBAER_top_level> ...

Optimizing unit <fifoStateMachine> ...
  implementation constraint: INIT=r	 : StatexDP_FFd3
  implementation constraint: INIT=r	 : StatexDP_FFd1
  implementation constraint: INIT=r	 : StatexDP_FFd2

Optimizing unit <wordRegister_1> ...

Optimizing unit <wordRegister_2> ...

Optimizing unit <wordRegister_3> ...

Optimizing unit <eventCounter> ...

Optimizing unit <synchronizerStateMachine> ...
  implementation constraint: INIT=r	 : StatexDP_FFd3
  implementation constraint: INIT=r	 : StatexDP_FFd2
  implementation constraint: INIT=r	 : StatexDP_FFd1

Optimizing unit <mergerStateMachine> ...

Optimizing unit <earlyPaketTimer> ...

Optimizing unit <timestampCounter> ...

Optimizing unit <monitorStateMachine> ...
  implementation constraint: INIT=r	 : StatexDP_FFd3
  implementation constraint: INIT=r	 : StatexDP_FFd1
  implementation constraint: INIT=r	 : StatexDP_FFd2

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : USBAER_top_level.ngr
Top Level Output File Name         : USBAER_top_level
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : CoolRunner2 CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 76

Cell Usage :
# BELS                             : 862
#      AND2                        : 307
#      AND3                        : 36
#      AND4                        : 3
#      AND5                        : 4
#      AND8                        : 1
#      GND                         : 1
#      INV                         : 303
#      OR2                         : 138
#      OR3                         : 9
#      VCC                         : 2
#      XOR2                        : 58
# FlipFlops/Latches                : 172
#      FD                          : 8
#      FDC                         : 11
#      FDCE                        : 141
#      FDD                         : 6
#      FTC                         : 6
# IO Buffers                       : 69
#      IBUF                        : 40
#      OBUF                        : 13
#      OBUFE                       : 16
=========================================================================
CPU : 4.41 / 4.58 s | Elapsed : 4.00 / 5.00 s
 
--> 

Total memory usage is 141952 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

