Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Mar 11 14:36:59 2018
| Host         : DESKTOP-8BE9SK2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file proc_timing_summary_routed.rpt -rpx proc_timing_summary_routed.rpx
| Design       : proc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.820        0.000                      0                 7833        0.154        0.000                      0                 7833        3.750        0.000                       0                   854  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.820        0.000                      0                 7833        0.154        0.000                      0                 7833        3.750        0.000                       0                   854  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.820ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.820ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.132ns  (logic 2.103ns (25.855%)  route 6.030ns (74.145%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[1]/Q
                         net (fo=780, routed)         3.223     8.929    mem_reg_2304_2559_0_0/A1
    SLICE_X12Y68         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.280     9.209 r  mem_reg_2304_2559_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000     9.209    mem_reg_2304_2559_0_0/OA
    SLICE_X12Y68         MUXF7 (Prop_muxf7_I1_O)      0.214     9.423 r  mem_reg_2304_2559_0_0/F7.A/O
                         net (fo=1, routed)           0.000     9.423    mem_reg_2304_2559_0_0/O1
    SLICE_X12Y68         MUXF8 (Prop_muxf8_I1_O)      0.088     9.511 r  mem_reg_2304_2559_0_0/F8/O
                         net (fo=1, routed)           0.854    10.364    mem_reg_2304_2559_0_0_n_0
    SLICE_X13Y74         LUT6 (Prop_lut6_I3_O)        0.319    10.683 r  A[0]_i_15/O
                         net (fo=1, routed)           0.000    10.683    A[0]_i_15_n_0
    SLICE_X13Y74         MUXF7 (Prop_muxf7_I0_O)      0.212    10.895 r  A_reg[0]_i_12/O
                         net (fo=1, routed)           0.000    10.895    A_reg[0]_i_12_n_0
    SLICE_X13Y74         MUXF8 (Prop_muxf8_I1_O)      0.094    10.989 r  A_reg[0]_i_7/O
                         net (fo=1, routed)           1.282    12.272    dinp0[0]
    SLICE_X5Y97          LUT6 (Prop_lut6_I1_O)        0.316    12.588 r  A[0]_i_4/O
                         net (fo=1, routed)           0.671    13.258    A[0]_i_4_n_0
    SLICE_X9Y97          LUT6 (Prop_lut6_I2_O)        0.124    13.382 r  A[0]_i_1/O
                         net (fo=1, routed)           0.000    13.382    A1_out[0]
    SLICE_X9Y97          FDRE                                         r  A_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.525    14.948    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  A_reg[0]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X9Y97          FDRE (Setup_fdre_C_D)        0.031    15.202    A_reg[0]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -13.382    
  -------------------------------------------------------------------
                         slack                                  1.820    

Slack (MET) :             1.891ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.104ns  (logic 1.984ns (24.481%)  route 6.120ns (75.519%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[1]/Q
                         net (fo=780, routed)         3.364     9.070    mem_reg_2816_3071_1_1/A1
    SLICE_X6Y66          RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.194 r  mem_reg_2816_3071_1_1/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.194    mem_reg_2816_3071_1_1/OD
    SLICE_X6Y66          MUXF7 (Prop_muxf7_I0_O)      0.241     9.435 r  mem_reg_2816_3071_1_1/F7.B/O
                         net (fo=1, routed)           0.000     9.435    mem_reg_2816_3071_1_1/O0
    SLICE_X6Y66          MUXF8 (Prop_muxf8_I0_O)      0.098     9.533 r  mem_reg_2816_3071_1_1/F8/O
                         net (fo=1, routed)           1.018    10.551    mem_reg_2816_3071_1_1_n_0
    SLICE_X9Y69          LUT6 (Prop_lut6_I0_O)        0.319    10.870 r  A[1]_i_13/O
                         net (fo=1, routed)           0.000    10.870    A[1]_i_13_n_0
    SLICE_X9Y69          MUXF7 (Prop_muxf7_I0_O)      0.212    11.082 r  A_reg[1]_i_10/O
                         net (fo=1, routed)           0.000    11.082    A_reg[1]_i_10_n_0
    SLICE_X9Y69          MUXF8 (Prop_muxf8_I1_O)      0.094    11.176 r  A_reg[1]_i_8/O
                         net (fo=1, routed)           1.135    12.311    dinp0[1]
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.316    12.627 r  A[1]_i_5/O
                         net (fo=1, routed)           0.603    13.230    A[1]_i_5_n_0
    SLICE_X11Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.354 r  A[1]_i_1/O
                         net (fo=1, routed)           0.000    13.354    A1_out[1]
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.527    14.950    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/C
                         clock pessimism              0.300    15.250    
                         clock uncertainty           -0.035    15.214    
    SLICE_X11Y96         FDRE (Setup_fdre_C_D)        0.031    15.245    A_reg[1]
  -------------------------------------------------------------------
                         required time                         15.245    
                         arrival time                         -13.354    
  -------------------------------------------------------------------
                         slack                                  1.891    

Slack (MET) :             1.950ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[5]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.020ns  (logic 2.027ns (25.274%)  route 5.993ns (74.726%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[1]/Q
                         net (fo=780, routed)         3.704     9.410    mem_reg_1280_1535_5_5/A1
    SLICE_X12Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.534 r  mem_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.534    mem_reg_1280_1535_5_5/OD
    SLICE_X12Y66         MUXF7 (Prop_muxf7_I0_O)      0.241     9.775 r  mem_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000     9.775    mem_reg_1280_1535_5_5/O0
    SLICE_X12Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  mem_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           0.768    10.640    mem_reg_1280_1535_5_5_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.319    10.959 r  A[5]_i_13/O
                         net (fo=1, routed)           0.000    10.959    A[5]_i_13_n_0
    SLICE_X11Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    11.204 r  A_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    11.204    A_reg[5]_i_10_n_0
    SLICE_X11Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    11.308 r  A_reg[5]_i_7/O
                         net (fo=1, routed)           0.815    12.124    dinp0[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.316    12.440 r  A[5]_i_4/O
                         net (fo=5, routed)           0.706    13.146    A[5]_i_4_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.270 r  A[5]_rep__2_i_1/O
                         net (fo=1, routed)           0.000    13.270    A[5]_rep__2_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  A_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.526    14.949    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  A_reg[5]_rep__2/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y92         FDRE (Setup_fdre_C_D)        0.031    15.219    A_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -13.270    
  -------------------------------------------------------------------
                         slack                                  1.950    

Slack (MET) :             2.031ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[5]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.939ns  (logic 2.027ns (25.533%)  route 5.912ns (74.467%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[1]/Q
                         net (fo=780, routed)         3.704     9.410    mem_reg_1280_1535_5_5/A1
    SLICE_X12Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.534 r  mem_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.534    mem_reg_1280_1535_5_5/OD
    SLICE_X12Y66         MUXF7 (Prop_muxf7_I0_O)      0.241     9.775 r  mem_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000     9.775    mem_reg_1280_1535_5_5/O0
    SLICE_X12Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  mem_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           0.768    10.640    mem_reg_1280_1535_5_5_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.319    10.959 r  A[5]_i_13/O
                         net (fo=1, routed)           0.000    10.959    A[5]_i_13_n_0
    SLICE_X11Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    11.204 r  A_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    11.204    A_reg[5]_i_10_n_0
    SLICE_X11Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    11.308 r  A_reg[5]_i_7/O
                         net (fo=1, routed)           0.815    12.124    dinp0[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.316    12.440 r  A[5]_i_4/O
                         net (fo=5, routed)           0.624    13.064    A[5]_i_4_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.188 r  A[5]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    13.188    A[5]_rep__1_i_1_n_0
    SLICE_X11Y92         FDRE                                         r  A_reg[5]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.526    14.949    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  A_reg[5]_rep__1/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y92         FDRE (Setup_fdre_C_D)        0.031    15.219    A_reg[5]_rep__1
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -13.188    
  -------------------------------------------------------------------
                         slack                                  2.031    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.935ns  (logic 2.027ns (25.546%)  route 5.908ns (74.454%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[1]/Q
                         net (fo=780, routed)         3.704     9.410    mem_reg_1280_1535_5_5/A1
    SLICE_X12Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.534 r  mem_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.534    mem_reg_1280_1535_5_5/OD
    SLICE_X12Y66         MUXF7 (Prop_muxf7_I0_O)      0.241     9.775 r  mem_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000     9.775    mem_reg_1280_1535_5_5/O0
    SLICE_X12Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  mem_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           0.768    10.640    mem_reg_1280_1535_5_5_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.319    10.959 r  A[5]_i_13/O
                         net (fo=1, routed)           0.000    10.959    A[5]_i_13_n_0
    SLICE_X11Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    11.204 r  A_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    11.204    A_reg[5]_i_10_n_0
    SLICE_X11Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    11.308 r  A_reg[5]_i_7/O
                         net (fo=1, routed)           0.815    12.124    dinp0[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.316    12.440 r  A[5]_i_4/O
                         net (fo=5, routed)           0.620    13.060    A[5]_i_4_n_0
    SLICE_X11Y92         LUT6 (Prop_lut6_I3_O)        0.124    13.184 r  A[5]_i_1/O
                         net (fo=1, routed)           0.000    13.184    A1_out[5]
    SLICE_X11Y92         FDRE                                         r  A_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.526    14.949    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y92         FDRE                                         r  A_reg[5]/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y92         FDRE (Setup_fdre_C_D)        0.029    15.217    A_reg[5]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -13.184    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 1.989ns (24.962%)  route 5.979ns (75.038%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[1]/Q
                         net (fo=780, routed)         3.582     9.288    mem_reg_3328_3583_2_2/A1
    SLICE_X12Y70         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.412 r  mem_reg_3328_3583_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.412    mem_reg_3328_3583_2_2/OD
    SLICE_X12Y70         MUXF7 (Prop_muxf7_I0_O)      0.241     9.653 r  mem_reg_3328_3583_2_2/F7.B/O
                         net (fo=1, routed)           0.000     9.653    mem_reg_3328_3583_2_2/O0
    SLICE_X12Y70         MUXF8 (Prop_muxf8_I0_O)      0.098     9.751 r  mem_reg_3328_3583_2_2/F8/O
                         net (fo=1, routed)           0.781    10.532    mem_reg_3328_3583_2_2_n_0
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.319    10.851 r  A[2]_i_14/O
                         net (fo=1, routed)           0.000    10.851    A[2]_i_14_n_0
    SLICE_X9Y71          MUXF7 (Prop_muxf7_I1_O)      0.217    11.068 r  A_reg[2]_i_10/O
                         net (fo=1, routed)           0.000    11.068    A_reg[2]_i_10_n_0
    SLICE_X9Y71          MUXF8 (Prop_muxf8_I1_O)      0.094    11.162 r  A_reg[2]_i_6/O
                         net (fo=1, routed)           1.071    12.233    dinp0[2]
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.316    12.549 r  A[2]_i_4/O
                         net (fo=1, routed)           0.544    13.094    A[2]_i_4_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I3_O)        0.124    13.218 r  A[2]_i_1/O
                         net (fo=1, routed)           0.000    13.218    A1_out[2]
    SLICE_X5Y91          FDRE                                         r  A_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.602    15.025    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y91          FDRE                                         r  A_reg[2]/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X5Y91          FDRE (Setup_fdre_C_D)        0.029    15.277    A_reg[2]
  -------------------------------------------------------------------
                         required time                         15.277    
                         arrival time                         -13.218    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.132ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.835ns  (logic 2.027ns (25.870%)  route 5.808ns (74.130%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[1]/Q
                         net (fo=780, routed)         3.704     9.410    mem_reg_1280_1535_5_5/A1
    SLICE_X12Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.534 r  mem_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.534    mem_reg_1280_1535_5_5/OD
    SLICE_X12Y66         MUXF7 (Prop_muxf7_I0_O)      0.241     9.775 r  mem_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000     9.775    mem_reg_1280_1535_5_5/O0
    SLICE_X12Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  mem_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           0.768    10.640    mem_reg_1280_1535_5_5_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.319    10.959 r  A[5]_i_13/O
                         net (fo=1, routed)           0.000    10.959    A[5]_i_13_n_0
    SLICE_X11Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    11.204 r  A_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    11.204    A_reg[5]_i_10_n_0
    SLICE_X11Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    11.308 r  A_reg[5]_i_7/O
                         net (fo=1, routed)           0.815    12.124    dinp0[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.316    12.440 r  A[5]_i_4/O
                         net (fo=5, routed)           0.521    12.961    A[5]_i_4_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I3_O)        0.124    13.085 r  A[5]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    13.085    A[5]_rep__0_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  A_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.526    14.949    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  A_reg[5]_rep__0/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.029    15.217    A_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -13.085    
  -------------------------------------------------------------------
                         slack                                  2.132    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 A_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.832ns  (logic 2.027ns (25.879%)  route 5.805ns (74.121%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y96         FDRE                                         r  A_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[1]/Q
                         net (fo=780, routed)         3.704     9.410    mem_reg_1280_1535_5_5/A1
    SLICE_X12Y66         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     9.534 r  mem_reg_1280_1535_5_5/RAMS64E_D/O
                         net (fo=1, routed)           0.000     9.534    mem_reg_1280_1535_5_5/OD
    SLICE_X12Y66         MUXF7 (Prop_muxf7_I0_O)      0.241     9.775 r  mem_reg_1280_1535_5_5/F7.B/O
                         net (fo=1, routed)           0.000     9.775    mem_reg_1280_1535_5_5/O0
    SLICE_X12Y66         MUXF8 (Prop_muxf8_I0_O)      0.098     9.873 r  mem_reg_1280_1535_5_5/F8/O
                         net (fo=1, routed)           0.768    10.640    mem_reg_1280_1535_5_5_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I3_O)        0.319    10.959 r  A[5]_i_13/O
                         net (fo=1, routed)           0.000    10.959    A[5]_i_13_n_0
    SLICE_X11Y74         MUXF7 (Prop_muxf7_I1_O)      0.245    11.204 r  A_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    11.204    A_reg[5]_i_10_n_0
    SLICE_X11Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    11.308 r  A_reg[5]_i_7/O
                         net (fo=1, routed)           0.815    12.124    dinp0[5]
    SLICE_X11Y85         LUT6 (Prop_lut6_I5_O)        0.316    12.440 r  A[5]_i_4/O
                         net (fo=5, routed)           0.518    12.958    A[5]_i_4_n_0
    SLICE_X11Y91         LUT6 (Prop_lut6_I3_O)        0.124    13.082 r  A[5]_rep_i_1/O
                         net (fo=1, routed)           0.000    13.082    A[5]_rep_i_1_n_0
    SLICE_X11Y91         FDRE                                         r  A_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.526    14.949    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y91         FDRE                                         r  A_reg[5]_rep/C
                         clock pessimism              0.275    15.224    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y91         FDRE (Setup_fdre_C_D)        0.031    15.219    A_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         15.219    
                         arrival time                         -13.082    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[3]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.618ns  (logic 1.989ns (26.108%)  route 5.629ns (73.892%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[0]/Q
                         net (fo=779, routed)         3.159     8.865    mem_reg_3840_4095_3_3/A0
    SLICE_X2Y77          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.989 r  mem_reg_3840_4095_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.989    mem_reg_3840_4095_3_3/OD
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     9.230 r  mem_reg_3840_4095_3_3/F7.B/O
                         net (fo=1, routed)           0.000     9.230    mem_reg_3840_4095_3_3/O0
    SLICE_X2Y77          MUXF8 (Prop_muxf8_I0_O)      0.098     9.328 r  mem_reg_3840_4095_3_3/F8/O
                         net (fo=1, routed)           0.934    10.262    mem_reg_3840_4095_3_3_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.319    10.581 r  A[3]_i_15/O
                         net (fo=1, routed)           0.000    10.581    A[3]_i_15_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    10.798 r  A_reg[3]_i_10/O
                         net (fo=1, routed)           0.000    10.798    A_reg[3]_i_10_n_0
    SLICE_X3Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    10.892 r  A_reg[3]_i_6/O
                         net (fo=1, routed)           0.655    11.547    dinp0[3]
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.316    11.863 r  A[3]_i_4/O
                         net (fo=5, routed)           0.881    12.744    A[3]_i_4_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I3_O)        0.124    12.868 r  A[3]_rep__2_i_1/O
                         net (fo=1, routed)           0.000    12.868    A[3]_rep__2_i_1_n_0
    SLICE_X9Y88          FDRE                                         r  A_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.521    14.944    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  A_reg[3]_rep__2/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)        0.031    15.216    A_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -12.868    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.350ns  (required time - arrival time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A_reg[3]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.614ns  (logic 1.989ns (26.121%)  route 5.625ns (73.879%))
  Logic Levels:           8  (LUT6=3 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.647     5.250    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.456     5.706 r  A_reg[0]/Q
                         net (fo=779, routed)         3.159     8.865    mem_reg_3840_4095_3_3/A0
    SLICE_X2Y77          RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     8.989 r  mem_reg_3840_4095_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.989    mem_reg_3840_4095_3_3/OD
    SLICE_X2Y77          MUXF7 (Prop_muxf7_I0_O)      0.241     9.230 r  mem_reg_3840_4095_3_3/F7.B/O
                         net (fo=1, routed)           0.000     9.230    mem_reg_3840_4095_3_3/O0
    SLICE_X2Y77          MUXF8 (Prop_muxf8_I0_O)      0.098     9.328 r  mem_reg_3840_4095_3_3/F8/O
                         net (fo=1, routed)           0.934    10.262    mem_reg_3840_4095_3_3_n_0
    SLICE_X3Y75          LUT6 (Prop_lut6_I0_O)        0.319    10.581 r  A[3]_i_15/O
                         net (fo=1, routed)           0.000    10.581    A[3]_i_15_n_0
    SLICE_X3Y75          MUXF7 (Prop_muxf7_I1_O)      0.217    10.798 r  A_reg[3]_i_10/O
                         net (fo=1, routed)           0.000    10.798    A_reg[3]_i_10_n_0
    SLICE_X3Y75          MUXF8 (Prop_muxf8_I1_O)      0.094    10.892 r  A_reg[3]_i_6/O
                         net (fo=1, routed)           0.655    11.547    dinp0[3]
    SLICE_X3Y81          LUT6 (Prop_lut6_I5_O)        0.316    11.863 r  A[3]_i_4/O
                         net (fo=5, routed)           0.877    12.740    A[3]_i_4_n_0
    SLICE_X9Y88          LUT6 (Prop_lut6_I3_O)        0.124    12.864 r  A[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    12.864    A[3]_rep__0_i_1_n_0
    SLICE_X9Y88          FDRE                                         r  A_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         1.521    14.944    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y88          FDRE                                         r  A_reg[3]_rep__0/C
                         clock pessimism              0.277    15.221    
                         clock uncertainty           -0.035    15.185    
    SLICE_X9Y88          FDRE (Setup_fdre_C_D)        0.029    15.214    A_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -12.864    
  -------------------------------------------------------------------
                         slack                                  2.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 A_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_512_767_10_10/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.403%)  route 0.226ns (61.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.572     1.491    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  A_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  A_reg[4]_rep/Q
                         net (fo=157, routed)         0.226     1.858    mem_reg_512_767_10_10/A4
    SLICE_X8Y87          RAMS64E                                      r  mem_reg_512_767_10_10/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.842     2.007    mem_reg_512_767_10_10/WCLK
    SLICE_X8Y87          RAMS64E                                      r  mem_reg_512_767_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.704    mem_reg_512_767_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 A_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_512_767_10_10/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.403%)  route 0.226ns (61.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.572     1.491    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  A_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  A_reg[4]_rep/Q
                         net (fo=157, routed)         0.226     1.858    mem_reg_512_767_10_10/A4
    SLICE_X8Y87          RAMS64E                                      r  mem_reg_512_767_10_10/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.842     2.007    mem_reg_512_767_10_10/WCLK
    SLICE_X8Y87          RAMS64E                                      r  mem_reg_512_767_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.704    mem_reg_512_767_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 A_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_512_767_10_10/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.403%)  route 0.226ns (61.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.572     1.491    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  A_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  A_reg[4]_rep/Q
                         net (fo=157, routed)         0.226     1.858    mem_reg_512_767_10_10/A4
    SLICE_X8Y87          RAMS64E                                      r  mem_reg_512_767_10_10/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.842     2.007    mem_reg_512_767_10_10/WCLK
    SLICE_X8Y87          RAMS64E                                      r  mem_reg_512_767_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.704    mem_reg_512_767_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 A_reg[4]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_512_767_10_10/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.403%)  route 0.226ns (61.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.572     1.491    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y87          FDRE                                         r  A_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_fdre_C_Q)         0.141     1.632 r  A_reg[4]_rep/Q
                         net (fo=157, routed)         0.226     1.858    mem_reg_512_767_10_10/A4
    SLICE_X8Y87          RAMS64E                                      r  mem_reg_512_767_10_10/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.842     2.007    mem_reg_512_767_10_10/WCLK
    SLICE_X8Y87          RAMS64E                                      r  mem_reg_512_767_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.502     1.504    
    SLICE_X8Y87          RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.704    mem_reg_512_767_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 A_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_2560_2815_10_10/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.218%)  route 0.271ns (65.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  A_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  A_reg[3]_rep__1/Q
                         net (fo=156, routed)         0.271     1.932    mem_reg_2560_2815_10_10/A3
    SLICE_X6Y88          RAMS64E                                      r  mem_reg_2560_2815_10_10/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.872     2.037    mem_reg_2560_2815_10_10/WCLK
    SLICE_X6Y88          RAMS64E                                      r  mem_reg_2560_2815_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.776    mem_reg_2560_2815_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 A_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_2560_2815_10_10/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.218%)  route 0.271ns (65.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  A_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  A_reg[3]_rep__1/Q
                         net (fo=156, routed)         0.271     1.932    mem_reg_2560_2815_10_10/A3
    SLICE_X6Y88          RAMS64E                                      r  mem_reg_2560_2815_10_10/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.872     2.037    mem_reg_2560_2815_10_10/WCLK
    SLICE_X6Y88          RAMS64E                                      r  mem_reg_2560_2815_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.776    mem_reg_2560_2815_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 A_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_2560_2815_10_10/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.218%)  route 0.271ns (65.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  A_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  A_reg[3]_rep__1/Q
                         net (fo=156, routed)         0.271     1.932    mem_reg_2560_2815_10_10/A3
    SLICE_X6Y88          RAMS64E                                      r  mem_reg_2560_2815_10_10/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.872     2.037    mem_reg_2560_2815_10_10/WCLK
    SLICE_X6Y88          RAMS64E                                      r  mem_reg_2560_2815_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.776    mem_reg_2560_2815_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 A_reg[3]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_2560_2815_10_10/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.218%)  route 0.271ns (65.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.601     1.520    CLK100MHZ_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  A_reg[3]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  A_reg[3]_rep__1/Q
                         net (fo=156, routed)         0.271     1.932    mem_reg_2560_2815_10_10/A3
    SLICE_X6Y88          RAMS64E                                      r  mem_reg_2560_2815_10_10/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.872     2.037    mem_reg_2560_2815_10_10/WCLK
    SLICE_X6Y88          RAMS64E                                      r  mem_reg_2560_2815_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.500     1.536    
    SLICE_X6Y88          RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.776    mem_reg_2560_2815_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1792_2047_9_9/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.958%)  route 0.363ns (72.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.576     1.495    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  A_reg[0]/Q
                         net (fo=779, routed)         0.363     2.000    mem_reg_1792_2047_9_9/A0
    SLICE_X10Y97         RAMS64E                                      r  mem_reg_1792_2047_9_9/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.847     2.012    mem_reg_1792_2047_9_9/WCLK
    SLICE_X10Y97         RAMS64E                                      r  mem_reg_1792_2047_9_9/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y97         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.842    mem_reg_1792_2047_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 A_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_reg_1792_2047_9_9/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.141ns (27.958%)  route 0.363ns (72.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.576     1.495    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y97          FDRE                                         r  A_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  A_reg[0]/Q
                         net (fo=779, routed)         0.363     2.000    mem_reg_1792_2047_9_9/A0
    SLICE_X10Y97         RAMS64E                                      r  mem_reg_1792_2047_9_9/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=853, routed)         0.847     2.012    mem_reg_1792_2047_9_9/WCLK
    SLICE_X10Y97         RAMS64E                                      r  mem_reg_1792_2047_9_9/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.532    
    SLICE_X10Y97         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.842    mem_reg_1792_2047_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y94    B_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y93     B_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y94     B_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y93     B_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y94     B_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y94     B_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y93     B_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y93     B_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y94    B_reg[9]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    mem_reg_3584_3839_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    mem_reg_3584_3839_9_9/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    mem_reg_3584_3839_9_9/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y95    mem_reg_3584_3839_9_9/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    mem_reg_1024_1279_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y91     mem_reg_3072_3327_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    mem_reg_0_255_9_9/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y93    mem_reg_0_255_9_9/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    mem_reg_1024_1279_9_9/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X10Y96    mem_reg_1024_1279_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y97    mem_reg_1280_1535_8_8/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y97    mem_reg_1280_1535_8_8/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y97    mem_reg_1280_1535_8_8/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y97    mem_reg_1280_1535_8_8/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     mem_reg_2816_3071_4_4/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y83     mem_reg_2816_3071_4_4/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mem_reg_1280_1535_9_9/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mem_reg_1280_1535_9_9/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mem_reg_1280_1535_9_9/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X8Y97     mem_reg_1280_1535_9_9/RAMS64E_D/CLK



