Loading plugins phase: Elapsed time ==> 0s.241ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -d CY8C5888AXI-LP096 -s D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0065: information: Analog terminal "AIO_1.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_307)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_17.1)

ADD: sdb.M0065: information: Analog terminal "AIO_2.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_309)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_18.1)

ADD: sdb.M0065: information: Analog terminal "AIO_3.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_310)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_19.1)

ADD: sdb.M0065: information: Analog terminal "AIO_4.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_312)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_20.1)

ADD: sdb.M0065: information: Analog terminal "AIO_5.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_314)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_21.1)

ADD: sdb.M0065: information: Analog terminal "AIO_6.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_315)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_22.1)

ADD: sdb.M0065: information: Analog terminal "AIO_7.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_317)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_23.1)

ADD: sdb.M0065: information: Analog terminal "AIO_0.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_306)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_7.1)

ADD: sdb.M0065: information: Analog terminal "AIO_15.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2953)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_31.1)

ADD: sdb.M0065: information: Analog terminal "AIO_14.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2952)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_30.1)

ADD: sdb.M0065: information: Analog terminal "AIO_13.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2951)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_29.1)

ADD: sdb.M0065: information: Analog terminal "AIO_12.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2950)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_28.1)

ADD: sdb.M0065: information: Analog terminal "AIO_11.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2949)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_27.1)

ADD: sdb.M0065: information: Analog terminal "AIO_10.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2948)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_26.1)

ADD: sdb.M0065: information: Analog terminal "AIO_9.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2947)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_25.1)

ADD: sdb.M0065: information: Analog terminal "AIO_8.analog_0" on TopDesign is unconnected.
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2946)
 * D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\TopDesign\TopDesign.cysch (Shape_24.1)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.435ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Basic_Setup.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 Basic_Setup.v -verilog
======================================================================

======================================================================
Compiling:  Basic_Setup.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 Basic_Setup.v -verilog
======================================================================

======================================================================
Compiling:  Basic_Setup.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 -verilog Basic_Setup.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Dec 31 00:18:42 2016


======================================================================
Compiling:  Basic_Setup.v
Program  :   vpp
Options  :    -yv2 -q10 Basic_Setup.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Dec 31 00:18:42 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Basic_Setup.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Basic_Setup.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 -verilog Basic_Setup.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Dec 31 00:18:42 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\codegentemp\Basic_Setup.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\codegentemp\Basic_Setup.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Basic_Setup.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 -verilog Basic_Setup.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Dec 31 00:18:43 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\codegentemp\Basic_Setup.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\codegentemp\Basic_Setup.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART_1:dma_complete_0\
	\USBUART_1:Net_1922\
	\USBUART_1:dma_complete_1\
	\USBUART_1:Net_1921\
	\USBUART_1:dma_complete_2\
	\USBUART_1:Net_1920\
	\USBUART_1:dma_complete_3\
	\USBUART_1:Net_1919\
	\USBUART_1:dma_complete_4\
	\USBUART_1:Net_1918\
	\USBUART_1:dma_complete_5\
	\USBUART_1:Net_1917\
	\USBUART_1:dma_complete_6\
	\USBUART_1:Net_1916\
	\USBUART_1:dma_complete_7\
	\USBUART_1:Net_1915\
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	\UART_MODX_1:BUART:reset_sr\
	Net_1606
	Net_1607
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1602
	\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_MODX_1:BUART:sRX:MODULE_5:lt\
	\UART_MODX_1:BUART:sRX:MODULE_5:eq\
	\UART_MODX_1:BUART:sRX:MODULE_5:gt\
	\UART_MODX_1:BUART:sRX:MODULE_5:gte\
	\UART_MODX_1:BUART:sRX:MODULE_5:lte\
	\UART_MODX_0:BUART:reset_sr\
	Net_1583
	Net_1584
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_1579
	\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xeq\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xlt\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xlte\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xgt\
	\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xgte\
	\UART_MODX_0:BUART:sRX:MODULE_10:lt\
	\UART_MODX_0:BUART:sRX:MODULE_10:eq\
	\UART_MODX_0:BUART:sRX:MODULE_10:gt\
	\UART_MODX_0:BUART:sRX:MODULE_10:gte\
	\UART_MODX_0:BUART:sRX:MODULE_10:lte\
	\UART_MODX_2:BUART:reset_sr\
	Net_1629
	Net_1630
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_1\
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:b_0\
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_0\
	Net_1625
	\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_1\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_1\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lt_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gt_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:lti_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:gti_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:albi_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:agbi_0\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xeq\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xlt\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xlte\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xgt\
	\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xgte\
	\UART_MODX_2:BUART:sRX:MODULE_15:lt\
	\UART_MODX_2:BUART:sRX:MODULE_15:eq\
	\UART_MODX_2:BUART:sRX:MODULE_15:gt\
	\UART_MODX_2:BUART:sRX:MODULE_15:gte\
	\UART_MODX_2:BUART:sRX:MODULE_15:lte\
	\UART_STIM_0:BUART:reset_sr\
	Net_790
	Net_791
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_1\
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:b_0\
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_0\
	\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	Net_785
	\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_1\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_1\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:lt_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:gt_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:lti_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:gti_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:albi_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:agbi_0\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xeq\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xlt\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xlte\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xgt\
	\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xgte\
	\UART_STIM_0:BUART:sRX:MODULE_20:lt\
	\UART_STIM_0:BUART:sRX:MODULE_20:eq\
	\UART_STIM_0:BUART:sRX:MODULE_20:gt\
	\UART_STIM_0:BUART:sRX:MODULE_20:gte\
	\UART_STIM_0:BUART:sRX:MODULE_20:lte\
	\UART_STIM_1:BUART:reset_sr\
	Net_803
	Net_804
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_1\
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:b_0\
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_0\
	\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_0\
	Net_798
	\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_1\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_1\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:lt_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:gt_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:lti_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:gti_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:albi_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:agbi_0\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xeq\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xlt\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xlte\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xgt\
	\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xgte\
	\UART_STIM_1:BUART:sRX:MODULE_25:lt\
	\UART_STIM_1:BUART:sRX:MODULE_25:eq\
	\UART_STIM_1:BUART:sRX:MODULE_25:gt\
	\UART_STIM_1:BUART:sRX:MODULE_25:gte\
	\UART_STIM_1:BUART:sRX:MODULE_25:lte\
	\PWM_1:PWMUDB:km_run\
	\PWM_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_1:PWMUDB:capt_rising\
	\PWM_1:PWMUDB:capt_falling\
	\PWM_1:PWMUDB:trig_rise\
	\PWM_1:PWMUDB:trig_fall\
	\PWM_1:PWMUDB:sc_kill\
	\PWM_1:PWMUDB:min_kill\
	\PWM_1:PWMUDB:km_tc\
	\PWM_1:PWMUDB:db_tc\
	\PWM_1:PWMUDB:dith_sel\
	\PWM_1:PWMUDB:compare2\
	\PWM_1:Net_101\
	Net_5337
	Net_5338
	\PWM_1:PWMUDB:MODULE_26:b_31\
	\PWM_1:PWMUDB:MODULE_26:b_30\
	\PWM_1:PWMUDB:MODULE_26:b_29\
	\PWM_1:PWMUDB:MODULE_26:b_28\
	\PWM_1:PWMUDB:MODULE_26:b_27\
	\PWM_1:PWMUDB:MODULE_26:b_26\
	\PWM_1:PWMUDB:MODULE_26:b_25\
	\PWM_1:PWMUDB:MODULE_26:b_24\
	\PWM_1:PWMUDB:MODULE_26:b_23\
	\PWM_1:PWMUDB:MODULE_26:b_22\
	\PWM_1:PWMUDB:MODULE_26:b_21\
	\PWM_1:PWMUDB:MODULE_26:b_20\
	\PWM_1:PWMUDB:MODULE_26:b_19\
	\PWM_1:PWMUDB:MODULE_26:b_18\
	\PWM_1:PWMUDB:MODULE_26:b_17\
	\PWM_1:PWMUDB:MODULE_26:b_16\
	\PWM_1:PWMUDB:MODULE_26:b_15\
	\PWM_1:PWMUDB:MODULE_26:b_14\
	\PWM_1:PWMUDB:MODULE_26:b_13\
	\PWM_1:PWMUDB:MODULE_26:b_12\
	\PWM_1:PWMUDB:MODULE_26:b_11\
	\PWM_1:PWMUDB:MODULE_26:b_10\
	\PWM_1:PWMUDB:MODULE_26:b_9\
	\PWM_1:PWMUDB:MODULE_26:b_8\
	\PWM_1:PWMUDB:MODULE_26:b_7\
	\PWM_1:PWMUDB:MODULE_26:b_6\
	\PWM_1:PWMUDB:MODULE_26:b_5\
	\PWM_1:PWMUDB:MODULE_26:b_4\
	\PWM_1:PWMUDB:MODULE_26:b_3\
	\PWM_1:PWMUDB:MODULE_26:b_2\
	\PWM_1:PWMUDB:MODULE_26:b_1\
	\PWM_1:PWMUDB:MODULE_26:b_0\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_31\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_30\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_29\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_28\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_27\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_26\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_25\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:a_24\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_31\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_30\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_29\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_28\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_27\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_26\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_25\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_24\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_23\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_22\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_21\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_20\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_19\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_18\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_17\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_16\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_15\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_14\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_13\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_12\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_11\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_10\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_9\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_8\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_7\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_6\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_5\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_4\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_3\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_2\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_1\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:b_0\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_31\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_30\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_29\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_28\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_27\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_26\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_25\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_24\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_23\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_22\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_21\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_20\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_19\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_18\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_17\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_16\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_15\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_14\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_13\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_12\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_11\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_10\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_9\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_8\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_7\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_6\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_5\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_4\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_3\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:s_2\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_5339
	Net_5336
	\PWM_1:Net_113\
	\PWM_1:Net_107\
	\PWM_1:Net_114\

    Synthesized names
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_31\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_30\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_29\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_28\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_27\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_26\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_25\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_24\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_23\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_22\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_21\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_20\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_19\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_18\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_17\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_16\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_15\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_14\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_13\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_12\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_11\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_10\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_9\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_8\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_7\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_6\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_5\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_4\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_3\
	\PWM_1:PWMUDB:add_vi_vv_MODGEN_26_2\

Deleted 287 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_5_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_2_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_3_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_8_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_9_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_10_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_11_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_12_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_13_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_14_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_15_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_7_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_6_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_5_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__AIO_4_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_2_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_3_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_4_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_5_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_6_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_7_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_8_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_9_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_10_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_11_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_12_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_13_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_14_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__DIO_15_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__SAIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__SAIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__SDIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_3_IO_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__SDIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LED_G_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LED_B_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LED_R_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__KEY_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__KEY_2_net_0 to tmpOE__LIO_6_net_0
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__LIO_6_net_0
Aliasing \USBUART_1:tmpOE__Dp_net_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__BUZZER_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__CAN_TX_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__CAN_RX_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_1_TXD_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_1_RXD_net_0 to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_MODX_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_MODX_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_MODX_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_MODX_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_MODX_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_MODX_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_MODX_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_MODX_1:BUART:tx_status_6\ to zero
Aliasing \UART_MODX_1:BUART:tx_status_5\ to zero
Aliasing \UART_MODX_1:BUART:tx_status_4\ to zero
Aliasing \UART_MODX_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_1:BUART:rx_status_1\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_3_TXD_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_3_RXD_net_0 to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_0:Net_61\ to \UART_MODX_1:Net_61\
Aliasing \UART_MODX_0:BUART:tx_hd_send_break\ to zero
Aliasing \UART_MODX_0:BUART:HalfDuplexSend\ to zero
Aliasing \UART_MODX_0:BUART:FinalParityType_1\ to zero
Aliasing \UART_MODX_0:BUART:FinalParityType_0\ to zero
Aliasing \UART_MODX_0:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_MODX_0:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_MODX_0:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_MODX_0:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_MODX_0:BUART:tx_status_6\ to zero
Aliasing \UART_MODX_0:BUART:tx_status_5\ to zero
Aliasing \UART_MODX_0:BUART:tx_status_4\ to zero
Aliasing \UART_MODX_0:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN6_1 to MODIN5_1
Aliasing MODIN6_0 to MODIN5_0
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN7_1 to MODIN5_1
Aliasing MODIN7_0 to MODIN5_0
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_0:BUART:rx_status_1\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_2:Net_61\ to \UART_MODX_1:Net_61\
Aliasing \UART_MODX_2:BUART:tx_hd_send_break\ to zero
Aliasing \UART_MODX_2:BUART:HalfDuplexSend\ to zero
Aliasing \UART_MODX_2:BUART:FinalParityType_1\ to zero
Aliasing \UART_MODX_2:BUART:FinalParityType_0\ to zero
Aliasing \UART_MODX_2:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_MODX_2:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_MODX_2:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_MODX_2:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_MODX_2:BUART:tx_status_6\ to zero
Aliasing \UART_MODX_2:BUART:tx_status_5\ to zero
Aliasing \UART_MODX_2:BUART:tx_status_4\ to zero
Aliasing \UART_MODX_2:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN10_1 to MODIN9_1
Aliasing MODIN10_0 to MODIN9_0
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to zero
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN11_1 to MODIN9_1
Aliasing MODIN11_0 to MODIN9_0
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_2:BUART:rx_status_1\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_6\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_5\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_4\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_6\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_5\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_4\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_3\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_0\ to zero
Aliasing \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_2_RXD_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_2_TXD_net_0 to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_0:BUART:tx_hd_send_break\ to zero
Aliasing \UART_STIM_0:BUART:HalfDuplexSend\ to zero
Aliasing \UART_STIM_0:BUART:FinalParityType_1\ to zero
Aliasing \UART_STIM_0:BUART:FinalParityType_0\ to zero
Aliasing \UART_STIM_0:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_STIM_0:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_STIM_0:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_STIM_0:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_STIM_0:BUART:tx_status_6\ to zero
Aliasing \UART_STIM_0:BUART:tx_status_5\ to zero
Aliasing \UART_STIM_0:BUART:tx_status_4\ to zero
Aliasing \UART_STIM_0:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN14_1 to MODIN13_1
Aliasing MODIN14_0 to MODIN13_0
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\ to zero
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing MODIN15_1 to MODIN13_1
Aliasing MODIN15_0 to MODIN13_0
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to zero
Aliasing \UART_STIM_0:BUART:rx_status_1\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_6\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_5\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_4\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_6\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_5\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_4\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_3\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_0\ to zero
Aliasing \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_STIM_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_STIM_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_STIM_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_STIM_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_STIM_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_STIM_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_STIM_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_STIM_1:BUART:tx_status_6\ to zero
Aliasing \UART_STIM_1:BUART:tx_status_5\ to zero
Aliasing \UART_STIM_1:BUART:tx_status_4\ to zero
Aliasing \UART_STIM_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_1\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_0\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\ to zero
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_1\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_1\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_0\ to \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_0\
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\ to zero
Aliasing \UART_STIM_1:BUART:rx_status_1\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_6\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_5\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_4\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_6\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_5\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_4\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_3\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_2\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_1\ to tmpOE__LIO_6_net_0
Aliasing \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_0\ to zero
Aliasing \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_1_IO_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__MODX_2_IO_net_0 to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:hwCapture\ to zero
Aliasing \PWM_1:PWMUDB:trig_out\ to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill\ to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_1:PWMUDB:reset\ to zero
Aliasing \PWM_1:PWMUDB:status_6\ to zero
Aliasing \PWM_1:PWMUDB:status_4\ to zero
Aliasing \PWM_1:PWMUDB:cmp2\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_23\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_22\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_21\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_20\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_19\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_18\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_17\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_15\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_14\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_13\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_12\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_11\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_10\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_9\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_8\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_7\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_6\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_5\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_4\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_3\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:a_2\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_4_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_3_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_2_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_0_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_1_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_7_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_8_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_9_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_10_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_11_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_12_net_0 to tmpOE__LIO_6_net_0
Aliasing tmpOE__LIO_13_RST_net_0 to tmpOE__LIO_6_net_0
Aliasing \UART_MODX_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_MODX_1:BUART:rx_break_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:reset_reg\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_break_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:reset_reg\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_break_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:reset_reg\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_break_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_break_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__LIO_6_net_0
Aliasing \PWM_1:PWMUDB:prevCompare1\\D\ to \PWM_1:PWMUDB:pwm_temp\
Aliasing \PWM_1:PWMUDB:tc_i_reg\\D\ to \PWM_1:PWMUDB:status_2\
Removing Lhs of wire one[6] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_5_net_0[9] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_0_net_0[15] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_1_net_0[22] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_2_net_0[29] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_3_net_0[36] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_8_net_0[43] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_9_net_0[50] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_10_net_0[57] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_11_net_0[64] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_12_net_0[71] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_13_net_0[78] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_14_net_0[85] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_15_net_0[92] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_7_net_0[99] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_6_net_0[106] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_5_net_0[113] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__AIO_4_net_0[120] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_0_net_0[127] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_1_net_0[133] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_2_net_0[139] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_3_net_0[145] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_4_net_0[151] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_5_net_0[157] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_6_net_0[163] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_7_net_0[169] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_8_net_0[175] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_9_net_0[181] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_10_net_0[187] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_11_net_0[193] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_12_net_0[199] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_13_net_0[205] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_14_net_0[211] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__DIO_15_net_0[217] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__SAIO_0_net_0[223] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__SAIO_1_net_0[229] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__SDIO_0_net_0[236] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_3_IO_net_0[242] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__SDIO_1_net_0[248] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LED_G_net_0[263] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LED_B_net_0[276] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LED_R_net_0[290] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__KEY_1_net_0[298] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__KEY_2_net_0[303] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[311] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_net_0\[318] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__BUZZER_net_0[373] = tmpOE__LIO_6_net_0[1]
Removing Rhs of wire Net_927[374] = \PWM_1:Net_96\[1997]
Removing Rhs of wire Net_927[374] = \PWM_1:PWMUDB:pwm_i_reg\[1989]
Removing Lhs of wire tmpOE__CAN_TX_net_0[391] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__CAN_RX_net_0[397] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_1_TXD_net_0[402] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_1_RXD_net_0[409] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:Net_61\[414] = Net_1581[415]
Removing Lhs of wire \UART_MODX_1:BUART:tx_hd_send_break\[419] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:HalfDuplexSend\[420] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalParityType_1\[421] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalParityType_0\[422] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalAddrMode_2\[423] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalAddrMode_1\[424] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:FinalAddrMode_0\[425] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_ctrl_mark\[426] = zero[2]
Removing Rhs of wire \UART_MODX_1:BUART:tx_bitclk_enable_pre\[437] = \UART_MODX_1:BUART:tx_bitclk_dp\[473]
Removing Lhs of wire \UART_MODX_1:BUART:tx_counter_tc\[483] = \UART_MODX_1:BUART:tx_counter_dp\[474]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_6\[484] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_5\[485] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_4\[486] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_1\[488] = \UART_MODX_1:BUART:tx_fifo_empty\[451]
Removing Lhs of wire \UART_MODX_1:BUART:tx_status_3\[490] = \UART_MODX_1:BUART:tx_fifo_notfull\[450]
Removing Lhs of wire \UART_MODX_1:BUART:rx_count7_bit8_wire\[550] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[557] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[568]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[559] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[569]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[560] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[585]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[561] = \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[599]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[562] = MODIN1_1[563]
Removing Rhs of wire MODIN1_1[563] = \UART_MODX_1:BUART:pollcount_1\[556]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[564] = MODIN1_0[565]
Removing Rhs of wire MODIN1_0[565] = \UART_MODX_1:BUART:pollcount_0\[558]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[571] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[572] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[573] = MODIN1_1[563]
Removing Lhs of wire MODIN2_1[574] = MODIN1_1[563]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[575] = MODIN1_0[565]
Removing Lhs of wire MODIN2_0[576] = MODIN1_0[565]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[577] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[578] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[579] = MODIN1_1[563]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[580] = MODIN1_0[565]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[581] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[582] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[587] = MODIN1_1[563]
Removing Lhs of wire MODIN3_1[588] = MODIN1_1[563]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[589] = MODIN1_0[565]
Removing Lhs of wire MODIN3_0[590] = MODIN1_0[565]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[591] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[592] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[593] = MODIN1_1[563]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[594] = MODIN1_0[565]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[595] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[596] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_status_1\[603] = zero[2]
Removing Rhs of wire \UART_MODX_1:BUART:rx_status_2\[604] = \UART_MODX_1:BUART:rx_parity_error_status\[605]
Removing Rhs of wire \UART_MODX_1:BUART:rx_status_3\[606] = \UART_MODX_1:BUART:rx_stop_bit_error\[607]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[617] = \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[666]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[621] = \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xneq\[688]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[622] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[623] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[624] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[625] = MODIN4_6[626]
Removing Rhs of wire MODIN4_6[626] = \UART_MODX_1:BUART:rx_count_6\[545]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[627] = MODIN4_5[628]
Removing Rhs of wire MODIN4_5[628] = \UART_MODX_1:BUART:rx_count_5\[546]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[629] = MODIN4_4[630]
Removing Rhs of wire MODIN4_4[630] = \UART_MODX_1:BUART:rx_count_4\[547]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[631] = MODIN4_3[632]
Removing Rhs of wire MODIN4_3[632] = \UART_MODX_1:BUART:rx_count_3\[548]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[633] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[634] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[635] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[636] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[637] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[638] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[639] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[640] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[641] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[642] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[643] = MODIN4_6[626]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[644] = MODIN4_5[628]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[645] = MODIN4_4[630]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[646] = MODIN4_3[632]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[647] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[648] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[649] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[650] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[651] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[652] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[653] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[668] = \UART_MODX_1:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[669] = \UART_MODX_1:BUART:rx_parity_bit\[620]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[670] = \UART_MODX_1:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[671] = \UART_MODX_1:BUART:rx_parity_bit\[620]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[672] = \UART_MODX_1:BUART:rx_postpoll\[504]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[673] = \UART_MODX_1:BUART:rx_parity_bit\[620]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[675] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[676] = \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[674]
Removing Lhs of wire \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[677] = \UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[674]
Removing Lhs of wire tmpOE__MODX_3_TXD_net_0[699] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_3_RXD_net_0[706] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:Net_61\[711] = Net_1581[415]
Removing Lhs of wire \UART_MODX_0:BUART:tx_hd_send_break\[715] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:HalfDuplexSend\[716] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalParityType_1\[717] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalParityType_0\[718] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalAddrMode_2\[719] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalAddrMode_1\[720] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:FinalAddrMode_0\[721] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:tx_ctrl_mark\[722] = zero[2]
Removing Rhs of wire \UART_MODX_0:BUART:tx_bitclk_enable_pre\[733] = \UART_MODX_0:BUART:tx_bitclk_dp\[769]
Removing Lhs of wire \UART_MODX_0:BUART:tx_counter_tc\[779] = \UART_MODX_0:BUART:tx_counter_dp\[770]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_6\[780] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_5\[781] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_4\[782] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_1\[784] = \UART_MODX_0:BUART:tx_fifo_empty\[747]
Removing Lhs of wire \UART_MODX_0:BUART:tx_status_3\[786] = \UART_MODX_0:BUART:tx_fifo_notfull\[746]
Removing Lhs of wire \UART_MODX_0:BUART:rx_count7_bit8_wire\[846] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_6_1[853] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[864]
Removing Rhs of wire add_vv_vv_MODGEN_6_0[855] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[865]
Removing Lhs of wire cmp_vv_vv_MODGEN_7[856] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[881]
Removing Lhs of wire cmp_vv_vv_MODGEN_8[857] = \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[895]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[858] = MODIN5_1[859]
Removing Rhs of wire MODIN5_1[859] = \UART_MODX_0:BUART:pollcount_1\[852]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[860] = MODIN5_0[861]
Removing Rhs of wire MODIN5_0[861] = \UART_MODX_0:BUART:pollcount_0\[854]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[867] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[868] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[869] = MODIN5_1[859]
Removing Lhs of wire MODIN6_1[870] = MODIN5_1[859]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[871] = MODIN5_0[861]
Removing Lhs of wire MODIN6_0[872] = MODIN5_0[861]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[873] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[874] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[875] = MODIN5_1[859]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[876] = MODIN5_0[861]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[877] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[878] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[883] = MODIN5_1[859]
Removing Lhs of wire MODIN7_1[884] = MODIN5_1[859]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[885] = MODIN5_0[861]
Removing Lhs of wire MODIN7_0[886] = MODIN5_0[861]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[887] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[888] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[889] = MODIN5_1[859]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[890] = MODIN5_0[861]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[891] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[892] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_status_1\[899] = zero[2]
Removing Rhs of wire \UART_MODX_0:BUART:rx_status_2\[900] = \UART_MODX_0:BUART:rx_parity_error_status\[901]
Removing Rhs of wire \UART_MODX_0:BUART:rx_status_3\[902] = \UART_MODX_0:BUART:rx_stop_bit_error\[903]
Removing Lhs of wire cmp_vv_vv_MODGEN_9[913] = \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\[962]
Removing Lhs of wire cmp_vv_vv_MODGEN_10[917] = \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xneq\[984]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_6\[918] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_5\[919] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_4\[920] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_3\[921] = MODIN8_6[922]
Removing Rhs of wire MODIN8_6[922] = \UART_MODX_0:BUART:rx_count_6\[841]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_2\[923] = MODIN8_5[924]
Removing Rhs of wire MODIN8_5[924] = \UART_MODX_0:BUART:rx_count_5\[842]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_1\[925] = MODIN8_4[926]
Removing Rhs of wire MODIN8_4[926] = \UART_MODX_0:BUART:rx_count_4\[843]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newa_0\[927] = MODIN8_3[928]
Removing Rhs of wire MODIN8_3[928] = \UART_MODX_0:BUART:rx_count_3\[844]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_6\[929] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_5\[930] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_4\[931] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_3\[932] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_2\[933] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_1\[934] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:newb_0\[935] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_6\[936] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_5\[937] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_4\[938] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_3\[939] = MODIN8_6[922]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_2\[940] = MODIN8_5[924]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_1\[941] = MODIN8_4[926]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:dataa_0\[942] = MODIN8_3[928]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_6\[943] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_5\[944] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_4\[945] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_3\[946] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_2\[947] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_1\[948] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:datab_0\[949] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:newa_0\[964] = \UART_MODX_0:BUART:rx_postpoll\[800]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:newb_0\[965] = \UART_MODX_0:BUART:rx_parity_bit\[916]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:dataa_0\[966] = \UART_MODX_0:BUART:rx_postpoll\[800]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:datab_0\[967] = \UART_MODX_0:BUART:rx_parity_bit\[916]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[968] = \UART_MODX_0:BUART:rx_postpoll\[800]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[969] = \UART_MODX_0:BUART:rx_parity_bit\[916]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[971] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[972] = \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[970]
Removing Lhs of wire \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[973] = \UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[970]
Removing Lhs of wire \UART_MODX_2:Net_61\[994] = Net_1581[415]
Removing Lhs of wire \UART_MODX_2:BUART:tx_hd_send_break\[998] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:HalfDuplexSend\[999] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalParityType_1\[1000] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalParityType_0\[1001] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalAddrMode_2\[1002] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalAddrMode_1\[1003] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:FinalAddrMode_0\[1004] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:tx_ctrl_mark\[1005] = zero[2]
Removing Rhs of wire \UART_MODX_2:BUART:tx_bitclk_enable_pre\[1017] = \UART_MODX_2:BUART:tx_bitclk_dp\[1053]
Removing Lhs of wire \UART_MODX_2:BUART:tx_counter_tc\[1063] = \UART_MODX_2:BUART:tx_counter_dp\[1054]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_6\[1064] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_5\[1065] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_4\[1066] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_1\[1068] = \UART_MODX_2:BUART:tx_fifo_empty\[1031]
Removing Lhs of wire \UART_MODX_2:BUART:tx_status_3\[1070] = \UART_MODX_2:BUART:tx_fifo_notfull\[1030]
Removing Lhs of wire \UART_MODX_2:BUART:rx_count7_bit8_wire\[1130] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_11_1[1138] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_1\[1149]
Removing Rhs of wire add_vv_vv_MODGEN_11_0[1140] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:s_0\[1150]
Removing Lhs of wire cmp_vv_vv_MODGEN_12[1141] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[1166]
Removing Lhs of wire cmp_vv_vv_MODGEN_13[1142] = \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\[1180]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_1\[1143] = MODIN9_1[1144]
Removing Rhs of wire MODIN9_1[1144] = \UART_MODX_2:BUART:pollcount_1\[1136]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:a_0\[1145] = MODIN9_0[1146]
Removing Rhs of wire MODIN9_0[1146] = \UART_MODX_2:BUART:pollcount_0\[1139]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1152] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1153] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[1154] = MODIN9_1[1144]
Removing Lhs of wire MODIN10_1[1155] = MODIN9_1[1144]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[1156] = MODIN9_0[1146]
Removing Lhs of wire MODIN10_0[1157] = MODIN9_0[1146]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[1158] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[1159] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[1160] = MODIN9_1[1144]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[1161] = MODIN9_0[1146]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[1162] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[1163] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_1\[1168] = MODIN9_1[1144]
Removing Lhs of wire MODIN11_1[1169] = MODIN9_1[1144]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newa_0\[1170] = MODIN9_0[1146]
Removing Lhs of wire MODIN11_0[1171] = MODIN9_0[1146]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_1\[1172] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:newb_0\[1173] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_1\[1174] = MODIN9_1[1144]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:dataa_0\[1175] = MODIN9_0[1146]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_1\[1176] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:datab_0\[1177] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_status_1\[1184] = zero[2]
Removing Rhs of wire \UART_MODX_2:BUART:rx_status_2\[1185] = \UART_MODX_2:BUART:rx_parity_error_status\[1186]
Removing Rhs of wire \UART_MODX_2:BUART:rx_status_3\[1187] = \UART_MODX_2:BUART:rx_stop_bit_error\[1188]
Removing Lhs of wire cmp_vv_vv_MODGEN_14[1198] = \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\[1247]
Removing Lhs of wire cmp_vv_vv_MODGEN_15[1202] = \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xneq\[1269]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_6\[1203] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_5\[1204] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_4\[1205] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_3\[1206] = MODIN12_6[1207]
Removing Rhs of wire MODIN12_6[1207] = \UART_MODX_2:BUART:rx_count_6\[1125]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_2\[1208] = MODIN12_5[1209]
Removing Rhs of wire MODIN12_5[1209] = \UART_MODX_2:BUART:rx_count_5\[1126]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_1\[1210] = MODIN12_4[1211]
Removing Rhs of wire MODIN12_4[1211] = \UART_MODX_2:BUART:rx_count_4\[1127]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newa_0\[1212] = MODIN12_3[1213]
Removing Rhs of wire MODIN12_3[1213] = \UART_MODX_2:BUART:rx_count_3\[1128]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_6\[1214] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_5\[1215] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_4\[1216] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_3\[1217] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_2\[1218] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_1\[1219] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:newb_0\[1220] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_6\[1221] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_5\[1222] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_4\[1223] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_3\[1224] = MODIN12_6[1207]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_2\[1225] = MODIN12_5[1209]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_1\[1226] = MODIN12_4[1211]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:dataa_0\[1227] = MODIN12_3[1213]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_6\[1228] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_5\[1229] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_4\[1230] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_3\[1231] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_2\[1232] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_1\[1233] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:datab_0\[1234] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:newa_0\[1249] = \UART_MODX_2:BUART:rx_postpoll\[1084]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:newb_0\[1250] = \UART_MODX_2:BUART:rx_parity_bit\[1201]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:dataa_0\[1251] = \UART_MODX_2:BUART:rx_postpoll\[1084]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:datab_0\[1252] = \UART_MODX_2:BUART:rx_parity_bit\[1201]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:a_0\[1253] = \UART_MODX_2:BUART:rx_postpoll\[1084]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:b_0\[1254] = \UART_MODX_2:BUART:rx_parity_bit\[1201]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_0\[1256] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eq_0\[1257] = \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1255]
Removing Lhs of wire \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:eqi_0\[1258] = \UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\[1255]
Removing Lhs of wire tmpOE__MODX_2_RXD_net_0[1280] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_2_TXD_net_0[1285] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:Net_61\[1292] = \UART_STIM_0:Net_9\[1291]
Removing Lhs of wire \UART_STIM_0:BUART:tx_hd_send_break\[1296] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:HalfDuplexSend\[1297] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalParityType_1\[1298] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalParityType_0\[1299] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalAddrMode_2\[1300] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalAddrMode_1\[1301] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:FinalAddrMode_0\[1302] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:tx_ctrl_mark\[1303] = zero[2]
Removing Rhs of wire \UART_STIM_0:BUART:tx_bitclk_enable_pre\[1314] = \UART_STIM_0:BUART:tx_bitclk_dp\[1350]
Removing Lhs of wire \UART_STIM_0:BUART:tx_counter_tc\[1360] = \UART_STIM_0:BUART:tx_counter_dp\[1351]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_6\[1361] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_5\[1362] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_4\[1363] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_1\[1365] = \UART_STIM_0:BUART:tx_fifo_empty\[1328]
Removing Lhs of wire \UART_STIM_0:BUART:tx_status_3\[1367] = \UART_STIM_0:BUART:tx_fifo_notfull\[1327]
Removing Lhs of wire \UART_STIM_0:BUART:rx_count7_bit8_wire\[1427] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_16_1[1434] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_1\[1445]
Removing Rhs of wire add_vv_vv_MODGEN_16_0[1436] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:s_0\[1446]
Removing Lhs of wire cmp_vv_vv_MODGEN_17[1437] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\[1462]
Removing Lhs of wire cmp_vv_vv_MODGEN_18[1438] = \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[1476]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_1\[1439] = MODIN13_1[1440]
Removing Rhs of wire MODIN13_1[1440] = \UART_STIM_0:BUART:pollcount_1\[1433]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:a_0\[1441] = MODIN13_0[1442]
Removing Rhs of wire MODIN13_0[1442] = \UART_STIM_0:BUART:pollcount_0\[1435]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_0\[1448] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:b_0\[1449] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_1\[1450] = MODIN13_1[1440]
Removing Lhs of wire MODIN14_1[1451] = MODIN13_1[1440]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newa_0\[1452] = MODIN13_0[1442]
Removing Lhs of wire MODIN14_0[1453] = MODIN13_0[1442]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_1\[1454] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:newb_0\[1455] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_1\[1456] = MODIN13_1[1440]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:dataa_0\[1457] = MODIN13_0[1442]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_1\[1458] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:datab_0\[1459] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[1464] = MODIN13_1[1440]
Removing Lhs of wire MODIN15_1[1465] = MODIN13_1[1440]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[1466] = MODIN13_0[1442]
Removing Lhs of wire MODIN15_0[1467] = MODIN13_0[1442]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[1468] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[1469] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[1470] = MODIN13_1[1440]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[1471] = MODIN13_0[1442]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[1472] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[1473] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_status_1\[1480] = zero[2]
Removing Rhs of wire \UART_STIM_0:BUART:rx_status_2\[1481] = \UART_STIM_0:BUART:rx_parity_error_status\[1482]
Removing Rhs of wire \UART_STIM_0:BUART:rx_status_3\[1483] = \UART_STIM_0:BUART:rx_stop_bit_error\[1484]
Removing Lhs of wire cmp_vv_vv_MODGEN_19[1494] = \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\[1543]
Removing Lhs of wire cmp_vv_vv_MODGEN_20[1498] = \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xneq\[1565]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_6\[1499] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_5\[1500] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_4\[1501] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_3\[1502] = MODIN16_6[1503]
Removing Rhs of wire MODIN16_6[1503] = \UART_STIM_0:BUART:rx_count_6\[1422]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_2\[1504] = MODIN16_5[1505]
Removing Rhs of wire MODIN16_5[1505] = \UART_STIM_0:BUART:rx_count_5\[1423]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_1\[1506] = MODIN16_4[1507]
Removing Rhs of wire MODIN16_4[1507] = \UART_STIM_0:BUART:rx_count_4\[1424]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newa_0\[1508] = MODIN16_3[1509]
Removing Rhs of wire MODIN16_3[1509] = \UART_STIM_0:BUART:rx_count_3\[1425]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_6\[1510] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_5\[1511] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_4\[1512] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_3\[1513] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_2\[1514] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_1\[1515] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:newb_0\[1516] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_6\[1517] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_5\[1518] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_4\[1519] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_3\[1520] = MODIN16_6[1503]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_2\[1521] = MODIN16_5[1505]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_1\[1522] = MODIN16_4[1507]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:dataa_0\[1523] = MODIN16_3[1509]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_6\[1524] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_5\[1525] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_4\[1526] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_3\[1527] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_2\[1528] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_1\[1529] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:datab_0\[1530] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:newa_0\[1545] = \UART_STIM_0:BUART:rx_postpoll\[1381]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:newb_0\[1546] = \UART_STIM_0:BUART:rx_parity_bit\[1497]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:dataa_0\[1547] = \UART_STIM_0:BUART:rx_postpoll\[1381]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:datab_0\[1548] = \UART_STIM_0:BUART:rx_parity_bit\[1497]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:a_0\[1549] = \UART_STIM_0:BUART:rx_postpoll\[1381]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:b_0\[1550] = \UART_STIM_0:BUART:rx_parity_bit\[1497]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_0\[1552] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:eq_0\[1553] = \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1551]
Removing Lhs of wire \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:eqi_0\[1554] = \UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\[1551]
Removing Lhs of wire \UART_STIM_1:Net_61\[1577] = \UART_STIM_1:Net_9\[1576]
Removing Lhs of wire \UART_STIM_1:BUART:tx_hd_send_break\[1581] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:HalfDuplexSend\[1582] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalParityType_1\[1583] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalParityType_0\[1584] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalAddrMode_2\[1585] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalAddrMode_1\[1586] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:FinalAddrMode_0\[1587] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:tx_ctrl_mark\[1588] = zero[2]
Removing Rhs of wire \UART_STIM_1:BUART:tx_bitclk_enable_pre\[1599] = \UART_STIM_1:BUART:tx_bitclk_dp\[1635]
Removing Lhs of wire \UART_STIM_1:BUART:tx_counter_tc\[1645] = \UART_STIM_1:BUART:tx_counter_dp\[1636]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_6\[1646] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_5\[1647] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_4\[1648] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_1\[1650] = \UART_STIM_1:BUART:tx_fifo_empty\[1613]
Removing Lhs of wire \UART_STIM_1:BUART:tx_status_3\[1652] = \UART_STIM_1:BUART:tx_fifo_notfull\[1612]
Removing Lhs of wire \UART_STIM_1:BUART:rx_count7_bit8_wire\[1712] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\[1719] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\[1730]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\[1721] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\[1731]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\[1722] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\[1747]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\[1723] = \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\[1761]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_1\[1724] = \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_1\[1725]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_1\[1725] = \UART_STIM_1:BUART:pollcount_1\[1718]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:a_0\[1726] = \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_0\[1727]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN17_0\[1727] = \UART_STIM_1:BUART:pollcount_0\[1720]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_0\[1733] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:b_0\[1734] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_1\[1735] = \UART_STIM_1:BUART:pollcount_1\[1718]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_1\[1736] = \UART_STIM_1:BUART:pollcount_1\[1718]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newa_0\[1737] = \UART_STIM_1:BUART:pollcount_0\[1720]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN18_0\[1738] = \UART_STIM_1:BUART:pollcount_0\[1720]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_1\[1739] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:newb_0\[1740] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_1\[1741] = \UART_STIM_1:BUART:pollcount_1\[1718]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:dataa_0\[1742] = \UART_STIM_1:BUART:pollcount_0\[1720]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_1\[1743] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:datab_0\[1744] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_1\[1749] = \UART_STIM_1:BUART:pollcount_1\[1718]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_1\[1750] = \UART_STIM_1:BUART:pollcount_1\[1718]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newa_0\[1751] = \UART_STIM_1:BUART:pollcount_0\[1720]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODIN19_0\[1752] = \UART_STIM_1:BUART:pollcount_0\[1720]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_1\[1753] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:newb_0\[1754] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_1\[1755] = \UART_STIM_1:BUART:pollcount_1\[1718]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:dataa_0\[1756] = \UART_STIM_1:BUART:pollcount_0\[1720]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_1\[1757] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:datab_0\[1758] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_status_1\[1765] = zero[2]
Removing Rhs of wire \UART_STIM_1:BUART:rx_status_2\[1766] = \UART_STIM_1:BUART:rx_parity_error_status\[1767]
Removing Rhs of wire \UART_STIM_1:BUART:rx_status_3\[1768] = \UART_STIM_1:BUART:rx_stop_bit_error\[1769]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:cmp_vv_vv_MODGEN_24\[1779] = \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_0\[1828]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:cmp_vv_vv_MODGEN_25\[1783] = \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xneq\[1850]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_6\[1784] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_5\[1785] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_4\[1786] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_3\[1787] = \UART_STIM_1:BUART:sRX:MODIN20_6\[1788]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN20_6\[1788] = \UART_STIM_1:BUART:rx_count_6\[1707]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_2\[1789] = \UART_STIM_1:BUART:sRX:MODIN20_5\[1790]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN20_5\[1790] = \UART_STIM_1:BUART:rx_count_5\[1708]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_1\[1791] = \UART_STIM_1:BUART:sRX:MODIN20_4\[1792]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN20_4\[1792] = \UART_STIM_1:BUART:rx_count_4\[1709]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newa_0\[1793] = \UART_STIM_1:BUART:sRX:MODIN20_3\[1794]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODIN20_3\[1794] = \UART_STIM_1:BUART:rx_count_3\[1710]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_6\[1795] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_5\[1796] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_4\[1797] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_3\[1798] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_2\[1799] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_1\[1800] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:newb_0\[1801] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_6\[1802] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_5\[1803] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_4\[1804] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_3\[1805] = \UART_STIM_1:BUART:rx_count_6\[1707]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_2\[1806] = \UART_STIM_1:BUART:rx_count_5\[1708]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_1\[1807] = \UART_STIM_1:BUART:rx_count_4\[1709]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:dataa_0\[1808] = \UART_STIM_1:BUART:rx_count_3\[1710]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_6\[1809] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_5\[1810] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_4\[1811] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_3\[1812] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_2\[1813] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_1\[1814] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:datab_0\[1815] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:newa_0\[1830] = \UART_STIM_1:BUART:rx_postpoll\[1666]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:newb_0\[1831] = \UART_STIM_1:BUART:rx_parity_bit\[1782]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:dataa_0\[1832] = \UART_STIM_1:BUART:rx_postpoll\[1666]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:datab_0\[1833] = \UART_STIM_1:BUART:rx_parity_bit\[1782]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:a_0\[1834] = \UART_STIM_1:BUART:rx_postpoll\[1666]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:b_0\[1835] = \UART_STIM_1:BUART:rx_parity_bit\[1782]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_0\[1837] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:eq_0\[1838] = \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1836]
Removing Lhs of wire \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:eqi_0\[1839] = \UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\[1836]
Removing Lhs of wire tmpOE__MODX_1_IO_net_0[1861] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__MODX_2_IO_net_0[1867] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:ctrl_enable\[1886] = \PWM_1:PWMUDB:control_7\[1878]
Removing Lhs of wire \PWM_1:PWMUDB:hwCapture\[1896] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:hwEnable\[1897] = \PWM_1:PWMUDB:control_7\[1878]
Removing Lhs of wire \PWM_1:PWMUDB:trig_out\[1901] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\R\[1903] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\S\[1904] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_enable\[1905] = \PWM_1:PWMUDB:runmode_enable\[1902]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\R\[1909] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\S\[1910] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\R\[1911] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\S\[1912] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill\[1915] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_26_1\[1919] = \PWM_1:PWMUDB:MODULE_26:g2:a0:s_1\[2159]
Removing Lhs of wire \PWM_1:PWMUDB:add_vi_vv_MODGEN_26_0\[1921] = \PWM_1:PWMUDB:MODULE_26:g2:a0:s_0\[2160]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\R\[1922] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_1\\S\[1923] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\R\[1924] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:dith_count_0\\S\[1925] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:reset\[1928] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:status_6\[1929] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_5\[1930] = \PWM_1:PWMUDB:final_kill_reg\[1944]
Removing Lhs of wire \PWM_1:PWMUDB:status_4\[1931] = zero[2]
Removing Rhs of wire \PWM_1:PWMUDB:status_3\[1932] = \PWM_1:PWMUDB:fifo_full\[1951]
Removing Rhs of wire \PWM_1:PWMUDB:status_1\[1934] = \PWM_1:PWMUDB:cmp2_status_reg\[1943]
Removing Rhs of wire \PWM_1:PWMUDB:status_0\[1935] = \PWM_1:PWMUDB:cmp1_status_reg\[1942]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status\[1940] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2\[1941] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\R\[1945] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\S\[1946] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\R\[1947] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\S\[1948] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\R\[1949] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\S\[1950] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_2\[1952] = \PWM_1:PWMUDB:tc_i\[1907]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_1\[1953] = \PWM_1:PWMUDB:runmode_enable\[1902]
Removing Lhs of wire \PWM_1:PWMUDB:cs_addr_0\[1954] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:compare1\[1987] = \PWM_1:PWMUDB:cmp1_less\[1958]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i\[1992] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i\[1994] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_temp\[2000] = \PWM_1:PWMUDB:cmp1\[1938]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_23\[2041] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_22\[2042] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_21\[2043] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_20\[2044] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_19\[2045] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_18\[2046] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_17\[2047] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_16\[2048] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_15\[2049] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_14\[2050] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_13\[2051] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_12\[2052] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_11\[2053] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_10\[2054] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_9\[2055] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_8\[2056] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_7\[2057] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_6\[2058] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_5\[2059] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_4\[2060] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_3\[2061] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_2\[2062] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_1\[2063] = \PWM_1:PWMUDB:MODIN21_1\[2064]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN21_1\[2064] = \PWM_1:PWMUDB:dith_count_1\[1918]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:a_0\[2065] = \PWM_1:PWMUDB:MODIN21_0\[2066]
Removing Lhs of wire \PWM_1:PWMUDB:MODIN21_0\[2066] = \PWM_1:PWMUDB:dith_count_0\[1920]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_0\[2198] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_0\[2199] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_4_net_0[2208] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_3_net_0[2214] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_2_net_0[2220] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_0_net_0[2226] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_1_net_0[2232] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_7_net_0[2237] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_8_net_0[2243] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_9_net_0[2249] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_10_net_0[2255] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_11_net_0[2261] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_12_net_0[2267] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire tmpOE__LIO_13_RST_net_0[2273] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \UART_MODX_1:BUART:reset_reg\\D\[2278] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_bitclk\\D\[2293] = \UART_MODX_1:BUART:rx_bitclk_pre\[539]
Removing Lhs of wire \UART_MODX_1:BUART:rx_parity_error_pre\\D\[2302] = \UART_MODX_1:BUART:rx_parity_error_pre\[615]
Removing Lhs of wire \UART_MODX_1:BUART:rx_break_status\\D\[2303] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:reset_reg\\D\[2307] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_bitclk\\D\[2322] = \UART_MODX_0:BUART:rx_bitclk_pre\[835]
Removing Lhs of wire \UART_MODX_0:BUART:rx_parity_error_pre\\D\[2331] = \UART_MODX_0:BUART:rx_parity_error_pre\[911]
Removing Lhs of wire \UART_MODX_0:BUART:rx_break_status\\D\[2332] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:reset_reg\\D\[2336] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_bitclk\\D\[2351] = \UART_MODX_2:BUART:rx_bitclk_pre\[1119]
Removing Lhs of wire \UART_MODX_2:BUART:rx_parity_error_pre\\D\[2360] = \UART_MODX_2:BUART:rx_parity_error_pre\[1196]
Removing Lhs of wire \UART_MODX_2:BUART:rx_break_status\\D\[2361] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:reset_reg\\D\[2365] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_bitclk\\D\[2380] = \UART_STIM_0:BUART:rx_bitclk_pre\[1416]
Removing Lhs of wire \UART_STIM_0:BUART:rx_parity_error_pre\\D\[2389] = \UART_STIM_0:BUART:rx_parity_error_pre\[1492]
Removing Lhs of wire \UART_STIM_0:BUART:rx_break_status\\D\[2390] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:reset_reg\\D\[2394] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_bitclk\\D\[2409] = \UART_STIM_1:BUART:rx_bitclk_pre\[1701]
Removing Lhs of wire \UART_STIM_1:BUART:rx_parity_error_pre\\D\[2418] = \UART_STIM_1:BUART:rx_parity_error_pre\[1777]
Removing Lhs of wire \UART_STIM_1:BUART:rx_break_status\\D\[2419] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:min_kill_reg\\D\[2423] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCapture\\D\[2424] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:trig_last\\D\[2425] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:ltch_kill_reg\\D\[2428] = tmpOE__LIO_6_net_0[1]
Removing Lhs of wire \PWM_1:PWMUDB:prevCompare1\\D\[2431] = \PWM_1:PWMUDB:cmp1\[1938]
Removing Lhs of wire \PWM_1:PWMUDB:cmp1_status_reg\\D\[2432] = \PWM_1:PWMUDB:cmp1_status\[1939]
Removing Lhs of wire \PWM_1:PWMUDB:cmp2_status_reg\\D\[2433] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm_i_reg\\D\[2435] = \PWM_1:PWMUDB:pwm_i\[1990]
Removing Lhs of wire \PWM_1:PWMUDB:pwm1_i_reg\\D\[2436] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:pwm2_i_reg\\D\[2437] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:tc_i_reg\\D\[2438] = \PWM_1:PWMUDB:status_2\[1933]

------------------------------------------------------
Aliased 0 equations, 635 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__LIO_6_net_0' (cost = 0):
tmpOE__LIO_6_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_addressmatch\' (cost = 0):
\UART_MODX_1:BUART:rx_addressmatch\ <= (\UART_MODX_1:BUART:rx_addressmatch2\
	OR \UART_MODX_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_MODX_1:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_MODX_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and \UART_MODX_1:BUART:rx_count_1\ and \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_MODX_1:BUART:rx_poll_bit1\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_MODX_1:BUART:rx_poll_bit2\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\ and not \UART_MODX_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:pollingrange\' (cost = 4):
\UART_MODX_1:BUART:pollingrange\ <= ((not \UART_MODX_1:BUART:rx_count_2\ and not \UART_MODX_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_MODX_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_addressmatch\' (cost = 0):
\UART_MODX_0:BUART:rx_addressmatch\ <= (\UART_MODX_0:BUART:rx_addressmatch2\
	OR \UART_MODX_0:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_bitclk_pre\' (cost = 1):
\UART_MODX_0:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_MODX_0:BUART:rx_bitclk_pre16x\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and \UART_MODX_0:BUART:rx_count_1\ and \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_poll_bit1\' (cost = 1):
\UART_MODX_0:BUART:rx_poll_bit1\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_poll_bit2\' (cost = 1):
\UART_MODX_0:BUART:rx_poll_bit2\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\ and not \UART_MODX_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:pollingrange\' (cost = 4):
\UART_MODX_0:BUART:pollingrange\ <= ((not \UART_MODX_0:BUART:rx_count_2\ and not \UART_MODX_0:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN5_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_0' (cost = 0):
add_vv_vv_MODGEN_6_0 <= (not MODIN5_0);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (MODIN5_1);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not MODIN5_1);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (MODIN8_6);

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\UART_MODX_0:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not MODIN8_6 and not MODIN8_4)
	OR (not MODIN8_6 and not MODIN8_5));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_addressmatch\' (cost = 0):
\UART_MODX_2:BUART:rx_addressmatch\ <= (\UART_MODX_2:BUART:rx_addressmatch2\
	OR \UART_MODX_2:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_bitclk_pre\' (cost = 1):
\UART_MODX_2:BUART:rx_bitclk_pre\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_MODX_2:BUART:rx_bitclk_pre16x\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and \UART_MODX_2:BUART:rx_count_1\ and \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_poll_bit1\' (cost = 1):
\UART_MODX_2:BUART:rx_poll_bit1\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_poll_bit2\' (cost = 1):
\UART_MODX_2:BUART:rx_poll_bit2\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\ and not \UART_MODX_2:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:pollingrange\' (cost = 4):
\UART_MODX_2:BUART:pollingrange\ <= ((not \UART_MODX_2:BUART:rx_count_2\ and not \UART_MODX_2:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN9_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_0' (cost = 0):
add_vv_vv_MODGEN_11_0 <= (not MODIN9_0);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <= (MODIN9_1);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_1\ <= (not MODIN9_1);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_6\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_6\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_5\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_5\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_4\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_4\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_3\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_3\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_3\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_2\' (cost = 1):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_2\ <= ((not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_2\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_2\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_1\' (cost = 2):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_1\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_1\' (cost = 0):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:gta_1\ <= (MODIN12_6);

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\' (cost = 8):
\UART_MODX_2:BUART:sRX:MODULE_14:g2:a0:lta_0\ <= ((not MODIN12_6 and not MODIN12_4)
	OR (not MODIN12_6 and not MODIN12_5));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_addressmatch\' (cost = 0):
\UART_STIM_0:BUART:rx_addressmatch\ <= (\UART_STIM_0:BUART:rx_addressmatch2\
	OR \UART_STIM_0:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_bitclk_pre\' (cost = 1):
\UART_STIM_0:BUART:rx_bitclk_pre\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_STIM_0:BUART:rx_bitclk_pre16x\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and \UART_STIM_0:BUART:rx_count_1\ and \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_poll_bit1\' (cost = 1):
\UART_STIM_0:BUART:rx_poll_bit1\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_poll_bit2\' (cost = 1):
\UART_STIM_0:BUART:rx_poll_bit2\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\ and not \UART_STIM_0:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:pollingrange\' (cost = 4):
\UART_STIM_0:BUART:pollingrange\ <= ((not \UART_STIM_0:BUART:rx_count_2\ and not \UART_STIM_0:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_16:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN13_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_0' (cost = 0):
add_vv_vv_MODGEN_16_0 <= (not MODIN13_0);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:gta_1\ <= (MODIN13_1);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <= (not MODIN13_1);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_6\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_6\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_5\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_5\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_4\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_4\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_3\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_3\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_3\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_2\' (cost = 1):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_2\ <= ((not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_2\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_2\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_1\' (cost = 2):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_1\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_1\' (cost = 0):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:gta_1\ <= (MODIN16_6);

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\' (cost = 8):
\UART_STIM_0:BUART:sRX:MODULE_19:g2:a0:lta_0\ <= ((not MODIN16_6 and not MODIN16_4)
	OR (not MODIN16_6 and not MODIN16_5));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_addressmatch\' (cost = 0):
\UART_STIM_1:BUART:rx_addressmatch\ <= (\UART_STIM_1:BUART:rx_addressmatch2\
	OR \UART_STIM_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_STIM_1:BUART:rx_bitclk_pre\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_STIM_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and \UART_STIM_1:BUART:rx_count_1\ and \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_STIM_1:BUART:rx_poll_bit1\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_STIM_1:BUART:rx_poll_bit2\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\ and not \UART_STIM_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:pollingrange\' (cost = 4):
\UART_STIM_1:BUART:pollingrange\ <= ((not \UART_STIM_1:BUART:rx_count_2\ and not \UART_STIM_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_STIM_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_0\ <= (not \UART_STIM_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:gta_1\ <= (\UART_STIM_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_1\ <= (not \UART_STIM_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_6\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_6\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_5\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_5\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_4\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_4\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_3\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_3\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_3\ <= (\UART_STIM_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_2\' (cost = 1):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_2\ <= ((not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_2\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_2\ <= (\UART_STIM_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_1\' (cost = 2):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_1\ <= ((not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_4\)
	OR (not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_1\' (cost = 0):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:gta_1\ <= (\UART_STIM_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_0\' (cost = 8):
\UART_STIM_1:BUART:sRX:MODULE_24:g2:a0:lta_0\ <= ((not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_4\)
	OR (not \UART_STIM_1:BUART:rx_count_6\ and not \UART_STIM_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:cmp1\' (cost = 0):
\PWM_1:PWMUDB:cmp1\ <= (\PWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:s_0\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:s_0\ <= (not \PWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_MODX_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not MODIN5_1 and not MODIN5_0));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\UART_MODX_0:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not MODIN5_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_6_1' (cost = 2):
add_vv_vv_MODGEN_6_1 <= ((not MODIN5_0 and MODIN5_1)
	OR (not MODIN5_1 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 4):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= ((not MODIN9_1 and not MODIN9_0));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\' (cost = 0):
\UART_MODX_2:BUART:sRX:s23Poll:MODULE_13:g2:a0:lta_0\ <= (not MODIN9_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_11_1' (cost = 2):
add_vv_vv_MODGEN_11_1 <= ((not MODIN9_0 and MODIN9_1)
	OR (not MODIN9_1 and MODIN9_0));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\' (cost = 4):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_17:g2:a0:lta_0\ <= ((not MODIN13_1 and not MODIN13_0));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 0):
\UART_STIM_0:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= (not MODIN13_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_16_1' (cost = 2):
add_vv_vv_MODGEN_16_1 <= ((not MODIN13_0 and MODIN13_1)
	OR (not MODIN13_1 and MODIN13_0));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\' (cost = 4):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_22:g2:a0:lta_0\ <= ((not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\' (cost = 0):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_23:g2:a0:lta_0\ <= (not \UART_STIM_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\' (cost = 2):
\UART_STIM_1:BUART:sRX:s23Poll:MODULE_21:g2:a0:s_1\ <= ((not \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:pollcount_1\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:s_1\' (cost = 2):
\PWM_1:PWMUDB:MODULE_26:g2:a0:s_1\ <= ((not \PWM_1:PWMUDB:dith_count_0\ and \PWM_1:PWMUDB:dith_count_1\)
	OR (not \PWM_1:PWMUDB:dith_count_1\ and \PWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:rx_postpoll\' (cost = 72):
\UART_MODX_1:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_737 and MODIN1_0));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_737 and not MODIN1_1 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (Net_737 and MODIN1_0 and \UART_MODX_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_737 and not MODIN1_1 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART_MODX_1:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (Net_737 and MODIN1_0 and \UART_MODX_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:rx_postpoll\' (cost = 72):
\UART_MODX_0:BUART:rx_postpoll\ <= (MODIN5_1
	OR (Net_724 and MODIN5_0));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_724 and not MODIN5_1 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (Net_724 and MODIN5_0 and \UART_MODX_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not Net_724 and not MODIN5_1 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not MODIN5_1 and not MODIN5_0 and not \UART_MODX_0:BUART:rx_parity_bit\)
	OR (MODIN5_1 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (Net_724 and MODIN5_0 and \UART_MODX_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:rx_postpoll\' (cost = 72):
\UART_MODX_2:BUART:rx_postpoll\ <= (MODIN9_1
	OR (Net_750 and MODIN9_0));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_750 and not MODIN9_1 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (Net_750 and MODIN9_0 and \UART_MODX_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:gx:u0:aeqb_1\ <= ((not Net_750 and not MODIN9_1 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not MODIN9_1 and not MODIN9_0 and not \UART_MODX_2:BUART:rx_parity_bit\)
	OR (MODIN9_1 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (Net_750 and MODIN9_0 and \UART_MODX_2:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:rx_postpoll\' (cost = 72):
\UART_STIM_0:BUART:rx_postpoll\ <= (MODIN13_1
	OR (Net_789 and MODIN13_0));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_789 and not MODIN13_1 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (Net_789 and MODIN13_0 and \UART_STIM_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:gx:u0:aeqb_1\ <= ((not Net_789 and not MODIN13_1 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not MODIN13_1 and not MODIN13_0 and not \UART_STIM_0:BUART:rx_parity_bit\)
	OR (MODIN13_1 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (Net_789 and MODIN13_0 and \UART_STIM_0:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:rx_postpoll\' (cost = 72):
\UART_STIM_1:BUART:rx_postpoll\ <= (\UART_STIM_1:BUART:pollcount_1\
	OR (Net_802 and \UART_STIM_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_802 and not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (\UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (Net_802 and \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:gx:u0:aeqb_1\ <= ((not Net_802 and not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and not \UART_STIM_1:BUART:rx_parity_bit\)
	OR (\UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (Net_802 and \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 181 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_MODX_1:BUART:rx_status_0\ to zero
Aliasing \UART_MODX_1:BUART:rx_status_6\ to zero
Aliasing \UART_MODX_0:BUART:rx_status_0\ to zero
Aliasing \UART_MODX_0:BUART:rx_status_6\ to zero
Aliasing \UART_MODX_2:BUART:rx_status_0\ to zero
Aliasing \UART_MODX_2:BUART:rx_status_6\ to zero
Aliasing \UART_STIM_0:BUART:rx_status_0\ to zero
Aliasing \UART_STIM_0:BUART:rx_status_6\ to zero
Aliasing \UART_STIM_1:BUART:rx_status_0\ to zero
Aliasing \UART_STIM_1:BUART:rx_status_6\ to zero
Aliasing \PWM_1:PWMUDB:final_capture\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_MODX_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_MODX_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_MODX_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_MODX_0:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_MODX_2:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_STIM_0:BUART:rx_addr_match_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_STIM_1:BUART:rx_addr_match_status\\D\ to zero
Aliasing \PWM_1:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_MODX_1:BUART:rx_bitclk_enable\[503] = \UART_MODX_1:BUART:rx_bitclk\[551]
Removing Lhs of wire \UART_MODX_1:BUART:rx_status_0\[601] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_status_6\[610] = zero[2]
Removing Rhs of wire \UART_MODX_0:BUART:rx_bitclk_enable\[799] = \UART_MODX_0:BUART:rx_bitclk\[847]
Removing Lhs of wire \UART_MODX_0:BUART:rx_status_0\[897] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_status_6\[906] = zero[2]
Removing Rhs of wire \UART_MODX_2:BUART:rx_bitclk_enable\[1083] = \UART_MODX_2:BUART:rx_bitclk\[1131]
Removing Lhs of wire \UART_MODX_2:BUART:rx_status_0\[1182] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_status_6\[1191] = zero[2]
Removing Rhs of wire \UART_STIM_0:BUART:rx_bitclk_enable\[1380] = \UART_STIM_0:BUART:rx_bitclk\[1428]
Removing Lhs of wire \UART_STIM_0:BUART:rx_status_0\[1478] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_status_6\[1487] = zero[2]
Removing Rhs of wire \UART_STIM_1:BUART:rx_bitclk_enable\[1665] = \UART_STIM_1:BUART:rx_bitclk\[1713]
Removing Lhs of wire \UART_STIM_1:BUART:rx_status_0\[1763] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_status_6\[1772] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:final_capture\[1956] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_24\[2169] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_16\[2179] = zero[2]
Removing Lhs of wire \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:b_8\[2189] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:tx_ctrl_mark_last\\D\[2285] = \UART_MODX_1:BUART:tx_ctrl_mark_last\[494]
Removing Lhs of wire \UART_MODX_1:BUART:rx_markspace_status\\D\[2297] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_parity_error_status\\D\[2298] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_addr_match_status\\D\[2300] = zero[2]
Removing Lhs of wire \UART_MODX_1:BUART:rx_markspace_pre\\D\[2301] = \UART_MODX_1:BUART:rx_markspace_pre\[614]
Removing Lhs of wire \UART_MODX_1:BUART:rx_parity_bit\\D\[2306] = \UART_MODX_1:BUART:rx_parity_bit\[620]
Removing Lhs of wire \UART_MODX_0:BUART:tx_ctrl_mark_last\\D\[2314] = \UART_MODX_0:BUART:tx_ctrl_mark_last\[790]
Removing Lhs of wire \UART_MODX_0:BUART:rx_markspace_status\\D\[2326] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_parity_error_status\\D\[2327] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_addr_match_status\\D\[2329] = zero[2]
Removing Lhs of wire \UART_MODX_0:BUART:rx_markspace_pre\\D\[2330] = \UART_MODX_0:BUART:rx_markspace_pre\[910]
Removing Lhs of wire \UART_MODX_0:BUART:rx_parity_bit\\D\[2335] = \UART_MODX_0:BUART:rx_parity_bit\[916]
Removing Lhs of wire \UART_MODX_2:BUART:tx_ctrl_mark_last\\D\[2343] = \UART_MODX_2:BUART:tx_ctrl_mark_last\[1074]
Removing Lhs of wire \UART_MODX_2:BUART:rx_markspace_status\\D\[2355] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_parity_error_status\\D\[2356] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_addr_match_status\\D\[2358] = zero[2]
Removing Lhs of wire \UART_MODX_2:BUART:rx_markspace_pre\\D\[2359] = \UART_MODX_2:BUART:rx_markspace_pre\[1195]
Removing Lhs of wire \UART_MODX_2:BUART:rx_parity_bit\\D\[2364] = \UART_MODX_2:BUART:rx_parity_bit\[1201]
Removing Lhs of wire \UART_STIM_0:BUART:tx_ctrl_mark_last\\D\[2372] = \UART_STIM_0:BUART:tx_ctrl_mark_last\[1371]
Removing Lhs of wire \UART_STIM_0:BUART:rx_markspace_status\\D\[2384] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_parity_error_status\\D\[2385] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_addr_match_status\\D\[2387] = zero[2]
Removing Lhs of wire \UART_STIM_0:BUART:rx_markspace_pre\\D\[2388] = \UART_STIM_0:BUART:rx_markspace_pre\[1491]
Removing Lhs of wire \UART_STIM_0:BUART:rx_parity_bit\\D\[2393] = \UART_STIM_0:BUART:rx_parity_bit\[1497]
Removing Lhs of wire \UART_STIM_1:BUART:tx_ctrl_mark_last\\D\[2401] = \UART_STIM_1:BUART:tx_ctrl_mark_last\[1656]
Removing Lhs of wire \UART_STIM_1:BUART:rx_markspace_status\\D\[2413] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_parity_error_status\\D\[2414] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_addr_match_status\\D\[2416] = zero[2]
Removing Lhs of wire \UART_STIM_1:BUART:rx_markspace_pre\\D\[2417] = \UART_STIM_1:BUART:rx_markspace_pre\[1776]
Removing Lhs of wire \UART_STIM_1:BUART:rx_parity_bit\\D\[2422] = \UART_STIM_1:BUART:rx_parity_bit\[1782]
Removing Lhs of wire \PWM_1:PWMUDB:runmode_enable\\D\[2426] = \PWM_1:PWMUDB:control_7\[1878]
Removing Lhs of wire \PWM_1:PWMUDB:final_kill_reg\\D\[2434] = zero[2]

------------------------------------------------------
Aliased 0 equations, 51 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_MODX_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_MODX_1:BUART:rx_parity_bit\ and Net_737 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not Net_737 and not MODIN1_1 and \UART_MODX_1:BUART:rx_parity_bit\)
	OR (not \UART_MODX_1:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\UART_MODX_0:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \UART_MODX_0:BUART:rx_parity_bit\ and Net_724 and MODIN5_0)
	OR (not MODIN5_1 and not MODIN5_0 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not Net_724 and not MODIN5_1 and \UART_MODX_0:BUART:rx_parity_bit\)
	OR (not \UART_MODX_0:BUART:rx_parity_bit\ and MODIN5_1));

Note:  Deleted unused equation:
\UART_MODX_2:BUART:sRX:MODULE_15:g1:a0:xneq\ <= ((not \UART_MODX_2:BUART:rx_parity_bit\ and Net_750 and MODIN9_0)
	OR (not MODIN9_1 and not MODIN9_0 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not Net_750 and not MODIN9_1 and \UART_MODX_2:BUART:rx_parity_bit\)
	OR (not \UART_MODX_2:BUART:rx_parity_bit\ and MODIN9_1));

Note:  Deleted unused equation:
\UART_STIM_0:BUART:sRX:MODULE_20:g1:a0:xneq\ <= ((not \UART_STIM_0:BUART:rx_parity_bit\ and Net_789 and MODIN13_0)
	OR (not MODIN13_1 and not MODIN13_0 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not Net_789 and not MODIN13_1 and \UART_STIM_0:BUART:rx_parity_bit\)
	OR (not \UART_STIM_0:BUART:rx_parity_bit\ and MODIN13_1));

Note:  Deleted unused equation:
\UART_STIM_1:BUART:sRX:MODULE_25:g1:a0:xneq\ <= ((not \UART_STIM_1:BUART:rx_parity_bit\ and Net_802 and \UART_STIM_1:BUART:pollcount_0\)
	OR (not \UART_STIM_1:BUART:pollcount_1\ and not \UART_STIM_1:BUART:pollcount_0\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not Net_802 and not \UART_STIM_1:BUART:pollcount_1\ and \UART_STIM_1:BUART:rx_parity_bit\)
	OR (not \UART_STIM_1:BUART:rx_parity_bit\ and \UART_STIM_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -dcpsoc3 Basic_Setup.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.830ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Saturday, 31 December 2016 00:18:44
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\LLGD\3LLWork\0PrjSyn\PSOC\HNP3_ECB_WS\Basic_Setup.cydsn\Basic_Setup.cyprj -d CY8C5888AXI-LP096 Basic_Setup.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.059ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_1:PWMUDB:MODULE_26:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_MODX_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_0:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_MODX_2:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_0:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_STIM_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Digital Clock 0: Automatic-assigning  clock 'UART_STIM_0_IntClock'. Fanout=1, Signal=\UART_STIM_0:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'UART_STIM_1_IntClock'. Fanout=1, Signal=\UART_STIM_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_5287
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=3, Signal=Net_1581
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_MODX_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_MODX_0:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_MODX_2:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \UART_STIM_0:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_STIM_0_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_STIM_0_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_STIM_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_STIM_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_STIM_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_STIM_1:BUART:rx_parity_bit\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_address_detected\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_parity_error_pre\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_markspace_pre\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_STIM_1:BUART:rx_state_1\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_STIM_1:BUART:tx_parity_bit\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_STIM_1:BUART:tx_mark\, Duplicate of \UART_STIM_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_parity_bit\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_address_detected\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_parity_error_pre\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_markspace_pre\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_STIM_0:BUART:rx_state_1\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:rx_state_1\ (fanout=8)

    Removing \UART_STIM_0:BUART:tx_parity_bit\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_STIM_0:BUART:tx_mark\, Duplicate of \UART_STIM_0:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_STIM_0:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_mark\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_MODX_2:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:rx_state_1\ (fanout=8)

    Removing \UART_MODX_2:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MODX_2:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:tx_mark\ (fanout=0)

    Removing \UART_MODX_2:BUART:tx_ctrl_mark_last\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_2:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_2:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_MODX_0:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:rx_state_1\ (fanout=8)

    Removing \UART_MODX_0:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MODX_0:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:tx_mark\ (fanout=0)

    Removing \UART_MODX_0:BUART:tx_ctrl_mark_last\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_0:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_address_detected\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_parity_error_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_markspace_pre\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_MODX_1:BUART:rx_state_1\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_MODX_1:BUART:tx_parity_bit\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_MODX_1:BUART:tx_mark\, Duplicate of \UART_MODX_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_MODX_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = LIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_6(0)__PA ,
            pad => LIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_5(0)__PA ,
            pad => LIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_0(0)__PA ,
            pad => AIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_1(0)__PA ,
            pad => AIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_2(0)__PA ,
            pad => AIO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_3(0)__PA ,
            pad => AIO_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_8(0)__PA ,
            pad => AIO_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_9(0)__PA ,
            pad => AIO_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_10(0)__PA ,
            pad => AIO_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_11(0)__PA ,
            pad => AIO_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_12(0)__PA ,
            pad => AIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_13(0)__PA ,
            pad => AIO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_14(0)__PA ,
            pad => AIO_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_15(0)__PA ,
            pad => AIO_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_7(0)__PA ,
            pad => AIO_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_6(0)__PA ,
            pad => AIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_5(0)__PA ,
            pad => AIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = AIO_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => AIO_4(0)__PA ,
            pad => AIO_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_0(0)__PA ,
            pad => DIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_1(0)__PA ,
            pad => DIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_2(0)__PA ,
            pad => DIO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_3(0)__PA ,
            pad => DIO_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_4(0)__PA ,
            pad => DIO_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_5(0)__PA ,
            pad => DIO_5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_6(0)__PA ,
            pad => DIO_6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_7(0)__PA ,
            pad => DIO_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_8(0)__PA ,
            pad => DIO_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_9(0)__PA ,
            pad => DIO_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_10(0)__PA ,
            pad => DIO_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_11(0)__PA ,
            pad => DIO_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_12(0)__PA ,
            pad => DIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_13(0)__PA ,
            pad => DIO_13(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_14(0)__PA ,
            pad => DIO_14(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DIO_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DIO_15(0)__PA ,
            pad => DIO_15(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAIO_0(0)__PA ,
            fb => Net_802 ,
            pad => SAIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SAIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SAIO_1(0)__PA ,
            input => Net_797 ,
            pad => SAIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDIO_0(0)__PA ,
            fb => Net_789 ,
            pad => SDIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_3_IO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_3_IO(0)__PA ,
            pad => MODX_3_IO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDIO_1(0)__PA ,
            input => Net_784 ,
            pad => SDIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_G(0)__PA ,
            input => Net_5422 ,
            annotation => Net_605 ,
            pad => LED_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_B(0)__PA ,
            input => Net_5404 ,
            pad => LED_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_R(0)__PA ,
            input => Net_5439 ,
            pad => LED_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => KEY_1(0)__PA ,
            fb => Net_5422 ,
            annotation => Net_592 ,
            pad => KEY_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = KEY_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => KEY_2(0)__PA ,
            annotation => Net_597 ,
            pad => KEY_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dm(0)\__PA ,
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART_1:Dp(0)\__PA ,
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = BUZZER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUZZER(0)__PA ,
            input => Net_927 ,
            annotation => Net_641 ,
            pad => BUZZER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_TX(0)__PA ,
            input => Net_12 ,
            pad => CAN_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAN_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAN_RX(0)__PA ,
            fb => Net_11 ,
            pad => CAN_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_1_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_1_TXD(0)__PA ,
            input => Net_732 ,
            pad => MODX_1_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_1_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_1_RXD(0)__PA ,
            fb => Net_737 ,
            pad => MODX_1_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_3_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_3_TXD(0)__PA ,
            input => Net_719 ,
            pad => MODX_3_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_3_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_3_RXD(0)__PA ,
            fb => Net_724 ,
            pad => MODX_3_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_2_RXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_2_RXD(0)__PA ,
            fb => Net_750 ,
            pad => MODX_2_RXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_2_TXD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_2_TXD(0)__PA ,
            input => Net_745 ,
            pad => MODX_2_TXD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_1_IO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_1_IO(0)__PA ,
            pad => MODX_1_IO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MODX_2_IO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MODX_2_IO(0)__PA ,
            pad => MODX_2_IO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_4(0)__PA ,
            pad => LIO_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_3(0)__PA ,
            pad => LIO_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_2(0)__PA ,
            pad => LIO_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_0(0)__PA ,
            fb => Net_5403 ,
            pad => LIO_0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_1(0)__PA ,
            fb => Net_5439 ,
            pad => LIO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_7(0)__PA ,
            pad => LIO_7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_8(0)__PA ,
            pad => LIO_8(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_9(0)__PA ,
            pad => LIO_9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_10(0)__PA ,
            pad => LIO_10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_11(0)__PA ,
            pad => LIO_11(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_12(0)__PA ,
            pad => LIO_12(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LIO_13_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LIO_13_RST(0)__PA ,
            pad => LIO_13_RST(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_732, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:txn\
        );
        Output = Net_732 (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_737 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_MODX_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_load_fifo\ * 
              \UART_MODX_1:BUART:rx_fifofull\
        );
        Output = \UART_MODX_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_fifonotempty\ * 
              \UART_MODX_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_719, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:txn\
        );
        Output = Net_719 (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_0:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_724 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_MODX_0:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_load_fifo\ * 
              \UART_MODX_0:BUART:rx_fifofull\
        );
        Output = \UART_MODX_0:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_fifonotempty\ * 
              \UART_MODX_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_0:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_745, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:txn\
        );
        Output = Net_745 (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_2:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_750 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_MODX_2:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_load_fifo\ * 
              \UART_MODX_2:BUART:rx_fifofull\
        );
        Output = \UART_MODX_2:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_fifonotempty\ * 
              \UART_MODX_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_2:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_784, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:txn\
        );
        Output = Net_784 (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_0:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_789 * MODIN13_0
            + MODIN13_1
        );
        Output = \UART_STIM_0:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_load_fifo\ * 
              \UART_STIM_0:BUART:rx_fifofull\
        );
        Output = \UART_STIM_0:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_fifonotempty\ * 
              \UART_STIM_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_0:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_797, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:txn\
        );
        Output = Net_797 (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_802 * \UART_STIM_1:BUART:pollcount_0\
            + \UART_STIM_1:BUART:pollcount_1\
        );
        Output = \UART_STIM_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_load_fifo\ * 
              \UART_STIM_1:BUART:rx_fifofull\
        );
        Output = \UART_STIM_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_fifonotempty\ * 
              \UART_STIM_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_5404, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5403
        );
        Output = Net_5404 (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MODX_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MODX_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_MODX_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_ctrl_mark_last\ (fanout=24)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * \UART_MODX_1:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * 
              !\UART_MODX_1:BUART:rx_count_0\
        );
        Output = \UART_MODX_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_MODX_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1
            + Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_0
            + Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART_MODX_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_MODX_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_MODX_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_737
        );
        Output = \UART_MODX_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MODX_0:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MODX_0:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_0:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_0:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_0:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_0:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * \UART_MODX_0:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_0:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * 
              !\UART_MODX_0:BUART:rx_count_0\
        );
        Output = \UART_MODX_0:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_MODX_0:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN5_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_1 * MODIN5_0
            + !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)

    MacroCell: Name=MODIN5_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_0
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)

    MacroCell: Name=\UART_MODX_0:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_MODX_0:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_MODX_0:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724
        );
        Output = \UART_MODX_0:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_MODX_2:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_MODX_2:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_2:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_2:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_2:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_MODX_2:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !Net_750 * 
              \UART_MODX_2:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_MODX_2:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * 
              !\UART_MODX_2:BUART:rx_count_0\
        );
        Output = \UART_MODX_2:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_MODX_2:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN9_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_1
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_1 * 
              MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)

    MacroCell: Name=MODIN9_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)

    MacroCell: Name=\UART_MODX_2:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \UART_MODX_2:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_MODX_2:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_750
        );
        Output = \UART_MODX_2:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_STIM_0:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_0:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_0:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_STIM_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_0:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * \UART_STIM_0:BUART:rx_last\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_0:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * 
              !\UART_STIM_0:BUART:rx_count_0\
        );
        Output = \UART_STIM_0:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_STIM_0:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN13_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1
            + Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_1 * MODIN13_0
            + !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)

    MacroCell: Name=MODIN13_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_0
            + Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)

    MacroCell: Name=\UART_STIM_0:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
        );
        Output = \UART_STIM_0:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_STIM_0:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_789
        );
        Output = \UART_STIM_0:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_STIM_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_STIM_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_STIM_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * \UART_STIM_1:BUART:rx_last\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_STIM_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:rx_count_0\
        );
        Output = \UART_STIM_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_STIM_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\
            + Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_STIM_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_STIM_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_STIM_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_802
        );
        Output = \UART_STIM_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_927, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_927 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_MODX_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MODX_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MODX_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MODX_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_0 => \UART_MODX_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MODX_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_MODX_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_MODX_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_MODX_1:BUART:rx_postpoll\ ,
            f0_load => \UART_MODX_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_MODX_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_MODX_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_0:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_0:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MODX_0:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MODX_0:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MODX_0:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_0 => \UART_MODX_0:BUART:counter_load_not\ ,
            ce0_reg => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MODX_0:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_0:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_MODX_0:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_MODX_0:BUART:rx_bitclk_enable\ ,
            route_si => \UART_MODX_0:BUART:rx_postpoll\ ,
            f0_load => \UART_MODX_0:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_MODX_0:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_MODX_0:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_2:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_2:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_MODX_2:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_MODX_2:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_MODX_2:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_0 => \UART_MODX_2:BUART:counter_load_not\ ,
            ce0_reg => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_MODX_2:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_MODX_2:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_1581 ,
            cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_MODX_2:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_MODX_2:BUART:rx_bitclk_enable\ ,
            route_si => \UART_MODX_2:BUART:rx_postpoll\ ,
            f0_load => \UART_MODX_2:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_MODX_2:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_MODX_2:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_0:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            cs_addr_2 => \UART_STIM_0:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_STIM_0:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_STIM_0:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_STIM_0:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            cs_addr_0 => \UART_STIM_0:BUART:counter_load_not\ ,
            ce0_reg => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_STIM_0:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_0:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            cs_addr_2 => \UART_STIM_0:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_STIM_0:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_STIM_0:BUART:rx_bitclk_enable\ ,
            route_si => \UART_STIM_0:BUART:rx_postpoll\ ,
            f0_load => \UART_STIM_0:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_STIM_0:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_STIM_0:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            cs_addr_2 => \UART_STIM_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_STIM_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_STIM_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_STIM_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            cs_addr_0 => \UART_STIM_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_STIM_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_STIM_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            cs_addr_2 => \UART_STIM_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_STIM_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_STIM_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_STIM_1:BUART:rx_postpoll\ ,
            f0_load => \UART_STIM_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_STIM_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_STIM_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_5287 ,
            cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_MODX_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_3 => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MODX_1:BUART:tx_status_2\ ,
            status_1 => \UART_MODX_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MODX_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_5 => \UART_MODX_1:BUART:rx_status_5\ ,
            status_4 => \UART_MODX_1:BUART:rx_status_4\ ,
            status_3 => \UART_MODX_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_0:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_3 => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MODX_0:BUART:tx_status_2\ ,
            status_1 => \UART_MODX_0:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MODX_0:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_0:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_5 => \UART_MODX_0:BUART:rx_status_5\ ,
            status_4 => \UART_MODX_0:BUART:rx_status_4\ ,
            status_3 => \UART_MODX_0:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_2:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_3 => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_MODX_2:BUART:tx_status_2\ ,
            status_1 => \UART_MODX_2:BUART:tx_fifo_empty\ ,
            status_0 => \UART_MODX_2:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_MODX_2:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_1581 ,
            status_5 => \UART_MODX_2:BUART:rx_status_5\ ,
            status_4 => \UART_MODX_2:BUART:rx_status_4\ ,
            status_3 => \UART_MODX_2:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_0:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            status_3 => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_STIM_0:BUART:tx_status_2\ ,
            status_1 => \UART_STIM_0:BUART:tx_fifo_empty\ ,
            status_0 => \UART_STIM_0:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_0:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            status_5 => \UART_STIM_0:BUART:rx_status_5\ ,
            status_4 => \UART_STIM_0:BUART:rx_status_4\ ,
            status_3 => \UART_STIM_0:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            status_3 => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_STIM_1:BUART:tx_status_2\ ,
            status_1 => \UART_STIM_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_STIM_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_STIM_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            status_5 => \UART_STIM_1:BUART:rx_status_5\ ,
            status_4 => \UART_STIM_1:BUART:rx_status_4\ ,
            status_3 => \UART_STIM_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_5287 ,
            status_3 => \PWM_1:PWMUDB:status_3\ ,
            status_2 => \PWM_1:PWMUDB:status_2\ ,
            status_0 => \PWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_5287 ,
            control_7 => \PWM_1:PWMUDB:control_7\ ,
            control_6 => \PWM_1:PWMUDB:control_6\ ,
            control_5 => \PWM_1:PWMUDB:control_5\ ,
            control_4 => \PWM_1:PWMUDB:control_4\ ,
            control_3 => \PWM_1:PWMUDB:control_3\ ,
            control_2 => \PWM_1:PWMUDB:control_2\ ,
            control_1 => \PWM_1:PWMUDB:control_1\ ,
            control_0 => \PWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_MODX_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1581 ,
            load => \UART_MODX_1:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART_MODX_1:BUART:rx_count_2\ ,
            count_1 => \UART_MODX_1:BUART:rx_count_1\ ,
            count_0 => \UART_MODX_1:BUART:rx_count_0\ ,
            tc => \UART_MODX_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_MODX_0:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1581 ,
            load => \UART_MODX_0:BUART:rx_counter_load\ ,
            count_6 => MODIN8_6 ,
            count_5 => MODIN8_5 ,
            count_4 => MODIN8_4 ,
            count_3 => MODIN8_3 ,
            count_2 => \UART_MODX_0:BUART:rx_count_2\ ,
            count_1 => \UART_MODX_0:BUART:rx_count_1\ ,
            count_0 => \UART_MODX_0:BUART:rx_count_0\ ,
            tc => \UART_MODX_0:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_MODX_2:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_1581 ,
            load => \UART_MODX_2:BUART:rx_counter_load\ ,
            count_6 => MODIN12_6 ,
            count_5 => MODIN12_5 ,
            count_4 => MODIN12_4 ,
            count_3 => MODIN12_3 ,
            count_2 => \UART_MODX_2:BUART:rx_count_2\ ,
            count_1 => \UART_MODX_2:BUART:rx_count_1\ ,
            count_0 => \UART_MODX_2:BUART:rx_count_0\ ,
            tc => \UART_MODX_2:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_STIM_0:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_STIM_0:Net_9\ ,
            load => \UART_STIM_0:BUART:rx_counter_load\ ,
            count_6 => MODIN16_6 ,
            count_5 => MODIN16_5 ,
            count_4 => MODIN16_4 ,
            count_3 => MODIN16_3 ,
            count_2 => \UART_STIM_0:BUART:rx_count_2\ ,
            count_1 => \UART_STIM_0:BUART:rx_count_1\ ,
            count_0 => \UART_STIM_0:BUART:rx_count_0\ ,
            tc => \UART_STIM_0:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_STIM_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_STIM_1:Net_9\ ,
            load => \UART_STIM_1:BUART:rx_counter_load\ ,
            count_6 => \UART_STIM_1:BUART:rx_count_6\ ,
            count_5 => \UART_STIM_1:BUART:rx_count_5\ ,
            count_4 => \UART_STIM_1:BUART:rx_count_4\ ,
            count_3 => \UART_STIM_1:BUART:rx_count_3\ ,
            count_2 => \UART_STIM_1:BUART:rx_count_2\ ,
            count_1 => \UART_STIM_1:BUART:rx_count_1\ ,
            count_0 => \UART_STIM_1:BUART:rx_count_0\ ,
            tc => \UART_STIM_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_5638 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_929 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   72 :    0 :   72 : 100.00 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :  124 :   68 :  192 : 64.58 %
  Unique P-terms              :  226 :  158 :  384 : 58.85 %
  Total P-terms               :  271 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :   16 :    8 :   24 : 66.67 %
    StatusI Registers         :   11 :      :      :        
    Routed Count7 Load/Enable :    5 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    5 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.160ms
Tech Mapping phase: Elapsed time ==> 0s.258ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(4)][IoId=(7)] : AIO_0(0) (fixed)
IO_6@[IOP=(4)][IoId=(6)] : AIO_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : AIO_10(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : AIO_11(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : AIO_12(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : AIO_13(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : AIO_14(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : AIO_15(0) (fixed)
IO_5@[IOP=(4)][IoId=(5)] : AIO_2(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : AIO_3(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : AIO_4(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : AIO_5(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : AIO_6(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : AIO_7(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : AIO_8(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : AIO_9(0) (fixed)
IO_4@[IOP=(5)][IoId=(4)] : BUZZER(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : CAN_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : CAN_TX(0) (fixed)
IO_7@[IOP=(6)][IoId=(7)] : DIO_0(0) (fixed)
IO_6@[IOP=(6)][IoId=(6)] : DIO_1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : DIO_10(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : DIO_11(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : DIO_12(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : DIO_13(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : DIO_14(0) (fixed)
IO_2@[IOP=(6)][IoId=(2)] : DIO_15(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : DIO_2(0) (fixed)
IO_4@[IOP=(6)][IoId=(4)] : DIO_3(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : DIO_4(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : DIO_5(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : DIO_6(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : DIO_7(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : DIO_8(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : DIO_9(0) (fixed)
IO_0@[IOP=(6)][IoId=(0)] : KEY_1(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : KEY_2(0) (fixed)
IO_5@[IOP=(5)][IoId=(5)] : LED_B(0) (fixed)
IO_7@[IOP=(5)][IoId=(7)] : LED_G(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : LED_R(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : LIO_0(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : LIO_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : LIO_10(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : LIO_11(0) (fixed)
IO_1@[IOP=(15)][IoId=(1)] : LIO_12(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : LIO_13_RST(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LIO_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LIO_3(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : LIO_4(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : LIO_5(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : LIO_6(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : LIO_7(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : LIO_8(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : LIO_9(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : MODX_1_IO(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MODX_1_RXD(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : MODX_1_TXD(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : MODX_2_IO(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : MODX_2_RXD(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : MODX_2_TXD(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : MODX_3_IO(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : MODX_3_RXD(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : MODX_3_TXD(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : SAIO_0(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : SAIO_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SDIO_0(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDIO_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Analog Placement phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   40 :    8 :   48 :  83.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.80
                   Pterms :            6.00
               Macrocells :            3.10
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.398ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         20 :      10.10 :       6.20
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              \UART_MODX_0:BUART:rx_state_2\ * !MODIN5_1 * !MODIN5_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\ * 
              !MODIN5_1 * !MODIN5_0
        );
        Output = \UART_MODX_0:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * !Net_724 * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * \UART_MODX_0:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
        );
        Output = \UART_MODX_0:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_0:BUART:rx_state_0\ * 
              \UART_MODX_0:BUART:rx_bitclk_enable\ * 
              \UART_MODX_0:BUART:rx_state_3\ * \UART_MODX_0:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_0:BUART:rx_state_0\ * 
              !\UART_MODX_0:BUART:rx_state_3\ * 
              !\UART_MODX_0:BUART:rx_state_2\ * !MODIN8_6 * !MODIN8_4
        );
        Output = \UART_MODX_0:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_0:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_MODX_0:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_MODX_0:BUART:rx_bitclk_enable\ ,
        route_si => \UART_MODX_0:BUART:rx_postpoll\ ,
        f0_load => \UART_MODX_0:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_MODX_0:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_MODX_0:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_MODX_0:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1581 ,
        load => \UART_MODX_0:BUART:rx_counter_load\ ,
        count_6 => MODIN8_6 ,
        count_5 => MODIN8_5 ,
        count_4 => MODIN8_4 ,
        count_3 => MODIN8_3 ,
        count_2 => \UART_MODX_0:BUART:rx_count_2\ ,
        count_1 => \UART_MODX_0:BUART:rx_count_1\ ,
        count_0 => \UART_MODX_0:BUART:rx_count_0\ ,
        tc => \UART_MODX_0:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1
            + Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_1 * MODIN1_0
            + !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_1 * !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * MODIN1_0
            + Net_737 * !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_737 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART_MODX_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_737
        );
        Output = \UART_MODX_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_load_fifo\ * 
              \UART_MODX_0:BUART:rx_fifofull\
        );
        Output = \UART_MODX_0:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_724
        );
        Output = \UART_MODX_0:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_MODX_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_MODX_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_MODX_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_MODX_1:BUART:rx_postpoll\ ,
        f0_load => \UART_MODX_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_MODX_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_MODX_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_0:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_5 => \UART_MODX_0:BUART:rx_status_5\ ,
        status_4 => \UART_MODX_0:BUART:rx_status_4\ ,
        status_3 => \UART_MODX_0:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              \UART_MODX_1:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\ * 
              !MODIN1_1 * !MODIN1_0
        );
        Output = \UART_MODX_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_737 * !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * \UART_MODX_1:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_bitclk_enable\ * 
              \UART_MODX_1:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\ * !MODIN4_6 * !MODIN4_4
        );
        Output = \UART_MODX_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              !\UART_MODX_1:BUART:rx_state_3\ * 
              !\UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_1:BUART:rx_state_0\ * 
              \UART_MODX_1:BUART:rx_state_3\ * \UART_MODX_1:BUART:rx_state_2\
        );
        Output = \UART_MODX_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_load_fifo\ * 
              \UART_MODX_1:BUART:rx_fifofull\
        );
        Output = \UART_MODX_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_MODX_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_5 => \UART_MODX_1:BUART:rx_status_5\ ,
        status_4 => \UART_MODX_1:BUART:rx_status_4\ ,
        status_3 => \UART_MODX_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_1:BUART:rx_fifonotempty\ * 
              \UART_MODX_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * 
              !\UART_MODX_0:BUART:rx_count_0\
        );
        Output = \UART_MODX_0:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_927, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_927 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_1:PWMUDB:prevCompare1\ * \PWM_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_5287) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:control_7\
        );
        Output = \PWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_5287 ,
        cs_addr_2 => \PWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        status_3 => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_STIM_1:BUART:tx_status_2\ ,
        status_1 => \UART_STIM_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_STIM_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              \UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_fifo_empty\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_1\ * \UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_1:BUART:tx_fifo_empty\ * 
              \UART_STIM_1:BUART:tx_state_2\
            + \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              \UART_STIM_1:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\
        );
        Output = \UART_STIM_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_784, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:txn\
        );
        Output = Net_784 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_1:PWMUDB:runmode_enable\ * \PWM_1:PWMUDB:tc_i\
        );
        Output = \PWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        cs_addr_0 => \UART_STIM_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_STIM_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_5287 ,
        status_3 => \PWM_1:PWMUDB:status_3\ ,
        status_2 => \PWM_1:PWMUDB:status_2\ ,
        status_0 => \PWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_5287 ,
        control_7 => \PWM_1:PWMUDB:control_7\ ,
        control_6 => \PWM_1:PWMUDB:control_6\ ,
        control_5 => \PWM_1:PWMUDB:control_5\ ,
        control_4 => \PWM_1:PWMUDB:control_4\ ,
        control_3 => \PWM_1:PWMUDB:control_3\ ,
        control_2 => \PWM_1:PWMUDB:control_2\ ,
        control_1 => \PWM_1:PWMUDB:control_1\ ,
        control_0 => \PWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_fifonotempty\ * 
              \UART_STIM_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_0:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN13_0, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_0
            + Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_0
        );
        Output = MODIN13_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_789 * MODIN13_0
            + MODIN13_1
        );
        Output = \UART_STIM_0:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN13_1, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1
            + Net_789 * !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * !MODIN13_1 * MODIN13_0
            + !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * MODIN13_1 * !MODIN13_0
        );
        Output = MODIN13_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:rx_count_2\ * 
              !\UART_STIM_0:BUART:rx_count_1\ * 
              !\UART_STIM_0:BUART:rx_count_0\
        );
        Output = \UART_STIM_0:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_789
        );
        Output = \UART_STIM_0:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_0:BUART:rx_fifonotempty\ * 
              \UART_MODX_0:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_0:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=5, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=MODIN5_1, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_1 * MODIN5_0
            + !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_1 * !MODIN5_0
        );
        Output = MODIN5_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_724 * MODIN5_0
            + MODIN5_1
        );
        Output = \UART_MODX_0:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN5_0, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * MODIN5_0
            + Net_724 * !\UART_MODX_0:BUART:rx_count_2\ * 
              !\UART_MODX_0:BUART:rx_count_1\ * !MODIN5_0
        );
        Output = MODIN5_0 (fanout=5)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              \UART_MODX_2:BUART:rx_state_2\ * !MODIN9_1 * !MODIN9_0
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !Net_750 * !MODIN9_1
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\ * 
              !MODIN9_1 * !MODIN9_0
        );
        Output = \UART_MODX_2:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_3\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_bitclk_enable\ * 
              \UART_MODX_2:BUART:rx_state_2\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !Net_750 * 
              \UART_MODX_2:BUART:rx_last\
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_5
            + !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              \UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\ * !MODIN12_6 * !MODIN12_4
        );
        Output = \UART_MODX_2:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              !\UART_MODX_2:BUART:rx_state_3\ * 
              !\UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_MODX_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_MODX_2:BUART:rx_state_0\ * 
              \UART_MODX_2:BUART:rx_state_3\ * \UART_MODX_2:BUART:rx_state_2\
        );
        Output = \UART_MODX_2:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_750
        );
        Output = \UART_MODX_2:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_MODX_2:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1581 ,
        load => \UART_MODX_2:BUART:rx_counter_load\ ,
        count_6 => MODIN12_6 ,
        count_5 => MODIN12_5 ,
        count_4 => MODIN12_4 ,
        count_3 => MODIN12_3 ,
        count_2 => \UART_MODX_2:BUART:rx_count_2\ ,
        count_1 => \UART_MODX_2:BUART:rx_count_1\ ,
        count_0 => \UART_MODX_2:BUART:rx_count_0\ ,
        tc => \UART_MODX_2:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:rx_count_2\ * 
              !\UART_MODX_1:BUART:rx_count_1\ * 
              !\UART_MODX_1:BUART:rx_count_0\
        );
        Output = \UART_MODX_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_MODX_1:BUART:tx_ctrl_mark_last\ (fanout=24)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=MODIN9_1, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_1
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_1 * 
              MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * MODIN9_1 * !MODIN9_0
        );
        Output = MODIN9_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN9_0, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * !Net_750 * MODIN9_0
            + !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * Net_750 * !MODIN9_0
        );
        Output = MODIN9_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_750 * MODIN9_0
            + MODIN9_1
        );
        Output = \UART_MODX_2:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:rx_count_2\ * 
              !\UART_MODX_2:BUART:rx_count_1\ * 
              !\UART_MODX_2:BUART:rx_count_0\
        );
        Output = \UART_MODX_2:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_2:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_MODX_2:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_MODX_2:BUART:rx_bitclk_enable\ ,
        route_si => \UART_MODX_2:BUART:rx_postpoll\ ,
        f0_load => \UART_MODX_2:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_MODX_2:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_MODX_2:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_MODX_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_1581 ,
        load => \UART_MODX_1:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART_MODX_1:BUART:rx_count_2\ ,
        count_1 => \UART_MODX_1:BUART:rx_count_1\ ,
        count_0 => \UART_MODX_1:BUART:rx_count_0\ ,
        tc => \UART_MODX_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:txn\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:txn\ * \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_shift_out\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              !\UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_fifonotempty\ * 
              \UART_MODX_2:BUART:rx_state_stop1_reg\
        );
        Output = \UART_MODX_2:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_MODX_2:BUART:rx_load_fifo\ * 
              \UART_MODX_2:BUART:rx_fifofull\
        );
        Output = \UART_MODX_2:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * 
              \UART_STIM_0:BUART:tx_counter_dp\ * 
              \UART_STIM_0:BUART:tx_bitclk\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_0:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        cs_addr_0 => \UART_STIM_0:BUART:counter_load_not\ ,
        ce0_reg => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_STIM_0:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_2:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_5 => \UART_MODX_2:BUART:rx_status_5\ ,
        status_4 => \UART_MODX_2:BUART:rx_status_4\ ,
        status_3 => \UART_MODX_2:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:txn\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:txn\ * \UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\
            + !\UART_STIM_1:BUART:tx_state_1\ * 
              \UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_bitclk\
            + \UART_STIM_1:BUART:tx_state_1\ * 
              !\UART_STIM_1:BUART:tx_state_0\ * 
              !\UART_STIM_1:BUART:tx_shift_out\ * 
              !\UART_STIM_1:BUART:tx_state_2\ * 
              !\UART_STIM_1:BUART:tx_counter_dp\ * 
              \UART_STIM_1:BUART:tx_bitclk\
        );
        Output = \UART_STIM_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_797, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:txn\
        );
        Output = Net_797 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_0:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_STIM_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        cs_addr_2 => \UART_STIM_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_STIM_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_STIM_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_STIM_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_STIM_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_STIM_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_STIM_0:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        load => \UART_STIM_0:BUART:rx_counter_load\ ,
        count_6 => MODIN16_6 ,
        count_5 => MODIN16_5 ,
        count_4 => MODIN16_4 ,
        count_3 => MODIN16_3 ,
        count_2 => \UART_STIM_0:BUART:rx_count_2\ ,
        count_1 => \UART_STIM_0:BUART:rx_count_1\ ,
        count_0 => \UART_STIM_0:BUART:rx_count_0\ ,
        tc => \UART_STIM_0:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              \UART_STIM_0:BUART:rx_state_2\ * !MODIN13_1 * !MODIN13_0
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\ * 
              !MODIN13_1 * !MODIN13_0
        );
        Output = \UART_STIM_0:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_789 * !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * \UART_STIM_0:BUART:rx_last\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_3\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_bitclk_enable\ * 
              \UART_STIM_0:BUART:rx_state_2\
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_5
            + !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\ * !MODIN16_6 * !MODIN16_4
        );
        Output = \UART_STIM_0:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              !\UART_STIM_0:BUART:rx_state_3\ * 
              !\UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_STIM_0:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_0:BUART:rx_state_0\ * 
              \UART_STIM_0:BUART:rx_state_3\ * \UART_STIM_0:BUART:rx_state_2\
        );
        Output = \UART_STIM_0:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_0:BUART:rx_load_fifo\ * 
              \UART_STIM_0:BUART:rx_fifofull\
        );
        Output = \UART_STIM_0:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_0:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        cs_addr_2 => \UART_STIM_0:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_STIM_0:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_STIM_0:BUART:rx_bitclk_enable\ ,
        route_si => \UART_STIM_0:BUART:rx_postpoll\ ,
        f0_load => \UART_STIM_0:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_STIM_0:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_STIM_0:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_0:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        status_5 => \UART_STIM_0:BUART:rx_status_5\ ,
        status_4 => \UART_STIM_0:BUART:rx_status_4\ ,
        status_3 => \UART_STIM_0:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_745, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:txn\
        );
        Output = Net_745 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              \UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_719, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:txn\
        );
        Output = Net_719 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_load_fifo\ * 
              \UART_STIM_1:BUART:rx_fifofull\
        );
        Output = \UART_STIM_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_STIM_1:BUART:rx_fifonotempty\ * 
              \UART_STIM_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_STIM_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:txn\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:txn\ * \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_bitclk\
            + \UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_shift_out\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * 
              !\UART_MODX_0:BUART:tx_counter_dp\ * 
              \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_0:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_0 => \UART_MODX_0:BUART:counter_load_not\ ,
        ce0_reg => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MODX_0:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        status_5 => \UART_STIM_1:BUART:rx_status_5\ ,
        status_4 => \UART_STIM_1:BUART:rx_status_4\ ,
        status_3 => \UART_STIM_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
        );
        Output = \UART_STIM_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * \UART_STIM_1:BUART:rx_last\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_STIM_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_STIM_1:BUART:rx_state_0\ * 
              \UART_STIM_1:BUART:rx_bitclk_enable\ * 
              \UART_STIM_1:BUART:rx_state_3\ * \UART_STIM_1:BUART:rx_state_2\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_5\
            + !\UART_STIM_1:BUART:tx_ctrl_mark_last\ * 
              \UART_STIM_1:BUART:rx_state_0\ * 
              !\UART_STIM_1:BUART:rx_state_3\ * 
              !\UART_STIM_1:BUART:rx_state_2\ * 
              !\UART_STIM_1:BUART:rx_count_6\ * 
              !\UART_STIM_1:BUART:rx_count_4\
        );
        Output = \UART_STIM_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_STIM_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        cs_addr_2 => \UART_STIM_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_STIM_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_STIM_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_STIM_1:BUART:rx_postpoll\ ,
        f0_load => \UART_STIM_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_STIM_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_STIM_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_STIM_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_STIM_1:Net_9\ ,
        load => \UART_STIM_1:BUART:rx_counter_load\ ,
        count_6 => \UART_STIM_1:BUART:rx_count_6\ ,
        count_5 => \UART_STIM_1:BUART:rx_count_5\ ,
        count_4 => \UART_STIM_1:BUART:rx_count_4\ ,
        count_3 => \UART_STIM_1:BUART:rx_count_3\ ,
        count_2 => \UART_STIM_1:BUART:rx_count_2\ ,
        count_1 => \UART_STIM_1:BUART:rx_count_1\ ,
        count_0 => \UART_STIM_1:BUART:rx_count_0\ ,
        tc => \UART_STIM_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_0:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\
            + !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_fifo_empty\ * 
              !\UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_1\ * \UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + \UART_STIM_0:BUART:tx_state_0\ * 
              !\UART_STIM_0:BUART:tx_state_2\ * \UART_STIM_0:BUART:tx_bitclk\
        );
        Output = \UART_STIM_0:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_0:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_STIM_0:BUART:tx_fifo_empty\ * 
              \UART_STIM_0:BUART:tx_state_2\
        );
        Output = \UART_STIM_0:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_0:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_0:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_STIM_0:BUART:tx_state_1\ * 
              !\UART_STIM_0:BUART:tx_state_0\ * 
              \UART_STIM_0:BUART:tx_state_2\
            + !\UART_STIM_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_STIM_0:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_STIM_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\
            + Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_STIM_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              \UART_STIM_1:BUART:pollcount_0\
            + Net_802 * !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:pollcount_0\
        );
        Output = \UART_STIM_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_802 * \UART_STIM_1:BUART:pollcount_0\
            + \UART_STIM_1:BUART:pollcount_1\
        );
        Output = \UART_STIM_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_STIM_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_1:BUART:rx_count_2\ * 
              !\UART_STIM_1:BUART:rx_count_1\ * 
              !\UART_STIM_1:BUART:rx_count_0\
        );
        Output = \UART_STIM_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_2:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_0 => \UART_MODX_2:BUART:counter_load_not\ ,
        ce0_reg => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MODX_2:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=8, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:txn\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:txn\ * \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_shift_out\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              !\UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_STIM_0:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_STIM_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_STIM_0:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_5404, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_5403
        );
        Output = Net_5404 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_STIM_0:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        cs_addr_2 => \UART_STIM_0:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_STIM_0:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_STIM_0:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_STIM_0:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_STIM_0:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_STIM_0:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_STIM_0:Net_9\ ,
        status_3 => \UART_STIM_0:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_STIM_0:BUART:tx_status_2\ ,
        status_1 => \UART_STIM_0:BUART:tx_fifo_empty\ ,
        status_0 => \UART_STIM_0:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_MODX_0:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_0:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_0:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\
            + !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_fifo_empty\ * 
              !\UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_1\ * \UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + \UART_MODX_0:BUART:tx_state_0\ * 
              !\UART_MODX_0:BUART:tx_state_2\ * \UART_MODX_0:BUART:tx_bitclk\
        );
        Output = \UART_MODX_0:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_0:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_state_2\
            + !\UART_MODX_0:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_0:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_0:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_0:BUART:tx_state_1\ * 
              !\UART_MODX_0:BUART:tx_state_0\ * 
              \UART_MODX_0:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_0:BUART:tx_fifo_empty\ * 
              \UART_MODX_0:BUART:tx_state_2\
        );
        Output = \UART_MODX_0:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_MODX_0:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_0:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MODX_0:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MODX_0:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MODX_0:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MODX_0:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_0:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_3 => \UART_MODX_0:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MODX_0:BUART:tx_status_2\ ,
        status_1 => \UART_MODX_0:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MODX_0:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              \UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_STIM_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_STIM_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_802
        );
        Output = \UART_STIM_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_MODX_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_0 => \UART_MODX_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_MODX_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_732, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:txn\
        );
        Output = Net_732 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:txn\ * \UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_bitclk\
            + \UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_shift_out\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * 
              !\UART_MODX_1:BUART:tx_counter_dp\ * 
              \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_fifo_empty\ * 
              !\UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_1\ * \UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
            + \UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\ * \UART_MODX_1:BUART:tx_bitclk\
        );
        Output = \UART_MODX_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              !\UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_1:BUART:tx_state_1\ * 
              !\UART_MODX_1:BUART:tx_state_0\ * 
              \UART_MODX_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_1:BUART:tx_fifo_empty\ * 
              \UART_MODX_1:BUART:tx_state_2\
        );
        Output = \UART_MODX_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MODX_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MODX_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MODX_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MODX_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_3 => \UART_MODX_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MODX_1:BUART:tx_status_2\ ,
        status_1 => \UART_MODX_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MODX_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + !\UART_MODX_2:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_MODX_2:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_MODX_2:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
        );
        Output = \UART_MODX_2:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_MODX_2:BUART:tx_fifo_notfull\
        );
        Output = \UART_MODX_2:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_MODX_2:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\
            + !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_fifo_empty\ * 
              !\UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_fifo_empty\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_MODX_2:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_MODX_2:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_1581) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_MODX_2:BUART:tx_state_1\ * \UART_MODX_2:BUART:tx_state_0\ * 
              \UART_MODX_2:BUART:tx_bitclk_enable_pre\ * 
              \UART_MODX_2:BUART:tx_state_2\
            + \UART_MODX_2:BUART:tx_state_1\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * 
              \UART_MODX_2:BUART:tx_counter_dp\ * 
              \UART_MODX_2:BUART:tx_bitclk\
            + \UART_MODX_2:BUART:tx_state_0\ * 
              !\UART_MODX_2:BUART:tx_state_2\ * \UART_MODX_2:BUART:tx_bitclk\
        );
        Output = \UART_MODX_2:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_MODX_2:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_1581 ,
        cs_addr_2 => \UART_MODX_2:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_MODX_2:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_MODX_2:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_MODX_2:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_MODX_2:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_MODX_2:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_1581 ,
        status_3 => \UART_MODX_2:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_MODX_2:BUART:tx_status_2\ ,
        status_1 => \UART_MODX_2:BUART:tx_fifo_empty\ ,
        status_0 => \UART_MODX_2:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART_1:dp_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_929 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_5638 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = AIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_13(0)__PA ,
        pad => AIO_13(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_12(0)__PA ,
        pad => AIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = AIO_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_11(0)__PA ,
        pad => AIO_11(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = AIO_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_10(0)__PA ,
        pad => AIO_10(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AIO_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_9(0)__PA ,
        pad => AIO_9(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AIO_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_8(0)__PA ,
        pad => AIO_8(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AIO_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_7(0)__PA ,
        pad => AIO_7(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_6(0)__PA ,
        pad => AIO_6(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = MODX_2_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_2_RXD(0)__PA ,
        fb => Net_750 ,
        pad => MODX_2_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MODX_2_IO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_2_IO(0)__PA ,
        pad => MODX_2_IO(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MODX_1_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_1_TXD(0)__PA ,
        input => Net_732 ,
        pad => MODX_1_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MODX_1_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_1_RXD(0)__PA ,
        fb => Net_737 ,
        pad => MODX_1_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MODX_1_IO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_1_IO(0)__PA ,
        pad => MODX_1_IO(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = DIO_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_11(0)__PA ,
        pad => DIO_11(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = DIO_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_10(0)__PA ,
        pad => DIO_10(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DIO_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_9(0)__PA ,
        pad => DIO_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DIO_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_8(0)__PA ,
        pad => DIO_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIO_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_7(0)__PA ,
        pad => DIO_7(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_6(0)__PA ,
        pad => DIO_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_5(0)__PA ,
        pad => DIO_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIO_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_4(0)__PA ,
        pad => DIO_4(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIO_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_11(0)__PA ,
        pad => LIO_11(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIO_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_10(0)__PA ,
        pad => LIO_10(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LIO_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_9(0)__PA ,
        pad => LIO_9(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LIO_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_8(0)__PA ,
        pad => LIO_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LIO_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_7(0)__PA ,
        pad => LIO_7(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LIO_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_6(0)__PA ,
        pad => LIO_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_5(0)__PA ,
        pad => LIO_5(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LIO_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_4(0)__PA ,
        pad => LIO_4(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = AIO_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_14(0)__PA ,
        pad => AIO_14(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = AIO_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_15(0)__PA ,
        pad => AIO_15(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = AIO_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_5(0)__PA ,
        pad => AIO_5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = AIO_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_4(0)__PA ,
        pad => AIO_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = AIO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_3(0)__PA ,
        pad => AIO_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = AIO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_2(0)__PA ,
        pad => AIO_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = AIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_1(0)__PA ,
        pad => AIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = AIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => AIO_0(0)__PA ,
        pad => AIO_0(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = MODX_3_IO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_3_IO(0)__PA ,
        pad => MODX_3_IO(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MODX_3_RXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_3_RXD(0)__PA ,
        fb => Net_724 ,
        pad => MODX_3_RXD(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MODX_3_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_3_TXD(0)__PA ,
        input => Net_719 ,
        pad => MODX_3_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MODX_2_TXD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MODX_2_TXD(0)__PA ,
        input => Net_745 ,
        pad => MODX_2_TXD(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUZZER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUZZER(0)__PA ,
        input => Net_927 ,
        annotation => Net_641 ,
        pad => BUZZER(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_B(0)__PA ,
        input => Net_5404 ,
        pad => LED_B(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_R(0)__PA ,
        input => Net_5439 ,
        pad => LED_R(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_G(0)__PA ,
        input => Net_5422 ,
        annotation => Net_605 ,
        pad => LED_G(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=0]: 
Pin : Name = KEY_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => KEY_1(0)__PA ,
        fb => Net_5422 ,
        annotation => Net_592 ,
        pad => KEY_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = KEY_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => KEY_2(0)__PA ,
        annotation => Net_597 ,
        pad => KEY_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = DIO_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_15(0)__PA ,
        pad => DIO_15(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = DIO_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_14(0)__PA ,
        pad => DIO_14(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_3(0)__PA ,
        pad => DIO_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_2(0)__PA ,
        pad => DIO_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_1(0)__PA ,
        pad => DIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = DIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_0(0)__PA ,
        pad => DIO_0(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LIO_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_3(0)__PA ,
        pad => LIO_3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIO_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_2(0)__PA ,
        pad => LIO_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SAIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAIO_0(0)__PA ,
        fb => Net_802 ,
        pad => SAIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SAIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SAIO_1(0)__PA ,
        input => Net_797 ,
        pad => SAIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SDIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDIO_0(0)__PA ,
        fb => Net_789 ,
        pad => SDIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDIO_1(0)__PA ,
        input => Net_784 ,
        pad => SDIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CAN_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_RX(0)__PA ,
        fb => Net_11 ,
        pad => CAN_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CAN_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAN_TX(0)__PA ,
        input => Net_12 ,
        pad => CAN_TX(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART_1:Dp\
        PORT MAP (
            in_clock_en => tmpOE__LIO_6_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__LIO_6_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART_1:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = LIO_13_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_13_RST(0)__PA ,
        pad => LIO_13_RST(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_12(0)__PA ,
        pad => LIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LIO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_1(0)__PA ,
        fb => Net_5439 ,
        pad => LIO_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LIO_0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LIO_0(0)__PA ,
        fb => Net_5403 ,
        pad => LIO_0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DIO_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_13(0)__PA ,
        pad => DIO_13(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DIO_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DIO_12(0)__PA ,
        pad => DIO_12(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \USBUART_1:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dp(0)\__PA ,
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART_1:Dm(0)\__PA ,
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_928 ,
            interrupt => Net_929 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            dclk_glb_0 => \UART_STIM_0:Net_9\ ,
            dclk_0 => \UART_STIM_0:Net_9_local\ ,
            dclk_glb_1 => \UART_STIM_1:Net_9\ ,
            dclk_1 => \UART_STIM_1:Net_9_local\ ,
            dclk_glb_2 => Net_5287 ,
            dclk_2 => Net_5287_local ,
            dclk_glb_3 => Net_1581 ,
            dclk_3 => Net_1581_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_5638 ,
            arb_int => \USBUART_1:Net_1889\ ,
            usb_int => \USBUART_1:Net_1876\ ,
            ept_int_8 => \USBUART_1:ep_int_8\ ,
            ept_int_7 => \USBUART_1:ep_int_7\ ,
            ept_int_6 => \USBUART_1:ep_int_6\ ,
            ept_int_5 => \USBUART_1:ep_int_5\ ,
            ept_int_4 => \USBUART_1:ep_int_4\ ,
            ept_int_3 => \USBUART_1:ep_int_3\ ,
            ept_int_2 => \USBUART_1:ep_int_2\ ,
            ept_int_1 => \USBUART_1:ep_int_1\ ,
            ept_int_0 => \USBUART_1:ep_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_request_7\ ,
            dma_req_6 => \USBUART_1:dma_request_6\ ,
            dma_req_5 => \USBUART_1:dma_request_5\ ,
            dma_req_4 => \USBUART_1:dma_request_4\ ,
            dma_req_3 => \USBUART_1:dma_request_3\ ,
            dma_req_2 => \USBUART_1:dma_request_2\ ,
            dma_req_1 => \USBUART_1:dma_request_1\ ,
            dma_req_0 => \USBUART_1:dma_request_0\ ,
            dma_termin => \USBUART_1:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                   | 
Port | Pin | Fixed |      Type |       Drive Mode |              Name | Connections
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |         AIO_13(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |         AIO_12(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |         AIO_11(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |         AIO_10(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |          AIO_9(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |          AIO_8(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |          AIO_7(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |          AIO_6(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   1 |   2 |     * |      NONE |     HI_Z_DIGITAL |     MODX_2_RXD(0) | FB(Net_750)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |      MODX_2_IO(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     MODX_1_TXD(0) | In(Net_732)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     MODX_1_RXD(0) | FB(Net_737)
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |      MODX_1_IO(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   2 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_11(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_10(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_9(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_8(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_7(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_6(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_5(0) | 
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_4(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         LIO_11(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         LIO_10(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_9(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_8(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_7(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_6(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_5(0) | 
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_4(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   4 |   0 |     * |      NONE |      HI_Z_ANALOG |         AIO_14(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |         AIO_15(0) | 
     |   2 |     * |      NONE |      HI_Z_ANALOG |          AIO_5(0) | 
     |   3 |     * |      NONE |      HI_Z_ANALOG |          AIO_4(0) | 
     |   4 |     * |      NONE |      HI_Z_ANALOG |          AIO_3(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |          AIO_2(0) | 
     |   6 |     * |      NONE |      HI_Z_ANALOG |          AIO_1(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |          AIO_0(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   5 |   0 |     * |      NONE |    OPEN_DRAIN_LO |      MODX_3_IO(0) | 
     |   1 |     * |      NONE |     HI_Z_DIGITAL |     MODX_3_RXD(0) | FB(Net_724)
     |   2 |     * |      NONE |         CMOS_OUT |     MODX_3_TXD(0) | In(Net_719)
     |   3 |     * |      NONE |         CMOS_OUT |     MODX_2_TXD(0) | In(Net_745)
     |   4 |     * |      NONE |         CMOS_OUT |         BUZZER(0) | In(Net_927)
     |   5 |     * |      NONE |         CMOS_OUT |          LED_B(0) | In(Net_5404)
     |   6 |     * |      NONE |         CMOS_OUT |          LED_R(0) | In(Net_5439)
     |   7 |     * |      NONE |         CMOS_OUT |          LED_G(0) | In(Net_5422)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
   6 |   0 |     * |      NONE |      RES_PULL_UP |          KEY_1(0) | FB(Net_5422)
     |   1 |     * |      NONE |      RES_PULL_UP |          KEY_2(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_15(0) | 
     |   3 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_14(0) | 
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_3(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_2(0) | 
     |   6 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_1(0) | 
     |   7 |     * |      NONE |    OPEN_DRAIN_LO |          DIO_0(0) | 
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_3(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |          LIO_2(0) | 
     |   2 |     * |      NONE |    OPEN_DRAIN_LO |         SAIO_0(0) | FB(Net_802)
     |   3 |     * |      NONE |         CMOS_OUT |         SAIO_1(0) | In(Net_797)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |         SDIO_0(0) | FB(Net_789)
     |   5 |     * |      NONE |         CMOS_OUT |         SDIO_1(0) | In(Net_784)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |         CAN_RX(0) | FB(Net_11)
     |   7 |     * |      NONE |         CMOS_OUT |         CAN_TX(0) | In(Net_12)
-----+-----+-------+-----------+------------------+-------------------+-----------------------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |     LIO_13_RST(0) | 
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         LIO_12(0) | 
     |   2 |     * |      NONE |     HI_Z_DIGITAL |          LIO_1(0) | FB(Net_5439)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |          LIO_0(0) | FB(Net_5403)
     |   4 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_13(0) | 
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |         DIO_12(0) | 
     |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART_1:Dp(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
----------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.007ms
Digital Placement phase: Elapsed time ==> 3s.357ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.618ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.212ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Basic_Setup_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.704ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.322ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.933ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.934ms
API generation phase: Elapsed time ==> 3s.223ms
Dependency generation phase: Elapsed time ==> 0s.037ms
Cleanup phase: Elapsed time ==> 0s.001ms
