<sld_project_info>
  <sld_infos>
    <sld_info hpath="auto_fab_0" name="auto_fab_0">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab_0 HAS_SOPCINFO 1 GENERATION_ID 0 ENTITY_NAME alt_sld_fab SLD_FAB 1 DESIGN_HASH cb6bff26842795d917be"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst" library="reqfifo" name="GEN_CHAN_COUNT_REG_RSP_FIFO[0].reqfifo_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME reqfifo HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst" library="rspfifo" name="GEN_CHAN_COUNT_REG_RSP_FIFO[0].rspfifo_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME rspfifo HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[1].reqfifo_inst" library="reqfifo" name="GEN_CHAN_COUNT_REG_RSP_FIFO[1].reqfifo_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME reqfifo HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_REG_RSP_FIFO[1].rspfifo_inst" library="rspfifo" name="GEN_CHAN_COUNT_REG_RSP_FIFO[1].rspfifo_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME rspfifo HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[0].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[0].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[1].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[1].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[2].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[2].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[3].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[3].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[4].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[4].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[5].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[5].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[6].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[6].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[7].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[0].GEN_ECC_ENC_LATENCY_0_alteccCount[7].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[0].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[0].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[1].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[1].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[2].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[2].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[3].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[3].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[4].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[4].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[5].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[5].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[6].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[6].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[7].altecc_enc_latency0_inst" library="altecc_enc_latency0" name="GEN_ECC_ENC_LATENCY_0.GEN_ECC_ENC_LATENCY_0_chanCount[1].GEN_ECC_ENC_LATENCY_0_alteccCount[7].altecc_enc_latency0_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_enc_latency0 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[0].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[0].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[1].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[1].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[2].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[2].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[3].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[3].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[4].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[4].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[5].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[5].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[6].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[6].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[7].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[0].GEN_ECC_DEC_LATENCY_1_alteccCount[7].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[0].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[0].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[1].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[1].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[2].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[2].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[3].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[3].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[4].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[4].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[5].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[5].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[6].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[6].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[7].altecc_dec_latency1_inst" library="altecc_dec_latency1" name="GEN_ECC_DEC_LATENCY_1.GEN_ECC_DEC_LATENCY_1_chanCount[1].GEN_ECC_DEC_LATENCY_1_alteccCount[7].altecc_dec_latency1_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME altecc_dec_latency1 HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[0].emif_inst" library="emif" name="GEN_CHAN_COUNT_EMIF[0].emif_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME emif HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_CHAN_COUNT_EMIF[1].emif_inst" library="emif" name="GEN_CHAN_COUNT_EMIF[1].emif_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME emif HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="ed_top_wrapper_typ3_inst|MC_CHANNEL_INST[0].mc_top|GEN_CAL_TWO_MEM_CHANNELS.emif_cal_two_ch_inst" library="emif_cal_two_ch" name="GEN_CAL_TWO_MEM_CHANNELS.emif_cal_two_ch_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME emif_cal_two_ch HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="reset_release" library="intel_reset_release" name="reset_release">
      <assignment_values>
        <assignment_value text="QSYS_NAME intel_reset_release HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
    <sld_info hpath="intel_rtile_cxl_top_inst" library="intel_rtile_cxl_top_cxltyp3_ed" name="intel_rtile_cxl_top_inst">
      <assignment_values>
        <assignment_value text="QSYS_NAME intel_rtile_cxl_top_cxltyp3_ed HAS_SOPCINFO 1 GENERATION_ID 0"/>
      </assignment_values>
    </sld_info>
  </sld_infos>
</sld_project_info>
