#--------------------------------------------------------------
# CACE circuit characterization file
#--------------------------------------------------------------

name:           ldo_control 
description:    Control logic with 4-bit SPI register and enable circuits
PDK:            ihp-sg13g2

cace_format:    5.2

authorship:
  designer:      Roel Jordans
  company:       Eindhoven University of Technology
  creation_date: September 5th, 2025
  license:       Apache 2.0

paths:
  root:          ..
  schematic:     xschem
  layout:        gds
  netlist:       netlist
  documentation: doc

pins:
  vcc:
    description: Positive power supply
    type: power
    direction: inout
    Vmin: 1.0
    Vmax: 1.5
  vss:
    description: Ground
    type: ground
    direction: inout
  spi_clk:
    description: SPI clock
    type: signal
    direction: in
  spi_di:
    description: SPI data in (MOSI)
    type: signal
    direction: in
  spi_ce:
    description: SPI chip select (active low)
    type: signal
    direction: in
  por:
    description: Power on reset output signal
    type: signal
    direction: in
  en:
    description: Output enable control
    type: signal
    direction: in
  data[3..0]:
    description: Control register output
    type: signal
    direction: out
  en_ldo_n:
    description: LDO enable output (active low)
    type: signal
    direction: out

default_conditions:
  vcc:
    description: High side power supply voltage
    display: VCC
    unit: V
    typical: 1.2
  corner:
    description: Process corner
    display: Corner
    typical: tt
  temp:
    description: Ambient temperature
    display: Temperature
    unit: °C
    typical: 27
  cload:
    description: Load capacitance for output signals
    display: Cload
    unit: fF
    typical: 10

parameters:

  magic_area:
    spec:
      area:
        display: Area
        description: Total circuit layout area
        unit: µm²
        maximum:
          value: any
      width:
        display: Width
        description: Total circuit layout width
        unit: µm
        maximum:
          value: any
      height:
        display: Height
        description: Total circuit layout height
        unit: µm
        maximum:
          value: any
    tool:
      magic_area

  magic_drc:
    description: Magic DRC
    display: Magic DRC
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
      magic_drc:
        gds_flatten: true

  netgen_lvs:
    description: Netgen LVS
    display: Netgen LVS
    spec:
      lvs_errors:
        maximum:
          value: 0
    tool:
      netgen_lvs:
        script: run_ldo_control_lvs.tcl

  klayout_drc_maximal:
    description: KLayout DRC maximal
    display: KLayout DRC maximal
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
        klayout_drc:
            jobs: max
            args: ['-rd', 'densityRules=false']

  magic_antenna_check:
    description: Run antenna violation check using magic
    display: Antenna Checks
    spec:
      antenna_violations:
        maximum:
          value: 0
    tool:
        magic_antenna_check
