# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projet_System_informatique_vhdl.srcs/sources_1/new/Banc_Registre.vhd" \
"../../../../Projet_System_informatique_vhdl.srcs/sources_1/new/Banc_mem_instru.vhd" \
"../../../../Projet_System_informatique_vhdl.srcs/sources_1/new/ALU.vhd" \
"../../../../Projet_System_informatique_vhdl.srcs/sources_1/new/Banc_mem_donne.vhd" \
"../../../../Projet_System_informatique_vhdl.srcs/sim_1/new/test_ALU.vhd" \
"../../../../Projet_System_informatique_vhdl.srcs/sim_1/new/test_Banc_Registre.vhd" \
"../../../../Projet_System_informatique_vhdl.srcs/sim_1/new/test_Ban_mem_donnee.vhd" \
"../../../../Projet_System_informatique_vhdl.srcs/sim_1/new/test_Ban_mem_instru.vhd" \

# Do not sort compile order
nosort
