ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1	@ Tag_ABI_FP_denormal
   3              		.eabi_attribute 21, 1	@ Tag_ABI_FP_exceptions
   4              		.eabi_attribute 23, 3	@ Tag_ABI_FP_number_model
   5              		.eabi_attribute 24, 1	@ Tag_ABI_align8_needed
   6              		.eabi_attribute 25, 1	@ Tag_ABI_align8_preserved
   7              		.eabi_attribute 26, 1	@ Tag_ABI_enum_size
   8              		.eabi_attribute 30, 4	@ Tag_ABI_optimization_goals
   9              		.eabi_attribute 34, 1	@ Tag_CPU_unaligned_access
  10              		.eabi_attribute 18, 4	@ Tag_ABI_PCS_wchar_t
  11              		.file	"system_stm32f10x.c"
  12              	@ GNU C17 (GNU Tools for Arm Embedded Processors 9-2019-q4-major) version 9.2.1 20191025 (release) 
  13              	@	compiled by GNU C version 5.3.1 20160211, GMP version 6.1.0, MPFR version 3.1.4, MPC version 1.0.
  14              	
  15              	@ GGC heuristics: --param ggc-min-expand=100 --param ggc-min-heapsize=131072
  16              	@ options passed:  -I . -I .\usr_inc -I .\task_inc
  17              	@ -I .\stlib\CMSIS\CM3\CoreSupport
  18              	@ -I .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x
  19              	@ -I .\stlib\STM32F10x_StdPeriph_Driver\inc
  20              	@ -I .\stlib\STM32F10x_StdPeriph_Driver -I .\freertos\include
  21              	@ -I .\freertos\portable\GCC\ARM_CM3 -imultilib thumb/v7-m/nofp
  22              	@ -iprefix c:\program files (x86)\gnu tools arm embedded\9 2019-q4-major\bin\../lib/gcc/arm-none-ea
  23              	@ -isysroot c:\program files (x86)\gnu tools arm embedded\9 2019-q4-major\bin\../arm-none-eabi
  24              	@ -D__USES_INITFINI__ -D STM32F10X_HD -D USE_STDPERIPH_DRIVER
  25              	@ -D HSE_VALUE=8000000 -D RUN_FROM_FLASH=1
  26              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c
  27              	@ -mcpu=cortex-m3 -mthumb -mfloat-abi=soft -march=armv7-m
  28              	@ -auxbase-strip .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.o
  29              	@ -g -gdwarf-2 -Os -Wall -fomit-frame-pointer -fverbose-asm
  30              	@ options enabled:  -faggressive-loop-optimizations -fassume-phsa
  31              	@ -fauto-inc-dec -fbranch-count-reg -fcaller-saves -fcode-hoisting
  32              	@ -fcombine-stack-adjustments -fcommon -fcompare-elim -fcprop-registers
  33              	@ -fcrossjumping -fcse-follow-jumps -fdefer-pop
  34              	@ -fdelete-null-pointer-checks -fdevirtualize -fdevirtualize-speculatively
  35              	@ -fdwarf2-cfi-asm -fearly-inlining -feliminate-unused-debug-types
  36              	@ -fexpensive-optimizations -fforward-propagate -ffp-int-builtin-inexact
  37              	@ -ffunction-cse -fgcse -fgcse-lm -fgnu-runtime -fgnu-unique
  38              	@ -fguess-branch-probability -fhoist-adjacent-loads -fident -fif-conversion
  39              	@ -fif-conversion2 -findirect-inlining -finline -finline-atomics
  40              	@ -finline-functions -finline-functions-called-once
  41              	@ -finline-small-functions -fipa-bit-cp -fipa-cp -fipa-icf
  42              	@ -fipa-icf-functions -fipa-icf-variables -fipa-profile -fipa-pure-const
  43              	@ -fipa-ra -fipa-reference -fipa-reference-addressable -fipa-sra
  44              	@ -fipa-stack-alignment -fipa-vrp -fira-hoist-pressure
  45              	@ -fira-share-save-slots -fira-share-spill-slots
  46              	@ -fisolate-erroneous-paths-dereference -fivopts -fkeep-static-consts
  47              	@ -fleading-underscore -flifetime-dse -flra-remat -flto-odr-type-merging
  48              	@ -fmath-errno -fmerge-constants -fmerge-debug-strings
  49              	@ -fmove-loop-invariants -fomit-frame-pointer -foptimize-sibling-calls
  50              	@ -fpartial-inlining -fpeephole -fpeephole2 -fplt -fprefetch-loop-arrays
  51              	@ -freg-struct-return -freorder-blocks -freorder-functions
  52              	@ -frerun-cse-after-loop -fsched-critical-path-heuristic
  53              	@ -fsched-dep-count-heuristic -fsched-group-heuristic -fsched-interblock
  54              	@ -fsched-last-insn-heuristic -fsched-pressure -fsched-rank-heuristic
  55              	@ -fsched-spec -fsched-spec-insn-heuristic -fsched-stalled-insns-dep
  56              	@ -fschedule-insns2 -fsection-anchors -fsemantic-interposition
  57              	@ -fshow-column -fshrink-wrap-separate -fsigned-zeros
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 2


  58              	@ -fsplit-ivs-in-unroller -fsplit-wide-types -fssa-backprop -fssa-phiopt
  59              	@ -fstdarg-opt -fstore-merging -fstrict-aliasing
  60              	@ -fstrict-volatile-bitfields -fsync-libcalls -fthread-jumps
  61              	@ -ftoplevel-reorder -ftrapping-math -ftree-bit-ccp -ftree-builtin-call-dce
  62              	@ -ftree-ccp -ftree-ch -ftree-coalesce-vars -ftree-copy-prop -ftree-cselim
  63              	@ -ftree-dce -ftree-dominator-opts -ftree-dse -ftree-forwprop -ftree-fre
  64              	@ -ftree-loop-if-convert -ftree-loop-im -ftree-loop-ivcanon
  65              	@ -ftree-loop-optimize -ftree-parallelize-loops= -ftree-phiprop -ftree-pre
  66              	@ -ftree-pta -ftree-reassoc -ftree-scev-cprop -ftree-sink -ftree-slsr
  67              	@ -ftree-sra -ftree-switch-conversion -ftree-tail-merge -ftree-ter
  68              	@ -ftree-vrp -funit-at-a-time -fvar-tracking -fvar-tracking-assignments
  69              	@ -fverbose-asm -fzero-initialized-in-bss -masm-syntax-unified -mbe32
  70              	@ -mfix-cortex-m3-ldrd -mlittle-endian -mpic-data-is-text-relative
  71              	@ -msched-prolog -mthumb -munaligned-access -mvectorize-with-neon-quad
  72              	
  73              		.text
  74              	.Ltext0:
  75              		.cfi_sections	.debug_frame
  76              		.align	1
  77              		.global	SystemInit
  78              		.arch armv7-m
  79              		.syntax unified
  80              		.thumb
  81              		.thumb_func
  82              		.fpu softvfp
  83              		.type	SystemInit, %function
  84              	SystemInit:
  85              	.LFB29:
  86              		.file 1 ".\\stlib\\CMSIS\\CM3\\DeviceSupport\\ST\\STM32F10x\\system_stm32f10x.c"
   1:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
   2:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   ******************************************************************************
   3:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @author  MCD Application Team
   5:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @version V3.5.0
   6:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @date    11-March-2011
   7:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * 
   9:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *     user application:
  11:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *
  17:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
  19:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                                     
  21:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                                 during program execution.
  24:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *
  25:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 3


  29:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *
  33:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *    configuration.
  38:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *        
  39:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  40:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @attention
  41:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *
  42:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *
  49:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   ******************************************************************************
  51:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
  52:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  53:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @{
  55:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
  56:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  57:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @{
  59:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */  
  60:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
  61:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @{
  63:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
  64:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  65:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #include "stm32f10x.h"
  66:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  67:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
  68:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @}
  69:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
  70:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  71:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @{
  73:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
  74:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  75:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
  76:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @}
  77:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
  78:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  79:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @{
  81:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
  82:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  83:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 4


  86:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    ============== 
  88:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  90:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       maximum frequency.
  92:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
  93:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     source.
  95:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
  96:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           used to drive the System clock.
 101:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           the System clock.
 103:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     */
 105:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 106:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else
 110:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif
 117:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 118:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif
 124:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 125:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****      Internal SRAM. */ 
 127:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 131:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 132:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 133:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @}
 134:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 135:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 136:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @{
 138:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 139:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 140:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 141:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @}
 142:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 5


 143:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 144:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @{
 146:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 147:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 148:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*******************************************************************************
 149:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** *  Clock Definitions
 150:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** *******************************************************************************/
 151:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif
 166:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 167:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 169:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @}
 170:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 171:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 172:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @{
 174:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 175:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 176:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** static void SetSysClock(void);
 177:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 178:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   static void SetSysClockTo72(void);
 190:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif
 191:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 192:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 196:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 197:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @}
 198:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 199:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 6


 200:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @{
 202:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 203:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 204:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 205:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 210:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 211:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 212:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** void SystemInit (void)
 213:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
  87              		.loc 1 213 1 view -0
  88              		.cfi_startproc
  89              		@ args = 0, pretend = 0, frame = 8
  90              		@ frame_needed = 0, uses_anonymous_args = 0
  91              		@ link register save eliminated.
 214:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Set HSION bit */
 216:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  92              		.loc 1 216 3 view .LVU1
  93              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:216:   RCC->CR |= (uint32_t)0x000
  94              		.loc 1 216 11 is_stmt 0 view .LVU2
  95 0000 374B     		ldr	r3, .L13	@ tmp155,
  96              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:213: {
 213:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  97              		.loc 1 213 1 view .LVU3
  98 0002 82B0     		sub	sp, sp, #8	@,,
  99              	.LCFI0:
 100              		.cfi_def_cfa_offset 8
 101              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:216:   RCC->CR |= (uint32_t)0x000
 102              		.loc 1 216 11 view .LVU4
 103 0004 1A68     		ldr	r2, [r3]	@ _1, MEM[(struct RCC_TypeDef *)1073876992B].CR
 104 0006 42F00102 		orr	r2, r2, #1	@ _2, _1,
 105 000a 1A60     		str	r2, [r3]	@ _2, MEM[(struct RCC_TypeDef *)1073876992B].CR
 217:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 218:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
 106              		.loc 1 220 3 is_stmt 1 view .LVU5
 107              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:220:   RCC->CFGR &= (uint32_t)0xF
 108              		.loc 1 220 13 is_stmt 0 view .LVU6
 109 000c 5968     		ldr	r1, [r3, #4]	@ _3, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 110 000e 354A     		ldr	r2, .L13+4	@ _4,
 111 0010 0A40     		ands	r2, r2, r1	@, _4, _4, _3
 112 0012 5A60     		str	r2, [r3, #4]	@ _4, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 221:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else
 222:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 225:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 113              		.loc 1 226 3 is_stmt 1 view .LVU7
 114              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:226:   RCC->CR &= (uint32_t)0xFEF
 115              		.loc 1 226 11 is_stmt 0 view .LVU8
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 7


 116 0014 1A68     		ldr	r2, [r3]	@ _5, MEM[(struct RCC_TypeDef *)1073876992B].CR
 117 0016 22F08472 		bic	r2, r2, #17301504	@ _6, _5,
 118 001a 22F48032 		bic	r2, r2, #65536	@ _6, _6,
 119 001e 1A60     		str	r2, [r3]	@ _6, MEM[(struct RCC_TypeDef *)1073876992B].CR
 227:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 228:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 120              		.loc 1 229 3 is_stmt 1 view .LVU9
 121              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:229:   RCC->CR &= (uint32_t)0xFFF
 122              		.loc 1 229 11 is_stmt 0 view .LVU10
 123 0020 1A68     		ldr	r2, [r3]	@ _7, MEM[(struct RCC_TypeDef *)1073876992B].CR
 124 0022 22F48022 		bic	r2, r2, #262144	@ _8, _7,
 125 0026 1A60     		str	r2, [r3]	@ _8, MEM[(struct RCC_TypeDef *)1073876992B].CR
 230:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 231:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 126              		.loc 1 232 3 is_stmt 1 view .LVU11
 127              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:232:   RCC->CFGR &= (uint32_t)0xF
 128              		.loc 1 232 13 is_stmt 0 view .LVU12
 129 0028 5A68     		ldr	r2, [r3, #4]	@ _9, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 130 002a 22F4FE02 		bic	r2, r2, #8323072	@ _10, _9,
 131 002e 5A60     		str	r2, [r3, #4]	@ _10, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 233:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 234:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 238:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 241:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 246:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 247:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 249:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else
 250:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 132              		.loc 1 251 3 is_stmt 1 view .LVU13
 133              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:251:   RCC->CIR = 0x009F0000;
 134              		.loc 1 251 12 is_stmt 0 view .LVU14
 135 0030 4FF41F02 		mov	r2, #10420224	@ tmp168,
 136 0034 9A60     		str	r2, [r3, #8]	@ tmp168, MEM[(struct RCC_TypeDef *)1073876992B].CIR
 252:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 254:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 255:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif 
 259:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 260:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SetSysClock();
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 8


 137              		.loc 1 262 3 is_stmt 1 view .LVU15
 138              	.LBB8:
 139              	.LBI8:
 263:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 264:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else
 267:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 268:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif 
 269:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 270:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 271:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 272:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         other parameters.
 276:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *           
 277:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *     
 281:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *             
 285:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 286:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                                              
 287:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                          
 289:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         
 292:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *    
 296:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *                
 301:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *           value for HSE crystal.
 303:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 304:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 305:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 306:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
 308:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 309:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 310:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 314:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 9


 317:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 318:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 319:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 320:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 321:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   switch (tmp)
 322:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 323:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 325:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       break;
 326:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 328:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       break;
 329:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 331:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 333:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 334:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 335:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 337:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 338:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
 339:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       {
 340:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 342:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       }
 343:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       else
 344:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       {
 345:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  #else
 350:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 355:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         else
 356:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         {
 357:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 359:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  #endif
 360:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       }
 361:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else
 362:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 364:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       {
 366:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****          pllmull += 2;
 367:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       }
 368:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       else
 369:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       }
 372:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****             
 373:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       if (pllsource == 0x00)
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 10


 374:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       {
 375:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       }
 378:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       else
 379:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         
 381:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         
 385:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         if (prediv1source == 0)
 386:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         { 
 387:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 390:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         else
 391:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           
 393:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 398:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       }
 399:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       break;
 401:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 402:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     default:
 403:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 404:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       break;
 405:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 406:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 407:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 410:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 412:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 413:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 414:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 415:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 417:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 418:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 419:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** static void SetSysClock(void)
 140              		.loc 1 419 13 view .LVU16
 141              	.LBE8:
 420:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
 421:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SetSysClockToHSE();
 423:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SetSysClockTo24();
 425:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SetSysClockTo36();
 427:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SetSysClockTo48();
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 11


 429:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SetSysClockTo56();  
 431:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   SetSysClockTo72();
 142              		.loc 1 432 3 view .LVU17
 143              	.LBB11:
 144              	.LBB9:
 145              	.LBI9:
 433:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif
 434:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 435:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     source (default after reset) */ 
 437:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 438:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 439:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 440:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *          before jump to __main
 442:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 443:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 444:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */ 
 445:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 447:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 453:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 454:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */ 
 455:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
 457:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 460:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 463:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 466:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 472:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 475:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
 476:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 478:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 481:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 12


 482:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    
 484:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 487:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 490:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 492:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 494:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 498:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 499:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 500:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
 502:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 504:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 506:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 508:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   do
 510:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 511:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 513:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 515:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 517:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 519:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 520:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 521:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }  
 523:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 524:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 526:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 527:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 531:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 533:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 534:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else
 537:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 	{
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 13


 539:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 	}
 541:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 	else
 542:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 	{
 543:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 	}
 545:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif
 547:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 548:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 551:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 554:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 557:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 561:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 564:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 565:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 566:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 567:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }  
 570:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 571:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 573:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 577:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 578:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 579:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
 581:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 582:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 583:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 585:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 586:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 587:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   do
 589:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 590:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 591:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 592:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 593:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 594:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 595:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 14


 596:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 597:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 598:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 599:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 600:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 601:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }  
 602:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 603:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 604:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 605:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 609:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif
 613:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 614:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 616:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 617:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 619:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 620:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 622:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 623:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 630:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 637:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 638:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 642:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }   
 643:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 646:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
 647:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else    
 648:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 15


 653:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 654:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 655:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 656:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 658:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 659:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 660:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 661:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 663:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 664:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 665:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 667:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 668:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 669:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 670:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 671:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } 
 674:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 675:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 676:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 677:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2 
 678:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 679:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 680:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 681:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 682:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 683:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** static void SetSysClockTo36(void)
 684:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
 685:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 686:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 687:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 688:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 689:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 690:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 691:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 692:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   do
 693:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 694:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 695:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 696:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 697:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 698:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 699:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 700:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 701:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 702:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 703:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 704:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 705:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }  
 706:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 707:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 708:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 709:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 16


 710:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 711:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 712:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
 713:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 714:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 715:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 716:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 717:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 718:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 719:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 720:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 721:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 722:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 723:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 724:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 725:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 726:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 727:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 728:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ 
 729:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 730:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 731:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
 732:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 733:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 	/*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 734:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */
 735:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         
 736:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 737:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 738:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 739:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 740:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 741:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 742:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 743:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 744:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 745:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 746:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 747:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 748:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else    
 749:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 750:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 751:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 752:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 753:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 754:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 755:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 756:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 757:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 758:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 759:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 760:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 761:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 762:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 763:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 764:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 765:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 766:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 17


 767:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 768:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 769:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 770:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 771:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 772:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 773:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 774:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } 
 775:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 776:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 777:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 778:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2 
 779:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 780:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 781:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 782:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 783:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 784:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** static void SetSysClockTo48(void)
 785:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
 786:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 787:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 788:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 789:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 790:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 791:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 792:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 793:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   do
 794:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 795:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 796:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 797:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 798:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 799:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 801:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 802:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 803:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 804:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 805:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 806:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }  
 807:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 808:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 809:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 810:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 811:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 812:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 813:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Flash 1 wait state */
 814:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 815:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 816:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 817:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 818:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 819:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 820:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 821:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 822:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 823:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 18


 824:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 825:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 826:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 827:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 828:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 829:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 830:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         
 831:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 832:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 833:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 834:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 835:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 836:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
 837:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 838:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 839:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 840:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 841:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 842:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 843:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    
 844:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ 
 845:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 846:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 847:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 848:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else    
 849:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
 850:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 851:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 852:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 853:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 854:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 855:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 856:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 857:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 858:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 859:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 860:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 861:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 862:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 863:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 864:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 865:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 866:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 867:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 868:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 869:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 870:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 871:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 872:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 873:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 874:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } 
 875:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 876:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 877:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 878:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 879:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2 
 880:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 19


 881:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 882:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 883:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 884:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 885:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** static void SetSysClockTo56(void)
 886:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
 887:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 888:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 889:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
 890:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 891:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 892:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 893:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 894:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   do
 895:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 896:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 897:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 898:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 899:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 900:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 901:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 902:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 903:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 904:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 905:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 906:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 907:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }  
 908:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 909:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 910:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 911:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 912:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 913:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 914:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
 915:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 916:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 917:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 918:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 919:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 920:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 921:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 922:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 923:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 924:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 925:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 926:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 927:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
 928:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 929:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 930:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 931:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         
 932:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 933:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 934:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 935:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 936:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 937:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 20


 938:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 939:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 940:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 941:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 942:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 943:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
 944:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    
 945:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ 
 946:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 947:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 948:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL7); 
 949:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else     
 950:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
 951:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 952:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 953:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 954:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 955:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 956:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
 957:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 958:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 959:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
 960:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 961:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 962:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 963:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 964:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
 965:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 966:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 967:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 968:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 969:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 970:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 971:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 972:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 973:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
 974:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 975:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 976:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } 
 977:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 978:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 979:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 980:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** /**
 981:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2 
 982:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 983:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 984:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @param  None
 985:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   * @retval None
 986:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   */
 987:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** static void SetSysClockTo72(void)
 146              		.loc 1 987 13 view .LVU18
 147              	.LBB10:
 988:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** {
 989:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 148              		.loc 1 989 3 view .LVU19
 149              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:989:   __IO uint32_t StartUpCount
 150              		.loc 1 989 17 is_stmt 0 view .LVU20
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 21


 151 0036 0022     		movs	r2, #0	@ tmp169,
 152 0038 0092     		str	r2, [sp]	@ tmp169, StartUpCounter
 153              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:989:   __IO uint32_t StartUpCount
 154              		.loc 1 989 37 view .LVU21
 155 003a 0192     		str	r2, [sp, #4]	@ tmp169, HSEStatus
 990:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 991:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 992:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Enable HSE */    
 993:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 156              		.loc 1 993 3 is_stmt 1 view .LVU22
 157              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:993:   RCC->CR |= ((uint32_t)RCC_
 158              		.loc 1 993 11 is_stmt 0 view .LVU23
 159 003c 1A68     		ldr	r2, [r3]	@ _20, MEM[(struct RCC_TypeDef *)1073876992B].CR
 160 003e 42F48032 		orr	r2, r2, #65536	@ _21, _20,
 161 0042 1A60     		str	r2, [r3]	@ _21, MEM[(struct RCC_TypeDef *)1073876992B].CR
 162              	.L3:
 994:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
 995:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 996:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   do
 163              		.loc 1 996 3 is_stmt 1 view .LVU24
 997:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 998:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 164              		.loc 1 998 5 view .LVU25
 165              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:998:     HSEStatus = RCC->CR & RC
 166              		.loc 1 998 20 is_stmt 0 view .LVU26
 167 0044 1A68     		ldr	r2, [r3]	@ _22, MEM[(struct RCC_TypeDef *)1073876992B].CR
 168              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:998:     HSEStatus = RCC->CR & RC
 169              		.loc 1 998 25 view .LVU27
 170 0046 02F40032 		and	r2, r2, #131072	@ _23, _22,
 171              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:998:     HSEStatus = RCC->CR & RC
 172              		.loc 1 998 15 view .LVU28
 173 004a 0192     		str	r2, [sp, #4]	@ _23, HSEStatus
 999:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     StartUpCounter++;  
 174              		.loc 1 999 5 is_stmt 1 view .LVU29
 175              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:999:     StartUpCounter++;  
 176              		.loc 1 999 19 is_stmt 0 view .LVU30
 177 004c 009A     		ldr	r2, [sp]	@ StartUpCounter.0_24, StartUpCounter
 178 004e 0132     		adds	r2, r2, #1	@ _25, StartUpCounter.0_24,
 179 0050 0092     		str	r2, [sp]	@ _25, StartUpCounter
1000:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 180              		.loc 1 1000 10 is_stmt 1 view .LVU31
 181              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1000:   } while((HSEStatus == 0) 
 182              		.loc 1 1000 22 is_stmt 0 view .LVU32
 183 0052 019A     		ldr	r2, [sp, #4]	@ HSEStatus.1_26, HSEStatus
 184              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1000:   } while((HSEStatus == 0) 
 185              		.loc 1 1000 3 view .LVU33
 186 0054 1AB9     		cbnz	r2, .L2	@ HSEStatus.1_26,
 187              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1000:   } while((HSEStatus == 0) 
 188              		.loc 1 1000 47 view .LVU34
 189 0056 009A     		ldr	r2, [sp]	@ StartUpCounter.2_27, StartUpCounter
 190              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1000:   } while((HSEStatus == 0) 
 191              		.loc 1 1000 28 view .LVU35
 192 0058 B2F5A06F 		cmp	r2, #1280	@ StartUpCounter.2_27,
 193 005c F2D1     		bne	.L3		@,
 194              	.L2:
1001:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
1002:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 22


 195              		.loc 1 1002 3 is_stmt 1 view .LVU36
 196              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1002:   if ((RCC->CR & RCC_CR_HSE
 197              		.loc 1 1002 11 is_stmt 0 view .LVU37
 198 005e 1A68     		ldr	r2, [r3]	@ _28, MEM[(struct RCC_TypeDef *)1073876992B].CR
 199              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1002:   if ((RCC->CR & RCC_CR_HSE
 200              		.loc 1 1002 6 view .LVU38
 201 0060 12F40032 		ands	r2, r2, #131072	@ tmp175, _28,
1003:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
1004:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 202              		.loc 1 1004 5 is_stmt 1 view .LVU39
 203              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1004:     HSEStatus = (uint32_t)0
 204              		.loc 1 1004 15 is_stmt 0 view .LVU40
 205 0064 18BF     		it	ne
 206 0066 0122     		movne	r2, #1	@ tmp176,
1005:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
1006:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
1007:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
1008:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 207              		.loc 1 1008 5 is_stmt 1 view .LVU41
 208              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1008:     HSEStatus = (uint32_t)0
 209              		.loc 1 1008 15 is_stmt 0 view .LVU42
 210 0068 0192     		str	r2, [sp, #4]	@ tmp175, HSEStatus
1009:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }  
1010:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
1011:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 211              		.loc 1 1011 3 is_stmt 1 view .LVU43
 212              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1011:   if (HSEStatus == (uint32_
 213              		.loc 1 1011 17 is_stmt 0 view .LVU44
 214 006a 019A     		ldr	r2, [sp, #4]	@ HSEStatus.3_30, HSEStatus
 215              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1011:   if (HSEStatus == (uint32_
 216              		.loc 1 1011 6 view .LVU45
 217 006c 012A     		cmp	r2, #1	@ HSEStatus.3_30,
 218 006e 30D1     		bne	.L6		@,
1012:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
1013:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
1014:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 219              		.loc 1 1014 5 is_stmt 1 view .LVU46
 220              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1014:     FLASH->ACR |= FLASH_ACR
 221              		.loc 1 1014 16 is_stmt 0 view .LVU47
 222 0070 1D4A     		ldr	r2, .L13+8	@ tmp178,
 223 0072 1168     		ldr	r1, [r2]	@ _31, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 224 0074 41F01001 		orr	r1, r1, #16	@ _32, _31,
 225 0078 1160     		str	r1, [r2]	@ _32, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1015:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
1016:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Flash 2 wait state */
1017:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 226              		.loc 1 1017 5 is_stmt 1 view .LVU48
 227              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1017:     FLASH->ACR &= (uint32_t
 228              		.loc 1 1017 16 is_stmt 0 view .LVU49
 229 007a 1168     		ldr	r1, [r2]	@ _33, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
 230 007c 21F00301 		bic	r1, r1, #3	@ _34, _33,
 231 0080 1160     		str	r1, [r2]	@ _34, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1018:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 232              		.loc 1 1018 5 is_stmt 1 view .LVU50
 233              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1018:     FLASH->ACR |= (uint32_t
 234              		.loc 1 1018 16 is_stmt 0 view .LVU51
 235 0082 1168     		ldr	r1, [r2]	@ _35, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 23


 236 0084 41F00201 		orr	r1, r1, #2	@ _36, _35,
 237 0088 1160     		str	r1, [r2]	@ _36, MEM[(struct FLASH_TypeDef *)1073881088B].ACR
1019:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
1020:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****  
1021:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* HCLK = SYSCLK */
1022:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 238              		.loc 1 1022 5 is_stmt 1 view .LVU52
 239              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1022:     RCC->CFGR |= (uint32_t)
 240              		.loc 1 1022 15 is_stmt 0 view .LVU53
 241 008a 5A68     		ldr	r2, [r3, #4]	@ _37, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 242 008c 5A60     		str	r2, [r3, #4]	@ _37, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1023:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
1024:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK2 = HCLK */
1025:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 243              		.loc 1 1025 5 is_stmt 1 view .LVU54
 244              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1025:     RCC->CFGR |= (uint32_t)
 245              		.loc 1 1025 15 is_stmt 0 view .LVU55
 246 008e 5A68     		ldr	r2, [r3, #4]	@ _38, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 247 0090 5A60     		str	r2, [r3, #4]	@ _38, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1026:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
1027:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PCLK1 = HCLK */
1028:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 248              		.loc 1 1028 5 is_stmt 1 view .LVU56
 249              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1028:     RCC->CFGR |= (uint32_t)
 250              		.loc 1 1028 15 is_stmt 0 view .LVU57
 251 0092 5A68     		ldr	r2, [r3, #4]	@ _39, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 252 0094 42F48062 		orr	r2, r2, #1024	@ _40, _39,
 253 0098 5A60     		str	r2, [r3, #4]	@ _40, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1029:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
1030:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #ifdef STM32F10X_CL
1031:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
1032:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
1033:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
1034:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         
1035:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
1036:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
1037:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
1038:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
1039:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
1040:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL2 */
1041:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
1042:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
1043:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
1044:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
1045:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
1046:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
1047:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****    
1048:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
1049:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
1050:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
1051:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
1052:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #else    
1053:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
1054:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 254              		.loc 1 1054 5 is_stmt 1 view .LVU58
 255              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1054:     RCC->CFGR &= (uint32_t)
 256              		.loc 1 1054 15 is_stmt 0 view .LVU59
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 24


 257 009a 5A68     		ldr	r2, [r3, #4]	@ _41, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 258 009c 22F47C12 		bic	r2, r2, #4128768	@ _42, _41,
 259 00a0 5A60     		str	r2, [r3, #4]	@ _42, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1055:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
1056:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 260              		.loc 1 1056 5 is_stmt 1 view .LVU60
 261              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1056:     RCC->CFGR |= (uint32_t)
 262              		.loc 1 1056 15 is_stmt 0 view .LVU61
 263 00a2 5A68     		ldr	r2, [r3, #4]	@ _43, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 264 00a4 42F4E812 		orr	r2, r2, #1900544	@ _44, _43,
 265 00a8 5A60     		str	r2, [r3, #4]	@ _44, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1057:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif /* STM32F10X_CL */
1058:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
1059:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Enable PLL */
1060:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 266              		.loc 1 1060 5 is_stmt 1 view .LVU62
 267              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1060:     RCC->CR |= RCC_CR_PLLON
 268              		.loc 1 1060 13 is_stmt 0 view .LVU63
 269 00aa 1A68     		ldr	r2, [r3]	@ _45, MEM[(struct RCC_TypeDef *)1073876992B].CR
 270 00ac 42F08072 		orr	r2, r2, #16777216	@ _46, _45,
 271 00b0 1A60     		str	r2, [r3]	@ _46, MEM[(struct RCC_TypeDef *)1073876992B].CR
1061:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
1062:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is ready */
1063:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 272              		.loc 1 1063 5 is_stmt 1 view .LVU64
 273              	.L7:
1064:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
1065:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 274              		.loc 1 1065 5 view .LVU65
1063:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 275              		.loc 1 1063 10 view .LVU66
 276              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1063:     while((RCC->CR & RCC_CR
1063:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 277              		.loc 1 1063 15 is_stmt 0 view .LVU67
 278 00b2 1A68     		ldr	r2, [r3]	@ _47, MEM[(struct RCC_TypeDef *)1073876992B].CR
 279              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1063:     while((RCC->CR & RCC_CR
1063:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 280              		.loc 1 1063 10 view .LVU68
 281 00b4 9201     		lsls	r2, r2, #6	@, _47,
 282 00b6 FCD5     		bpl	.L7		@,
1066:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     
1067:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Select PLL as system clock source */
1068:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 283              		.loc 1 1068 5 is_stmt 1 view .LVU69
 284              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1068:     RCC->CFGR &= (uint32_t)
 285              		.loc 1 1068 15 is_stmt 0 view .LVU70
 286 00b8 5A68     		ldr	r2, [r3, #4]	@ _49, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 287 00ba 22F00302 		bic	r2, r2, #3	@ _50, _49,
 288 00be 5A60     		str	r2, [r3, #4]	@ _50, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1069:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 289              		.loc 1 1069 5 is_stmt 1 view .LVU71
 290              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1069:     RCC->CFGR |= (uint32_t)
 291              		.loc 1 1069 15 is_stmt 0 view .LVU72
 292 00c0 5A68     		ldr	r2, [r3, #4]	@ _51, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 293 00c2 42F00202 		orr	r2, r2, #2	@ _52, _51,
 294 00c6 5A60     		str	r2, [r3, #4]	@ _52, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
1070:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 25


1071:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
1072:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 295              		.loc 1 1072 5 is_stmt 1 view .LVU73
 296              	.L8:
1073:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
1074:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     }
 297              		.loc 1 1074 5 view .LVU74
1072:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 298              		.loc 1 1072 11 view .LVU75
 299              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1072:     while ((RCC->CFGR & (ui
1072:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 300              		.loc 1 1072 16 is_stmt 0 view .LVU76
 301 00c8 5A68     		ldr	r2, [r3, #4]	@ _53, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 302              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1072:     while ((RCC->CFGR & (ui
1072:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 303              		.loc 1 1072 23 view .LVU77
 304 00ca 02F00C02 		and	r2, r2, #12	@ tmp203, _53,
 305              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:1072:     while ((RCC->CFGR & (ui
1072:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****     {
 306              		.loc 1 1072 11 view .LVU78
 307 00ce 082A     		cmp	r2, #8	@ tmp203,
 308 00d0 FAD1     		bne	.L8		@,
 309              	.L6:
1075:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
1076:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   else
1077:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
1078:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
1079:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   }
 310              		.loc 1 1079 3 is_stmt 1 view .LVU79
 311              	.LBE10:
 312              	.LBE9:
 313              	.LBE11:
 267:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif 
 314              		.loc 1 267 3 view .LVU80
 315              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:267:   SCB->VTOR = FLASH_BASE | V
 267:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** #endif 
 316              		.loc 1 267 13 is_stmt 0 view .LVU81
 317 00d2 4FF00062 		mov	r2, #134217728	@ tmp205,
 318 00d6 054B     		ldr	r3, .L13+12	@ tmp204,
 319 00d8 9A60     		str	r2, [r3, #8]	@ tmp205, MEM[(struct SCB_Type *)3758157056B].VTOR
 320              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:269: }
 269:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 321              		.loc 1 269 1 view .LVU82
 322 00da 02B0     		add	sp, sp, #8	@,,
 323              	.LCFI1:
 324              		.cfi_def_cfa_offset 0
 325              		@ sp needed	@
 326 00dc 7047     		bx	lr	@
 327              	.L14:
 328 00de 00BF     		.align	2
 329              	.L13:
 330 00e0 00100240 		.word	1073876992
 331 00e4 0000FFF8 		.word	-117506048
 332 00e8 00200240 		.word	1073881088
 333 00ec 00ED00E0 		.word	-536810240
 334              		.cfi_endproc
 335              	.LFE29:
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 26


 336              		.size	SystemInit, .-SystemInit
 337              		.align	1
 338              		.global	SystemCoreClockUpdate
 339              		.syntax unified
 340              		.thumb
 341              		.thumb_func
 342              		.fpu softvfp
 343              		.type	SystemCoreClockUpdate, %function
 344              	SystemCoreClockUpdate:
 345              	.LFB30:
 307:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 346              		.loc 1 307 1 is_stmt 1 view -0
 347              		.cfi_startproc
 348              		@ args = 0, pretend = 0, frame = 0
 349              		@ frame_needed = 0, uses_anonymous_args = 0
 350              		@ link register save eliminated.
 308:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 351              		.loc 1 308 3 view .LVU84
 352              	.LVL0:
 319:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 353              		.loc 1 319 3 view .LVU85
 354              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:319:   tmp = RCC->CFGR & RCC_CFGR
 319:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 355              		.loc 1 319 12 is_stmt 0 view .LVU86
 356 00f0 104A     		ldr	r2, .L23	@ tmp130,
 357 00f2 5368     		ldr	r3, [r2, #4]	@ _1, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 358              	.LVL1:
 321:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 359              		.loc 1 321 3 is_stmt 1 view .LVU87
 360              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:319:   tmp = RCC->CFGR & RCC_CFGR
 319:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   
 361              		.loc 1 319 7 is_stmt 0 view .LVU88
 362 00f4 03F00C03 		and	r3, r3, #12	@ tmp, _1,
 363              	.LVL2:
 364              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:321:   switch (tmp)
 321:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 365              		.loc 1 321 3 view .LVU89
 366 00f8 082B     		cmp	r3, #8	@ tmp,
 367 00fa 0F4B     		ldr	r3, .L23+4	@ tmp162,
 368              	.LVL3:
 321:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   {
 369              		.loc 1 321 3 view .LVU90
 370 00fc 0AD0     		beq	.L16		@,
 324:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       break;
 371              		.loc 1 324 7 is_stmt 1 view .LVU91
 372              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:324:       SystemCoreClock = HSI_
 324:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       break;
 373              		.loc 1 324 23 is_stmt 0 view .LVU92
 374 00fe 0F49     		ldr	r1, .L23+8	@ tmp133,
 375              	.LVL4:
 376              	.L20:
 377              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:357:           SystemCoreClock = 
 357:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 378              		.loc 1 357 27 view .LVU93
 379 0100 1960     		str	r1, [r3]	@ tmp148, SystemCoreClock
 409:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 380              		.loc 1 409 3 is_stmt 1 view .LVU94
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 27


 381              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:409:   tmp = AHBPrescTable[((RCC-
 409:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 382              		.loc 1 409 28 is_stmt 0 view .LVU95
 383 0102 5268     		ldr	r2, [r2, #4]	@ _10, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 384              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:409:   tmp = AHBPrescTable[((RCC-
 409:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 385              		.loc 1 409 52 view .LVU96
 386 0104 C2F30312 		ubfx	r2, r2, #4, #4	@ _12, _10,,
 387              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:409:   tmp = AHBPrescTable[((RCC-
 409:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****   /* HCLK clock frequency */
 388              		.loc 1 409 22 view .LVU97
 389 0108 1A44     		add	r2, r2, r3	@ tmp153, tmp162
 390 010a 1179     		ldrb	r1, [r2, #4]	@ zero_extendqisi2	@ tmp156, AHBPrescTable
 391              	.LVL5:
 411:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 392              		.loc 1 411 3 is_stmt 1 view .LVU98
 393              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:411:   SystemCoreClock >>= tmp;  
 411:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** }
 394              		.loc 1 411 19 is_stmt 0 view .LVU99
 395 010c 1A68     		ldr	r2, [r3]	@ SystemCoreClock, SystemCoreClock
 396 010e CA40     		lsrs	r2, r2, r1	@ tmp159, SystemCoreClock, tmp156
 397 0110 1A60     		str	r2, [r3]	@ tmp159, SystemCoreClock
 398              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:412: }
 412:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c **** 
 399              		.loc 1 412 1 view .LVU100
 400 0112 7047     		bx	lr	@
 401              	.LVL6:
 402              	.L16:
 332:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 403              		.loc 1 332 7 is_stmt 1 view .LVU101
 404              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:332:       pllmull = RCC->CFGR & 
 332:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 405              		.loc 1 332 20 is_stmt 0 view .LVU102
 406 0114 5168     		ldr	r1, [r2, #4]	@ _2, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 407              	.LVL7:
 333:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 408              		.loc 1 333 7 is_stmt 1 view .LVU103
 409              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:333:       pllsource = RCC->CFGR 
 333:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 410              		.loc 1 333 22 is_stmt 0 view .LVU104
 411 0116 5068     		ldr	r0, [r2, #4]	@ _3, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 412              	.LVL8:
 336:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 413              		.loc 1 336 7 is_stmt 1 view .LVU105
 414              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:336:       pllmull = ( pllmull >>
 336:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 415              		.loc 1 336 27 is_stmt 0 view .LVU106
 416 0118 C1F38341 		ubfx	r1, r1, #18, #4	@ tmp137, _2,,
 417              	.LVL9:
 418              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:338:       if (pllsource == 0x00)
 338:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       {
 419              		.loc 1 338 10 view .LVU107
 420 011c C003     		lsls	r0, r0, #15	@, _3,
 421              	.LVL10:
 422              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:336:       pllmull = ( pllmull >>
 336:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       
 423              		.loc 1 336 15 view .LVU108
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 28


 424 011e 01F10201 		add	r1, r1, #2	@ pllmull, tmp137,
 425              	.LVL11:
 338:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       {
 426              		.loc 1 338 7 is_stmt 1 view .LVU109
 427              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:338:       if (pllsource == 0x00)
 338:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****       {
 428              		.loc 1 338 10 is_stmt 0 view .LVU110
 429 0122 02D4     		bmi	.L18		@,
 430              	.L22:
 353:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 431              		.loc 1 353 11 is_stmt 1 view .LVU111
 432              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:353:           SystemCoreClock = 
 353:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 433              		.loc 1 353 46 is_stmt 0 view .LVU112
 434 0124 0648     		ldr	r0, .L23+12	@ tmp146,
 435              	.L21:
 436              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:357:           SystemCoreClock = 
 357:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 437              		.loc 1 357 39 view .LVU113
 438 0126 4143     		muls	r1, r0, r1	@ tmp148, tmp149
 439              	.LVL12:
 357:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 440              		.loc 1 357 39 view .LVU114
 441 0128 EAE7     		b	.L20		@
 442              	.LVL13:
 443              	.L18:
 351:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 444              		.loc 1 351 9 is_stmt 1 view .LVU115
 445              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:351:         if ((RCC->CFGR & RCC
 351:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 446              		.loc 1 351 17 is_stmt 0 view .LVU116
 447 012a 5068     		ldr	r0, [r2, #4]	@ _6, MEM[(struct RCC_TypeDef *)1073876992B].CFGR
 448              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:351:         if ((RCC->CFGR & RCC
 351:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 449              		.loc 1 351 12 view .LVU117
 450 012c 8003     		lsls	r0, r0, #14	@, _6,
 451 012e F9D4     		bmi	.L22		@,
 357:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 452              		.loc 1 357 11 is_stmt 1 view .LVU118
 453              	@ .\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x\system_stm32f10x.c:357:           SystemCoreClock = 
 357:.\stlib\CMSIS\CM3\DeviceSupport\ST\STM32F10x/system_stm32f10x.c ****         }
 454              		.loc 1 357 39 is_stmt 0 view .LVU119
 455 0130 0248     		ldr	r0, .L23+8	@ tmp149,
 456 0132 F8E7     		b	.L21		@
 457              	.L24:
 458              		.align	2
 459              	.L23:
 460 0134 00100240 		.word	1073876992
 461 0138 00000000 		.word	.LANCHOR0
 462 013c 00127A00 		.word	8000000
 463 0140 00093D00 		.word	4000000
 464              		.cfi_endproc
 465              	.LFE30:
 466              		.size	SystemCoreClockUpdate, .-SystemCoreClockUpdate
 467              		.global	AHBPrescTable
 468              		.global	SystemCoreClock
 469              		.data
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 29


 470              		.align	2
 471              		.set	.LANCHOR0,. + 0
 472              		.type	SystemCoreClock, %object
 473              		.size	SystemCoreClock, 4
 474              	SystemCoreClock:
 475 0000 00A24A04 		.word	72000000
 476              		.type	AHBPrescTable, %object
 477              		.size	AHBPrescTable, 16
 478              	AHBPrescTable:
 479 0004 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
 479      00000000 
 479      01020304 
 479      06
 480 0011 070809   		.ascii	"\007\010\011"
 481              		.text
 482              	.Letext0:
 483              		.file 2 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 484              		.file 3 "c:\\program files (x86)\\gnu tools arm embedded\\9 2019-q4-major\\arm-none-eabi\\include\
 485              		.file 4 ".\\stlib\\CMSIS\\CM3\\CoreSupport/core_cm3.h"
 486              		.file 5 ".\\stlib\\CMSIS\\CM3\\DeviceSupport\\ST\\STM32F10x\\system_stm32f10x.h"
 487              		.file 6 ".\\stlib\\CMSIS\\CM3\\DeviceSupport\\ST\\STM32F10x\\stm32f10x.h"
 488              		.section	.debug_info,"",%progbits
 489              	.Ldebug_info0:
 490 0000 11050000 		.4byte	0x511
 491 0004 0200     		.2byte	0x2
 492 0006 00000000 		.4byte	.Ldebug_abbrev0
 493 000a 04       		.byte	0x4
 494 000b 01       		.uleb128 0x1
 495 000c 3D000000 		.4byte	.LASF50
 496 0010 0C       		.byte	0xc
 497 0011 85020000 		.4byte	.LASF51
 498 0015 15000000 		.4byte	.LASF52
 499 0019 00000000 		.4byte	.Ltext0
 500 001d 44010000 		.4byte	.Letext0
 501 0021 00000000 		.4byte	.Ldebug_line0
 502 0025 02       		.uleb128 0x2
 503 0026 01       		.byte	0x1
 504 0027 06       		.byte	0x6
 505 0028 D5010000 		.4byte	.LASF0
 506 002c 03       		.uleb128 0x3
 507 002d 7C010000 		.4byte	.LASF3
 508 0031 02       		.byte	0x2
 509 0032 2B       		.byte	0x2b
 510 0033 18       		.byte	0x18
 511 0034 38000000 		.4byte	0x38
 512 0038 02       		.uleb128 0x2
 513 0039 01       		.byte	0x1
 514 003a 08       		.byte	0x8
 515 003b B0010000 		.4byte	.LASF1
 516 003f 02       		.uleb128 0x2
 517 0040 02       		.byte	0x2
 518 0041 05       		.byte	0x5
 519 0042 31010000 		.4byte	.LASF2
 520 0046 03       		.uleb128 0x3
 521 0047 EA000000 		.4byte	.LASF4
 522 004b 02       		.byte	0x2
 523 004c 39       		.byte	0x39
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 30


 524 004d 19       		.byte	0x19
 525 004e 52000000 		.4byte	0x52
 526 0052 02       		.uleb128 0x2
 527 0053 02       		.byte	0x2
 528 0054 07       		.byte	0x7
 529 0055 25020000 		.4byte	.LASF5
 530 0059 02       		.uleb128 0x2
 531 005a 04       		.byte	0x4
 532 005b 05       		.byte	0x5
 533 005c 5B010000 		.4byte	.LASF6
 534 0060 03       		.uleb128 0x3
 535 0061 DF000000 		.4byte	.LASF7
 536 0065 02       		.byte	0x2
 537 0066 4F       		.byte	0x4f
 538 0067 19       		.byte	0x19
 539 0068 6C000000 		.4byte	0x6c
 540 006c 02       		.uleb128 0x2
 541 006d 04       		.byte	0x4
 542 006e 07       		.byte	0x7
 543 006f D1020000 		.4byte	.LASF8
 544 0073 02       		.uleb128 0x2
 545 0074 08       		.byte	0x8
 546 0075 05       		.byte	0x5
 547 0076 48010000 		.4byte	.LASF9
 548 007a 02       		.uleb128 0x2
 549 007b 08       		.byte	0x8
 550 007c 07       		.byte	0x7
 551 007d E1010000 		.4byte	.LASF10
 552 0081 04       		.uleb128 0x4
 553 0082 04       		.byte	0x4
 554 0083 05       		.byte	0x5
 555 0084 696E7400 		.ascii	"int\000"
 556 0088 05       		.uleb128 0x5
 557 0089 81000000 		.4byte	0x81
 558 008d 02       		.uleb128 0x2
 559 008e 04       		.byte	0x4
 560 008f 07       		.byte	0x7
 561 0090 FE010000 		.4byte	.LASF11
 562 0094 03       		.uleb128 0x3
 563 0095 0F010000 		.4byte	.LASF12
 564 0099 03       		.byte	0x3
 565 009a 18       		.byte	0x18
 566 009b 13       		.byte	0x13
 567 009c 2C000000 		.4byte	0x2c
 568 00a0 05       		.uleb128 0x5
 569 00a1 94000000 		.4byte	0x94
 570 00a5 06       		.uleb128 0x6
 571 00a6 A0000000 		.4byte	0xa0
 572 00aa 03       		.uleb128 0x3
 573 00ab 0B020000 		.4byte	.LASF13
 574 00af 03       		.byte	0x3
 575 00b0 24       		.byte	0x24
 576 00b1 14       		.byte	0x14
 577 00b2 46000000 		.4byte	0x46
 578 00b6 03       		.uleb128 0x3
 579 00b7 28010000 		.4byte	.LASF14
 580 00bb 03       		.byte	0x3
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 31


 581 00bc 30       		.byte	0x30
 582 00bd 14       		.byte	0x14
 583 00be 60000000 		.4byte	0x60
 584 00c2 05       		.uleb128 0x5
 585 00c3 B6000000 		.4byte	0xb6
 586 00c7 06       		.uleb128 0x6
 587 00c8 C2000000 		.4byte	0xc2
 588 00cc 07       		.uleb128 0x7
 589 00cd 74       		.byte	0x74
 590 00ce 04       		.byte	0x4
 591 00cf 9B       		.byte	0x9b
 592 00d0 09       		.byte	0x9
 593 00d1 F3010000 		.4byte	0x1f3
 594 00d5 08       		.uleb128 0x8
 595 00d6 FF000000 		.4byte	.LASF15
 596 00da 04       		.byte	0x4
 597 00db 9D       		.byte	0x9d
 598 00dc 11       		.byte	0x11
 599 00dd C7000000 		.4byte	0xc7
 600 00e1 02       		.byte	0x2
 601 00e2 23       		.byte	0x23
 602 00e3 00       		.uleb128 0
 603 00e4 08       		.uleb128 0x8
 604 00e5 3B010000 		.4byte	.LASF16
 605 00e9 04       		.byte	0x4
 606 00ea 9E       		.byte	0x9e
 607 00eb 11       		.byte	0x11
 608 00ec C2000000 		.4byte	0xc2
 609 00f0 02       		.byte	0x2
 610 00f1 23       		.byte	0x23
 611 00f2 04       		.uleb128 0x4
 612 00f3 08       		.uleb128 0x8
 613 00f4 38020000 		.4byte	.LASF17
 614 00f8 04       		.byte	0x4
 615 00f9 9F       		.byte	0x9f
 616 00fa 11       		.byte	0x11
 617 00fb C2000000 		.4byte	0xc2
 618 00ff 02       		.byte	0x2
 619 0100 23       		.byte	0x23
 620 0101 08       		.uleb128 0x8
 621 0102 08       		.uleb128 0x8
 622 0103 AA010000 		.4byte	.LASF18
 623 0107 04       		.byte	0x4
 624 0108 A0       		.byte	0xa0
 625 0109 11       		.byte	0x11
 626 010a C2000000 		.4byte	0xc2
 627 010e 02       		.byte	0x2
 628 010f 23       		.byte	0x23
 629 0110 0C       		.uleb128 0xc
 630 0111 09       		.uleb128 0x9
 631 0112 53435200 		.ascii	"SCR\000"
 632 0116 04       		.byte	0x4
 633 0117 A1       		.byte	0xa1
 634 0118 11       		.byte	0x11
 635 0119 C2000000 		.4byte	0xc2
 636 011d 02       		.byte	0x2
 637 011e 23       		.byte	0x23
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 32


 638 011f 10       		.uleb128 0x10
 639 0120 09       		.uleb128 0x9
 640 0121 43435200 		.ascii	"CCR\000"
 641 0125 04       		.byte	0x4
 642 0126 A2       		.byte	0xa2
 643 0127 11       		.byte	0x11
 644 0128 C2000000 		.4byte	0xc2
 645 012c 02       		.byte	0x2
 646 012d 23       		.byte	0x23
 647 012e 14       		.uleb128 0x14
 648 012f 09       		.uleb128 0x9
 649 0130 53485000 		.ascii	"SHP\000"
 650 0134 04       		.byte	0x4
 651 0135 A3       		.byte	0xa3
 652 0136 11       		.byte	0x11
 653 0137 03020000 		.4byte	0x203
 654 013b 02       		.byte	0x2
 655 013c 23       		.byte	0x23
 656 013d 18       		.uleb128 0x18
 657 013e 08       		.uleb128 0x8
 658 013f F8010000 		.4byte	.LASF19
 659 0143 04       		.byte	0x4
 660 0144 A4       		.byte	0xa4
 661 0145 11       		.byte	0x11
 662 0146 C2000000 		.4byte	0xc2
 663 014a 02       		.byte	0x2
 664 014b 23       		.byte	0x23
 665 014c 24       		.uleb128 0x24
 666 014d 08       		.uleb128 0x8
 667 014e 8B010000 		.4byte	.LASF20
 668 0152 04       		.byte	0x4
 669 0153 A5       		.byte	0xa5
 670 0154 11       		.byte	0x11
 671 0155 C2000000 		.4byte	0xc2
 672 0159 02       		.byte	0x2
 673 015a 23       		.byte	0x23
 674 015b 28       		.uleb128 0x28
 675 015c 08       		.uleb128 0x8
 676 015d 6D020000 		.4byte	.LASF21
 677 0161 04       		.byte	0x4
 678 0162 A6       		.byte	0xa6
 679 0163 11       		.byte	0x11
 680 0164 C2000000 		.4byte	0xc2
 681 0168 02       		.byte	0x2
 682 0169 23       		.byte	0x23
 683 016a 2C       		.uleb128 0x2c
 684 016b 08       		.uleb128 0x8
 685 016c 58020000 		.4byte	.LASF22
 686 0170 04       		.byte	0x4
 687 0171 A7       		.byte	0xa7
 688 0172 11       		.byte	0x11
 689 0173 C2000000 		.4byte	0xc2
 690 0177 02       		.byte	0x2
 691 0178 23       		.byte	0x23
 692 0179 30       		.uleb128 0x30
 693 017a 08       		.uleb128 0x8
 694 017b 14020000 		.4byte	.LASF23
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 33


 695 017f 04       		.byte	0x4
 696 0180 A8       		.byte	0xa8
 697 0181 11       		.byte	0x11
 698 0182 C2000000 		.4byte	0xc2
 699 0186 02       		.byte	0x2
 700 0187 23       		.byte	0x23
 701 0188 34       		.uleb128 0x34
 702 0189 08       		.uleb128 0x8
 703 018a 56010000 		.4byte	.LASF24
 704 018e 04       		.byte	0x4
 705 018f A9       		.byte	0xa9
 706 0190 11       		.byte	0x11
 707 0191 C2000000 		.4byte	0xc2
 708 0195 02       		.byte	0x2
 709 0196 23       		.byte	0x23
 710 0197 38       		.uleb128 0x38
 711 0198 08       		.uleb128 0x8
 712 0199 E9020000 		.4byte	.LASF25
 713 019d 04       		.byte	0x4
 714 019e AA       		.byte	0xaa
 715 019f 11       		.byte	0x11
 716 01a0 C2000000 		.4byte	0xc2
 717 01a4 02       		.byte	0x2
 718 01a5 23       		.byte	0x23
 719 01a6 3C       		.uleb128 0x3c
 720 01a7 09       		.uleb128 0x9
 721 01a8 50465200 		.ascii	"PFR\000"
 722 01ac 04       		.byte	0x4
 723 01ad AB       		.byte	0xab
 724 01ae 11       		.byte	0x11
 725 01af 1D020000 		.4byte	0x21d
 726 01b3 02       		.byte	0x2
 727 01b4 23       		.byte	0x23
 728 01b5 40       		.uleb128 0x40
 729 01b6 09       		.uleb128 0x9
 730 01b7 44465200 		.ascii	"DFR\000"
 731 01bb 04       		.byte	0x4
 732 01bc AC       		.byte	0xac
 733 01bd 11       		.byte	0x11
 734 01be C7000000 		.4byte	0xc7
 735 01c2 02       		.byte	0x2
 736 01c3 23       		.byte	0x23
 737 01c4 48       		.uleb128 0x48
 738 01c5 09       		.uleb128 0x9
 739 01c6 41445200 		.ascii	"ADR\000"
 740 01ca 04       		.byte	0x4
 741 01cb AD       		.byte	0xad
 742 01cc 11       		.byte	0x11
 743 01cd C7000000 		.4byte	0xc7
 744 01d1 02       		.byte	0x2
 745 01d2 23       		.byte	0x23
 746 01d3 4C       		.uleb128 0x4c
 747 01d4 08       		.uleb128 0x8
 748 01d5 72020000 		.4byte	.LASF26
 749 01d9 04       		.byte	0x4
 750 01da AE       		.byte	0xae
 751 01db 11       		.byte	0x11
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 34


 752 01dc 37020000 		.4byte	0x237
 753 01e0 02       		.byte	0x2
 754 01e1 23       		.byte	0x23
 755 01e2 50       		.uleb128 0x50
 756 01e3 08       		.uleb128 0x8
 757 01e4 53020000 		.4byte	.LASF27
 758 01e8 04       		.byte	0x4
 759 01e9 AF       		.byte	0xaf
 760 01ea 11       		.byte	0x11
 761 01eb 51020000 		.4byte	0x251
 762 01ef 02       		.byte	0x2
 763 01f0 23       		.byte	0x23
 764 01f1 60       		.uleb128 0x60
 765 01f2 00       		.byte	0
 766 01f3 0A       		.uleb128 0xa
 767 01f4 A0000000 		.4byte	0xa0
 768 01f8 03020000 		.4byte	0x203
 769 01fc 0B       		.uleb128 0xb
 770 01fd 8D000000 		.4byte	0x8d
 771 0201 0B       		.byte	0xb
 772 0202 00       		.byte	0
 773 0203 05       		.uleb128 0x5
 774 0204 F3010000 		.4byte	0x1f3
 775 0208 0A       		.uleb128 0xa
 776 0209 C7000000 		.4byte	0xc7
 777 020d 18020000 		.4byte	0x218
 778 0211 0B       		.uleb128 0xb
 779 0212 8D000000 		.4byte	0x8d
 780 0216 01       		.byte	0x1
 781 0217 00       		.byte	0
 782 0218 06       		.uleb128 0x6
 783 0219 08020000 		.4byte	0x208
 784 021d 05       		.uleb128 0x5
 785 021e 18020000 		.4byte	0x218
 786 0222 0A       		.uleb128 0xa
 787 0223 C7000000 		.4byte	0xc7
 788 0227 32020000 		.4byte	0x232
 789 022b 0B       		.uleb128 0xb
 790 022c 8D000000 		.4byte	0x8d
 791 0230 03       		.byte	0x3
 792 0231 00       		.byte	0
 793 0232 06       		.uleb128 0x6
 794 0233 22020000 		.4byte	0x222
 795 0237 05       		.uleb128 0x5
 796 0238 32020000 		.4byte	0x232
 797 023c 0A       		.uleb128 0xa
 798 023d C7000000 		.4byte	0xc7
 799 0241 4C020000 		.4byte	0x24c
 800 0245 0B       		.uleb128 0xb
 801 0246 8D000000 		.4byte	0x8d
 802 024a 04       		.byte	0x4
 803 024b 00       		.byte	0
 804 024c 06       		.uleb128 0x6
 805 024d 3C020000 		.4byte	0x23c
 806 0251 05       		.uleb128 0x5
 807 0252 4C020000 		.4byte	0x24c
 808 0256 03       		.uleb128 0x3
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 35


 809 0257 17010000 		.4byte	.LASF28
 810 025b 04       		.byte	0x4
 811 025c B0       		.byte	0xb0
 812 025d 03       		.byte	0x3
 813 025e CC000000 		.4byte	0xcc
 814 0262 0C       		.uleb128 0xc
 815 0263 05030000 		.4byte	.LASF29
 816 0267 04       		.byte	0x4
 817 0268 CE06     		.2byte	0x6ce
 818 026a 15       		.byte	0x15
 819 026b 88000000 		.4byte	0x88
 820 026f 01       		.byte	0x1
 821 0270 01       		.byte	0x1
 822 0271 0D       		.uleb128 0xd
 823 0272 5D020000 		.4byte	.LASF30
 824 0276 05       		.byte	0x5
 825 0277 35       		.byte	0x35
 826 0278 11       		.byte	0x11
 827 0279 B6000000 		.4byte	0xb6
 828 027d 01       		.byte	0x1
 829 027e 01       		.byte	0x1
 830 027f 0E       		.uleb128 0xe
 831 0280 07       		.byte	0x7
 832 0281 01       		.byte	0x1
 833 0282 38000000 		.4byte	0x38
 834 0286 06       		.byte	0x6
 835 0287 0702     		.2byte	0x207
 836 0289 0E       		.byte	0xe
 837 028a 9B020000 		.4byte	0x29b
 838 028e 0F       		.uleb128 0xf
 839 028f E3020000 		.4byte	.LASF31
 840 0293 00       		.byte	0
 841 0294 10       		.uleb128 0x10
 842 0295 53455400 		.ascii	"SET\000"
 843 0299 01       		.byte	0x1
 844 029a 00       		.byte	0
 845 029b 11       		.uleb128 0x11
 846 029c 24       		.byte	0x24
 847 029d 06       		.byte	0x6
 848 029e 8503     		.2byte	0x385
 849 02a0 09       		.byte	0x9
 850 02a1 33030000 		.4byte	0x333
 851 02a5 12       		.uleb128 0x12
 852 02a6 41435200 		.ascii	"ACR\000"
 853 02aa 06       		.byte	0x6
 854 02ab 8703     		.2byte	0x387
 855 02ad 11       		.byte	0x11
 856 02ae C2000000 		.4byte	0xc2
 857 02b2 02       		.byte	0x2
 858 02b3 23       		.byte	0x23
 859 02b4 00       		.uleb128 0
 860 02b5 13       		.uleb128 0x13
 861 02b6 05010000 		.4byte	.LASF32
 862 02ba 06       		.byte	0x6
 863 02bb 8803     		.2byte	0x388
 864 02bd 11       		.byte	0x11
 865 02be C2000000 		.4byte	0xc2
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 36


 866 02c2 02       		.byte	0x2
 867 02c3 23       		.byte	0x23
 868 02c4 04       		.uleb128 0x4
 869 02c5 13       		.uleb128 0x13
 870 02c6 40010000 		.4byte	.LASF33
 871 02ca 06       		.byte	0x6
 872 02cb 8903     		.2byte	0x389
 873 02cd 11       		.byte	0x11
 874 02ce C2000000 		.4byte	0xc2
 875 02d2 02       		.byte	0x2
 876 02d3 23       		.byte	0x23
 877 02d4 08       		.uleb128 0x8
 878 02d5 12       		.uleb128 0x12
 879 02d6 535200   		.ascii	"SR\000"
 880 02d9 06       		.byte	0x6
 881 02da 8A03     		.2byte	0x38a
 882 02dc 11       		.byte	0x11
 883 02dd C2000000 		.4byte	0xc2
 884 02e1 02       		.byte	0x2
 885 02e2 23       		.byte	0x23
 886 02e3 0C       		.uleb128 0xc
 887 02e4 12       		.uleb128 0x12
 888 02e5 435200   		.ascii	"CR\000"
 889 02e8 06       		.byte	0x6
 890 02e9 8B03     		.2byte	0x38b
 891 02eb 11       		.byte	0x11
 892 02ec C2000000 		.4byte	0xc2
 893 02f0 02       		.byte	0x2
 894 02f1 23       		.byte	0x23
 895 02f2 10       		.uleb128 0x10
 896 02f3 12       		.uleb128 0x12
 897 02f4 415200   		.ascii	"AR\000"
 898 02f7 06       		.byte	0x6
 899 02f8 8C03     		.2byte	0x38c
 900 02fa 11       		.byte	0x11
 901 02fb C2000000 		.4byte	0xc2
 902 02ff 02       		.byte	0x2
 903 0300 23       		.byte	0x23
 904 0301 14       		.uleb128 0x14
 905 0302 13       		.uleb128 0x13
 906 0303 EE020000 		.4byte	.LASF34
 907 0307 06       		.byte	0x6
 908 0308 8D03     		.2byte	0x38d
 909 030a 11       		.byte	0x11
 910 030b C2000000 		.4byte	0xc2
 911 030f 02       		.byte	0x2
 912 0310 23       		.byte	0x23
 913 0311 18       		.uleb128 0x18
 914 0312 12       		.uleb128 0x12
 915 0313 4F425200 		.ascii	"OBR\000"
 916 0317 06       		.byte	0x6
 917 0318 8E03     		.2byte	0x38e
 918 031a 11       		.byte	0x11
 919 031b C2000000 		.4byte	0xc2
 920 031f 02       		.byte	0x2
 921 0320 23       		.byte	0x23
 922 0321 1C       		.uleb128 0x1c
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 37


 923 0322 13       		.uleb128 0x13
 924 0323 86010000 		.4byte	.LASF35
 925 0327 06       		.byte	0x6
 926 0328 8F03     		.2byte	0x38f
 927 032a 11       		.byte	0x11
 928 032b C2000000 		.4byte	0xc2
 929 032f 02       		.byte	0x2
 930 0330 23       		.byte	0x23
 931 0331 20       		.uleb128 0x20
 932 0332 00       		.byte	0
 933 0333 14       		.uleb128 0x14
 934 0334 F7020000 		.4byte	.LASF36
 935 0338 06       		.byte	0x6
 936 0339 9803     		.2byte	0x398
 937 033b 03       		.byte	0x3
 938 033c 9B020000 		.4byte	0x29b
 939 0340 11       		.uleb128 0x11
 940 0341 28       		.byte	0x28
 941 0342 06       		.byte	0x6
 942 0343 3404     		.2byte	0x434
 943 0345 09       		.byte	0x9
 944 0346 EA030000 		.4byte	0x3ea
 945 034a 12       		.uleb128 0x12
 946 034b 435200   		.ascii	"CR\000"
 947 034e 06       		.byte	0x6
 948 034f 3604     		.2byte	0x436
 949 0351 11       		.byte	0x11
 950 0352 C2000000 		.4byte	0xc2
 951 0356 02       		.byte	0x2
 952 0357 23       		.byte	0x23
 953 0358 00       		.uleb128 0
 954 0359 13       		.uleb128 0x13
 955 035a 0A010000 		.4byte	.LASF37
 956 035e 06       		.byte	0x6
 957 035f 3704     		.2byte	0x437
 958 0361 11       		.byte	0x11
 959 0362 C2000000 		.4byte	0xc2
 960 0366 02       		.byte	0x2
 961 0367 23       		.byte	0x23
 962 0368 04       		.uleb128 0x4
 963 0369 12       		.uleb128 0x12
 964 036a 43495200 		.ascii	"CIR\000"
 965 036e 06       		.byte	0x6
 966 036f 3804     		.2byte	0x438
 967 0371 11       		.byte	0x11
 968 0372 C2000000 		.4byte	0xc2
 969 0376 02       		.byte	0x2
 970 0377 23       		.byte	0x23
 971 0378 08       		.uleb128 0x8
 972 0379 13       		.uleb128 0x13
 973 037a 73010000 		.4byte	.LASF38
 974 037e 06       		.byte	0x6
 975 037f 3904     		.2byte	0x439
 976 0381 11       		.byte	0x11
 977 0382 C2000000 		.4byte	0xc2
 978 0386 02       		.byte	0x2
 979 0387 23       		.byte	0x23
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 38


 980 0388 0C       		.uleb128 0xc
 981 0389 13       		.uleb128 0x13
 982 038a 0C000000 		.4byte	.LASF39
 983 038e 06       		.byte	0x6
 984 038f 3A04     		.2byte	0x43a
 985 0391 11       		.byte	0x11
 986 0392 C2000000 		.4byte	0xc2
 987 0396 02       		.byte	0x2
 988 0397 23       		.byte	0x23
 989 0398 10       		.uleb128 0x10
 990 0399 13       		.uleb128 0x13
 991 039a 6C010000 		.4byte	.LASF40
 992 039e 06       		.byte	0x6
 993 039f 3B04     		.2byte	0x43b
 994 03a1 11       		.byte	0x11
 995 03a2 C2000000 		.4byte	0xc2
 996 03a6 02       		.byte	0x2
 997 03a7 23       		.byte	0x23
 998 03a8 14       		.uleb128 0x14
 999 03a9 13       		.uleb128 0x13
 1000 03aa BE010000 		.4byte	.LASF41
 1001 03ae 06       		.byte	0x6
 1002 03af 3C04     		.2byte	0x43c
 1003 03b1 11       		.byte	0x11
 1004 03b2 C2000000 		.4byte	0xc2
 1005 03b6 02       		.byte	0x2
 1006 03b7 23       		.byte	0x23
 1007 03b8 18       		.uleb128 0x18
 1008 03b9 13       		.uleb128 0x13
 1009 03ba 20010000 		.4byte	.LASF42
 1010 03be 06       		.byte	0x6
 1011 03bf 3D04     		.2byte	0x43d
 1012 03c1 11       		.byte	0x11
 1013 03c2 C2000000 		.4byte	0xc2
 1014 03c6 02       		.byte	0x2
 1015 03c7 23       		.byte	0x23
 1016 03c8 1C       		.uleb128 0x1c
 1017 03c9 13       		.uleb128 0x13
 1018 03ca 38000000 		.4byte	.LASF43
 1019 03ce 06       		.byte	0x6
 1020 03cf 3E04     		.2byte	0x43e
 1021 03d1 11       		.byte	0x11
 1022 03d2 C2000000 		.4byte	0xc2
 1023 03d6 02       		.byte	0x2
 1024 03d7 23       		.byte	0x23
 1025 03d8 20       		.uleb128 0x20
 1026 03d9 12       		.uleb128 0x12
 1027 03da 43535200 		.ascii	"CSR\000"
 1028 03de 06       		.byte	0x6
 1029 03df 3F04     		.2byte	0x43f
 1030 03e1 11       		.byte	0x11
 1031 03e2 C2000000 		.4byte	0xc2
 1032 03e6 02       		.byte	0x2
 1033 03e7 23       		.byte	0x23
 1034 03e8 24       		.uleb128 0x24
 1035 03e9 00       		.byte	0
 1036 03ea 14       		.uleb128 0x14
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 39


 1037 03eb 00000000 		.4byte	.LASF44
 1038 03ef 06       		.byte	0x6
 1039 03f0 4A04     		.2byte	0x44a
 1040 03f2 03       		.byte	0x3
 1041 03f3 40030000 		.4byte	0x340
 1042 03f7 15       		.uleb128 0x15
 1043 03f8 71020000 		.4byte	0x271
 1044 03fc 01       		.byte	0x1
 1045 03fd A2       		.byte	0xa2
 1046 03fe 0C       		.byte	0xc
 1047 03ff 05       		.byte	0x5
 1048 0400 03       		.byte	0x3
 1049 0401 00000000 		.4byte	SystemCoreClock
 1050 0405 0A       		.uleb128 0xa
 1051 0406 A5000000 		.4byte	0xa5
 1052 040a 15040000 		.4byte	0x415
 1053 040e 0B       		.uleb128 0xb
 1054 040f 8D000000 		.4byte	0x8d
 1055 0413 0F       		.byte	0xf
 1056 0414 00       		.byte	0
 1057 0415 06       		.uleb128 0x6
 1058 0416 05040000 		.4byte	0x405
 1059 041a 05       		.uleb128 0x5
 1060 041b 15040000 		.4byte	0x415
 1061 041f 16       		.uleb128 0x16
 1062 0420 77020000 		.4byte	.LASF45
 1063 0424 01       		.byte	0x1
 1064 0425 A7       		.byte	0xa7
 1065 0426 0D       		.byte	0xd
 1066 0427 1A040000 		.4byte	0x41a
 1067 042b 01       		.byte	0x1
 1068 042c 05       		.byte	0x5
 1069 042d 03       		.byte	0x3
 1070 042e 00000000 		.4byte	AHBPrescTable
 1071 0432 17       		.uleb128 0x17
 1072 0433 90010000 		.4byte	.LASF53
 1073 0437 01       		.byte	0x1
 1074 0438 DB03     		.2byte	0x3db
 1075 043a 0D       		.byte	0xd
 1076 043b 01       		.byte	0x1
 1077 043c 01       		.byte	0x1
 1078 043d 5C040000 		.4byte	0x45c
 1079 0441 18       		.uleb128 0x18
 1080 0442 C6010000 		.4byte	.LASF46
 1081 0446 01       		.byte	0x1
 1082 0447 DD03     		.2byte	0x3dd
 1083 0449 11       		.byte	0x11
 1084 044a C2000000 		.4byte	0xc2
 1085 044e 18       		.uleb128 0x18
 1086 044f F5000000 		.4byte	.LASF47
 1087 0453 01       		.byte	0x1
 1088 0454 DD03     		.2byte	0x3dd
 1089 0456 25       		.byte	0x25
 1090 0457 C2000000 		.4byte	0xc2
 1091 045b 00       		.byte	0
 1092 045c 19       		.uleb128 0x19
 1093 045d C5020000 		.4byte	.LASF54
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 40


 1094 0461 01       		.byte	0x1
 1095 0462 A301     		.2byte	0x1a3
 1096 0464 0D       		.byte	0xd
 1097 0465 01       		.byte	0x1
 1098 0466 01       		.byte	0x1
 1099 0467 1A       		.uleb128 0x1a
 1100 0468 01       		.byte	0x1
 1101 0469 3D020000 		.4byte	.LASF55
 1102 046d 01       		.byte	0x1
 1103 046e 3201     		.2byte	0x132
 1104 0470 06       		.byte	0x6
 1105 0471 01       		.byte	0x1
 1106 0472 F0000000 		.4byte	.LFB30
 1107 0476 44010000 		.4byte	.LFE30
 1108 047a 02       		.byte	0x2
 1109 047b 7D       		.byte	0x7d
 1110 047c 00       		.sleb128 0
 1111 047d 01       		.byte	0x1
 1112 047e C2040000 		.4byte	0x4c2
 1113 0482 1B       		.uleb128 0x1b
 1114 0483 746D7000 		.ascii	"tmp\000"
 1115 0487 01       		.byte	0x1
 1116 0488 3401     		.2byte	0x134
 1117 048a 0C       		.byte	0xc
 1118 048b B6000000 		.4byte	0xb6
 1119 048f 08000000 		.4byte	.LLST1
 1120 0493 00000000 		.4byte	.LVUS1
 1121 0497 1C       		.uleb128 0x1c
 1122 0498 64010000 		.4byte	.LASF48
 1123 049c 01       		.byte	0x1
 1124 049d 3401     		.2byte	0x134
 1125 049f 15       		.byte	0x15
 1126 04a0 B6000000 		.4byte	0xb6
 1127 04a4 4B000000 		.4byte	.LLST2
 1128 04a8 41000000 		.4byte	.LVUS2
 1129 04ac 1C       		.uleb128 0x1c
 1130 04ad A0010000 		.4byte	.LASF49
 1131 04b1 01       		.byte	0x1
 1132 04b2 3401     		.2byte	0x134
 1133 04b4 22       		.byte	0x22
 1134 04b5 B6000000 		.4byte	0xb6
 1135 04b9 98000000 		.4byte	.LLST3
 1136 04bd 92000000 		.4byte	.LVUS3
 1137 04c1 00       		.byte	0
 1138 04c2 1D       		.uleb128 0x1d
 1139 04c3 01       		.byte	0x1
 1140 04c4 1A020000 		.4byte	.LASF56
 1141 04c8 01       		.byte	0x1
 1142 04c9 D4       		.byte	0xd4
 1143 04ca 06       		.byte	0x6
 1144 04cb 01       		.byte	0x1
 1145 04cc 00000000 		.4byte	.LFB29
 1146 04d0 F0000000 		.4byte	.LFE29
 1147 04d4 C9000000 		.4byte	.LLST0
 1148 04d8 01       		.byte	0x1
 1149 04d9 1E       		.uleb128 0x1e
 1150 04da 5C040000 		.4byte	0x45c
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 41


 1151 04de 36000000 		.4byte	.LBI8
 1152 04e2 01       		.byte	.LVU16
 1153 04e3 00000000 		.4byte	.Ldebug_ranges0+0
 1154 04e7 01       		.byte	0x1
 1155 04e8 0601     		.2byte	0x106
 1156 04ea 03       		.byte	0x3
 1157 04eb 1F       		.uleb128 0x1f
 1158 04ec 32040000 		.4byte	0x432
 1159 04f0 36000000 		.4byte	.LBI9
 1160 04f4 03       		.byte	.LVU18
 1161 04f5 36000000 		.4byte	.LBB9
 1162 04f9 D2000000 		.4byte	.LBE9
 1163 04fd 01       		.byte	0x1
 1164 04fe B001     		.2byte	0x1b0
 1165 0500 03       		.byte	0x3
 1166 0501 20       		.uleb128 0x20
 1167 0502 41040000 		.4byte	0x441
 1168 0506 02       		.byte	0x2
 1169 0507 91       		.byte	0x91
 1170 0508 78       		.sleb128 -8
 1171 0509 20       		.uleb128 0x20
 1172 050a 4E040000 		.4byte	0x44e
 1173 050e 02       		.byte	0x2
 1174 050f 91       		.byte	0x91
 1175 0510 7C       		.sleb128 -4
 1176 0511 00       		.byte	0
 1177 0512 00       		.byte	0
 1178 0513 00       		.byte	0
 1179 0514 00       		.byte	0
 1180              		.section	.debug_abbrev,"",%progbits
 1181              	.Ldebug_abbrev0:
 1182 0000 01       		.uleb128 0x1
 1183 0001 11       		.uleb128 0x11
 1184 0002 01       		.byte	0x1
 1185 0003 25       		.uleb128 0x25
 1186 0004 0E       		.uleb128 0xe
 1187 0005 13       		.uleb128 0x13
 1188 0006 0B       		.uleb128 0xb
 1189 0007 03       		.uleb128 0x3
 1190 0008 0E       		.uleb128 0xe
 1191 0009 1B       		.uleb128 0x1b
 1192 000a 0E       		.uleb128 0xe
 1193 000b 11       		.uleb128 0x11
 1194 000c 01       		.uleb128 0x1
 1195 000d 12       		.uleb128 0x12
 1196 000e 01       		.uleb128 0x1
 1197 000f 10       		.uleb128 0x10
 1198 0010 06       		.uleb128 0x6
 1199 0011 00       		.byte	0
 1200 0012 00       		.byte	0
 1201 0013 02       		.uleb128 0x2
 1202 0014 24       		.uleb128 0x24
 1203 0015 00       		.byte	0
 1204 0016 0B       		.uleb128 0xb
 1205 0017 0B       		.uleb128 0xb
 1206 0018 3E       		.uleb128 0x3e
 1207 0019 0B       		.uleb128 0xb
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 42


 1208 001a 03       		.uleb128 0x3
 1209 001b 0E       		.uleb128 0xe
 1210 001c 00       		.byte	0
 1211 001d 00       		.byte	0
 1212 001e 03       		.uleb128 0x3
 1213 001f 16       		.uleb128 0x16
 1214 0020 00       		.byte	0
 1215 0021 03       		.uleb128 0x3
 1216 0022 0E       		.uleb128 0xe
 1217 0023 3A       		.uleb128 0x3a
 1218 0024 0B       		.uleb128 0xb
 1219 0025 3B       		.uleb128 0x3b
 1220 0026 0B       		.uleb128 0xb
 1221 0027 39       		.uleb128 0x39
 1222 0028 0B       		.uleb128 0xb
 1223 0029 49       		.uleb128 0x49
 1224 002a 13       		.uleb128 0x13
 1225 002b 00       		.byte	0
 1226 002c 00       		.byte	0
 1227 002d 04       		.uleb128 0x4
 1228 002e 24       		.uleb128 0x24
 1229 002f 00       		.byte	0
 1230 0030 0B       		.uleb128 0xb
 1231 0031 0B       		.uleb128 0xb
 1232 0032 3E       		.uleb128 0x3e
 1233 0033 0B       		.uleb128 0xb
 1234 0034 03       		.uleb128 0x3
 1235 0035 08       		.uleb128 0x8
 1236 0036 00       		.byte	0
 1237 0037 00       		.byte	0
 1238 0038 05       		.uleb128 0x5
 1239 0039 35       		.uleb128 0x35
 1240 003a 00       		.byte	0
 1241 003b 49       		.uleb128 0x49
 1242 003c 13       		.uleb128 0x13
 1243 003d 00       		.byte	0
 1244 003e 00       		.byte	0
 1245 003f 06       		.uleb128 0x6
 1246 0040 26       		.uleb128 0x26
 1247 0041 00       		.byte	0
 1248 0042 49       		.uleb128 0x49
 1249 0043 13       		.uleb128 0x13
 1250 0044 00       		.byte	0
 1251 0045 00       		.byte	0
 1252 0046 07       		.uleb128 0x7
 1253 0047 13       		.uleb128 0x13
 1254 0048 01       		.byte	0x1
 1255 0049 0B       		.uleb128 0xb
 1256 004a 0B       		.uleb128 0xb
 1257 004b 3A       		.uleb128 0x3a
 1258 004c 0B       		.uleb128 0xb
 1259 004d 3B       		.uleb128 0x3b
 1260 004e 0B       		.uleb128 0xb
 1261 004f 39       		.uleb128 0x39
 1262 0050 0B       		.uleb128 0xb
 1263 0051 01       		.uleb128 0x1
 1264 0052 13       		.uleb128 0x13
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 43


 1265 0053 00       		.byte	0
 1266 0054 00       		.byte	0
 1267 0055 08       		.uleb128 0x8
 1268 0056 0D       		.uleb128 0xd
 1269 0057 00       		.byte	0
 1270 0058 03       		.uleb128 0x3
 1271 0059 0E       		.uleb128 0xe
 1272 005a 3A       		.uleb128 0x3a
 1273 005b 0B       		.uleb128 0xb
 1274 005c 3B       		.uleb128 0x3b
 1275 005d 0B       		.uleb128 0xb
 1276 005e 39       		.uleb128 0x39
 1277 005f 0B       		.uleb128 0xb
 1278 0060 49       		.uleb128 0x49
 1279 0061 13       		.uleb128 0x13
 1280 0062 38       		.uleb128 0x38
 1281 0063 0A       		.uleb128 0xa
 1282 0064 00       		.byte	0
 1283 0065 00       		.byte	0
 1284 0066 09       		.uleb128 0x9
 1285 0067 0D       		.uleb128 0xd
 1286 0068 00       		.byte	0
 1287 0069 03       		.uleb128 0x3
 1288 006a 08       		.uleb128 0x8
 1289 006b 3A       		.uleb128 0x3a
 1290 006c 0B       		.uleb128 0xb
 1291 006d 3B       		.uleb128 0x3b
 1292 006e 0B       		.uleb128 0xb
 1293 006f 39       		.uleb128 0x39
 1294 0070 0B       		.uleb128 0xb
 1295 0071 49       		.uleb128 0x49
 1296 0072 13       		.uleb128 0x13
 1297 0073 38       		.uleb128 0x38
 1298 0074 0A       		.uleb128 0xa
 1299 0075 00       		.byte	0
 1300 0076 00       		.byte	0
 1301 0077 0A       		.uleb128 0xa
 1302 0078 01       		.uleb128 0x1
 1303 0079 01       		.byte	0x1
 1304 007a 49       		.uleb128 0x49
 1305 007b 13       		.uleb128 0x13
 1306 007c 01       		.uleb128 0x1
 1307 007d 13       		.uleb128 0x13
 1308 007e 00       		.byte	0
 1309 007f 00       		.byte	0
 1310 0080 0B       		.uleb128 0xb
 1311 0081 21       		.uleb128 0x21
 1312 0082 00       		.byte	0
 1313 0083 49       		.uleb128 0x49
 1314 0084 13       		.uleb128 0x13
 1315 0085 2F       		.uleb128 0x2f
 1316 0086 0B       		.uleb128 0xb
 1317 0087 00       		.byte	0
 1318 0088 00       		.byte	0
 1319 0089 0C       		.uleb128 0xc
 1320 008a 34       		.uleb128 0x34
 1321 008b 00       		.byte	0
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 44


 1322 008c 03       		.uleb128 0x3
 1323 008d 0E       		.uleb128 0xe
 1324 008e 3A       		.uleb128 0x3a
 1325 008f 0B       		.uleb128 0xb
 1326 0090 3B       		.uleb128 0x3b
 1327 0091 05       		.uleb128 0x5
 1328 0092 39       		.uleb128 0x39
 1329 0093 0B       		.uleb128 0xb
 1330 0094 49       		.uleb128 0x49
 1331 0095 13       		.uleb128 0x13
 1332 0096 3F       		.uleb128 0x3f
 1333 0097 0C       		.uleb128 0xc
 1334 0098 3C       		.uleb128 0x3c
 1335 0099 0C       		.uleb128 0xc
 1336 009a 00       		.byte	0
 1337 009b 00       		.byte	0
 1338 009c 0D       		.uleb128 0xd
 1339 009d 34       		.uleb128 0x34
 1340 009e 00       		.byte	0
 1341 009f 03       		.uleb128 0x3
 1342 00a0 0E       		.uleb128 0xe
 1343 00a1 3A       		.uleb128 0x3a
 1344 00a2 0B       		.uleb128 0xb
 1345 00a3 3B       		.uleb128 0x3b
 1346 00a4 0B       		.uleb128 0xb
 1347 00a5 39       		.uleb128 0x39
 1348 00a6 0B       		.uleb128 0xb
 1349 00a7 49       		.uleb128 0x49
 1350 00a8 13       		.uleb128 0x13
 1351 00a9 3F       		.uleb128 0x3f
 1352 00aa 0C       		.uleb128 0xc
 1353 00ab 3C       		.uleb128 0x3c
 1354 00ac 0C       		.uleb128 0xc
 1355 00ad 00       		.byte	0
 1356 00ae 00       		.byte	0
 1357 00af 0E       		.uleb128 0xe
 1358 00b0 04       		.uleb128 0x4
 1359 00b1 01       		.byte	0x1
 1360 00b2 3E       		.uleb128 0x3e
 1361 00b3 0B       		.uleb128 0xb
 1362 00b4 0B       		.uleb128 0xb
 1363 00b5 0B       		.uleb128 0xb
 1364 00b6 49       		.uleb128 0x49
 1365 00b7 13       		.uleb128 0x13
 1366 00b8 3A       		.uleb128 0x3a
 1367 00b9 0B       		.uleb128 0xb
 1368 00ba 3B       		.uleb128 0x3b
 1369 00bb 05       		.uleb128 0x5
 1370 00bc 39       		.uleb128 0x39
 1371 00bd 0B       		.uleb128 0xb
 1372 00be 01       		.uleb128 0x1
 1373 00bf 13       		.uleb128 0x13
 1374 00c0 00       		.byte	0
 1375 00c1 00       		.byte	0
 1376 00c2 0F       		.uleb128 0xf
 1377 00c3 28       		.uleb128 0x28
 1378 00c4 00       		.byte	0
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 45


 1379 00c5 03       		.uleb128 0x3
 1380 00c6 0E       		.uleb128 0xe
 1381 00c7 1C       		.uleb128 0x1c
 1382 00c8 0B       		.uleb128 0xb
 1383 00c9 00       		.byte	0
 1384 00ca 00       		.byte	0
 1385 00cb 10       		.uleb128 0x10
 1386 00cc 28       		.uleb128 0x28
 1387 00cd 00       		.byte	0
 1388 00ce 03       		.uleb128 0x3
 1389 00cf 08       		.uleb128 0x8
 1390 00d0 1C       		.uleb128 0x1c
 1391 00d1 0B       		.uleb128 0xb
 1392 00d2 00       		.byte	0
 1393 00d3 00       		.byte	0
 1394 00d4 11       		.uleb128 0x11
 1395 00d5 13       		.uleb128 0x13
 1396 00d6 01       		.byte	0x1
 1397 00d7 0B       		.uleb128 0xb
 1398 00d8 0B       		.uleb128 0xb
 1399 00d9 3A       		.uleb128 0x3a
 1400 00da 0B       		.uleb128 0xb
 1401 00db 3B       		.uleb128 0x3b
 1402 00dc 05       		.uleb128 0x5
 1403 00dd 39       		.uleb128 0x39
 1404 00de 0B       		.uleb128 0xb
 1405 00df 01       		.uleb128 0x1
 1406 00e0 13       		.uleb128 0x13
 1407 00e1 00       		.byte	0
 1408 00e2 00       		.byte	0
 1409 00e3 12       		.uleb128 0x12
 1410 00e4 0D       		.uleb128 0xd
 1411 00e5 00       		.byte	0
 1412 00e6 03       		.uleb128 0x3
 1413 00e7 08       		.uleb128 0x8
 1414 00e8 3A       		.uleb128 0x3a
 1415 00e9 0B       		.uleb128 0xb
 1416 00ea 3B       		.uleb128 0x3b
 1417 00eb 05       		.uleb128 0x5
 1418 00ec 39       		.uleb128 0x39
 1419 00ed 0B       		.uleb128 0xb
 1420 00ee 49       		.uleb128 0x49
 1421 00ef 13       		.uleb128 0x13
 1422 00f0 38       		.uleb128 0x38
 1423 00f1 0A       		.uleb128 0xa
 1424 00f2 00       		.byte	0
 1425 00f3 00       		.byte	0
 1426 00f4 13       		.uleb128 0x13
 1427 00f5 0D       		.uleb128 0xd
 1428 00f6 00       		.byte	0
 1429 00f7 03       		.uleb128 0x3
 1430 00f8 0E       		.uleb128 0xe
 1431 00f9 3A       		.uleb128 0x3a
 1432 00fa 0B       		.uleb128 0xb
 1433 00fb 3B       		.uleb128 0x3b
 1434 00fc 05       		.uleb128 0x5
 1435 00fd 39       		.uleb128 0x39
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 46


 1436 00fe 0B       		.uleb128 0xb
 1437 00ff 49       		.uleb128 0x49
 1438 0100 13       		.uleb128 0x13
 1439 0101 38       		.uleb128 0x38
 1440 0102 0A       		.uleb128 0xa
 1441 0103 00       		.byte	0
 1442 0104 00       		.byte	0
 1443 0105 14       		.uleb128 0x14
 1444 0106 16       		.uleb128 0x16
 1445 0107 00       		.byte	0
 1446 0108 03       		.uleb128 0x3
 1447 0109 0E       		.uleb128 0xe
 1448 010a 3A       		.uleb128 0x3a
 1449 010b 0B       		.uleb128 0xb
 1450 010c 3B       		.uleb128 0x3b
 1451 010d 05       		.uleb128 0x5
 1452 010e 39       		.uleb128 0x39
 1453 010f 0B       		.uleb128 0xb
 1454 0110 49       		.uleb128 0x49
 1455 0111 13       		.uleb128 0x13
 1456 0112 00       		.byte	0
 1457 0113 00       		.byte	0
 1458 0114 15       		.uleb128 0x15
 1459 0115 34       		.uleb128 0x34
 1460 0116 00       		.byte	0
 1461 0117 47       		.uleb128 0x47
 1462 0118 13       		.uleb128 0x13
 1463 0119 3A       		.uleb128 0x3a
 1464 011a 0B       		.uleb128 0xb
 1465 011b 3B       		.uleb128 0x3b
 1466 011c 0B       		.uleb128 0xb
 1467 011d 39       		.uleb128 0x39
 1468 011e 0B       		.uleb128 0xb
 1469 011f 02       		.uleb128 0x2
 1470 0120 0A       		.uleb128 0xa
 1471 0121 00       		.byte	0
 1472 0122 00       		.byte	0
 1473 0123 16       		.uleb128 0x16
 1474 0124 34       		.uleb128 0x34
 1475 0125 00       		.byte	0
 1476 0126 03       		.uleb128 0x3
 1477 0127 0E       		.uleb128 0xe
 1478 0128 3A       		.uleb128 0x3a
 1479 0129 0B       		.uleb128 0xb
 1480 012a 3B       		.uleb128 0x3b
 1481 012b 0B       		.uleb128 0xb
 1482 012c 39       		.uleb128 0x39
 1483 012d 0B       		.uleb128 0xb
 1484 012e 49       		.uleb128 0x49
 1485 012f 13       		.uleb128 0x13
 1486 0130 3F       		.uleb128 0x3f
 1487 0131 0C       		.uleb128 0xc
 1488 0132 02       		.uleb128 0x2
 1489 0133 0A       		.uleb128 0xa
 1490 0134 00       		.byte	0
 1491 0135 00       		.byte	0
 1492 0136 17       		.uleb128 0x17
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 47


 1493 0137 2E       		.uleb128 0x2e
 1494 0138 01       		.byte	0x1
 1495 0139 03       		.uleb128 0x3
 1496 013a 0E       		.uleb128 0xe
 1497 013b 3A       		.uleb128 0x3a
 1498 013c 0B       		.uleb128 0xb
 1499 013d 3B       		.uleb128 0x3b
 1500 013e 05       		.uleb128 0x5
 1501 013f 39       		.uleb128 0x39
 1502 0140 0B       		.uleb128 0xb
 1503 0141 27       		.uleb128 0x27
 1504 0142 0C       		.uleb128 0xc
 1505 0143 20       		.uleb128 0x20
 1506 0144 0B       		.uleb128 0xb
 1507 0145 01       		.uleb128 0x1
 1508 0146 13       		.uleb128 0x13
 1509 0147 00       		.byte	0
 1510 0148 00       		.byte	0
 1511 0149 18       		.uleb128 0x18
 1512 014a 34       		.uleb128 0x34
 1513 014b 00       		.byte	0
 1514 014c 03       		.uleb128 0x3
 1515 014d 0E       		.uleb128 0xe
 1516 014e 3A       		.uleb128 0x3a
 1517 014f 0B       		.uleb128 0xb
 1518 0150 3B       		.uleb128 0x3b
 1519 0151 05       		.uleb128 0x5
 1520 0152 39       		.uleb128 0x39
 1521 0153 0B       		.uleb128 0xb
 1522 0154 49       		.uleb128 0x49
 1523 0155 13       		.uleb128 0x13
 1524 0156 00       		.byte	0
 1525 0157 00       		.byte	0
 1526 0158 19       		.uleb128 0x19
 1527 0159 2E       		.uleb128 0x2e
 1528 015a 00       		.byte	0
 1529 015b 03       		.uleb128 0x3
 1530 015c 0E       		.uleb128 0xe
 1531 015d 3A       		.uleb128 0x3a
 1532 015e 0B       		.uleb128 0xb
 1533 015f 3B       		.uleb128 0x3b
 1534 0160 05       		.uleb128 0x5
 1535 0161 39       		.uleb128 0x39
 1536 0162 0B       		.uleb128 0xb
 1537 0163 27       		.uleb128 0x27
 1538 0164 0C       		.uleb128 0xc
 1539 0165 20       		.uleb128 0x20
 1540 0166 0B       		.uleb128 0xb
 1541 0167 00       		.byte	0
 1542 0168 00       		.byte	0
 1543 0169 1A       		.uleb128 0x1a
 1544 016a 2E       		.uleb128 0x2e
 1545 016b 01       		.byte	0x1
 1546 016c 3F       		.uleb128 0x3f
 1547 016d 0C       		.uleb128 0xc
 1548 016e 03       		.uleb128 0x3
 1549 016f 0E       		.uleb128 0xe
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 48


 1550 0170 3A       		.uleb128 0x3a
 1551 0171 0B       		.uleb128 0xb
 1552 0172 3B       		.uleb128 0x3b
 1553 0173 05       		.uleb128 0x5
 1554 0174 39       		.uleb128 0x39
 1555 0175 0B       		.uleb128 0xb
 1556 0176 27       		.uleb128 0x27
 1557 0177 0C       		.uleb128 0xc
 1558 0178 11       		.uleb128 0x11
 1559 0179 01       		.uleb128 0x1
 1560 017a 12       		.uleb128 0x12
 1561 017b 01       		.uleb128 0x1
 1562 017c 40       		.uleb128 0x40
 1563 017d 0A       		.uleb128 0xa
 1564 017e 9742     		.uleb128 0x2117
 1565 0180 0C       		.uleb128 0xc
 1566 0181 01       		.uleb128 0x1
 1567 0182 13       		.uleb128 0x13
 1568 0183 00       		.byte	0
 1569 0184 00       		.byte	0
 1570 0185 1B       		.uleb128 0x1b
 1571 0186 34       		.uleb128 0x34
 1572 0187 00       		.byte	0
 1573 0188 03       		.uleb128 0x3
 1574 0189 08       		.uleb128 0x8
 1575 018a 3A       		.uleb128 0x3a
 1576 018b 0B       		.uleb128 0xb
 1577 018c 3B       		.uleb128 0x3b
 1578 018d 05       		.uleb128 0x5
 1579 018e 39       		.uleb128 0x39
 1580 018f 0B       		.uleb128 0xb
 1581 0190 49       		.uleb128 0x49
 1582 0191 13       		.uleb128 0x13
 1583 0192 02       		.uleb128 0x2
 1584 0193 06       		.uleb128 0x6
 1585 0194 B742     		.uleb128 0x2137
 1586 0196 06       		.uleb128 0x6
 1587 0197 00       		.byte	0
 1588 0198 00       		.byte	0
 1589 0199 1C       		.uleb128 0x1c
 1590 019a 34       		.uleb128 0x34
 1591 019b 00       		.byte	0
 1592 019c 03       		.uleb128 0x3
 1593 019d 0E       		.uleb128 0xe
 1594 019e 3A       		.uleb128 0x3a
 1595 019f 0B       		.uleb128 0xb
 1596 01a0 3B       		.uleb128 0x3b
 1597 01a1 05       		.uleb128 0x5
 1598 01a2 39       		.uleb128 0x39
 1599 01a3 0B       		.uleb128 0xb
 1600 01a4 49       		.uleb128 0x49
 1601 01a5 13       		.uleb128 0x13
 1602 01a6 02       		.uleb128 0x2
 1603 01a7 06       		.uleb128 0x6
 1604 01a8 B742     		.uleb128 0x2137
 1605 01aa 06       		.uleb128 0x6
 1606 01ab 00       		.byte	0
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 49


 1607 01ac 00       		.byte	0
 1608 01ad 1D       		.uleb128 0x1d
 1609 01ae 2E       		.uleb128 0x2e
 1610 01af 01       		.byte	0x1
 1611 01b0 3F       		.uleb128 0x3f
 1612 01b1 0C       		.uleb128 0xc
 1613 01b2 03       		.uleb128 0x3
 1614 01b3 0E       		.uleb128 0xe
 1615 01b4 3A       		.uleb128 0x3a
 1616 01b5 0B       		.uleb128 0xb
 1617 01b6 3B       		.uleb128 0x3b
 1618 01b7 0B       		.uleb128 0xb
 1619 01b8 39       		.uleb128 0x39
 1620 01b9 0B       		.uleb128 0xb
 1621 01ba 27       		.uleb128 0x27
 1622 01bb 0C       		.uleb128 0xc
 1623 01bc 11       		.uleb128 0x11
 1624 01bd 01       		.uleb128 0x1
 1625 01be 12       		.uleb128 0x12
 1626 01bf 01       		.uleb128 0x1
 1627 01c0 40       		.uleb128 0x40
 1628 01c1 06       		.uleb128 0x6
 1629 01c2 9742     		.uleb128 0x2117
 1630 01c4 0C       		.uleb128 0xc
 1631 01c5 00       		.byte	0
 1632 01c6 00       		.byte	0
 1633 01c7 1E       		.uleb128 0x1e
 1634 01c8 1D       		.uleb128 0x1d
 1635 01c9 01       		.byte	0x1
 1636 01ca 31       		.uleb128 0x31
 1637 01cb 13       		.uleb128 0x13
 1638 01cc 52       		.uleb128 0x52
 1639 01cd 01       		.uleb128 0x1
 1640 01ce B842     		.uleb128 0x2138
 1641 01d0 0B       		.uleb128 0xb
 1642 01d1 55       		.uleb128 0x55
 1643 01d2 06       		.uleb128 0x6
 1644 01d3 58       		.uleb128 0x58
 1645 01d4 0B       		.uleb128 0xb
 1646 01d5 59       		.uleb128 0x59
 1647 01d6 05       		.uleb128 0x5
 1648 01d7 57       		.uleb128 0x57
 1649 01d8 0B       		.uleb128 0xb
 1650 01d9 00       		.byte	0
 1651 01da 00       		.byte	0
 1652 01db 1F       		.uleb128 0x1f
 1653 01dc 1D       		.uleb128 0x1d
 1654 01dd 01       		.byte	0x1
 1655 01de 31       		.uleb128 0x31
 1656 01df 13       		.uleb128 0x13
 1657 01e0 52       		.uleb128 0x52
 1658 01e1 01       		.uleb128 0x1
 1659 01e2 B842     		.uleb128 0x2138
 1660 01e4 0B       		.uleb128 0xb
 1661 01e5 11       		.uleb128 0x11
 1662 01e6 01       		.uleb128 0x1
 1663 01e7 12       		.uleb128 0x12
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 50


 1664 01e8 01       		.uleb128 0x1
 1665 01e9 58       		.uleb128 0x58
 1666 01ea 0B       		.uleb128 0xb
 1667 01eb 59       		.uleb128 0x59
 1668 01ec 05       		.uleb128 0x5
 1669 01ed 57       		.uleb128 0x57
 1670 01ee 0B       		.uleb128 0xb
 1671 01ef 00       		.byte	0
 1672 01f0 00       		.byte	0
 1673 01f1 20       		.uleb128 0x20
 1674 01f2 34       		.uleb128 0x34
 1675 01f3 00       		.byte	0
 1676 01f4 31       		.uleb128 0x31
 1677 01f5 13       		.uleb128 0x13
 1678 01f6 02       		.uleb128 0x2
 1679 01f7 0A       		.uleb128 0xa
 1680 01f8 00       		.byte	0
 1681 01f9 00       		.byte	0
 1682 01fa 00       		.byte	0
 1683              		.section	.debug_loc,"",%progbits
 1684              	.Ldebug_loc0:
 1685              	.LVUS1:
 1686 0000 02       		.uleb128 .LVU85
 1687 0001 00       		.uleb128 .LVU87
 1688 0002 00       		.uleb128 .LVU87
 1689 0003 00       		.uleb128 .LVU89
 1690 0004 00       		.uleb128 .LVU89
 1691 0005 00       		.uleb128 .LVU90
 1692 0006 00       		.uleb128 .LVU98
 1693 0007 00       		.uleb128 .LVU101
 1694              	.LLST1:
 1695 0008 F0000000 		.4byte	.LVL0-.Ltext0
 1696 000c F4000000 		.4byte	.LVL1-.Ltext0
 1697 0010 0200     		.2byte	0x2
 1698 0012 30       		.byte	0x30
 1699 0013 9F       		.byte	0x9f
 1700 0014 F4000000 		.4byte	.LVL1-.Ltext0
 1701 0018 F8000000 		.4byte	.LVL2-.Ltext0
 1702 001c 0500     		.2byte	0x5
 1703 001e 73       		.byte	0x73
 1704 001f 00       		.sleb128 0
 1705 0020 3C       		.byte	0x3c
 1706 0021 1A       		.byte	0x1a
 1707 0022 9F       		.byte	0x9f
 1708 0023 F8000000 		.4byte	.LVL2-.Ltext0
 1709 0027 FC000000 		.4byte	.LVL3-.Ltext0
 1710 002b 0100     		.2byte	0x1
 1711 002d 53       		.byte	0x53
 1712 002e 0C010000 		.4byte	.LVL5-.Ltext0
 1713 0032 14010000 		.4byte	.LVL6-.Ltext0
 1714 0036 0100     		.2byte	0x1
 1715 0038 51       		.byte	0x51
 1716 0039 00000000 		.4byte	0
 1717 003d 00000000 		.4byte	0
 1718              	.LVUS2:
 1719 0041 02       		.uleb128 .LVU85
 1720 0042 00       		.uleb128 .LVU93
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 51


 1721 0043 00       		.uleb128 .LVU101
 1722 0044 00       		.uleb128 .LVU103
 1723 0045 00       		.uleb128 .LVU103
 1724 0046 00       		.uleb128 .LVU107
 1725 0047 00       		.uleb128 .LVU109
 1726 0048 00       		.uleb128 .LVU114
 1727 0049 00       		.uleb128 .LVU115
 1728 004a 00       		.uleb128 0
 1729              	.LLST2:
 1730 004b F0000000 		.4byte	.LVL0-.Ltext0
 1731 004f 00010000 		.4byte	.LVL4-.Ltext0
 1732 0053 0200     		.2byte	0x2
 1733 0055 30       		.byte	0x30
 1734 0056 9F       		.byte	0x9f
 1735 0057 14010000 		.4byte	.LVL6-.Ltext0
 1736 005b 16010000 		.4byte	.LVL7-.Ltext0
 1737 005f 0200     		.2byte	0x2
 1738 0061 30       		.byte	0x30
 1739 0062 9F       		.byte	0x9f
 1740 0063 16010000 		.4byte	.LVL7-.Ltext0
 1741 0067 1C010000 		.4byte	.LVL9-.Ltext0
 1742 006b 0700     		.2byte	0x7
 1743 006d 71       		.byte	0x71
 1744 006e 00       		.sleb128 0
 1745 006f 4E       		.byte	0x4e
 1746 0070 41       		.byte	0x41
 1747 0071 24       		.byte	0x24
 1748 0072 1A       		.byte	0x1a
 1749 0073 9F       		.byte	0x9f
 1750 0074 22010000 		.4byte	.LVL11-.Ltext0
 1751 0078 28010000 		.4byte	.LVL12-.Ltext0
 1752 007c 0100     		.2byte	0x1
 1753 007e 51       		.byte	0x51
 1754 007f 2A010000 		.4byte	.LVL13-.Ltext0
 1755 0083 44010000 		.4byte	.LFE30-.Ltext0
 1756 0087 0100     		.2byte	0x1
 1757 0089 51       		.byte	0x51
 1758 008a 00000000 		.4byte	0
 1759 008e 00000000 		.4byte	0
 1760              	.LVUS3:
 1761 0092 02       		.uleb128 .LVU85
 1762 0093 00       		.uleb128 .LVU93
 1763 0094 00       		.uleb128 .LVU101
 1764 0095 00       		.uleb128 .LVU105
 1765 0096 00       		.uleb128 .LVU105
 1766 0097 00       		.uleb128 .LVU108
 1767              	.LLST3:
 1768 0098 F0000000 		.4byte	.LVL0-.Ltext0
 1769 009c 00010000 		.4byte	.LVL4-.Ltext0
 1770 00a0 0200     		.2byte	0x2
 1771 00a2 30       		.byte	0x30
 1772 00a3 9F       		.byte	0x9f
 1773 00a4 14010000 		.4byte	.LVL6-.Ltext0
 1774 00a8 18010000 		.4byte	.LVL8-.Ltext0
 1775 00ac 0200     		.2byte	0x2
 1776 00ae 30       		.byte	0x30
 1777 00af 9F       		.byte	0x9f
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 52


 1778 00b0 18010000 		.4byte	.LVL8-.Ltext0
 1779 00b4 1E010000 		.4byte	.LVL10-.Ltext0
 1780 00b8 0700     		.2byte	0x7
 1781 00ba 70       		.byte	0x70
 1782 00bb 00       		.sleb128 0
 1783 00bc 40       		.byte	0x40
 1784 00bd 3C       		.byte	0x3c
 1785 00be 24       		.byte	0x24
 1786 00bf 1A       		.byte	0x1a
 1787 00c0 9F       		.byte	0x9f
 1788 00c1 00000000 		.4byte	0
 1789 00c5 00000000 		.4byte	0
 1790              	.LLST0:
 1791 00c9 00000000 		.4byte	.LFB29-.Ltext0
 1792 00cd 04000000 		.4byte	.LCFI0-.Ltext0
 1793 00d1 0200     		.2byte	0x2
 1794 00d3 7D       		.byte	0x7d
 1795 00d4 00       		.sleb128 0
 1796 00d5 04000000 		.4byte	.LCFI0-.Ltext0
 1797 00d9 DC000000 		.4byte	.LCFI1-.Ltext0
 1798 00dd 0200     		.2byte	0x2
 1799 00df 7D       		.byte	0x7d
 1800 00e0 08       		.sleb128 8
 1801 00e1 DC000000 		.4byte	.LCFI1-.Ltext0
 1802 00e5 F0000000 		.4byte	.LFE29-.Ltext0
 1803 00e9 0200     		.2byte	0x2
 1804 00eb 7D       		.byte	0x7d
 1805 00ec 00       		.sleb128 0
 1806 00ed 00000000 		.4byte	0
 1807 00f1 00000000 		.4byte	0
 1808              		.section	.debug_aranges,"",%progbits
 1809 0000 1C000000 		.4byte	0x1c
 1810 0004 0200     		.2byte	0x2
 1811 0006 00000000 		.4byte	.Ldebug_info0
 1812 000a 04       		.byte	0x4
 1813 000b 00       		.byte	0
 1814 000c 0000     		.2byte	0
 1815 000e 0000     		.2byte	0
 1816 0010 00000000 		.4byte	.Ltext0
 1817 0014 44010000 		.4byte	.Letext0-.Ltext0
 1818 0018 00000000 		.4byte	0
 1819 001c 00000000 		.4byte	0
 1820              		.section	.debug_ranges,"",%progbits
 1821              	.Ldebug_ranges0:
 1822 0000 36000000 		.4byte	.LBB8-.Ltext0
 1823 0004 36000000 		.4byte	.LBE8-.Ltext0
 1824 0008 36000000 		.4byte	.LBB11-.Ltext0
 1825 000c D2000000 		.4byte	.LBE11-.Ltext0
 1826 0010 00000000 		.4byte	0
 1827 0014 00000000 		.4byte	0
 1828              		.section	.debug_line,"",%progbits
 1829              	.Ldebug_line0:
 1830 0000 63030000 		.section	.debug_str,"MS",%progbits,1
 1830      03007C01 
 1830      00000201 
 1830      FB0E0D00 
 1830      01010101 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 53


 1831              	.LASF44:
 1832 0000 5243435F 		.ascii	"RCC_TypeDef\000"
 1832      54797065 
 1832      44656600 
 1833              	.LASF39:
 1834 000c 41504231 		.ascii	"APB1RSTR\000"
 1834      52535452 
 1834      00
 1835              	.LASF52:
 1836 0015 443A5C53 		.ascii	"D:\\STM32_Freertos_GCC_Makefile_Win\000"
 1836      544D3332 
 1836      5F467265 
 1836      6572746F 
 1836      735F4743 
 1837              	.LASF43:
 1838 0038 42444352 		.ascii	"BDCR\000"
 1838      00
 1839              	.LASF50:
 1840 003d 474E5520 		.ascii	"GNU C17 9.2.1 20191025 (release) [ARM/arm-9-branch "
 1840      43313720 
 1840      392E322E 
 1840      31203230 
 1840      31393130 
 1841 0070 72657669 		.ascii	"revision 277599] -mcpu=cortex-m3 -mthumb -mfloat-ab"
 1841      73696F6E 
 1841      20323737 
 1841      3539395D 
 1841      202D6D63 
 1842 00a3 693D736F 		.ascii	"i=soft -march=armv7-m -g -gdwarf-2 -Os -fomit-frame"
 1842      6674202D 
 1842      6D617263 
 1842      683D6172 
 1842      6D76372D 
 1843 00d6 2D706F69 		.ascii	"-pointer\000"
 1843      6E746572 
 1843      00
 1844              	.LASF7:
 1845 00df 5F5F7569 		.ascii	"__uint32_t\000"
 1845      6E743332 
 1845      5F7400
 1846              	.LASF4:
 1847 00ea 5F5F7569 		.ascii	"__uint16_t\000"
 1847      6E743136 
 1847      5F7400
 1848              	.LASF47:
 1849 00f5 48534553 		.ascii	"HSEStatus\000"
 1849      74617475 
 1849      7300
 1850              	.LASF15:
 1851 00ff 43505549 		.ascii	"CPUID\000"
 1851      4400
 1852              	.LASF32:
 1853 0105 4B455952 		.ascii	"KEYR\000"
 1853      00
 1854              	.LASF37:
 1855 010a 43464752 		.ascii	"CFGR\000"
 1855      00
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 54


 1856              	.LASF12:
 1857 010f 75696E74 		.ascii	"uint8_t\000"
 1857      385F7400 
 1858              	.LASF28:
 1859 0117 5343425F 		.ascii	"SCB_Type\000"
 1859      54797065 
 1859      00
 1860              	.LASF42:
 1861 0120 41504231 		.ascii	"APB1ENR\000"
 1861      454E5200 
 1862              	.LASF14:
 1863 0128 75696E74 		.ascii	"uint32_t\000"
 1863      33325F74 
 1863      00
 1864              	.LASF2:
 1865 0131 73686F72 		.ascii	"short int\000"
 1865      7420696E 
 1865      7400
 1866              	.LASF16:
 1867 013b 49435352 		.ascii	"ICSR\000"
 1867      00
 1868              	.LASF33:
 1869 0140 4F50544B 		.ascii	"OPTKEYR\000"
 1869      45595200 
 1870              	.LASF9:
 1871 0148 6C6F6E67 		.ascii	"long long int\000"
 1871      206C6F6E 
 1871      6720696E 
 1871      7400
 1872              	.LASF24:
 1873 0156 42464152 		.ascii	"BFAR\000"
 1873      00
 1874              	.LASF6:
 1875 015b 6C6F6E67 		.ascii	"long int\000"
 1875      20696E74 
 1875      00
 1876              	.LASF48:
 1877 0164 706C6C6D 		.ascii	"pllmull\000"
 1877      756C6C00 
 1878              	.LASF40:
 1879 016c 41484245 		.ascii	"AHBENR\000"
 1879      4E5200
 1880              	.LASF38:
 1881 0173 41504232 		.ascii	"APB2RSTR\000"
 1881      52535452 
 1881      00
 1882              	.LASF3:
 1883 017c 5F5F7569 		.ascii	"__uint8_t\000"
 1883      6E74385F 
 1883      7400
 1884              	.LASF35:
 1885 0186 57525052 		.ascii	"WRPR\000"
 1885      00
 1886              	.LASF20:
 1887 018b 43465352 		.ascii	"CFSR\000"
 1887      00
 1888              	.LASF53:
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 55


 1889 0190 53657453 		.ascii	"SetSysClockTo72\000"
 1889      7973436C 
 1889      6F636B54 
 1889      6F373200 
 1890              	.LASF49:
 1891 01a0 706C6C73 		.ascii	"pllsource\000"
 1891      6F757263 
 1891      6500
 1892              	.LASF18:
 1893 01aa 41495243 		.ascii	"AIRCR\000"
 1893      5200
 1894              	.LASF1:
 1895 01b0 756E7369 		.ascii	"unsigned char\000"
 1895      676E6564 
 1895      20636861 
 1895      7200
 1896              	.LASF41:
 1897 01be 41504232 		.ascii	"APB2ENR\000"
 1897      454E5200 
 1898              	.LASF46:
 1899 01c6 53746172 		.ascii	"StartUpCounter\000"
 1899      74557043 
 1899      6F756E74 
 1899      657200
 1900              	.LASF0:
 1901 01d5 7369676E 		.ascii	"signed char\000"
 1901      65642063 
 1901      68617200 
 1902              	.LASF10:
 1903 01e1 6C6F6E67 		.ascii	"long long unsigned int\000"
 1903      206C6F6E 
 1903      6720756E 
 1903      7369676E 
 1903      65642069 
 1904              	.LASF19:
 1905 01f8 53484353 		.ascii	"SHCSR\000"
 1905      5200
 1906              	.LASF11:
 1907 01fe 756E7369 		.ascii	"unsigned int\000"
 1907      676E6564 
 1907      20696E74 
 1907      00
 1908              	.LASF13:
 1909 020b 75696E74 		.ascii	"uint16_t\000"
 1909      31365F74 
 1909      00
 1910              	.LASF23:
 1911 0214 4D4D4641 		.ascii	"MMFAR\000"
 1911      5200
 1912              	.LASF56:
 1913 021a 53797374 		.ascii	"SystemInit\000"
 1913      656D496E 
 1913      697400
 1914              	.LASF5:
 1915 0225 73686F72 		.ascii	"short unsigned int\000"
 1915      7420756E 
 1915      7369676E 
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 56


 1915      65642069 
 1915      6E7400
 1916              	.LASF17:
 1917 0238 56544F52 		.ascii	"VTOR\000"
 1917      00
 1918              	.LASF55:
 1919 023d 53797374 		.ascii	"SystemCoreClockUpdate\000"
 1919      656D436F 
 1919      7265436C 
 1919      6F636B55 
 1919      70646174 
 1920              	.LASF27:
 1921 0253 49534152 		.ascii	"ISAR\000"
 1921      00
 1922              	.LASF22:
 1923 0258 44465352 		.ascii	"DFSR\000"
 1923      00
 1924              	.LASF30:
 1925 025d 53797374 		.ascii	"SystemCoreClock\000"
 1925      656D436F 
 1925      7265436C 
 1925      6F636B00 
 1926              	.LASF21:
 1927 026d 48465352 		.ascii	"HFSR\000"
 1927      00
 1928              	.LASF26:
 1929 0272 4D4D4652 		.ascii	"MMFR\000"
 1929      00
 1930              	.LASF45:
 1931 0277 41484250 		.ascii	"AHBPrescTable\000"
 1931      72657363 
 1931      5461626C 
 1931      6500
 1932              	.LASF51:
 1933 0285 2E5C7374 		.ascii	".\\stlib\\CMSIS\\CM3\\DeviceSupport\\ST\\STM32F10x\\"
 1933      6C69625C 
 1933      434D5349 
 1933      535C434D 
 1933      335C4465 
 1934 02b2 73797374 		.ascii	"system_stm32f10x.c\000"
 1934      656D5F73 
 1934      746D3332 
 1934      66313078 
 1934      2E6300
 1935              	.LASF54:
 1936 02c5 53657453 		.ascii	"SetSysClock\000"
 1936      7973436C 
 1936      6F636B00 
 1937              	.LASF8:
 1938 02d1 6C6F6E67 		.ascii	"long unsigned int\000"
 1938      20756E73 
 1938      69676E65 
 1938      6420696E 
 1938      7400
 1939              	.LASF31:
 1940 02e3 52455345 		.ascii	"RESET\000"
 1940      5400
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 57


 1941              	.LASF25:
 1942 02e9 41465352 		.ascii	"AFSR\000"
 1942      00
 1943              	.LASF34:
 1944 02ee 52455345 		.ascii	"RESERVED\000"
 1944      52564544 
 1944      00
 1945              	.LASF36:
 1946 02f7 464C4153 		.ascii	"FLASH_TypeDef\000"
 1946      485F5479 
 1946      70654465 
 1946      6600
 1947              	.LASF29:
 1948 0305 49544D5F 		.ascii	"ITM_RxBuffer\000"
 1948      52784275 
 1948      66666572 
 1948      00
 1949              		.ident	"GCC: (GNU Tools for Arm Embedded Processors 9-2019-q4-major) 9.2.1 20191025 (release) [ARM
ARM GAS  C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s 			page 58


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f10x.c
C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s:76     .text:00000000 $t
C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s:84     .text:00000000 SystemInit
C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s:330    .text:000000e0 $d
C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s:337    .text:000000f0 $t
C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s:344    .text:000000f0 SystemCoreClockUpdate
C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s:460    .text:00000134 $d
C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s:478    .data:00000004 AHBPrescTable
C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s:474    .data:00000000 SystemCoreClock
C:\Users\skey\AppData\Local\Temp\ccbkWY7N.s:470    .data:00000000 $d

NO UNDEFINED SYMBOLS
