
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037240                       # Number of seconds simulated
sim_ticks                                 37240022000                       # Number of ticks simulated
final_tick                                37240022000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  75928                       # Simulator instruction rate (inst/s)
host_op_rate                                   124804                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              228224074                       # Simulator tick rate (ticks/s)
host_mem_usage                                 678024                       # Number of bytes of host memory used
host_seconds                                   163.17                       # Real time elapsed on the host
sim_insts                                    12389450                       # Number of instructions simulated
sim_ops                                      20364678                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          74048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1150464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1224512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        74048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         74048                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1157                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           17976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19133                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1988398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          30893215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              32881613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1988398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1988398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1988398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         30893215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             32881613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     17976.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001105250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               39408                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19133                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19133                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1224512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1224512                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   37239908000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19133                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1620                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    755.555556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   555.286338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   390.117222                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          175     10.80%     10.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          165     10.19%     20.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           81      5.00%     25.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           54      3.33%     29.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           42      2.59%     31.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      1.05%     32.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      0.99%     33.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      0.74%     34.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1058     65.31%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1620                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        74048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1150464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 1988398.395683010109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 30893214.832150209695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1157                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        17976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37413000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    995085500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32336.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     55356.34                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    673754750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1032498500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95665000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     35214.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53964.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        32.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     32.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17509                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    1946370.56                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5869080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3111900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66694740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         334364160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            168241200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             42408960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1671765540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        70392480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       8156023740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            10535234490                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            282.900866                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          36723703500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    132018000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     141440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  32874299000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    183315250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     242795250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   3666154500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5726280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3036000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69914880                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         369398640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            181596300                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             48753120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1839690960                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        85334880                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       8073816360                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            10695441660                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            287.202882                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          36673521500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    151209000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     156260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  32417236750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    222225250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     258642250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4034448750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      78                       # Number of BP lookups
system.cpu.branchPred.condPredicted                78                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                31                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   45                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              45                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               45                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      171115                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2208816                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2122                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41005                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6902051                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            90                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         37240022                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    12389450                       # Number of instructions committed
system.cpu.committedOps                      20364678                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      11403155                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               3.005785                       # CPI: cycles per instruction
system.cpu.ipc                               0.332692                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1498      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                16488741     80.97%     80.97% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1015      0.00%     80.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1142      0.01%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    29      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     80.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 500322      2.46%     83.44% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     83.44% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 125493      0.62%     84.06% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     84.06% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                 125754      0.62%     84.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                750531      3.69%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  183      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     88.36% # Class of committed instruction
system.cpu.op_class_0::MemRead                  35572      0.17%     88.54% # Class of committed instruction
system.cpu.op_class_0::MemWrite               2208198     10.84%     99.38% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            125810      0.62%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              384      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 20364678                       # Class of committed instruction
system.cpu.tickCycles                        35683777                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                         1556245                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 82                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1019.907451                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2166910                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781028                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.774433                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            226000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1019.907451                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996003                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          665                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5536856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5536856                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       151403                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          151403                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1234479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1234479                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1385882                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1385882                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1385882                       # number of overall hits
system.cpu.dcache.overall_hits::total         1385882                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17929                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17929                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       974103                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       974103                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       992032                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         992032                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       992032                       # number of overall misses
system.cpu.dcache.overall_misses::total        992032                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    624096000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    624096000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  26264656000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26264656000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  26888752000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26888752000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26888752000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26888752000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       169332                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       169332                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2377914                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2377914                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2377914                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2377914                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.105881                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.105881                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.441054                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.441054                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.417186                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.417186                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.417186                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.417186                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34809.303363                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34809.303363                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26962.914599                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26962.914599                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 27104.722428                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27104.722428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 27104.722428                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27104.722428                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778107                       # number of writebacks
system.cpu.dcache.writebacks::total            778107                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           26                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           26                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       210978                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       210978                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       211004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       211004                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       211004                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       211004                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17903                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17903                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       763125                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       763125                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       781028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       781028                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781028                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781028                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    585902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    585902000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20057307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20057307000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  20643209000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  20643209000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  20643209000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  20643209000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.105727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.105727                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.345527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.345527                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.328451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.328451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.328451                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.328451                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32726.470424                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32726.470424                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 26283.121376                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26283.121376                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26430.818101                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26430.818101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26430.818101                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26430.818101                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780004                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           765.359061                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6902050                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1176                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5869.090136                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   765.359061                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.747421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.747421                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          854                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          618                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13805278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13805278                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      6900874                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6900874                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      6900874                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6900874                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6900874                       # number of overall hits
system.cpu.icache.overall_hits::total         6900874                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1177                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1177                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1177                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1177                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1177                       # number of overall misses
system.cpu.icache.overall_misses::total          1177                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    126190000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    126190000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    126190000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    126190000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    126190000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    126190000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6902051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6902051                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      6902051                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6902051                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6902051                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6902051                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000171                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000171                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000171                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000171                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000171                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 107213.254036                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 107213.254036                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 107213.254036                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 107213.254036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 107213.254036                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 107213.254036                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          322                       # number of writebacks
system.cpu.icache.writebacks::total               322                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1177                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1177                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1177                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1177                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1177                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1177                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    123838000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123838000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    123838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123838000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    123838000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123838000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 105214.953271                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105214.953271                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 105214.953271                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105214.953271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 105214.953271                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105214.953271                       # average overall mshr miss latency
system.cpu.icache.replacements                    322                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16886.607868                       # Cycle average of tags in use
system.l2.tags.total_refs                     1562524                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19133                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.666440                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       912.400275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15974.207593                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.027844                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.487494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.515338                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18877                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.583893                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12519333                       # Number of tag accesses
system.l2.tags.data_accesses                 12519333                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       778107                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778107                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          321                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              321                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            747028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                747028                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16024                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               763052                       # number of demand (read+write) hits
system.l2.demand_hits::total                   763071                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              763052                       # number of overall hits
system.l2.overall_hits::total                  763071                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16097                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16097                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1158                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1158                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1879                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1879                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1158                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              17976                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19134                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1158                       # number of overall misses
system.l2.overall_misses::.cpu.data             17976                       # number of overall misses
system.l2.overall_misses::total                 19134                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   2080322000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2080322000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    119904000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    119904000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    195671000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    195671000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    119904000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2275993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2395897000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    119904000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2275993000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2395897000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       778107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778107                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          321                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          321                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        763125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            763125                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1177                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        17903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         17903                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1177                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781028                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782205                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1177                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781028                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782205                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021094                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021094                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.983857                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.983857                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104954                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.983857                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023016                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024462                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.983857                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023016                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024462                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 129236.627943                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 129236.627943                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103544.041451                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103544.041451                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 104135.710484                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104135.710484                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 103544.041451                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 126612.872719                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125216.734609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103544.041451                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 126612.872719                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125216.734609                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data        16097                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16097                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1158                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1158                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1879                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1879                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1158                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         17976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19134                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1158                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        17976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19134                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1758382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1758382000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     96764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     96764000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    158091000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    158091000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     96764000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1916473000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2013237000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     96764000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1916473000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2013237000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021094                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.983857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983857                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104954                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104954                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.983857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023016                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024462                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.983857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023016                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024462                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 109236.627943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 109236.627943                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83561.312608                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83561.312608                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84135.710484                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84135.710484                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83561.312608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 106612.872719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105217.779868                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83561.312608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 106612.872719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 105217.779868                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19133                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3036                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16097                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16097                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3036                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1224512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1224512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1224512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19133                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19133    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19133                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19133000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          100600000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1562531                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       780328                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  37240022000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19079                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       778107                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          322                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           763125                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          763125                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1177                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        17903                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2342060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2344735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        95872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99784640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99880512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           782205                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000010                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003198                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 782197    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             782205                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3119389000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3528000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2343084000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
