$date
	Sat Nov  5 14:36:43 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ha_tb $end
$scope module h $end
$var wire 1 ! c $end
$var wire 3 " inp [2:0] $end
$var wire 1 # s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
b0 "
0!
$end
#20
1#
b1 "
#40
1#
b10 "
#60
0#
1!
b11 "
#80
1#
0!
b100 "
#100
0#
1!
b101 "
#120
b110 "
#140
