Protel Design System Design Rule Check
PCB File : C:\Users\ADAK\Desktop\GbE_Interface_Adapter_V4\GbE_Interface_Adapter_V4\GbE_Interface_Adapter.PcbDoc
Date     : 2.09.2024
Time     : 09:06:44

Processing Rule : Clearance Constraint (Gap=1.016mm) (InNet('SHIELD')),(All)
   Violation between Clearance Constraint: (0.5mm < 1.016mm) Between Pad R15-1(16.65mm,4.45mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R15-2(15.65mm,4.45mm) on Bottom Layer And Track (16.65mm,4.45mm)(18.75mm,4.45mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.5mm < 1.016mm) Between Pad R22-1(16.65mm,36.45mm) on Bottom Layer And Region (0 hole(s)) Bottom Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R22-2(15.65mm,36.45mm) on Bottom Layer And Track (16.65mm,36.45mm)(18.75mm,36.45mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Region (0 hole(s)) Bottom Layer And Track (16.65mm,36.45mm)(18.75mm,36.45mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Region (0 hole(s)) Bottom Layer And Track (16.65mm,4.45mm)(18.75mm,4.45mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.504mm < 1.016mm) Between Split Plane  (GND) on GND And Split Plane  (SHIELD) on GND 
Rule Violations :7

Processing Rule : Clearance Constraint (Gap=0.102mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.305mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNet('SHIELD_USB')),(OnLayer('Keep-Out Layer'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.254mm) (InNet('SHIELD')),(OnLayer('Keep-Out Layer'))
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=1.016mm) (InNet('SHIELD_USB')),(All)
   Violation between Clearance Constraint: (0.814mm < 1.016mm) Between Pad C10-1(62.35mm,28.35mm) on Top Layer And Pad R18-2(61.1mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.846mm < 1.016mm) Between Pad C10-1(62.35mm,28.35mm) on Top Layer And Track (59.95mm,28.35mm)(60.85mm,28.35mm) on Top Layer 
   Violation between Clearance Constraint: (0.948mm < 1.016mm) Between Pad C10-1(62.35mm,28.35mm) on Top Layer And Track (60.2mm,29.6mm)(61.1mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.814mm < 1.016mm) Between Pad C10-2(60.85mm,28.35mm) on Top Layer And Pad R18-1(62.1mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.948mm < 1.016mm) Between Pad C10-2(60.85mm,28.35mm) on Top Layer And Track (62.1mm,29.6mm)(63mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.762mm < 1.016mm) Between Pad C10-2(60.85mm,28.35mm) on Top Layer And Track (62.266mm,28.284mm)(63.166mm,28.284mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R16-1(62.1mm,8mm) on Top Layer And Track (60.2mm,8mm)(61.1mm,8mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R16-2(61.1mm,8mm) on Top Layer And Track (62.1mm,8mm)(63mm,8mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R17-1(62.1mm,11.5mm) on Bottom Layer And Track (61.1mm,10.6mm)(61.1mm,11.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.808mm < 1.016mm) Between Pad R17-1(62.1mm,11.5mm) on Bottom Layer And Via (61.1mm,10.6mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R17-2(61.1mm,11.5mm) on Bottom Layer And Track (62.1mm,11.5mm)(63.2mm,11.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.64mm < 1.016mm) Between Pad R18-1(62.1mm,29.6mm) on Top Layer And Pad R19-2(61.1mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R18-1(62.1mm,29.6mm) on Top Layer And Track (60.2mm,29.6mm)(61.1mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.772mm < 1.016mm) Between Pad R18-1(62.1mm,29.6mm) on Top Layer And Track (60.2mm,30.6mm)(61.1mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.64mm < 1.016mm) Between Pad R18-2(61.1mm,29.6mm) on Top Layer And Pad R19-1(62.1mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R18-2(61.1mm,29.6mm) on Top Layer And Track (62.1mm,29.6mm)(63mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.772mm < 1.016mm) Between Pad R18-2(61.1mm,29.6mm) on Top Layer And Track (62.1mm,30.6mm)(63mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.64mm < 1.016mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Pad R21-1(61.1mm,31.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.772mm < 1.016mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Track (60.2mm,29.6mm)(61.1mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Track (60.2mm,30.6mm)(61.1mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.772mm < 1.016mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Track (60.2mm,31.6mm)(61.1mm,31.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.64mm < 1.016mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Pad R21-2(62.1mm,31.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.772mm < 1.016mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Track (62.1mm,29.6mm)(63mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Track (62.1mm,30.6mm)(63mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.772mm < 1.016mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Track (62.1mm,31.6mm)(63mm,31.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R20-1(61.1mm,9.5mm) on Top Layer And Track (62.1mm,9.5mm)(63mm,9.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R20-2(62.1mm,9.5mm) on Top Layer And Track (60.2mm,9.5mm)(61.1mm,9.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.944mm < 1.016mm) Between Pad R20-2(62.1mm,9.5mm) on Top Layer And Via (61.1mm,10.6mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.772mm < 1.016mm) Between Pad R21-1(61.1mm,31.6mm) on Top Layer And Track (62.1mm,30.6mm)(63mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R21-1(61.1mm,31.6mm) on Top Layer And Track (62.1mm,31.6mm)(63mm,31.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.772mm < 1.016mm) Between Pad R21-2(62.1mm,31.6mm) on Top Layer And Track (60.2mm,30.6mm)(61.1mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.496mm < 1.016mm) Between Pad R21-2(62.1mm,31.6mm) on Top Layer And Track (60.2mm,31.6mm)(61.1mm,31.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.946mm < 1.016mm) Between Pad R3-1(62.35mm,26.85mm) on Top Layer And Track (59.95mm,26.85mm)(60.85mm,26.85mm) on Top Layer 
   Violation between Clearance Constraint: (0.504mm < 1.016mm) Between Split Plane  (GND) on GND And Split Plane  (SHIELD_USB) on GND 
   Violation between Clearance Constraint: (0.91mm < 1.016mm) Between Track (59.95mm,28.35mm)(60.85mm,28.35mm) on Top Layer And Track (62.266mm,28.284mm)(63.166mm,28.284mm) on Top Layer 
   Violation between Clearance Constraint: (0.492mm < 1.016mm) Between Track (60.2mm,29.6mm)(61.1mm,29.6mm) on Top Layer And Track (62.1mm,29.6mm)(63mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.906mm < 1.016mm) Between Track (60.2mm,29.6mm)(61.1mm,29.6mm) on Top Layer And Track (62.1mm,30.6mm)(63mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.906mm < 1.016mm) Between Track (60.2mm,30.6mm)(61.1mm,30.6mm) on Top Layer And Track (62.1mm,29.6mm)(63mm,29.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.492mm < 1.016mm) Between Track (60.2mm,30.6mm)(61.1mm,30.6mm) on Top Layer And Track (62.1mm,30.6mm)(63mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.906mm < 1.016mm) Between Track (60.2mm,30.6mm)(61.1mm,30.6mm) on Top Layer And Track (62.1mm,31.6mm)(63mm,31.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.906mm < 1.016mm) Between Track (60.2mm,31.6mm)(61.1mm,31.6mm) on Top Layer And Track (62.1mm,30.6mm)(63mm,30.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.492mm < 1.016mm) Between Track (60.2mm,31.6mm)(61.1mm,31.6mm) on Top Layer And Track (62.1mm,31.6mm)(63mm,31.6mm) on Top Layer 
   Violation between Clearance Constraint: (0.492mm < 1.016mm) Between Track (60.2mm,8mm)(61.1mm,8mm) on Top Layer And Track (62.1mm,8mm)(63mm,8mm) on Top Layer 
   Violation between Clearance Constraint: (0.492mm < 1.016mm) Between Track (60.2mm,9.5mm)(61.1mm,9.5mm) on Top Layer And Track (62.1mm,9.5mm)(63mm,9.5mm) on Top Layer 
   Violation between Clearance Constraint: (0.492mm < 1.016mm) Between Track (61.1mm,10.6mm)(61.1mm,11.5mm) on Bottom Layer And Track (62.1mm,11.5mm)(63.2mm,11.5mm) on Bottom Layer 
   Violation between Clearance Constraint: (0.939mm < 1.016mm) Between Track (62.1mm,11.5mm)(63.2mm,11.5mm) on Bottom Layer And Via (61.1mm,10.6mm) from Top Layer to Bottom Layer 
Rule Violations :46

Processing Rule : Clearance Constraint (Gap=0.102mm) (InDifferentialPairClass('USB2') OR InDifferentialPairClass('USB3')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.102mm) (InDifferentialPairClass('ETH')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Isolated copper: Split Plane  (GND) on GND. Dead copper detected. Copper area is : 1.293 sq. mm
Rule Violations :1

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.152mm) (Max=1.27mm) (Preferred=0.152mm) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1.27mm) (Preferred=0.762mm) (InNet('VBUS'))
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
   Violation between Starved Thermal on GND: Pad X1-B1(62.17mm,22.35mm) on Multi-Layer. Blocked 3 out of 4 entries.
   Violation between Starved Thermal on PWR/GND: Pad X1-B1(62.17mm,22.35mm) on Multi-Layer. Blocked 3 out of 4 entries.
   Violation between Starved Thermal on GND: Pad X1-B1(62.17mm,23.15mm) on Multi-Layer. Only 44% copper is connected to the hole.
   Violation between Starved Thermal on PWR/GND: Pad X1-B1(62.17mm,23.15mm) on Multi-Layer. Blocked 2 out of 4 entries.
   Violation between Starved Thermal on GND: Pad X1-B12(62.17mm,17.55mm) on Multi-Layer. Only 48% copper is connected to the hole.
   Violation between Starved Thermal on PWR/GND: Pad X1-B12(62.17mm,17.55mm) on Multi-Layer. Blocked 2 out of 4 entries.
   Violation between Starved Thermal on GND: Pad X1-B12(62.17mm,18.35mm) on Multi-Layer. Blocked 2 out of 4 entries.
   Violation between Starved Thermal on PWR/GND: Pad X1-B12(62.17mm,18.35mm) on Multi-Layer. Blocked 3 out of 4 entries.
Rule Violations :8

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (IsVia)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-1(56.8mm,18.15mm) on Top Layer And Pad D1-5(55.85mm,18.55mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-1(56.8mm,18.15mm) on Top Layer And Pad D1-6(55.85mm,18.15mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-2(56.8mm,18.55mm) on Top Layer And Pad D1-4(55.85mm,18.95mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-2(56.8mm,18.55mm) on Top Layer And Pad D1-5(55.85mm,18.55mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-2(56.8mm,18.55mm) on Top Layer And Pad D1-6(55.85mm,18.15mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-3(56.8mm,18.95mm) on Top Layer And Pad D1-4(55.85mm,18.95mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D1-3(56.8mm,18.95mm) on Top Layer And Pad D1-5(55.85mm,18.55mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D4-1(56.8mm,22.05mm) on Top Layer And Pad D4-5(55.85mm,22.45mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D4-1(56.8mm,22.05mm) on Top Layer And Pad D4-6(55.85mm,22.05mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D4-2(56.8mm,22.45mm) on Top Layer And Pad D4-4(55.85mm,22.85mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D4-2(56.8mm,22.45mm) on Top Layer And Pad D4-5(55.85mm,22.45mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D4-2(56.8mm,22.45mm) on Top Layer And Pad D4-6(55.85mm,22.05mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D4-3(56.8mm,22.85mm) on Top Layer And Pad D4-4(55.85mm,22.85mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D4-3(56.8mm,22.85mm) on Top Layer And Pad D4-5(55.85mm,22.45mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D5-1(56.8mm,16.1mm) on Top Layer And Pad D5-5(55.85mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D5-1(56.8mm,16.1mm) on Top Layer And Pad D5-6(55.85mm,16.1mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D5-2(56.8mm,16.5mm) on Top Layer And Pad D5-4(55.85mm,16.9mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D5-2(56.8mm,16.5mm) on Top Layer And Pad D5-5(55.85mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D5-2(56.8mm,16.5mm) on Top Layer And Pad D5-6(55.85mm,16.1mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D5-3(56.8mm,16.9mm) on Top Layer And Pad D5-4(55.85mm,16.9mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D5-3(56.8mm,16.9mm) on Top Layer And Pad D5-5(55.85mm,16.5mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D6-1(22.45mm,25.7mm) on Top Layer And Pad D6-9(23.4mm,25.3mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D6-2(22.45mm,24.8mm) on Top Layer And Pad D6-8(23.4mm,24.4mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Pad D6-2(22.45mm,24.8mm) on Top Layer And Pad D6-9(23.4mm,25.3mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D6-3(22.45mm,24mm) on Top Layer And Pad D6-7(23.4mm,23.6mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D6-3(22.45mm,24mm) on Top Layer And Pad D6-8(23.4mm,24.4mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Pad D6-4(22.45mm,23.2mm) on Top Layer And Pad D6-6(23.4mm,22.7mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D6-4(22.45mm,23.2mm) on Top Layer And Pad D6-7(23.4mm,23.6mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D6-5(22.45mm,22.3mm) on Top Layer And Pad D6-6(23.4mm,22.7mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D7-1(22.45mm,20.7mm) on Top Layer And Pad D7-9(23.4mm,20.3mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D7-2(22.45mm,19.8mm) on Top Layer And Pad D7-8(23.4mm,19.4mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Pad D7-2(22.45mm,19.8mm) on Top Layer And Pad D7-9(23.4mm,20.3mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D7-3(22.45mm,19mm) on Top Layer And Pad D7-7(23.4mm,18.6mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D7-3(22.45mm,19mm) on Top Layer And Pad D7-8(23.4mm,19.4mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.176mm < 0.254mm) Between Pad D7-4(22.45mm,18.2mm) on Top Layer And Pad D7-6(23.4mm,17.7mm) on Top Layer [Top Solder] Mask Sliver [0.176mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D7-4(22.45mm,18.2mm) on Top Layer And Pad D7-7(23.4mm,18.6mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad D7-5(22.45mm,17.3mm) on Top Layer And Pad D7-6(23.4mm,17.7mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad IC1-1(42.55mm,4.8mm) on Top Layer And Pad IC1-2(43.5mm,4.8mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad IC1-2(43.5mm,4.8mm) on Top Layer And Pad IC1-3(44.45mm,4.8mm) on Top Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-1(34.146mm,24mm) on Top Layer And Pad IC2-2(34.146mm,23.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.254mm) Between Pad IC2-1(34.146mm,24mm) on Top Layer And Pad IC2-48(34.8mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-1(34.146mm,24mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-10(34.146mm,19.5mm) on Top Layer And Pad IC2-11(34.146mm,19mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-10(34.146mm,19.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-10(34.146mm,19.5mm) on Top Layer And Pad IC2-9(34.146mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-11(34.146mm,19mm) on Top Layer And Pad IC2-12(34.146mm,18.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-11(34.146mm,19mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.254mm) Between Pad IC2-12(34.146mm,18.5mm) on Top Layer And Pad IC2-13(34.8mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-12(34.146mm,18.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-13(34.8mm,17.846mm) on Top Layer And Pad IC2-14(35.3mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-13(34.8mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-14(35.3mm,17.846mm) on Top Layer And Pad IC2-15(35.8mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-14(35.3mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-15(35.8mm,17.846mm) on Top Layer And Pad IC2-16(36.3mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-15(35.8mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-16(36.3mm,17.846mm) on Top Layer And Pad IC2-17(36.8mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-16(36.3mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-17(36.8mm,17.846mm) on Top Layer And Pad IC2-18(37.3mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-17(36.8mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-18(37.3mm,17.846mm) on Top Layer And Pad IC2-19(37.8mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-18(37.3mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-19(37.8mm,17.846mm) on Top Layer And Pad IC2-20(38.3mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-19(37.8mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-2(34.146mm,23.5mm) on Top Layer And Pad IC2-3(34.146mm,23mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-2(34.146mm,23.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-20(38.3mm,17.846mm) on Top Layer And Pad IC2-21(38.8mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-20(38.3mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-21(38.8mm,17.846mm) on Top Layer And Pad IC2-22(39.3mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-21(38.8mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-22(39.3mm,17.846mm) on Top Layer And Pad IC2-23(39.8mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-22(39.3mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-23(39.8mm,17.846mm) on Top Layer And Pad IC2-24(40.3mm,17.846mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-23(39.8mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.254mm) Between Pad IC2-24(40.3mm,17.846mm) on Top Layer And Pad IC2-25(40.954mm,18.5mm) on Top Layer [Top Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-24(40.3mm,17.846mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-25(40.954mm,18.5mm) on Top Layer And Pad IC2-26(40.954mm,19mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-25(40.954mm,18.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-26(40.954mm,19mm) on Top Layer And Pad IC2-27(40.954mm,19.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-26(40.954mm,19mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-27(40.954mm,19.5mm) on Top Layer And Pad IC2-28(40.954mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-27(40.954mm,19.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-28(40.954mm,20mm) on Top Layer And Pad IC2-29(40.954mm,20.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-28(40.954mm,20mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-29(40.954mm,20.5mm) on Top Layer And Pad IC2-30(40.954mm,21mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-29(40.954mm,20.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-3(34.146mm,23mm) on Top Layer And Pad IC2-4(34.146mm,22.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-3(34.146mm,23mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-30(40.954mm,21mm) on Top Layer And Pad IC2-31(40.954mm,21.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-30(40.954mm,21mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-31(40.954mm,21.5mm) on Top Layer And Pad IC2-32(40.954mm,22mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-31(40.954mm,21.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-32(40.954mm,22mm) on Top Layer And Pad IC2-33(40.954mm,22.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-32(40.954mm,22mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-33(40.954mm,22.5mm) on Top Layer And Pad IC2-34(40.954mm,23mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-33(40.954mm,22.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-34(40.954mm,23mm) on Top Layer And Pad IC2-35(40.954mm,23.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-34(40.954mm,23mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-35(40.954mm,23.5mm) on Top Layer And Pad IC2-36(40.954mm,24mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-35(40.954mm,23.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.029mm < 0.254mm) Between Pad IC2-36(40.954mm,24mm) on Top Layer And Pad IC2-37(40.3mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.029mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-36(40.954mm,24mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-37(40.3mm,24.654mm) on Top Layer And Pad IC2-38(39.8mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-37(40.3mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-38(39.8mm,24.654mm) on Top Layer And Pad IC2-39(39.3mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-38(39.8mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-39(39.3mm,24.654mm) on Top Layer And Pad IC2-40(38.8mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-39(39.3mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-4(34.146mm,22.5mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-4(34.146mm,22.5mm) on Top Layer And Pad IC2-5(34.146mm,22mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-40(38.8mm,24.654mm) on Top Layer And Pad IC2-41(38.3mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-40(38.8mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-41(38.3mm,24.654mm) on Top Layer And Pad IC2-42(37.8mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-41(38.3mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-42(37.8mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-44(36.8mm,24.654mm) on Top Layer And Pad IC2-45(36.3mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-44(36.8mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-45(36.3mm,24.654mm) on Top Layer And Pad IC2-46(35.8mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-45(36.3mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-46(35.8mm,24.654mm) on Top Layer And Pad IC2-47(35.3mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-46(35.8mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-47(35.3mm,24.654mm) on Top Layer And Pad IC2-48(34.8mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-47(35.3mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-48(34.8mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-49(37.55mm,21.25mm) on Top Layer And Pad IC2-5(34.146mm,22mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-49(37.55mm,21.25mm) on Top Layer And Pad IC2-6(34.146mm,21.5mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-49(37.55mm,21.25mm) on Top Layer And Pad IC2-7(34.146mm,21mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-49(37.55mm,21.25mm) on Top Layer And Pad IC2-8(34.146mm,20.5mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-49(37.55mm,21.25mm) on Top Layer And Pad IC2-9(34.146mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-5(34.146mm,22mm) on Top Layer And Pad IC2-6(34.146mm,21.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-6(34.146mm,21.5mm) on Top Layer And Pad IC2-7(34.146mm,21mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-7(34.146mm,21mm) on Top Layer And Pad IC2-8(34.146mm,20.5mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-8(34.146mm,20.5mm) on Top Layer And Pad IC2-9(34.146mm,20mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad L2-1(52.875mm,19.75mm) on Top Layer And Pad L2-4(52.875mm,20.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad L2-2(51.825mm,19.75mm) on Top Layer And Pad L2-3(51.825mm,20.5mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad L3-1(53.025mm,21.825mm) on Top Layer And Pad L3-4(53.025mm,22.575mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.097mm < 0.254mm) Between Pad L3-2(51.975mm,21.825mm) on Top Layer And Pad L3-3(51.975mm,22.575mm) on Top Layer [Top Solder] Mask Sliver [0.097mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad L5-1(52.5mm,16.95mm) on Top Layer And Pad L5-4(52.5mm,17.95mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad L5-2(49.8mm,16.95mm) on Top Layer And Pad L5-3(49.8mm,17.95mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R18-1(62.1mm,29.6mm) on Top Layer And Pad R19-1(62.1mm,30.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R18-2(61.1mm,29.6mm) on Top Layer And Pad R19-2(61.1mm,30.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Pad R21-2(62.1mm,31.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Pad R21-1(61.1mm,31.6mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A1(60.92mm,17.6mm) on Top Layer And Pad X1-B12(62.17mm,17.55mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A10(60.92mm,22.1mm) on Top Layer And Pad X1-B1(62.17mm,22.35mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad X1-A10(60.92mm,22.1mm) on Top Layer And Pad X1-B4(62.17mm,21.55mm) on Multi-Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A11(60.92mm,22.6mm) on Top Layer And Pad X1-B1(62.17mm,22.35mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad X1-A11(60.92mm,22.6mm) on Top Layer And Pad X1-B1(62.17mm,23.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A12(60.92mm,23.1mm) on Top Layer And Pad X1-B1(62.17mm,23.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad X1-A2(60.92mm,18.1mm) on Top Layer And Pad X1-B12(62.17mm,17.55mm) on Multi-Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A2(60.92mm,18.1mm) on Top Layer And Pad X1-B12(62.17mm,18.35mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A3(60.92mm,18.6mm) on Top Layer And Pad X1-B12(62.17mm,18.35mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad X1-A3(60.92mm,18.6mm) on Top Layer And Pad X1-B9(62.17mm,19.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.254mm) Between Pad X1-A5(60.92mm,19.6mm) on Top Layer And Pad X1-B7(62.17mm,19.95mm) on Multi-Layer [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad X1-A5(60.92mm,19.6mm) on Top Layer And Pad X1-B9(62.17mm,19.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad X1-A6(60.92mm,20.1mm) on Top Layer And Pad X1-B6(62.17mm,20.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A6(60.92mm,20.1mm) on Top Layer And Pad X1-B7(62.17mm,19.95mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A7(60.92mm,20.6mm) on Top Layer And Pad X1-B6(62.17mm,20.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.251mm < 0.254mm) Between Pad X1-A7(60.92mm,20.6mm) on Top Layer And Pad X1-B7(62.17mm,19.95mm) on Multi-Layer [Top Solder] Mask Sliver [0.251mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.157mm < 0.254mm) Between Pad X1-A8(60.92mm,21.1mm) on Top Layer And Pad X1-B4(62.17mm,21.55mm) on Multi-Layer [Top Solder] Mask Sliver [0.157mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mm < 0.254mm) Between Pad X1-A8(60.92mm,21.1mm) on Top Layer And Pad X1-B6(62.17mm,20.75mm) on Multi-Layer [Top Solder] Mask Sliver [0.131mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Y1-1(46.8mm,29.65mm) on Top Layer And Pad Y1-4(45.2mm,29.65mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.247mm < 0.254mm) Between Pad Y1-2(46.8mm,31.85mm) on Top Layer And Pad Y1-3(45.2mm,31.85mm) on Top Layer [Top Solder] Mask Sliver [0.247mm]
Rule Violations :162

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (21.45mm,14mm) on Top Overlay And Pad TP1-TP(21.45mm,14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (21.45mm,14mm) on Top Overlay And Pad TP1-TP(21.45mm,14mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Arc (22.25mm,21.15mm) on Top Overlay And Pad D7-1(22.45mm,20.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.173mm < 0.254mm) Between Arc (22.25mm,26.15mm) on Top Overlay And Pad D6-1(22.45mm,25.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.173mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Arc (26.462mm,7.35mm) on Top Overlay And Pad IC3-1(27.8mm,7.355mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (27.65mm,30.25mm) on Top Overlay And Pad TP2-TP(27.65mm,30.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Arc (27.65mm,30.25mm) on Top Overlay And Pad TP2-TP(27.65mm,30.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.028mm < 0.254mm) Between Arc (42.5mm,3.755mm) on Top Overlay And Pad R2-1(42.45mm,3.1mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.028mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Arc (47.971mm,7.85mm) on Top Overlay And Pad D3-1(48.55mm,7.85mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(62.35mm,28.35mm) on Top Layer And Track (60.25mm,27.75mm)(62.95mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(62.35mm,28.35mm) on Top Layer And Track (60.25mm,28.95mm)(62.95mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-1(62.35mm,28.35mm) on Top Layer And Track (62.95mm,27.75mm)(62.95mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(60.85mm,28.35mm) on Top Layer And Track (60.25mm,27.75mm)(60.25mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(60.85mm,28.35mm) on Top Layer And Track (60.25mm,27.75mm)(62.95mm,27.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C10-2(60.85mm,28.35mm) on Top Layer And Track (60.25mm,28.95mm)(62.95mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C1-1(38.745mm,4.8mm) on Top Layer And Track (38.05mm,4.1mm)(38.05mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C1-1(38.745mm,4.8mm) on Top Layer And Track (38.05mm,4.1mm)(40.95mm,4.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C1-1(38.745mm,4.8mm) on Top Layer And Track (38.05mm,5.5mm)(40.95mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(27.05mm,12mm) on Top Layer And Track (26.45mm,11.4mm)(26.45mm,12.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(27.05mm,12mm) on Top Layer And Track (26.45mm,11.4mm)(29.15mm,11.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-1(27.05mm,12mm) on Top Layer And Track (26.45mm,12.6mm)(29.15mm,12.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(28.55mm,12mm) on Top Layer And Track (26.45mm,11.4mm)(29.15mm,11.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(28.55mm,12mm) on Top Layer And Track (26.45mm,12.6mm)(29.15mm,12.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C11-2(28.55mm,12mm) on Top Layer And Track (29.15mm,11.4mm)(29.15mm,12.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C1-2(40.255mm,4.8mm) on Top Layer And Track (38.05mm,4.1mm)(40.95mm,4.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C1-2(40.255mm,4.8mm) on Top Layer And Track (38.05mm,5.5mm)(40.95mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C1-2(40.255mm,4.8mm) on Top Layer And Track (40.95mm,4.1mm)(40.95mm,5.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(26.65mm,10mm) on Top Layer And Track (26mm,10.85mm)(29.2mm,10.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(26.65mm,10mm) on Top Layer And Track (26mm,9.15mm)(26mm,10.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-1(26.65mm,10mm) on Top Layer And Track (26mm,9.15mm)(29.2mm,9.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(28.55mm,10mm) on Top Layer And Track (26mm,10.85mm)(29.2mm,10.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(28.55mm,10mm) on Top Layer And Track (26mm,9.15mm)(29.2mm,9.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C12-2(28.55mm,10mm) on Top Layer And Track (29.2mm,9.15mm)(29.2mm,10.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(38.45mm,11.5mm) on Top Layer And Track (37.85mm,10.9mm)(37.85mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(38.45mm,11.5mm) on Top Layer And Track (37.85mm,10.9mm)(39.05mm,10.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-1(38.45mm,11.5mm) on Top Layer And Track (39.05mm,10.9mm)(39.05mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(38.45mm,13mm) on Top Layer And Track (37.85mm,10.9mm)(37.85mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(38.45mm,13mm) on Top Layer And Track (37.85mm,13.6mm)(39.05mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C13-2(38.45mm,13mm) on Top Layer And Track (39.05mm,10.9mm)(39.05mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C14-1(36.725mm,11.5mm) on Top Layer And Track (36.025mm,10.805mm)(36.025mm,13.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C14-1(36.725mm,11.5mm) on Top Layer And Track (36.025mm,10.805mm)(37.425mm,10.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C14-1(36.725mm,11.5mm) on Top Layer And Track (37.425mm,10.805mm)(37.425mm,13.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C14-2(36.725mm,13.01mm) on Top Layer And Track (36.025mm,10.805mm)(36.025mm,13.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C14-2(36.725mm,13.01mm) on Top Layer And Track (36.025mm,13.705mm)(37.425mm,13.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C14-2(36.725mm,13.01mm) on Top Layer And Track (37.425mm,10.805mm)(37.425mm,13.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(44.85mm,18mm) on Bottom Layer And Track (42.75mm,17.4mm)(45.45mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(44.85mm,18mm) on Bottom Layer And Track (42.75mm,18.6mm)(45.45mm,18.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-1(44.85mm,18mm) on Bottom Layer And Track (45.45mm,17.4mm)(45.45mm,18.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(43.35mm,18mm) on Bottom Layer And Track (42.75mm,17.4mm)(42.75mm,18.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(43.35mm,18mm) on Bottom Layer And Track (42.75mm,17.4mm)(45.45mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C15-2(43.35mm,18mm) on Bottom Layer And Track (42.75mm,18.6mm)(45.45mm,18.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(35.05mm,28mm) on Bottom Layer And Track (32.95mm,27.4mm)(35.65mm,27.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(35.05mm,28mm) on Bottom Layer And Track (32.95mm,28.6mm)(35.65mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-1(35.05mm,28mm) on Bottom Layer And Track (35.65mm,27.4mm)(35.65mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(33.55mm,28mm) on Bottom Layer And Track (32.95mm,27.4mm)(32.95mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(33.55mm,28mm) on Bottom Layer And Track (32.95mm,27.4mm)(35.65mm,27.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C16-2(33.55mm,28mm) on Bottom Layer And Track (32.95mm,28.6mm)(35.65mm,28.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(39.55mm,31mm) on Top Layer And Track (38.95mm,28.9mm)(38.95mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(39.55mm,31mm) on Top Layer And Track (38.95mm,31.6mm)(40.15mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-1(39.55mm,31mm) on Top Layer And Track (40.15mm,28.9mm)(40.15mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(39.55mm,29.5mm) on Top Layer And Track (38.95mm,28.9mm)(38.95mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(39.55mm,29.5mm) on Top Layer And Track (38.95mm,28.9mm)(40.15mm,28.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C17-2(39.55mm,29.5mm) on Top Layer And Track (40.15mm,28.9mm)(40.15mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(46.8mm,28mm) on Top Layer And Track (45.35mm,27.55mm)(47.25mm,27.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(46.8mm,28mm) on Top Layer And Track (45.35mm,28.45mm)(47.25mm,28.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-1(46.8mm,28mm) on Top Layer And Track (47.25mm,27.55mm)(47.25mm,28.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(45.8mm,28mm) on Top Layer And Track (45.35mm,27.55mm)(45.35mm,28.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(45.8mm,28mm) on Top Layer And Track (45.35mm,27.55mm)(47.25mm,27.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C18-2(45.8mm,28mm) on Top Layer And Track (45.35mm,28.45mm)(47.25mm,28.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(30.35mm,28.2mm) on Top Layer And Track (29.75mm,26.1mm)(29.75mm,28.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(30.35mm,28.2mm) on Top Layer And Track (29.75mm,28.8mm)(30.95mm,28.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-1(30.35mm,28.2mm) on Top Layer And Track (30.95mm,26.1mm)(30.95mm,28.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(30.35mm,26.7mm) on Top Layer And Track (29.75mm,26.1mm)(29.75mm,28.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(30.35mm,26.7mm) on Top Layer And Track (29.75mm,26.1mm)(30.95mm,26.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C19-2(30.35mm,26.7mm) on Top Layer And Track (30.95mm,26.1mm)(30.95mm,28.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(45.2mm,33.5mm) on Top Layer And Track (44.75mm,33.05mm)(44.75mm,33.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(45.2mm,33.5mm) on Top Layer And Track (44.75mm,33.05mm)(46.65mm,33.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-1(45.2mm,33.5mm) on Top Layer And Track (44.75mm,33.95mm)(46.65mm,33.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(46.2mm,33.5mm) on Top Layer And Track (44.75mm,33.05mm)(46.65mm,33.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(46.2mm,33.5mm) on Top Layer And Track (44.75mm,33.95mm)(46.65mm,33.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C20-2(46.2mm,33.5mm) on Top Layer And Track (46.65mm,33.05mm)(46.65mm,33.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(49.05mm,19.575mm) on Top Layer And Track (47.6mm,19.125mm)(49.5mm,19.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(49.05mm,19.575mm) on Top Layer And Track (47.6mm,20.025mm)(49.5mm,20.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-1(49.05mm,19.575mm) on Top Layer And Track (49.5mm,19.125mm)(49.5mm,20.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(7.47mm,20.55mm) on Bottom Layer And Track (5.37mm,19.95mm)(8.07mm,19.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(7.47mm,20.55mm) on Bottom Layer And Track (5.37mm,21.15mm)(8.07mm,21.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-1(7.47mm,20.55mm) on Bottom Layer And Track (8.07mm,19.95mm)(8.07mm,21.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(5.97mm,20.55mm) on Bottom Layer And Track (5.37mm,19.95mm)(5.37mm,21.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(5.97mm,20.55mm) on Bottom Layer And Track (5.37mm,19.95mm)(8.07mm,19.95mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C21-2(5.97mm,20.55mm) on Bottom Layer And Track (5.37mm,21.15mm)(8.07mm,21.15mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(48.05mm,19.575mm) on Top Layer And Track (47.6mm,19.125mm)(47.6mm,20.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(48.05mm,19.575mm) on Top Layer And Track (47.6mm,19.125mm)(49.5mm,19.125mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C2-2(48.05mm,19.575mm) on Top Layer And Track (47.6mm,20.025mm)(49.5mm,20.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(17.7mm,32.45mm) on Bottom Layer And Track (13.95mm,31.45mm)(18.35mm,31.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(17.7mm,32.45mm) on Bottom Layer And Track (13.95mm,33.45mm)(18.35mm,33.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-1(17.7mm,32.45mm) on Bottom Layer And Track (18.35mm,31.45mm)(18.35mm,33.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(14.6mm,32.45mm) on Bottom Layer And Track (13.95mm,31.45mm)(13.95mm,33.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(14.6mm,32.45mm) on Bottom Layer And Track (13.95mm,31.45mm)(18.35mm,31.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C22-2(14.6mm,32.45mm) on Bottom Layer And Track (13.95mm,33.45mm)(18.35mm,33.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(17.7mm,34.7mm) on Bottom Layer And Track (13.95mm,33.7mm)(18.35mm,33.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(17.7mm,34.7mm) on Bottom Layer And Track (13.95mm,35.7mm)(18.35mm,35.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-1(17.7mm,34.7mm) on Bottom Layer And Track (18.35mm,33.7mm)(18.35mm,35.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(14.6mm,34.7mm) on Bottom Layer And Track (13.95mm,33.7mm)(13.95mm,35.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(14.6mm,34.7mm) on Bottom Layer And Track (13.95mm,33.7mm)(18.35mm,33.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C23-2(14.6mm,34.7mm) on Bottom Layer And Track (13.95mm,35.7mm)(18.35mm,35.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad C24-1(18.252mm,33.95mm) on Top Layer And Track (13.226mm,30.45mm)(19.126mm,30.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad C24-1(18.252mm,33.95mm) on Top Layer And Track (13.226mm,37.45mm)(19.126mm,37.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad C24-1(18.252mm,33.95mm) on Top Layer And Track (19.126mm,30.45mm)(19.126mm,37.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad C24-2(14.1mm,33.95mm) on Top Layer And Track (13.226mm,30.45mm)(13.226mm,37.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad C24-2(14.1mm,33.95mm) on Top Layer And Track (13.226mm,30.45mm)(19.126mm,30.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad C24-2(14.1mm,33.95mm) on Top Layer And Track (13.226mm,37.45mm)(19.126mm,37.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(17.7mm,6.2mm) on Bottom Layer And Track (13.95mm,5.2mm)(18.35mm,5.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(17.7mm,6.2mm) on Bottom Layer And Track (13.95mm,7.2mm)(18.35mm,7.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-1(17.7mm,6.2mm) on Bottom Layer And Track (18.35mm,5.2mm)(18.35mm,7.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(14.6mm,6.2mm) on Bottom Layer And Track (13.95mm,5.2mm)(13.95mm,7.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(14.6mm,6.2mm) on Bottom Layer And Track (13.95mm,5.2mm)(18.35mm,5.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C25-2(14.6mm,6.2mm) on Bottom Layer And Track (13.95mm,7.2mm)(18.35mm,7.2mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(17.7mm,8.45mm) on Bottom Layer And Track (13.95mm,7.45mm)(18.35mm,7.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(17.7mm,8.45mm) on Bottom Layer And Track (13.95mm,9.45mm)(18.35mm,9.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-1(17.7mm,8.45mm) on Bottom Layer And Track (18.35mm,7.45mm)(18.35mm,9.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(14.6mm,8.45mm) on Bottom Layer And Track (13.95mm,7.45mm)(13.95mm,9.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(14.6mm,8.45mm) on Bottom Layer And Track (13.95mm,7.45mm)(18.35mm,7.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C26-2(14.6mm,8.45mm) on Bottom Layer And Track (13.95mm,9.45mm)(18.35mm,9.45mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad C27-1(18.25mm,6.95mm) on Top Layer And Track (13.224mm,10.45mm)(19.124mm,10.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad C27-1(18.25mm,6.95mm) on Top Layer And Track (13.224mm,3.45mm)(19.124mm,3.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad C27-1(18.25mm,6.95mm) on Top Layer And Track (19.124mm,3.45mm)(19.124mm,10.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad C27-2(14.098mm,6.95mm) on Top Layer And Track (13.224mm,10.45mm)(19.124mm,10.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad C27-2(14.098mm,6.95mm) on Top Layer And Track (13.224mm,3.45mm)(13.224mm,10.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.07mm < 0.254mm) Between Pad C27-2(14.098mm,6.95mm) on Top Layer And Track (13.224mm,3.45mm)(19.124mm,3.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.07mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(36mm,7.35mm) on Top Layer And Track (33.9mm,6.75mm)(36.6mm,6.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(36mm,7.35mm) on Top Layer And Track (33.9mm,7.95mm)(36.6mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-1(36mm,7.35mm) on Top Layer And Track (36.6mm,6.75mm)(36.6mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(34.5mm,7.35mm) on Top Layer And Track (33.9mm,6.75mm)(33.9mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(34.5mm,7.35mm) on Top Layer And Track (33.9mm,6.75mm)(36.6mm,6.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C28-2(34.5mm,7.35mm) on Top Layer And Track (33.9mm,7.95mm)(36.6mm,7.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(35.05mm,31mm) on Top Layer And Track (34.45mm,28.9mm)(34.45mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(35.05mm,31mm) on Top Layer And Track (34.45mm,31.6mm)(35.65mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-1(35.05mm,31mm) on Top Layer And Track (35.65mm,28.9mm)(35.65mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(35.05mm,29.5mm) on Top Layer And Track (34.45mm,28.9mm)(34.45mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(35.05mm,29.5mm) on Top Layer And Track (34.45mm,28.9mm)(35.65mm,28.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C29-2(35.05mm,29.5mm) on Top Layer And Track (35.65mm,28.9mm)(35.65mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(28.8mm,22.95mm) on Bottom Layer And Track (28.2mm,22.35mm)(28.2mm,23.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(28.8mm,22.95mm) on Bottom Layer And Track (28.2mm,22.35mm)(30.9mm,22.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-1(28.8mm,22.95mm) on Bottom Layer And Track (28.2mm,23.55mm)(30.9mm,23.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(30.3mm,22.95mm) on Bottom Layer And Track (28.2mm,22.35mm)(30.9mm,22.35mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(30.3mm,22.95mm) on Bottom Layer And Track (28.2mm,23.55mm)(30.9mm,23.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C30-2(30.3mm,22.95mm) on Bottom Layer And Track (30.9mm,22.35mm)(30.9mm,23.55mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C3-1(39.04mm,6.755mm) on Top Layer And Track (38.345mm,6.055mm)(38.345mm,7.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C3-1(39.04mm,6.755mm) on Top Layer And Track (38.345mm,6.055mm)(41.245mm,6.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C3-1(39.04mm,6.755mm) on Top Layer And Track (38.345mm,7.455mm)(41.245mm,7.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(28.8mm,20.7mm) on Bottom Layer And Track (28.2mm,20.1mm)(28.2mm,21.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(28.8mm,20.7mm) on Bottom Layer And Track (28.2mm,20.1mm)(30.9mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-1(28.8mm,20.7mm) on Bottom Layer And Track (28.2mm,21.3mm)(30.9mm,21.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(30.3mm,20.7mm) on Bottom Layer And Track (28.2mm,20.1mm)(30.9mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(30.3mm,20.7mm) on Bottom Layer And Track (28.2mm,21.3mm)(30.9mm,21.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C31-2(30.3mm,20.7mm) on Bottom Layer And Track (30.9mm,20.1mm)(30.9mm,21.3mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C3-2(40.55mm,6.755mm) on Top Layer And Track (38.345mm,6.055mm)(41.245mm,6.055mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C3-2(40.55mm,6.755mm) on Top Layer And Track (38.345mm,7.455mm)(41.245mm,7.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad C3-2(40.55mm,6.755mm) on Top Layer And Track (41.245mm,6.055mm)(41.245mm,7.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(28.8mm,18.45mm) on Bottom Layer And Track (28.2mm,17.85mm)(28.2mm,19.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(28.8mm,18.45mm) on Bottom Layer And Track (28.2mm,17.85mm)(30.9mm,17.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-1(28.8mm,18.45mm) on Bottom Layer And Track (28.2mm,19.05mm)(30.9mm,19.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(30.3mm,18.45mm) on Bottom Layer And Track (28.2mm,17.85mm)(30.9mm,17.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(30.3mm,18.45mm) on Bottom Layer And Track (28.2mm,19.05mm)(30.9mm,19.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C32-2(30.3mm,18.45mm) on Bottom Layer And Track (30.9mm,17.85mm)(30.9mm,19.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(30.8mm,15.5mm) on Top Layer And Track (30.2mm,14.9mm)(30.2mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(30.8mm,15.5mm) on Top Layer And Track (30.2mm,14.9mm)(32.9mm,14.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-1(30.8mm,15.5mm) on Top Layer And Track (30.2mm,16.1mm)(32.9mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(32.3mm,15.5mm) on Top Layer And Track (30.2mm,14.9mm)(32.9mm,14.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(32.3mm,15.5mm) on Top Layer And Track (30.2mm,16.1mm)(32.9mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C33-2(32.3mm,15.5mm) on Top Layer And Track (32.9mm,14.9mm)(32.9mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C33-2(32.3mm,15.5mm) on Top Layer And Track (32.9mm,15.5mm)(33.2mm,15.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(30.8mm,14mm) on Top Layer And Track (30.2mm,13.4mm)(30.2mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(30.8mm,14mm) on Top Layer And Track (30.2mm,13.4mm)(32.9mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-1(30.8mm,14mm) on Top Layer And Track (30.2mm,14.6mm)(32.9mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(32.3mm,14mm) on Top Layer And Track (30.2mm,13.4mm)(32.9mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(32.3mm,14mm) on Top Layer And Track (30.2mm,14.6mm)(32.9mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C34-2(32.3mm,14mm) on Top Layer And Track (32.9mm,13.4mm)(32.9mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad C34-2(32.3mm,14mm) on Top Layer And Track (32.9mm,14.1mm)(33.2mm,14.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(36.55mm,31mm) on Top Layer And Track (35.95mm,28.9mm)(35.95mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(36.55mm,31mm) on Top Layer And Track (35.95mm,31.6mm)(37.15mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-1(36.55mm,31mm) on Top Layer And Track (37.15mm,28.9mm)(37.15mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(36.55mm,29.5mm) on Top Layer And Track (35.95mm,28.9mm)(35.95mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(36.55mm,29.5mm) on Top Layer And Track (35.95mm,28.9mm)(37.15mm,28.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C35-2(36.55mm,29.5mm) on Top Layer And Track (37.15mm,28.9mm)(37.15mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(38.05mm,31mm) on Top Layer And Track (37.45mm,28.9mm)(37.45mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(38.05mm,31mm) on Top Layer And Track (37.45mm,31.6mm)(38.65mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-1(38.05mm,31mm) on Top Layer And Track (38.65mm,28.9mm)(38.65mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(38.05mm,29.5mm) on Top Layer And Track (37.45mm,28.9mm)(37.45mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(38.05mm,29.5mm) on Top Layer And Track (37.45mm,28.9mm)(38.65mm,28.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C36-2(38.05mm,29.5mm) on Top Layer And Track (38.65mm,28.9mm)(38.65mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-1(48.3mm,21mm) on Bottom Layer And Track (46.2mm,20.4mm)(48.9mm,20.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-1(48.3mm,21mm) on Bottom Layer And Track (46.2mm,21.6mm)(48.9mm,21.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-1(48.3mm,21mm) on Bottom Layer And Track (48.9mm,20.4mm)(48.9mm,21.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-2(46.8mm,21mm) on Bottom Layer And Track (46.2mm,20.4mm)(46.2mm,21.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-2(46.8mm,21mm) on Bottom Layer And Track (46.2mm,20.4mm)(48.9mm,20.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C37-2(46.8mm,21mm) on Bottom Layer And Track (46.2mm,21.6mm)(48.9mm,21.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-1(40.1mm,11.5mm) on Top Layer And Track (39.5mm,10.9mm)(39.5mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-1(40.1mm,11.5mm) on Top Layer And Track (39.5mm,10.9mm)(40.7mm,10.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-1(40.1mm,11.5mm) on Top Layer And Track (40.7mm,10.9mm)(40.7mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-2(40.1mm,13mm) on Top Layer And Track (39.5mm,10.9mm)(39.5mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-2(40.1mm,13mm) on Top Layer And Track (39.5mm,13.6mm)(40.7mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C38-2(40.1mm,13mm) on Top Layer And Track (40.7mm,10.9mm)(40.7mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-1(35.1mm,11.5mm) on Top Layer And Track (34.5mm,10.9mm)(34.5mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-1(35.1mm,11.5mm) on Top Layer And Track (34.5mm,10.9mm)(35.7mm,10.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-1(35.1mm,11.5mm) on Top Layer And Track (35.7mm,10.9mm)(35.7mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-2(35.1mm,13mm) on Top Layer And Track (34.5mm,10.9mm)(34.5mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-2(35.1mm,13mm) on Top Layer And Track (34.5mm,13.6mm)(35.7mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C39-2(35.1mm,13mm) on Top Layer And Track (35.7mm,10.9mm)(35.7mm,13.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(48.3mm,19.5mm) on Bottom Layer And Track (46.2mm,18.9mm)(48.9mm,18.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(48.3mm,19.5mm) on Bottom Layer And Track (46.2mm,20.1mm)(48.9mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-1(48.3mm,19.5mm) on Bottom Layer And Track (48.9mm,18.9mm)(48.9mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-2(46.8mm,19.5mm) on Bottom Layer And Track (46.2mm,18.9mm)(46.2mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-2(46.8mm,19.5mm) on Bottom Layer And Track (46.2mm,18.9mm)(48.9mm,18.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C40-2(46.8mm,19.5mm) on Bottom Layer And Track (46.2mm,20.1mm)(48.9mm,20.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(39.05mm,8.755mm) on Top Layer And Track (38.45mm,8.155mm)(38.45mm,9.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(39.05mm,8.755mm) on Top Layer And Track (38.45mm,8.155mm)(41.15mm,8.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-1(39.05mm,8.755mm) on Top Layer And Track (38.45mm,9.355mm)(41.15mm,9.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-1(48.3mm,24mm) on Bottom Layer And Track (46.2mm,23.4mm)(48.9mm,23.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-1(48.3mm,24mm) on Bottom Layer And Track (46.2mm,24.6mm)(48.9mm,24.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-1(48.3mm,24mm) on Bottom Layer And Track (48.9mm,23.4mm)(48.9mm,24.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-2(46.8mm,24mm) on Bottom Layer And Track (46.2mm,23.4mm)(46.2mm,24.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-2(46.8mm,24mm) on Bottom Layer And Track (46.2mm,23.4mm)(48.9mm,23.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C41-2(46.8mm,24mm) on Bottom Layer And Track (46.2mm,24.6mm)(48.9mm,24.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(40.55mm,8.755mm) on Top Layer And Track (38.45mm,8.155mm)(41.15mm,8.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(40.55mm,8.755mm) on Top Layer And Track (38.45mm,9.355mm)(41.15mm,9.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C4-2(40.55mm,8.755mm) on Top Layer And Track (41.15mm,8.155mm)(41.15mm,9.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-1(28.55mm,15.5mm) on Top Layer And Track (26.45mm,14.9mm)(29.15mm,14.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-1(28.55mm,15.5mm) on Top Layer And Track (26.45mm,16.1mm)(29.15mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-1(28.55mm,15.5mm) on Top Layer And Track (29.15mm,14.9mm)(29.15mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-2(27.05mm,15.5mm) on Top Layer And Track (26.45mm,14.9mm)(26.45mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-2(27.05mm,15.5mm) on Top Layer And Track (26.45mm,14.9mm)(29.15mm,14.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C42-2(27.05mm,15.5mm) on Top Layer And Track (26.45mm,16.1mm)(29.15mm,16.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-1(28.55mm,14mm) on Top Layer And Track (26.45mm,13.4mm)(29.15mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-1(28.55mm,14mm) on Top Layer And Track (26.45mm,14.6mm)(29.15mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-1(28.55mm,14mm) on Top Layer And Track (29.15mm,13.4mm)(29.15mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-2(27.05mm,14mm) on Top Layer And Track (26.45mm,13.4mm)(26.45mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-2(27.05mm,14mm) on Top Layer And Track (26.45mm,13.4mm)(29.15mm,13.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C43-2(27.05mm,14mm) on Top Layer And Track (26.45mm,14.6mm)(29.15mm,14.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-1(48.3mm,22.5mm) on Bottom Layer And Track (46.2mm,21.9mm)(48.9mm,21.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-1(48.3mm,22.5mm) on Bottom Layer And Track (46.2mm,23.1mm)(48.9mm,23.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-1(48.3mm,22.5mm) on Bottom Layer And Track (48.9mm,21.9mm)(48.9mm,23.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-2(46.8mm,22.5mm) on Bottom Layer And Track (46.2mm,21.9mm)(46.2mm,23.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-2(46.8mm,22.5mm) on Bottom Layer And Track (46.2mm,21.9mm)(48.9mm,21.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C44-2(46.8mm,22.5mm) on Bottom Layer And Track (46.2mm,23.1mm)(48.9mm,23.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-1(41.05mm,31mm) on Top Layer And Track (40.45mm,28.9mm)(40.45mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-1(41.05mm,31mm) on Top Layer And Track (40.45mm,31.6mm)(41.65mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-1(41.05mm,31mm) on Top Layer And Track (41.65mm,28.9mm)(41.65mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-2(41.05mm,29.5mm) on Top Layer And Track (40.45mm,28.9mm)(40.45mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-2(41.05mm,29.5mm) on Top Layer And Track (40.45mm,28.9mm)(41.65mm,28.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C45-2(41.05mm,29.5mm) on Top Layer And Track (41.65mm,28.9mm)(41.65mm,31.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-1(36mm,9.1mm) on Bottom Layer And Track (33.9mm,8.5mm)(36.6mm,8.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-1(36mm,9.1mm) on Bottom Layer And Track (33.9mm,9.7mm)(36.6mm,9.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-1(36mm,9.1mm) on Bottom Layer And Track (36.6mm,8.5mm)(36.6mm,9.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-2(34.5mm,9.1mm) on Bottom Layer And Track (33.9mm,8.5mm)(33.9mm,9.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-2(34.5mm,9.1mm) on Bottom Layer And Track (33.9mm,8.5mm)(36.6mm,8.5mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C46-2(34.5mm,9.1mm) on Bottom Layer And Track (33.9mm,9.7mm)(36.6mm,9.7mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(49.05mm,20.75mm) on Top Layer And Track (47.6mm,20.3mm)(49.5mm,20.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(49.05mm,20.75mm) on Top Layer And Track (47.6mm,21.2mm)(49.5mm,21.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-1(49.05mm,20.75mm) on Top Layer And Track (49.5mm,20.3mm)(49.5mm,21.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(48.05mm,20.75mm) on Top Layer And Track (47.6mm,20.3mm)(47.6mm,21.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(48.05mm,20.75mm) on Top Layer And Track (47.6mm,20.3mm)(49.5mm,20.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C5-2(48.05mm,20.75mm) on Top Layer And Track (47.6mm,21.2mm)(49.5mm,21.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(46.4mm,6.3mm) on Top Layer And Track (45.8mm,4.2mm)(45.8mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(46.4mm,6.3mm) on Top Layer And Track (45.8mm,6.9mm)(47mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-1(46.4mm,6.3mm) on Top Layer And Track (47mm,4.2mm)(47mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(46.4mm,4.8mm) on Top Layer And Track (45.8mm,4.2mm)(45.8mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(46.4mm,4.8mm) on Top Layer And Track (45.8mm,4.2mm)(47mm,4.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C6-2(46.4mm,4.8mm) on Top Layer And Track (47mm,4.2mm)(47mm,6.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(50.95mm,11.5mm) on Top Layer And Track (50.1mm,10.85mm)(50.1mm,14.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(50.95mm,11.5mm) on Top Layer And Track (50.1mm,10.85mm)(51.8mm,10.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-1(50.95mm,11.5mm) on Top Layer And Track (51.8mm,10.85mm)(51.8mm,14.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(50.95mm,13.4mm) on Top Layer And Track (50.1mm,10.85mm)(50.1mm,14.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(50.95mm,13.4mm) on Top Layer And Track (50.1mm,14.05mm)(51.8mm,14.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C7-2(50.95mm,13.4mm) on Top Layer And Track (51.8mm,10.85mm)(51.8mm,14.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(53.45mm,9.35mm) on Top Layer And Track (52.8mm,10.2mm)(56mm,10.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(53.45mm,9.35mm) on Top Layer And Track (52.8mm,8.5mm)(52.8mm,10.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-1(53.45mm,9.35mm) on Top Layer And Track (52.8mm,8.5mm)(56mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(55.35mm,9.35mm) on Top Layer And Track (52.8mm,10.2mm)(56mm,10.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(55.35mm,9.35mm) on Top Layer And Track (52.8mm,8.5mm)(56mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C8-2(55.35mm,9.35mm) on Top Layer And Track (56mm,8.5mm)(56mm,10.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(62.55mm,13.1mm) on Top Layer And Track (60mm,12.25mm)(63.2mm,12.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(62.55mm,13.1mm) on Top Layer And Track (60mm,13.95mm)(63.2mm,13.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-1(62.55mm,13.1mm) on Top Layer And Track (63.2mm,12.25mm)(63.2mm,13.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(60.65mm,13.1mm) on Top Layer And Track (60mm,12.25mm)(60mm,13.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(60.65mm,13.1mm) on Top Layer And Track (60mm,12.25mm)(63.2mm,12.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad C9-2(60.65mm,13.1mm) on Top Layer And Track (60mm,13.95mm)(63.2mm,13.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-1(56.8mm,18.15mm) on Top Layer And Track (56.85mm,17.85mm)(57.25mm,17.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1-1(56.8mm,18.15mm) on Top Layer And Track (57.25mm,17.85mm)(57.25mm,18.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(56.8mm,18.55mm) on Top Layer And Track (57.25mm,17.85mm)(57.25mm,18.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D1-2(56.8mm,18.55mm) on Top Layer And Track (57.25mm,18.85mm)(57.25mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-3(56.8mm,18.95mm) on Top Layer And Track (56.85mm,19.25mm)(57.25mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D1-3(56.8mm,18.95mm) on Top Layer And Track (57.25mm,18.85mm)(57.25mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-4(55.85mm,18.95mm) on Top Layer And Track (55.35mm,18.85mm)(55.35mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-4(55.85mm,18.95mm) on Top Layer And Track (55.35mm,19.25mm)(55.75mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad D1-5(55.85mm,18.55mm) on Top Layer And Track (55.35mm,17.85mm)(55.35mm,18.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad D1-5(55.85mm,18.55mm) on Top Layer And Track (55.35mm,18.85mm)(55.35mm,19.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-6(55.85mm,18.15mm) on Top Layer And Track (55.35mm,17.85mm)(55.35mm,18.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D1-6(55.85mm,18.15mm) on Top Layer And Track (55.35mm,17.85mm)(55.75mm,17.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D2-1(46mm,8.7mm) on Top Layer And Track (45.45mm,8.05mm)(45.45mm,10.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad D2-1(46mm,8.7mm) on Top Layer And Track (45.45mm,8.05mm)(46.55mm,8.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D2-1(46mm,8.7mm) on Top Layer And Track (46.55mm,8.05mm)(46.55mm,10.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad D2-2(46mm,10.3mm) on Top Layer And Track (45.45mm,10.95mm)(46.55mm,10.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D2-2(46mm,10.3mm) on Top Layer And Track (45.45mm,8.05mm)(45.45mm,10.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D2-2(46mm,10.3mm) on Top Layer And Track (46.55mm,8.05mm)(46.55mm,10.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D3-1(48.55mm,7.85mm) on Top Layer And Track (48.821mm,7.2mm)(49.321mm,7.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D3-1(48.55mm,7.85mm) on Top Layer And Track (48.821mm,8.5mm)(49.321mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D3-2(49.591mm,7.85mm) on Top Layer And Track (48.821mm,7.2mm)(49.321mm,7.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Pad D3-2(49.591mm,7.85mm) on Top Layer And Track (48.821mm,8.5mm)(49.321mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-1(56.8mm,22.05mm) on Top Layer And Track (56.85mm,21.75mm)(57.25mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D4-1(56.8mm,22.05mm) on Top Layer And Track (57.25mm,21.75mm)(57.25mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4-2(56.8mm,22.45mm) on Top Layer And Track (57.25mm,21.75mm)(57.25mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D4-2(56.8mm,22.45mm) on Top Layer And Track (57.25mm,22.75mm)(57.25mm,23.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-3(56.8mm,22.85mm) on Top Layer And Track (56.85mm,23.15mm)(57.25mm,23.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D4-3(56.8mm,22.85mm) on Top Layer And Track (57.25mm,22.75mm)(57.25mm,23.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-4(55.85mm,22.85mm) on Top Layer And Track (55.35mm,22.75mm)(55.35mm,23.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-4(55.85mm,22.85mm) on Top Layer And Track (55.35mm,23.15mm)(55.75mm,23.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad D4-5(55.85mm,22.45mm) on Top Layer And Track (55.35mm,21.75mm)(55.35mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad D4-5(55.85mm,22.45mm) on Top Layer And Track (55.35mm,22.75mm)(55.35mm,23.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-6(55.85mm,22.05mm) on Top Layer And Track (55.35mm,21.75mm)(55.35mm,22.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D4-6(55.85mm,22.05mm) on Top Layer And Track (55.35mm,21.75mm)(55.75mm,21.75mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-1(56.8mm,16.1mm) on Top Layer And Track (56.85mm,15.8mm)(57.25mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D5-1(56.8mm,16.1mm) on Top Layer And Track (57.25mm,15.8mm)(57.25mm,16.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D5-2(56.8mm,16.5mm) on Top Layer And Track (57.25mm,15.8mm)(57.25mm,16.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D5-2(56.8mm,16.5mm) on Top Layer And Track (57.25mm,16.8mm)(57.25mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-3(56.8mm,16.9mm) on Top Layer And Track (56.85mm,17.2mm)(57.25mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad D5-3(56.8mm,16.9mm) on Top Layer And Track (57.25mm,16.8mm)(57.25mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-4(55.85mm,16.9mm) on Top Layer And Track (55.35mm,16.8mm)(55.35mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-4(55.85mm,16.9mm) on Top Layer And Track (55.35mm,17.2mm)(55.75mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad D5-5(55.85mm,16.5mm) on Top Layer And Track (55.35mm,15.8mm)(55.35mm,16.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.183mm < 0.254mm) Between Pad D5-5(55.85mm,16.5mm) on Top Layer And Track (55.35mm,16.8mm)(55.35mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.183mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-6(55.85mm,16.1mm) on Top Layer And Track (55.35mm,15.8mm)(55.35mm,16.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad D5-6(55.85mm,16.1mm) on Top Layer And Track (55.35mm,15.8mm)(55.75mm,15.8mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D6-1(22.45mm,25.7mm) on Top Layer And Track (22.6mm,26.05mm)(23.65mm,26.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D6-5(22.45mm,22.3mm) on Top Layer And Track (22.6mm,21.95mm)(23.65mm,21.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D6-6(23.4mm,22.7mm) on Top Layer And Track (23.65mm,21.95mm)(23.65mm,22.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D6-9(23.4mm,25.3mm) on Top Layer And Track (23.65mm,25.65mm)(23.65mm,26.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D7-1(22.45mm,20.7mm) on Top Layer And Track (22.6mm,21.05mm)(23.65mm,21.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D7-5(22.45mm,17.3mm) on Top Layer And Track (22.6mm,16.95mm)(23.65mm,16.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad D7-6(23.4mm,17.7mm) on Top Layer And Track (23.65mm,16.95mm)(23.65mm,17.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad D7-9(23.4mm,20.3mm) on Top Layer And Track (23.65mm,20.65mm)(23.65mm,21.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-1(48.55mm,9.85mm) on Top Layer And Track (47.45mm,8.85mm)(47.45mm,14.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-1(48.55mm,9.85mm) on Top Layer And Track (47.45mm,8.85mm)(49.65mm,8.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-1(48.55mm,9.85mm) on Top Layer And Track (49.65mm,8.85mm)(49.65mm,14.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-2(48.55mm,13.45mm) on Top Layer And Track (47.45mm,14.45mm)(49.65mm,14.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-2(48.55mm,13.45mm) on Top Layer And Track (47.45mm,8.85mm)(47.45mm,14.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB1-2(48.55mm,13.45mm) on Top Layer And Track (49.65mm,8.85mm)(49.65mm,14.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-1(58.5mm,9.5mm) on Top Layer And Track (57.4mm,8.5mm)(57.4mm,14.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-1(58.5mm,9.5mm) on Top Layer And Track (57.4mm,8.5mm)(59.6mm,8.5mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-1(58.5mm,9.5mm) on Top Layer And Track (59.6mm,8.5mm)(59.6mm,14.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-2(58.5mm,13.1mm) on Top Layer And Track (57.4mm,14.1mm)(59.6mm,14.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-2(58.5mm,13.1mm) on Top Layer And Track (57.4mm,8.5mm)(57.4mm,14.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad FB2-2(58.5mm,13.1mm) on Top Layer And Track (59.6mm,8.5mm)(59.6mm,14.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad FB3-1(46.875mm,18mm) on Bottom Layer And Track (46.3mm,17.4mm)(46.3mm,18.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad FB3-1(46.875mm,18mm) on Bottom Layer And Track (46.3mm,17.4mm)(48.9mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad FB3-1(46.875mm,18mm) on Bottom Layer And Track (46.3mm,18.6mm)(48.9mm,18.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad FB3-2(48.325mm,18mm) on Bottom Layer And Track (46.3mm,17.4mm)(48.9mm,17.4mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.075mm < 0.254mm) Between Pad FB3-2(48.325mm,18mm) on Bottom Layer And Track (46.3mm,18.6mm)(48.9mm,18.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.075mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad FB3-2(48.325mm,18mm) on Bottom Layer And Track (48.9mm,17.4mm)(48.9mm,18.6mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad IC1-1(42.55mm,4.8mm) on Top Layer And Track (42mm,4.755mm)(42mm,6.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad IC1-3(44.45mm,4.8mm) on Top Layer And Track (45mm,4.755mm)(45mm,7.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad IC1-4(44.45mm,7.31mm) on Top Layer And Track (45mm,4.755mm)(45mm,7.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.155mm < 0.254mm) Between Pad IC1-5(42.55mm,7.31mm) on Top Layer And Track (42mm,6.355mm)(42mm,7.355mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.155mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad IC2-1(34.146mm,24mm) on Top Layer And Track (33.95mm,24.3mm)(33.95mm,24.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad IC2-12(34.146mm,18.5mm) on Top Layer And Track (33.95mm,17.65mm)(33.95mm,18.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad IC2-13(34.8mm,17.846mm) on Top Layer And Track (33.95mm,17.65mm)(34.5mm,17.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad IC2-24(40.3mm,17.846mm) on Top Layer And Track (40.6mm,17.65mm)(41.15mm,17.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad IC2-25(40.954mm,18.5mm) on Top Layer And Track (41.15mm,17.65mm)(41.15mm,18.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad IC2-36(40.954mm,24mm) on Top Layer And Track (41.15mm,24.3mm)(41.15mm,24.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad IC2-37(40.3mm,24.654mm) on Top Layer And Track (40.6mm,24.85mm)(41.15mm,24.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad IC2-48(34.8mm,24.654mm) on Top Layer And Track (33.95mm,24.85mm)(34.5mm,24.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-1(53.25mm,12.45mm) on Top Layer And Track (52.4mm,10.55mm)(52.4mm,14.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-1(53.25mm,12.45mm) on Top Layer And Track (52.4mm,10.55mm)(56.2mm,10.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-1(53.25mm,12.45mm) on Top Layer And Track (52.4mm,14.35mm)(56.2mm,14.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-2(55.35mm,12.45mm) on Top Layer And Track (52.4mm,10.55mm)(56.2mm,10.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-2(55.35mm,12.45mm) on Top Layer And Track (52.4mm,14.35mm)(56.2mm,14.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L1-2(55.35mm,12.45mm) on Top Layer And Track (56.2mm,10.55mm)(56.2mm,14.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-1(52.875mm,19.75mm) on Top Layer And Track (51.4mm,19.325mm)(53.25mm,19.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-1(52.875mm,19.75mm) on Top Layer And Track (53.25mm,19.325mm)(53.25mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-2(51.825mm,19.75mm) on Top Layer And Track (51.4mm,19.325mm)(51.4mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-2(51.825mm,19.75mm) on Top Layer And Track (51.4mm,19.325mm)(53.25mm,19.325mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-3(51.825mm,20.5mm) on Top Layer And Track (51.4mm,19.325mm)(51.4mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-3(51.825mm,20.5mm) on Top Layer And Track (51.4mm,20.925mm)(53.25mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L2-4(52.875mm,20.5mm) on Top Layer And Track (51.4mm,20.925mm)(53.25mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L2-4(52.875mm,20.5mm) on Top Layer And Track (53.25mm,19.325mm)(53.25mm,20.925mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-1(53.025mm,21.825mm) on Top Layer And Track (51.55mm,21.4mm)(53.4mm,21.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L3-1(53.025mm,21.825mm) on Top Layer And Track (53.4mm,21.4mm)(53.4mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-2(51.975mm,21.825mm) on Top Layer And Track (51.55mm,21.4mm)(51.55mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-2(51.975mm,21.825mm) on Top Layer And Track (51.55mm,21.4mm)(53.4mm,21.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-3(51.975mm,22.575mm) on Top Layer And Track (51.55mm,21.4mm)(51.55mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-3(51.975mm,22.575mm) on Top Layer And Track (51.55mm,23mm)(53.4mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L3-4(53.025mm,22.575mm) on Top Layer And Track (51.55mm,23mm)(53.4mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad L3-4(53.025mm,22.575mm) on Top Layer And Track (53.4mm,21.4mm)(53.4mm,23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L4-1(31.55mm,12.4mm) on Top Layer And Track (29.95mm,10.5mm)(29.95mm,11.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L4-1(31.55mm,12.4mm) on Top Layer And Track (33.15mm,10.5mm)(33.15mm,11.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L4-2(31.55mm,10mm) on Top Layer And Track (29.95mm,10.5mm)(29.95mm,11.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad L4-2(31.55mm,10mm) on Top Layer And Track (33.15mm,10.5mm)(33.15mm,11.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L5-1(52.5mm,16.95mm) on Top Layer And Track (49.05mm,16.45mm)(53.25mm,16.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L5-1(52.5mm,16.95mm) on Top Layer And Track (53.25mm,16.45mm)(53.25mm,18.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L5-2(49.8mm,16.95mm) on Top Layer And Track (49.05mm,16.45mm)(49.05mm,18.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L5-2(49.8mm,16.95mm) on Top Layer And Track (49.05mm,16.45mm)(53.25mm,16.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L5-3(49.8mm,17.95mm) on Top Layer And Track (49.05mm,16.45mm)(49.05mm,18.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L5-3(49.8mm,17.95mm) on Top Layer And Track (49.05mm,18.45mm)(53.25mm,18.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L5-4(52.5mm,17.95mm) on Top Layer And Track (49.05mm,18.45mm)(53.25mm,18.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad L5-4(52.5mm,17.95mm) on Top Layer And Track (53.25mm,16.45mm)(53.25mm,18.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(41.6mm,11.5mm) on Top Layer And Track (41.1mm,11.15mm)(41.1mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R10-1(41.6mm,11.5mm) on Top Layer And Track (41.1mm,11.15mm)(42.1mm,11.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-1(41.6mm,11.5mm) on Top Layer And Track (42.1mm,11.15mm)(42.1mm,11.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(41.6mm,13mm) on Top Layer And Track (41.1mm,12.625mm)(41.1mm,13.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(41.6mm,13mm) on Top Layer And Track (41.1mm,13.35mm)(42.1mm,13.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R10-2(41.6mm,13mm) on Top Layer And Track (42.1mm,12.625mm)(42.1mm,13.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(44.05mm,9.305mm) on Top Layer And Track (43.675mm,8.805mm)(44.4mm,8.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-1(44.05mm,9.305mm) on Top Layer And Track (43.675mm,9.805mm)(44.4mm,9.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R1-1(44.05mm,9.305mm) on Top Layer And Track (44.4mm,8.805mm)(44.4mm,9.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(42.55mm,26.35mm) on Top Layer And Track (42.175mm,25.85mm)(42.9mm,25.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-1(42.55mm,26.35mm) on Top Layer And Track (42.175mm,26.85mm)(42.9mm,26.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R11-1(42.55mm,26.35mm) on Top Layer And Track (42.9mm,25.85mm)(42.9mm,26.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(41.05mm,26.35mm) on Top Layer And Track (40.7mm,25.85mm)(40.7mm,26.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(41.05mm,26.35mm) on Top Layer And Track (40.7mm,25.85mm)(41.425mm,25.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R11-2(41.05mm,26.35mm) on Top Layer And Track (40.7mm,26.85mm)(41.425mm,26.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(42.55mm,9.305mm) on Top Layer And Track (42.2mm,8.805mm)(42.2mm,9.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(42.55mm,9.305mm) on Top Layer And Track (42.2mm,8.805mm)(42.925mm,8.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R1-2(42.55mm,9.305mm) on Top Layer And Track (42.2mm,9.805mm)(42.925mm,9.805mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(43.95mm,20.25mm) on Bottom Layer And Track (43.45mm,19.9mm)(43.45mm,20.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R12-1(43.95mm,20.25mm) on Bottom Layer And Track (43.45mm,19.9mm)(44.45mm,19.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-1(43.95mm,20.25mm) on Bottom Layer And Track (44.45mm,19.9mm)(44.45mm,20.625mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(43.95mm,21.75mm) on Bottom Layer And Track (43.45mm,21.375mm)(43.45mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(43.95mm,21.75mm) on Bottom Layer And Track (43.45mm,22.1mm)(44.45mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R12-2(43.95mm,21.75mm) on Bottom Layer And Track (44.45mm,21.375mm)(44.45mm,22.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-1(25.3mm,5.855mm) on Top Layer And Track (24.8mm,5.505mm)(24.8mm,6.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R13-1(25.3mm,5.855mm) on Top Layer And Track (24.8mm,5.505mm)(25.8mm,5.505mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-1(25.3mm,5.855mm) on Top Layer And Track (25.8mm,5.505mm)(25.8mm,6.23mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-2(25.3mm,7.355mm) on Top Layer And Track (24.8mm,6.98mm)(24.8mm,7.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-2(25.3mm,7.355mm) on Top Layer And Track (24.8mm,7.705mm)(25.8mm,7.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R13-2(25.3mm,7.355mm) on Top Layer And Track (25.8mm,6.98mm)(25.8mm,7.705mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(36mm,4.8mm) on Top Layer And Track (35.625mm,4.3mm)(36.35mm,4.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-1(36mm,4.8mm) on Top Layer And Track (35.625mm,5.3mm)(36.35mm,5.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R14-1(36mm,4.8mm) on Top Layer And Track (36.35mm,4.3mm)(36.35mm,5.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-2(34.5mm,4.8mm) on Top Layer And Track (34.15mm,4.3mm)(34.15mm,5.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-2(34.5mm,4.8mm) on Top Layer And Track (34.15mm,4.3mm)(34.875mm,4.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R14-2(34.5mm,4.8mm) on Top Layer And Track (34.15mm,5.3mm)(34.875mm,5.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R15-1(16.65mm,4.45mm) on Bottom Layer And Track (16.35mm,4.05mm)(17mm,4.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R15-1(16.65mm,4.45mm) on Bottom Layer And Track (16.35mm,4.85mm)(17mm,4.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R15-1(16.65mm,4.45mm) on Bottom Layer And Track (17mm,4.05mm)(17mm,4.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R15-2(15.65mm,4.45mm) on Bottom Layer And Track (15.3mm,4.05mm)(15.3mm,4.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R15-2(15.65mm,4.45mm) on Bottom Layer And Track (15.3mm,4.05mm)(15.95mm,4.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R15-2(15.65mm,4.45mm) on Bottom Layer And Track (15.3mm,4.85mm)(15.95mm,4.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R16-1(62.1mm,8mm) on Top Layer And Track (61.8mm,7.6mm)(62.45mm,7.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R16-1(62.1mm,8mm) on Top Layer And Track (61.8mm,8.4mm)(62.45mm,8.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R16-1(62.1mm,8mm) on Top Layer And Track (62.45mm,7.6mm)(62.45mm,8.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R16-2(61.1mm,8mm) on Top Layer And Track (60.75mm,7.6mm)(60.75mm,8.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R16-2(61.1mm,8mm) on Top Layer And Track (60.75mm,7.6mm)(61.4mm,7.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R16-2(61.1mm,8mm) on Top Layer And Track (60.75mm,8.4mm)(61.4mm,8.4mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R17-1(62.1mm,11.5mm) on Bottom Layer And Track (61.8mm,11.1mm)(62.45mm,11.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R17-1(62.1mm,11.5mm) on Bottom Layer And Track (61.8mm,11.9mm)(62.45mm,11.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R17-1(62.1mm,11.5mm) on Bottom Layer And Track (62.45mm,11.1mm)(62.45mm,11.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R17-2(61.1mm,11.5mm) on Bottom Layer And Track (60.75mm,11.1mm)(60.75mm,11.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R17-2(61.1mm,11.5mm) on Bottom Layer And Track (60.75mm,11.1mm)(61.4mm,11.1mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R17-2(61.1mm,11.5mm) on Bottom Layer And Track (60.75mm,11.9mm)(61.4mm,11.9mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R18-1(62.1mm,29.6mm) on Top Layer And Track (60.25mm,28.95mm)(62.95mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R18-1(62.1mm,29.6mm) on Top Layer And Track (61.8mm,29.2mm)(62.45mm,29.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R18-1(62.1mm,29.6mm) on Top Layer And Track (61.8mm,30.2mm)(62.45mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R18-1(62.1mm,29.6mm) on Top Layer And Track (61.8mm,30mm)(62.45mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R18-1(62.1mm,29.6mm) on Top Layer And Track (62.45mm,29.2mm)(62.45mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R18-2(61.1mm,29.6mm) on Top Layer And Track (60.25mm,28.95mm)(62.95mm,28.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R18-2(61.1mm,29.6mm) on Top Layer And Track (60.75mm,29.2mm)(60.75mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R18-2(61.1mm,29.6mm) on Top Layer And Track (60.75mm,29.2mm)(61.4mm,29.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R18-2(61.1mm,29.6mm) on Top Layer And Track (60.75mm,30.2mm)(61.4mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R18-2(61.1mm,29.6mm) on Top Layer And Track (60.75mm,30mm)(61.4mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Track (61.8mm,30.2mm)(62.45mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Track (61.8mm,30mm)(62.45mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Track (61.8mm,31.2mm)(62.45mm,31.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Track (61.8mm,31mm)(62.45mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R19-1(62.1mm,30.6mm) on Top Layer And Track (62.45mm,30.2mm)(62.45mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Track (60.75mm,30.2mm)(60.75mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Track (60.75mm,30.2mm)(61.4mm,30.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Track (60.75mm,30mm)(61.4mm,30mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Track (60.75mm,31.2mm)(61.4mm,31.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R19-2(61.1mm,30.6mm) on Top Layer And Track (60.75mm,31mm)(61.4mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R20-1(61.1mm,9.5mm) on Top Layer And Track (60.75mm,9.1mm)(60.75mm,9.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R20-1(61.1mm,9.5mm) on Top Layer And Track (60.75mm,9.1mm)(61.4mm,9.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R20-1(61.1mm,9.5mm) on Top Layer And Track (60.75mm,9.9mm)(61.4mm,9.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R20-2(62.1mm,9.5mm) on Top Layer And Track (61.8mm,9.1mm)(62.45mm,9.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R20-2(62.1mm,9.5mm) on Top Layer And Track (61.8mm,9.9mm)(62.45mm,9.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R20-2(62.1mm,9.5mm) on Top Layer And Track (62.45mm,9.1mm)(62.45mm,9.9mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(42.45mm,3.1mm) on Top Layer And Track (42.075mm,2.6mm)(42.8mm,2.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-1(42.45mm,3.1mm) on Top Layer And Track (42.075mm,3.6mm)(42.8mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R2-1(42.45mm,3.1mm) on Top Layer And Track (42.8mm,2.6mm)(42.8mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R21-1(61.1mm,31.6mm) on Top Layer And Track (60.75mm,31.2mm)(60.75mm,32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R21-1(61.1mm,31.6mm) on Top Layer And Track (60.75mm,31.2mm)(61.4mm,31.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R21-1(61.1mm,31.6mm) on Top Layer And Track (60.75mm,31mm)(61.4mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R21-1(61.1mm,31.6mm) on Top Layer And Track (60.75mm,32mm)(61.4mm,32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R21-2(62.1mm,31.6mm) on Top Layer And Track (61.8mm,31.2mm)(62.45mm,31.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R21-2(62.1mm,31.6mm) on Top Layer And Track (61.8mm,31mm)(62.45mm,31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R21-2(62.1mm,31.6mm) on Top Layer And Track (61.8mm,32mm)(62.45mm,32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R21-2(62.1mm,31.6mm) on Top Layer And Track (62.45mm,31.2mm)(62.45mm,32mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(40.95mm,3.1mm) on Top Layer And Track (40.6mm,2.6mm)(40.6mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(40.95mm,3.1mm) on Top Layer And Track (40.6mm,2.6mm)(41.325mm,2.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R2-2(40.95mm,3.1mm) on Top Layer And Track (40.6mm,3.6mm)(41.325mm,3.6mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R22-1(16.65mm,36.45mm) on Bottom Layer And Track (16.35mm,36.05mm)(17mm,36.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R22-1(16.65mm,36.45mm) on Bottom Layer And Track (16.35mm,36.85mm)(17mm,36.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R22-1(16.65mm,36.45mm) on Bottom Layer And Track (17mm,36.05mm)(17mm,36.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R22-2(15.65mm,36.45mm) on Bottom Layer And Track (15.3mm,36.05mm)(15.3mm,36.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R22-2(15.65mm,36.45mm) on Bottom Layer And Track (15.3mm,36.05mm)(15.95mm,36.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad R22-2(15.65mm,36.45mm) on Bottom Layer And Track (15.3mm,36.85mm)(15.95mm,36.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(62.35mm,26.85mm) on Top Layer And Track (61.975mm,26.35mm)(62.7mm,26.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-1(62.35mm,26.85mm) on Top Layer And Track (61.975mm,27.35mm)(62.7mm,27.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R3-1(62.35mm,26.85mm) on Top Layer And Track (62.7mm,26.35mm)(62.7mm,27.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(60.85mm,26.85mm) on Top Layer And Track (60.5mm,26.35mm)(60.5mm,27.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(60.85mm,26.85mm) on Top Layer And Track (60.5mm,26.35mm)(61.225mm,26.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R3-2(60.85mm,26.85mm) on Top Layer And Track (60.5mm,27.35mm)(61.225mm,27.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R4-1(57.95mm,19.6mm) on Top Layer And Track (57.6mm,19.1mm)(57.6mm,20.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(57.95mm,19.6mm) on Top Layer And Track (57.6mm,19.1mm)(58.325mm,19.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-1(57.95mm,19.6mm) on Top Layer And Track (57.6mm,20.1mm)(58.325mm,20.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(59.45mm,19.6mm) on Top Layer And Track (59.075mm,19.1mm)(59.8mm,19.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(59.45mm,19.6mm) on Top Layer And Track (59.075mm,20.1mm)(59.8mm,20.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R4-2(59.45mm,19.6mm) on Top Layer And Track (59.8mm,19.1mm)(59.8mm,20.1mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R5-1(43.1mm,16.45mm) on Top Layer And Track (42.75mm,15.95mm)(42.75mm,16.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(43.1mm,16.45mm) on Top Layer And Track (42.75mm,15.95mm)(43.475mm,15.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-1(43.1mm,16.45mm) on Top Layer And Track (42.75mm,16.95mm)(43.475mm,16.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(44.6mm,16.45mm) on Top Layer And Track (44.225mm,15.95mm)(44.95mm,15.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(44.6mm,16.45mm) on Top Layer And Track (44.225mm,16.95mm)(44.95mm,16.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R5-2(44.6mm,16.45mm) on Top Layer And Track (44.95mm,15.95mm)(44.95mm,16.95mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(43.95mm,23.5mm) on Top Layer And Track (43.45mm,23.15mm)(43.45mm,23.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R6-1(43.95mm,23.5mm) on Top Layer And Track (43.45mm,23.15mm)(44.45mm,23.15mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-1(43.95mm,23.5mm) on Top Layer And Track (44.45mm,23.15mm)(44.45mm,23.875mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(43.95mm,25mm) on Top Layer And Track (43.45mm,24.625mm)(43.45mm,25.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(43.95mm,25mm) on Top Layer And Track (43.45mm,25.35mm)(44.45mm,25.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R6-2(43.95mm,25mm) on Top Layer And Track (44.45mm,24.625mm)(44.45mm,25.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(5.97mm,22.55mm) on Bottom Layer And Track (5.595mm,22.05mm)(6.32mm,22.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-1(5.97mm,22.55mm) on Bottom Layer And Track (5.595mm,23.05mm)(6.32mm,23.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R7-1(5.97mm,22.55mm) on Bottom Layer And Track (6.32mm,22.05mm)(6.32mm,23.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(4.47mm,22.55mm) on Bottom Layer And Track (4.12mm,22.05mm)(4.12mm,23.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(4.47mm,22.55mm) on Bottom Layer And Track (4.12mm,22.05mm)(4.845mm,22.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R7-2(4.47mm,22.55mm) on Bottom Layer And Track (4.12mm,23.05mm)(4.845mm,23.05mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(5.97mm,18.35mm) on Bottom Layer And Track (5.595mm,17.85mm)(6.32mm,17.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-1(5.97mm,18.35mm) on Bottom Layer And Track (5.595mm,18.85mm)(6.32mm,18.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R8-1(5.97mm,18.35mm) on Bottom Layer And Track (6.32mm,17.85mm)(6.32mm,18.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(4.47mm,18.35mm) on Bottom Layer And Track (4.12mm,17.85mm)(4.12mm,18.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(4.47mm,18.35mm) on Bottom Layer And Track (4.12mm,17.85mm)(4.845mm,17.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R8-2(4.47mm,18.35mm) on Bottom Layer And Track (4.12mm,18.85mm)(4.845mm,18.85mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(31.85mm,26.7mm) on Top Layer And Track (31.35mm,26.35mm)(31.35mm,27.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad R9-1(31.85mm,26.7mm) on Top Layer And Track (31.35mm,26.35mm)(32.35mm,26.35mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-1(31.85mm,26.7mm) on Top Layer And Track (32.35mm,26.35mm)(32.35mm,27.075mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(31.85mm,28.2mm) on Top Layer And Track (31.35mm,27.825mm)(31.35mm,28.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(31.85mm,28.2mm) on Top Layer And Track (31.35mm,28.55mm)(32.35mm,28.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R9-2(31.85mm,28.2mm) on Top Layer And Track (32.35mm,27.825mm)(32.35mm,28.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad TP1-TP(21.45mm,14mm) on Top Layer And Track (20.35mm,14mm)(20.55mm,14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad TP1-TP(21.45mm,14mm) on Top Layer And Track (22.35mm,14mm)(22.55mm,14mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad TP2-TP(27.65mm,30.25mm) on Top Layer And Track (26.55mm,30.25mm)(26.75mm,30.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.1mm < 0.254mm) Between Pad TP2-TP(27.65mm,30.25mm) on Top Layer And Track (28.55mm,30.25mm)(28.75mm,30.25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.1mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X1-A1(60.92mm,17.6mm) on Top Layer And Track (60.35mm,15.7mm)(60.35mm,17.2mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.15mm < 0.254mm) Between Pad X1-A12(60.92mm,23.1mm) on Top Layer And Track (60.35mm,23.5mm)(60.35mm,25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.15mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad X1-SH1(68.05mm,16.08mm) on Multi-Layer And Track (64.3mm,15.7mm)(67.05mm,15.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad X1-SH2(63.32mm,16.08mm) on Multi-Layer And Track (60.35mm,15.7mm)(62.3mm,15.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad X1-SH2(63.32mm,16.08mm) on Multi-Layer And Track (64.3mm,15.7mm)(67.05mm,15.7mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad X1-SH3(68.05mm,24.62mm) on Multi-Layer And Track (64.3mm,25mm)(67.05mm,25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.214mm < 0.254mm) Between Pad X1-SH4(63.32mm,24.62mm) on Multi-Layer And Track (60.35mm,25mm)(62.3mm,25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.214mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.179mm < 0.254mm) Between Pad X1-SH4(63.32mm,24.62mm) on Multi-Layer And Track (64.3mm,25mm)(67.05mm,25mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.179mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Y1-1(46.8mm,29.65mm) on Top Layer And Track (46.9mm,28.85mm)(47.5mm,28.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad Y1-1(46.8mm,29.65mm) on Top Layer And Track (47.5mm,28.85mm)(47.5mm,29.45mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Y1-2(46.8mm,31.85mm) on Top Layer And Track (46.9mm,32.65mm)(47.5mm,32.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad Y1-2(46.8mm,31.85mm) on Top Layer And Track (47.5mm,32.65mm)(47.5mm,32.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad Y1-3(45.2mm,31.85mm) on Top Layer And Track (44.5mm,32.05mm)(44.5mm,32.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Y1-3(45.2mm,31.85mm) on Top Layer And Track (44.5mm,32.65mm)(45.1mm,32.65mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.254mm) Between Pad Y1-4(45.2mm,29.65mm) on Top Layer And Track (44.5mm,28.85mm)(45.1mm,28.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad Y1-4(45.2mm,29.65mm) on Top Layer And Track (44.5mm,29.45mm)(44.5mm,28.85mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
Rule Violations :567

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.175mm < 0.254mm) Between Arc (21.45mm,14mm) on Top Overlay And Text "TP1" (20.759mm,15.183mm) on Top Overlay Silk Text to Silk Clearance [0.175mm]
   Violation between Silk To Silk Clearance Constraint: (0.17mm < 0.254mm) Between Arc (21.45mm,14mm) on Top Overlay And Text "TP1" (20.759mm,15.183mm) on Top Overlay Silk Text to Silk Clearance [0.17mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Arc (27.65mm,30.25mm) on Top Overlay And Text "TP2" (26.854mm,31.483mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "C10" (63.307mm,28.083mm) on Top Overlay And Track (62.95mm,27.75mm)(62.95mm,28.95mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "C11" (24.671mm,11.683mm) on Top Overlay And Track (26.45mm,11.4mm)(26.45mm,12.6mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "C12" (24.007mm,9.683mm) on Top Overlay And Track (26mm,9.15mm)(26mm,10.85mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "C15" (44.793mm,16.383mm) on Bottom Overlay And Track (42.75mm,17.4mm)(45.45mm,17.4mm) on Bottom Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C17" (39.867mm,31.985mm) on Top Overlay And Track (38.95mm,31.6mm)(40.15mm,31.6mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C18" (45.507mm,26.583mm) on Top Overlay And Track (45.35mm,27.55mm)(47.25mm,27.55mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C19" (30.665mm,29.193mm) on Top Overlay And Track (29.75mm,28.8mm)(30.95mm,28.8mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "C2" (46.171mm,19.283mm) on Top Overlay And Track (47.6mm,19.125mm)(47.6mm,20.025mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "C2" (46.171mm,19.283mm) on Top Overlay And Track (47.6mm,19.125mm)(49.5mm,19.125mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C20" (44.854mm,34.283mm) on Top Overlay And Track (44.75mm,33.05mm)(44.75mm,33.95mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C20" (44.854mm,34.283mm) on Top Overlay And Track (44.75mm,33.95mm)(46.65mm,33.95mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.23mm < 0.254mm) Between Text "C20" (44.854mm,34.283mm) on Top Overlay And Track (46.65mm,33.05mm)(46.65mm,33.95mm) on Top Overlay Silk Text to Silk Clearance [0.23mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C29" (35.351mm,31.985mm) on Top Overlay And Track (34.45mm,31.6mm)(35.65mm,31.6mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "C33" (30.904mm,17.683mm) on Top Overlay And Text "C34" (30.904mm,16.683mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C33" (30.904mm,17.683mm) on Top Overlay And Track (30.5mm,18.6mm)(31mm,18.6mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C33" (30.904mm,17.683mm) on Top Overlay And Track (31mm,18.6mm)(32.9mm,18.6mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "C33" (30.904mm,17.683mm) on Top Overlay And Track (32.9mm,16.4mm)(32.9mm,18.6mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C34" (30.904mm,16.683mm) on Top Overlay And Track (30.5mm,16.4mm)(31.1mm,16.4mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C34" (30.904mm,16.683mm) on Top Overlay And Track (31.1mm,16.4mm)(32.9mm,16.4mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "C34" (30.904mm,16.683mm) on Top Overlay And Track (32.9mm,16.4mm)(32.9mm,18.6mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C35" (36.876mm,31.985mm) on Top Overlay And Track (35.95mm,31.6mm)(37.15mm,31.6mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C36" (38.334mm,31.985mm) on Top Overlay And Track (37.45mm,31.6mm)(38.65mm,31.6mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.234mm < 0.254mm) Between Text "C37" (50.946mm,20.783mm) on Bottom Overlay And Track (46.2mm,21.6mm)(48.9mm,21.6mm) on Bottom Overlay Silk Text to Silk Clearance [0.234mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "C37" (50.946mm,20.783mm) on Bottom Overlay And Track (48.9mm,20.4mm)(48.9mm,21.6mm) on Bottom Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "C40" (50.946mm,19.183mm) on Bottom Overlay And Track (48.9mm,18.9mm)(48.9mm,20.1mm) on Bottom Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "C42" (24.354mm,15.183mm) on Top Overlay And Track (26.45mm,14.9mm)(26.45mm,16.1mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "C43" (24.354mm,13.683mm) on Top Overlay And Track (26.45mm,13.4mm)(26.45mm,14.6mm) on Top Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "C44" (50.946mm,22.183mm) on Bottom Overlay And Track (48.9mm,21.9mm)(48.9mm,23.1mm) on Bottom Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.222mm < 0.254mm) Between Text "C45" (41.307mm,31.985mm) on Top Overlay And Track (40.45mm,31.6mm)(41.65mm,31.6mm) on Top Overlay Silk Text to Silk Clearance [0.222mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "C46" (36.146mm,7.483mm) on Bottom Overlay And Track (33.9mm,8.5mm)(36.6mm,8.5mm) on Bottom Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "C5" (46.171mm,20.483mm) on Top Overlay And Track (47.6mm,20.3mm)(47.6mm,21.2mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.217mm < 0.254mm) Between Text "C5" (46.171mm,20.483mm) on Top Overlay And Track (47.6mm,21.2mm)(49.5mm,21.2mm) on Top Overlay Silk Text to Silk Clearance [0.217mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "C6" (45.871mm,3.183mm) on Top Overlay And Track (45.8mm,4.2mm)(47mm,4.2mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "C6" (45.871mm,3.183mm) on Top Overlay And Track (47mm,4.2mm)(47mm,6.9mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "C8" (52.417mm,8.771mm) on Top Overlay And Track (52.8mm,8.5mm)(52.8mm,10.2mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "C9" (61.071mm,14.283mm) on Top Overlay And Track (60mm,13.95mm)(63.2mm,13.95mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "D1" (55.017mm,18.177mm) on Top Overlay And Track (55.35mm,17.85mm)(55.35mm,18.25mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "D1" (55.017mm,18.177mm) on Top Overlay And Track (55.35mm,18.85mm)(55.35mm,19.25mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "D1" (55.017mm,18.177mm) on Top Overlay And Track (55.35mm,19.25mm)(55.75mm,19.25mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "D3" (48.571mm,6.183mm) on Top Overlay And Track (48.821mm,7.2mm)(49.321mm,7.2mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "D4" (55.017mm,21.971mm) on Top Overlay And Track (55.35mm,21.75mm)(55.35mm,22.15mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "D4" (55.017mm,21.971mm) on Top Overlay And Track (55.35mm,21.75mm)(55.75mm,21.75mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "D4" (55.017mm,21.971mm) on Top Overlay And Track (55.35mm,22.75mm)(55.35mm,23.15mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.239mm < 0.254mm) Between Text "D4" (55.017mm,21.971mm) on Top Overlay And Track (55.35mm,23.15mm)(55.75mm,23.15mm) on Top Overlay Silk Text to Silk Clearance [0.239mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "D5" (55.017mm,16.071mm) on Top Overlay And Track (55.35mm,15.8mm)(55.35mm,16.2mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "D5" (55.017mm,16.071mm) on Top Overlay And Track (55.35mm,16.8mm)(55.35mm,17.2mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.213mm < 0.254mm) Between Text "D5" (55.017mm,16.071mm) on Top Overlay And Track (55.35mm,17.2mm)(55.75mm,17.2mm) on Top Overlay Silk Text to Silk Clearance [0.213mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "FB2" (57.654mm,14.483mm) on Top Overlay And Track (57.4mm,14.1mm)(59.6mm,14.1mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "FB3" (50.946mm,17.683mm) on Bottom Overlay And Track (48.9mm,17.4mm)(48.9mm,18.6mm) on Bottom Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "L1" (52.377mm,14.683mm) on Top Overlay And Track (52.4mm,10.55mm)(52.4mm,14.35mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "L1" (52.377mm,14.683mm) on Top Overlay And Track (52.4mm,14.35mm)(56.2mm,14.35mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.208mm < 0.254mm) Between Text "L2" (49.971mm,19.883mm) on Top Overlay And Track (51.4mm,19.325mm)(51.4mm,20.925mm) on Top Overlay Silk Text to Silk Clearance [0.208mm]
   Violation between Silk To Silk Clearance Constraint: (0.158mm < 0.254mm) Between Text "L3" (50.171mm,21.983mm) on Top Overlay And Track (51.55mm,21.4mm)(51.55mm,23mm) on Top Overlay Silk Text to Silk Clearance [0.158mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R11" (41.112mm,27.183mm) on Top Overlay And Track (40.7mm,26.85mm)(41.425mm,26.85mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R11" (41.112mm,27.183mm) on Top Overlay And Track (42.175mm,26.85mm)(42.9mm,26.85mm) on Top Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R12" (43.117mm,21.893mm) on Bottom Overlay And Track (43.45mm,19.9mm)(43.45mm,20.625mm) on Bottom Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.219mm < 0.254mm) Between Text "R12" (43.117mm,21.893mm) on Bottom Overlay And Track (43.45mm,21.375mm)(43.45mm,22.1mm) on Bottom Overlay Silk Text to Silk Clearance [0.219mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "R16" (62.807mm,7.683mm) on Top Overlay And Track (61.8mm,7.6mm)(62.45mm,7.6mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "R16" (62.807mm,7.683mm) on Top Overlay And Track (61.8mm,8.4mm)(62.45mm,8.4mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "R16" (62.807mm,7.683mm) on Top Overlay And Track (62.45mm,7.6mm)(62.45mm,8.4mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.156mm < 0.254mm) Between Text "R17" (64.293mm,11.183mm) on Bottom Overlay And Track (61.8mm,11.9mm)(62.45mm,11.9mm) on Bottom Overlay Silk Text to Silk Clearance [0.156mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "R17" (64.293mm,11.183mm) on Bottom Overlay And Track (62.45mm,11.1mm)(62.45mm,11.9mm) on Bottom Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R18" (62.807mm,29.283mm) on Top Overlay And Text "R19" (62.807mm,30.283mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R18" (62.807mm,29.283mm) on Top Overlay And Track (60.25mm,28.95mm)(62.95mm,28.95mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "R18" (62.807mm,29.283mm) on Top Overlay And Track (61.8mm,29.2mm)(62.45mm,29.2mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "R18" (62.807mm,29.283mm) on Top Overlay And Track (61.8mm,30mm)(62.45mm,30mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "R18" (62.807mm,29.283mm) on Top Overlay And Track (62.45mm,29.2mm)(62.45mm,30mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.199mm < 0.254mm) Between Text "R18" (62.807mm,29.283mm) on Top Overlay And Track (62.95mm,27.75mm)(62.95mm,28.95mm) on Top Overlay Silk Text to Silk Clearance [0.199mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R19" (62.807mm,30.283mm) on Top Overlay And Text "R21" (62.759mm,31.283mm) on Top Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "R19" (62.807mm,30.283mm) on Top Overlay And Track (61.8mm,30.2mm)(62.45mm,30.2mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.252mm < 0.254mm) Between Text "R19" (62.807mm,30.283mm) on Top Overlay And Track (61.8mm,31mm)(62.45mm,31mm) on Top Overlay Silk Text to Silk Clearance [0.252mm]
   Violation between Silk To Silk Clearance Constraint: (0.243mm < 0.254mm) Between Text "R19" (62.807mm,30.283mm) on Top Overlay And Track (62.45mm,30.2mm)(62.45mm,31mm) on Top Overlay Silk Text to Silk Clearance [0.243mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R2" (41.171mm,1.683mm) on Top Overlay And Track (40.6mm,2.6mm)(41.325mm,2.6mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R2" (41.171mm,1.683mm) on Top Overlay And Track (42.075mm,2.6mm)(42.8mm,2.6mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "R20" (62.754mm,9.183mm) on Top Overlay And Track (61.8mm,9.1mm)(62.45mm,9.1mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "R20" (62.754mm,9.183mm) on Top Overlay And Track (61.8mm,9.9mm)(62.45mm,9.9mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "R20" (62.754mm,9.183mm) on Top Overlay And Track (62.45mm,9.1mm)(62.45mm,9.9mm) on Top Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R21" (62.759mm,31.283mm) on Top Overlay And Track (61.8mm,31.2mm)(62.45mm,31.2mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.207mm < 0.254mm) Between Text "R21" (62.759mm,31.283mm) on Top Overlay And Track (61.8mm,32mm)(62.45mm,32mm) on Top Overlay Silk Text to Silk Clearance [0.207mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "R21" (62.759mm,31.283mm) on Top Overlay And Track (62.45mm,31.2mm)(62.45mm,32mm) on Top Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "R22" (14.96mm,36.127mm) on Bottom Overlay And Track (15.3mm,36.05mm)(15.3mm,36.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R22" (14.96mm,36.127mm) on Bottom Overlay And Track (15.3mm,36.05mm)(15.95mm,36.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R22" (14.96mm,36.127mm) on Bottom Overlay And Track (15.3mm,36.85mm)(15.95mm,36.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R4" (58.171mm,20.383mm) on Top Overlay And Track (57.6mm,20.1mm)(58.325mm,20.1mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.169mm < 0.254mm) Between Text "R4" (58.171mm,20.383mm) on Top Overlay And Track (59.075mm,20.1mm)(59.8mm,20.1mm) on Top Overlay Silk Text to Silk Clearance [0.169mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R7" (7.729mm,22.283mm) on Bottom Overlay And Track (6.32mm,22.05mm)(6.32mm,23.05mm) on Bottom Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.238mm < 0.254mm) Between Text "R8" (7.729mm,18.083mm) on Bottom Overlay And Track (6.32mm,17.85mm)(6.32mm,18.85mm) on Bottom Overlay Silk Text to Silk Clearance [0.238mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "R9" (32.177mm,28.899mm) on Top Overlay And Track (31.35mm,28.55mm)(32.35mm,28.55mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
Rule Violations :91

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.127mm) (InDifferentialPairClass('USB3.0'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.127mm) (InDifferentialPairClass('USB2.0'))
Rule Violations :0

Processing Rule : Matched Lengths(Tolerance=0.127mm) (InDifferentialPairClass('ETH'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Waived Violations Of Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
   Waived Violation between Hole Size Constraint: (3.25mm > 2.54mm) Pad X2-MH1(8.55mm,26.065mm) on Multi-Layer Actual Hole Size = 3.25mmWaived by ADAK at 29.08.2024 10:10:52Unchangable Hole Size
   Waived Violation between Hole Size Constraint: (3.25mm > 2.54mm) Pad X2-MH2(8.55mm,14.635mm) on Multi-Layer Actual Hole Size = 3.25mmWaived by ADAK at 29.08.2024 10:11:52Unchangable Hole Size
Waived Violations :2

Waived Violations Of Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-42(37.8mm,24.654mm) on Top Layer And Pad IC2-43(37.3mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]Waived by ADAK at 29.08.2024 11:05:04Unchangable Clearance
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.146mm < 0.254mm) Between Pad IC2-43(37.3mm,24.654mm) on Top Layer And Pad IC2-44(36.8mm,24.654mm) on Top Layer [Top Solder] Mask Sliver [0.146mm]Waived by ADAK at 29.08.2024 11:04:59Unchangable Clearance
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.192mm < 0.254mm) Between Pad IC2-43(37.3mm,24.654mm) on Top Layer And Pad IC2-49(37.55mm,21.25mm) on Top Layer [Top Solder] Mask Sliver [0.192mm]Waived by ADAK at 29.08.2024 11:05:30Unchangable Clearance
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A4(60.92mm,19.1mm) on Top Layer And Pad X1-B9(62.17mm,19.15mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]Waived by ADAK at 29.08.2024 11:01:09Unchangable Clearance
   Waived Violation between Minimum Solder Mask Sliver Constraint: (0.122mm < 0.254mm) Between Pad X1-A9(60.92mm,21.6mm) on Top Layer And Pad X1-B4(62.17mm,21.55mm) on Multi-Layer [Top Solder] Mask Sliver [0.122mm]Waived by ADAK at 29.08.2024 11:02:05Unchangable Clearance
Waived Violations :5


Violations Detected : 882
Waived Violations : 7
Time Elapsed        : 00:00:02