("sim_mirror_FA:/\tsim_mirror_FA lab4_boyz_nnguye24 schematic" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 sim_mirror_FA schematic }:a"))) (((-2.19375 -1.60625) (4.44375 2.54375)) "a" "Schematics XL" 66))("mirror_FA:/\tmirror_FA lab4_boyz_nnguye24 schematic" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 mirror_FA schematic }:a"))) (((-3.25 -5.775) (8.9 3.85625)) "a" "Schematics" 64))("mirror_FA:/\tmirror_FA lab4_boyz_nnguye24 extracted" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 mirror_FA extracted }:a"))) (((-28.238 -2.667) (86.96 50.667)) "a" "VLS-GXL" 60))("mirror_FA:/\tmirror_FA lab4_boyz_nnguye24 layout" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 mirror_FA layout }:a"))) (((-24.975 -1.2) (83.887 49.2)) "a" "VLS-GXL" 58))("nmos_1l:/\tnmos_1l lab4_boyz_nnguye24 symbol" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 nmos_1l symbol }:a"))) (((-2.1375 -1.85) (2.0625 1.35)) "a" "Symbol" 48))("nmos_4l:/\tnmos_4l lab4_boyz_nnguye24 symbol" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 nmos_4l symbol }:a"))) (((-1.4375 -1.1875) (0.8 0.5125)) "a" "Symbol" 48))("pmos_1l:/\tpmos_1l lab4_boyz_nnguye24 extracted" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_1l extracted }:a"))) (((-0.593 -1.607) (9.965 9.723)) "a" "VLS-GXL" 44))("pmos_1l:/\tpmos_1l lab4_boyz_nnguye24 schematic" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_1l schematic }:r"))) (((-2.5375 -2.20625) (0.625 2.20625)) "r" "Schematics XL" 45))("pmos_1l:/\tpmos_1l lab4_boyz_nnguye24 layout" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_1l layout }:a"))) (((-0.209 -6.022) (9.475 4.63)) "a" "VLS-GXL" 46))("pmos_8l:/\tpmos_8l lab4_boyz_nnguye24 symbol" (("open" (nil hierarchy "/{lab4_boyz_nnguye24 pmos_8l symbol }:a"))) (((-1.075 -0.35625) (-0.025 0.48125)) "a" "Symbol" 36))