{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461544380101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461544380104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 24 19:33:00 2016 " "Processing started: Sun Apr 24 19:33:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461544380104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1461544380104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off faceDetectSystem -c faceDetectSystem " "Command: quartus_eda --read_settings_files=off --write_settings_files=off faceDetectSystem -c faceDetectSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1461544380104 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "faceDetectSystem_7_1200mv_85c_slow.vho E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/ simulation " "Generated file faceDetectSystem_7_1200mv_85c_slow.vho in folder \"E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1461544386743 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "faceDetectSystem_7_1200mv_0c_slow.vho E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/ simulation " "Generated file faceDetectSystem_7_1200mv_0c_slow.vho in folder \"E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1461544390513 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "faceDetectSystem_min_1200mv_0c_fast.vho E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/ simulation " "Generated file faceDetectSystem_min_1200mv_0c_fast.vho in folder \"E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1461544394289 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "faceDetectSystem.vho E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/ simulation " "Generated file faceDetectSystem.vho in folder \"E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1461544397978 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "faceDetectSystem_7_1200mv_85c_vhd_slow.sdo E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/ simulation " "Generated file faceDetectSystem_7_1200mv_85c_vhd_slow.sdo in folder \"E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1461544400616 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "faceDetectSystem_7_1200mv_0c_vhd_slow.sdo E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/ simulation " "Generated file faceDetectSystem_7_1200mv_0c_vhd_slow.sdo in folder \"E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1461544403230 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "faceDetectSystem_min_1200mv_0c_vhd_fast.sdo E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/ simulation " "Generated file faceDetectSystem_min_1200mv_0c_vhd_fast.sdo in folder \"E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1461544405846 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "faceDetectSystem_vhd.sdo E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/ simulation " "Generated file faceDetectSystem_vhd.sdo in folder \"E:/altera/projects/FaceDetectionFPGA_1p0/faceDetectSystem_2p3_320x240/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1461544408461 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1033 " "Peak virtual memory: 1033 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461544408931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 24 19:33:28 2016 " "Processing ended: Sun Apr 24 19:33:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461544408931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461544408931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461544408931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1461544408931 ""}
