Analysis & Synthesis report for SingleCycle
Sun Dec 15 10:43:59 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_c1k1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |SC_CPU
 16. Parameter Settings for User Entity Instance: BranchController:branchcontroller
 17. Parameter Settings for User Entity Instance: programCounter:pc
 18. Parameter Settings for User Entity Instance: IM:InstMem
 19. Parameter Settings for User Entity Instance: controlUnit:CU
 20. Parameter Settings for User Entity Instance: mux2x1:RFMux
 21. Parameter Settings for User Entity Instance: mux2x1:ALUMux
 22. Parameter Settings for User Entity Instance: ALU:alu
 23. Parameter Settings for User Entity Instance: DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component
 24. Parameter Settings for User Entity Instance: mux2x1:WBMux
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "ALU:alu"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Dec 15 10:43:59 2024          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; SingleCycle                                    ;
; Top-level Entity Name              ; SC_CPU                                         ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 3,365                                          ;
;     Total combinational functions  ; 2,405                                          ;
;     Dedicated logic registers      ; 1,056                                          ;
; Total registers                    ; 1056                                           ;
; Total pins                         ; 67                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 32,768                                         ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; SC_CPU             ; SingleCycle        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; registerFile.v                   ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/registerFile.v         ;         ;
; controlUnit.v                    ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v          ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/ALU.v                  ;         ;
; programCounter.v                 ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/programCounter.v       ;         ;
; mux2x1.v                         ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/mux2x1.v               ;         ;
; DataMemory_IP.v                  ; yes             ; User Wizard-Generated File             ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v        ;         ;
; SC_CPU.v                         ; yes             ; User Verilog HDL File                  ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v               ;         ;
; opcodes.txt                      ; yes             ; Auto-Found File                        ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/opcodes.txt            ;         ;
; branchcontroller.v               ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/branchcontroller.v     ;         ;
; im.v                             ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v                   ;         ;
; im_init.init                     ; yes             ; Auto-Found Unspecified File            ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im_init.init           ;         ;
; dm.v                             ; yes             ; Auto-Found Verilog HDL File            ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/dm.v                   ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/stratix_ram_block.inc           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_mux.inc                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/lpm_decode.inc                  ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/aglobal231.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/a_rdenreg.inc                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altrom.inc                      ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altram.inc                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/quartus/devices_support/quartus/libraries/megafunctions/altdpram.inc                    ;         ;
; db/altsyncram_c1k1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/db/altsyncram_c1k1.tdf ;         ;
; datamem_mif.mif                  ; yes             ; Auto-Found Memory Initialization File  ; D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/datamem_mif.mif        ;         ;
+----------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 3,365     ;
;                                             ;           ;
; Total combinational functions               ; 2405      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1860      ;
;     -- 3 input functions                    ; 409       ;
;     -- <=2 input functions                  ; 136       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2219      ;
;     -- arithmetic mode                      ; 186       ;
;                                             ;           ;
; Total registers                             ; 1056      ;
;     -- Dedicated logic registers            ; 1056      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 67        ;
; Total memory bits                           ; 32768     ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 1095      ;
; Total fan-out                               ; 13708     ;
; Average fan-out                             ; 3.78      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                        ; Entity Name      ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |SC_CPU                                      ; 2405 (138)          ; 1056 (32)                 ; 32768       ; 0          ; 0            ; 0       ; 0         ; 67   ; 0            ; 0          ; |SC_CPU                                                                                                    ; SC_CPU           ; work         ;
;    |ALU:alu|                                 ; 470 (470)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|ALU:alu                                                                                            ; ALU              ; work         ;
;    |BranchController:branchcontroller|       ; 25 (25)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|BranchController:branchcontroller                                                                  ; BranchController ; work         ;
;    |DM:dataMem|                              ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|DM:dataMem                                                                                         ; DM               ; work         ;
;       |DataMemory_IP:DataMemory|             ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|DM:dataMem|DataMemory_IP:DataMemory                                                                ; DataMemory_IP    ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component                                ; altsyncram       ; work         ;
;             |altsyncram_c1k1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_c1k1:auto_generated ; altsyncram_c1k1  ; work         ;
;    |IM:InstMem|                              ; 121 (121)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|IM:InstMem                                                                                         ; IM               ; work         ;
;    |controlUnit:CU|                          ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|controlUnit:CU                                                                                     ; controlUnit      ; work         ;
;    |mux2x1:ALUMux|                           ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|mux2x1:ALUMux                                                                                      ; mux2x1           ; work         ;
;    |mux2x1:RFMux|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|mux2x1:RFMux                                                                                       ; mux2x1           ; work         ;
;    |mux2x1:WBMux|                            ; 205 (205)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|mux2x1:WBMux                                                                                       ; mux2x1           ; work         ;
;    |programCounter:pc|                       ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|programCounter:pc                                                                                  ; programCounter   ; work         ;
;    |registerFile:RF|                         ; 1328 (1328)         ; 992 (992)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |SC_CPU|registerFile:RF                                                                                    ; registerFile     ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; Name                                                                                                          ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF             ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+
; DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_c1k1:auto_generated|ALTSYNCRAM ; M9K  ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; DataMem_MIF.mif ;
+---------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 23.1    ; N/A          ; N/A          ; |SC_CPU|DM:dataMem|DataMemory_IP:DataMemory ; DataMemory_IP.v ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------+-----------------+


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; registerFile:RF|registers[0][31]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][30]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][29]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][28]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][27]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][26]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][25]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][24]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][23]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][22]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][21]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][20]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][19]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][18]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][17]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][16]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][15]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][14]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][13]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][12]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][11]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][10]       ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][9]        ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][8]        ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][7]        ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][6]        ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][5]        ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][4]        ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][3]        ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][2]        ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][1]        ; Stuck at GND due to stuck port data_in ;
; registerFile:RF|registers[0][0]        ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1056  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 1056  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 992   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; programCounter:pc|PCout[0]              ; 43      ;
; programCounter:pc|PCout[1]              ; 46      ;
; programCounter:pc|PCout[2]              ; 43      ;
; programCounter:pc|PCout[3]              ; 57      ;
; programCounter:pc|PCout[4]              ; 38      ;
; programCounter:pc|PCout[5]              ; 6       ;
; programCounter:pc|PCout[6]              ; 6       ;
; programCounter:pc|PCout[7]              ; 6       ;
; programCounter:pc|PCout[8]              ; 25      ;
; programCounter:pc|PCout[9]              ; 17      ;
; programCounter:pc|PCout[10]             ; 3       ;
; programCounter:pc|PCout[11]             ; 3       ;
; programCounter:pc|PCout[12]             ; 3       ;
; programCounter:pc|PCout[13]             ; 3       ;
; programCounter:pc|PCout[14]             ; 3       ;
; programCounter:pc|PCout[15]             ; 3       ;
; programCounter:pc|PCout[16]             ; 3       ;
; programCounter:pc|PCout[17]             ; 3       ;
; programCounter:pc|PCout[18]             ; 3       ;
; programCounter:pc|PCout[19]             ; 3       ;
; programCounter:pc|PCout[20]             ; 3       ;
; programCounter:pc|PCout[21]             ; 3       ;
; programCounter:pc|PCout[22]             ; 3       ;
; programCounter:pc|PCout[23]             ; 3       ;
; programCounter:pc|PCout[24]             ; 3       ;
; programCounter:pc|PCout[25]             ; 3       ;
; programCounter:pc|PCout[26]             ; 3       ;
; programCounter:pc|PCout[27]             ; 3       ;
; programCounter:pc|PCout[28]             ; 3       ;
; programCounter:pc|PCout[29]             ; 3       ;
; programCounter:pc|PCout[30]             ; 3       ;
; programCounter:pc|PCout[31]             ; 3       ;
; Total number of inverted registers = 32 ;         ;
+-----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SC_CPU|programCounter:pc|PCout[18] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SC_CPU|mux2x1:ALUMux|out[7]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SC_CPU|mux2x1:ALUMux|out[4]        ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |SC_CPU|registerFile:RF|Mux11       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |SC_CPU|registerFile:RF|Mux63       ;
; 33:1               ; 4 bits    ; 88 LEs        ; 32 LEs               ; 56 LEs                 ; No         ; |SC_CPU|controlUnit:CU|ALUSrc       ;
; 21:1               ; 2 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |SC_CPU|ALU:alu|Mux23               ;
; 22:1               ; 6 bits    ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; No         ; |SC_CPU|mux2x1:WBMux|out[11]        ;
; 22:1               ; 4 bits    ; 56 LEs        ; 32 LEs               ; 24 LEs                 ; No         ; |SC_CPU|ALU:alu|Mux25               ;
; 22:1               ; 8 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; No         ; |SC_CPU|mux2x1:WBMux|out[23]        ;
; 23:1               ; 2 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; No         ; |SC_CPU|ALU:alu|Mux29               ;
; 23:1               ; 4 bits    ; 60 LEs        ; 32 LEs               ; 28 LEs                 ; No         ; |SC_CPU|mux2x1:WBMux|out[27]        ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |SC_CPU|mux2x1:WBMux|out[28]        ;
; 25:1               ; 2 bits    ; 32 LEs        ; 18 LEs               ; 14 LEs                 ; No         ; |SC_CPU|mux2x1:WBMux|out[30]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_c1k1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |SC_CPU ;
+----------------+--------+----------------------------------------------+
; Parameter Name ; Value  ; Type                                         ;
+----------------+--------+----------------------------------------------+
; RType          ; 000000 ; Unsigned Binary                              ;
; hlt_inst       ; 111111 ; Unsigned Binary                              ;
; add            ; 100000 ; Unsigned Binary                              ;
; addu           ; 100001 ; Unsigned Binary                              ;
; sub            ; 100010 ; Unsigned Binary                              ;
; subu           ; 100011 ; Unsigned Binary                              ;
; and_           ; 100100 ; Unsigned Binary                              ;
; or_            ; 100101 ; Unsigned Binary                              ;
; xor_           ; 100110 ; Unsigned Binary                              ;
; nor_           ; 100111 ; Unsigned Binary                              ;
; slt            ; 101010 ; Unsigned Binary                              ;
; sgt            ; 101011 ; Unsigned Binary                              ;
; sll            ; 000000 ; Unsigned Binary                              ;
; srl            ; 000010 ; Unsigned Binary                              ;
; jr             ; 001000 ; Unsigned Binary                              ;
; addi           ; 001000 ; Unsigned Binary                              ;
; andi           ; 001100 ; Unsigned Binary                              ;
; ori            ; 001101 ; Unsigned Binary                              ;
; xori           ; 001110 ; Unsigned Binary                              ;
; slti           ; 101010 ; Unsigned Binary                              ;
; lw             ; 100011 ; Unsigned Binary                              ;
; sw             ; 101011 ; Unsigned Binary                              ;
; beq            ; 000100 ; Unsigned Binary                              ;
; bne            ; 000101 ; Unsigned Binary                              ;
; j              ; 000010 ; Unsigned Binary                              ;
; jal            ; 000011 ; Unsigned Binary                              ;
+----------------+--------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BranchController:branchcontroller ;
+----------------+--------+------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                 ;
+----------------+--------+------------------------------------------------------+
; RType          ; 000000 ; Unsigned Binary                                      ;
; hlt_inst       ; 111111 ; Unsigned Binary                                      ;
; add            ; 100000 ; Unsigned Binary                                      ;
; addu           ; 100001 ; Unsigned Binary                                      ;
; sub            ; 100010 ; Unsigned Binary                                      ;
; subu           ; 100011 ; Unsigned Binary                                      ;
; and_           ; 100100 ; Unsigned Binary                                      ;
; or_            ; 100101 ; Unsigned Binary                                      ;
; xor_           ; 100110 ; Unsigned Binary                                      ;
; nor_           ; 100111 ; Unsigned Binary                                      ;
; slt            ; 101010 ; Unsigned Binary                                      ;
; sgt            ; 101011 ; Unsigned Binary                                      ;
; sll            ; 000000 ; Unsigned Binary                                      ;
; srl            ; 000010 ; Unsigned Binary                                      ;
; jr             ; 001000 ; Unsigned Binary                                      ;
; addi           ; 001000 ; Unsigned Binary                                      ;
; andi           ; 001100 ; Unsigned Binary                                      ;
; ori            ; 001101 ; Unsigned Binary                                      ;
; xori           ; 001110 ; Unsigned Binary                                      ;
; slti           ; 101010 ; Unsigned Binary                                      ;
; lw             ; 100011 ; Unsigned Binary                                      ;
; sw             ; 101011 ; Unsigned Binary                                      ;
; beq            ; 000100 ; Unsigned Binary                                      ;
; bne            ; 000101 ; Unsigned Binary                                      ;
; j              ; 000010 ; Unsigned Binary                                      ;
; jal            ; 000011 ; Unsigned Binary                                      ;
+----------------+--------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: programCounter:pc ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; initialaddr    ; -1    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: IM:InstMem ;
+----------------+-------+--------------------------------+
; Parameter Name ; Value ; Type                           ;
+----------------+-------+--------------------------------+
; bit_width      ; 32    ; Signed Integer                 ;
+----------------+-------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controlUnit:CU ;
+----------------+--------+-----------------------------------+
; Parameter Name ; Value  ; Type                              ;
+----------------+--------+-----------------------------------+
; RType          ; 000000 ; Unsigned Binary                   ;
; hlt_inst       ; 111111 ; Unsigned Binary                   ;
; add            ; 100000 ; Unsigned Binary                   ;
; addu           ; 100001 ; Unsigned Binary                   ;
; sub            ; 100010 ; Unsigned Binary                   ;
; subu           ; 100011 ; Unsigned Binary                   ;
; and_           ; 100100 ; Unsigned Binary                   ;
; or_            ; 100101 ; Unsigned Binary                   ;
; xor_           ; 100110 ; Unsigned Binary                   ;
; nor_           ; 100111 ; Unsigned Binary                   ;
; slt            ; 101010 ; Unsigned Binary                   ;
; sgt            ; 101011 ; Unsigned Binary                   ;
; sll            ; 000000 ; Unsigned Binary                   ;
; srl            ; 000010 ; Unsigned Binary                   ;
; jr             ; 001000 ; Unsigned Binary                   ;
; addi           ; 001000 ; Unsigned Binary                   ;
; andi           ; 001100 ; Unsigned Binary                   ;
; ori            ; 001101 ; Unsigned Binary                   ;
; xori           ; 001110 ; Unsigned Binary                   ;
; slti           ; 101010 ; Unsigned Binary                   ;
; lw             ; 100011 ; Unsigned Binary                   ;
; sw             ; 101011 ; Unsigned Binary                   ;
; beq            ; 000100 ; Unsigned Binary                   ;
; bne            ; 000101 ; Unsigned Binary                   ;
; j              ; 000010 ; Unsigned Binary                   ;
; jal            ; 000011 ; Unsigned Binary                   ;
+----------------+--------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:RFMux ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:ALUMux ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; size           ; 32    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU:alu ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; data_width     ; 32    ; Signed Integer              ;
; sel_width      ; 4     ; Signed Integer              ;
; ADD            ; 0000  ; Unsigned Binary             ;
; SUB            ; 0001  ; Unsigned Binary             ;
; AND            ; 0010  ; Unsigned Binary             ;
; OR             ; 0011  ; Unsigned Binary             ;
; XOR            ; 0100  ; Unsigned Binary             ;
; NOR            ; 0101  ; Unsigned Binary             ;
; SLT            ; 0110  ; Unsigned Binary             ;
; SGT            ; 0111  ; Unsigned Binary             ;
; SLL            ; 1000  ; Unsigned Binary             ;
; SRL            ; 1001  ; Unsigned Binary             ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                 ;
+------------------------------------+----------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                              ;
; WIDTH_A                            ; 32                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                              ;
; WIDTH_B                            ; 1                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                              ;
; INIT_FILE                          ; DataMem_MIF.mif      ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_c1k1      ; Untyped                                              ;
+------------------------------------+----------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux2x1:WBMux ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; size           ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                ;
+-------------------------------------------+---------------------------------------------------------------------+
; Name                                      ; Value                                                               ;
+-------------------------------------------+---------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                   ;
; Entity Instance                           ; DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                  ;
;     -- NUMWORDS_A                         ; 1024                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                        ;
;     -- WIDTH_B                            ; 1                                                                   ;
;     -- NUMWORDS_B                         ; 1                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                              ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                           ;
+-------------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:alu"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; zero ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 1056                        ;
;     CLR               ; 32                          ;
;     CLR SLD           ; 32                          ;
;     ENA CLR           ; 992                         ;
; cycloneiii_lcell_comb ; 2437                        ;
;     arith             ; 186                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 126                         ;
;     normal            ; 2251                        ;
;         1 data inputs ; 35                          ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 283                         ;
;         4 data inputs ; 1860                        ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 19.70                       ;
; Average LUT depth     ; 15.39                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Dec 15 10:43:38 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycle -c SingleCycle
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: registerFile File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/registerFile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/ALU.v Line: 1
Warning (12019): Can't analyze file -- file signextender.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/programCounter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux2x1.v
    Info (12023): Found entity 1: mux2x1 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/mux2x1.v Line: 1
Warning (12019): Can't analyze file -- file adder.v is missing
Warning (12019): Can't analyze file -- file ANDGate.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file bcd7seg.v
    Info (12023): Found entity 1: bcd7seg File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/bcd7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file datamemory_ip.v
    Info (12023): Found entity 1: DataMemory_IP File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file singlecycle_sim.v
    Info (12023): Found entity 1: SingleCycle_sim File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file sc_cpu.v
    Info (12023): Found entity 1: SC_CPU File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SC_CPU.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at SingleCycle_sim.v(31): created implicit net for "clkout" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v Line: 31
Info (12127): Elaborating entity "SC_CPU" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at sc_cpu.v(21): truncated value with size 32 to match size of target (6) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 21
Warning (10230): Verilog HDL assignment warning at sc_cpu.v(22): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 22
Warning (10230): Verilog HDL assignment warning at sc_cpu.v(23): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 23
Warning (10230): Verilog HDL assignment warning at sc_cpu.v(24): truncated value with size 32 to match size of target (5) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 24
Warning (10230): Verilog HDL assignment warning at sc_cpu.v(25): truncated value with size 32 to match size of target (16) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 25
Warning (10230): Verilog HDL assignment warning at sc_cpu.v(26): truncated value with size 37 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 26
Warning (10230): Verilog HDL assignment warning at sc_cpu.v(27): truncated value with size 32 to match size of target (6) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 27
Warning (10230): Verilog HDL assignment warning at sc_cpu.v(28): truncated value with size 58 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 28
Warning (10230): Verilog HDL assignment warning at sc_cpu.v(47): truncated value with size 48 to match size of target (32) File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 47
Warning (12125): Using design file branchcontroller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: BranchController File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/branchcontroller.v Line: 1
Info (12128): Elaborating entity "BranchController" for hierarchy "BranchController:branchcontroller" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 43
Info (12128): Elaborating entity "programCounter" for hierarchy "programCounter:pc" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 54
Warning (12125): Using design file im.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: IM File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 1
Info (12128): Elaborating entity "IM" for hierarchy "IM:InstMem" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 57
Warning (10030): Net "InstMem.data_a" at im.v(7) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
Warning (10030): Net "InstMem.waddr_a" at im.v(7) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
Warning (10030): Net "InstMem.we_a" at im.v(7) has no driver or initial value, using a default initial value '0' File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:CU" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 63
Warning (10272): Verilog HDL Case Statement warning at controlUnit.v(86): case item expression covers a value already covered by a previous case item File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v Line: 86
Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(38): incomplete case statement has no default case item File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/controlUnit.v Line: 38
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:RFMux" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 65
Info (12128): Elaborating entity "registerFile" for hierarchy "registerFile:RF" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 69
Info (12128): Elaborating entity "mux2x1" for hierarchy "mux2x1:ALUMux" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 76
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:alu" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 81
Warning (12125): Using design file dm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DM File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/dm.v Line: 1
Info (12128): Elaborating entity "DM" for hierarchy "DM:dataMem" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/sc_cpu.v Line: 85
Info (12128): Elaborating entity "DataMemory_IP" for hierarchy "DM:dataMem|DataMemory_IP:DataMemory" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/dm.v Line: 34
Info (12128): Elaborating entity "altsyncram" for hierarchy "DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v Line: 86
Info (12130): Elaborated megafunction instantiation "DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v Line: 86
Info (12133): Instantiated megafunction "DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component" with the following parameter: File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/DataMemory_IP.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "DataMem_MIF.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c1k1.tdf
    Info (12023): Found entity 1: altsyncram_c1k1 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/db/altsyncram_c1k1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_c1k1" for hierarchy "DM:dataMem|DataMemory_IP:DataMemory|altsyncram:altsyncram_component|altsyncram_c1k1:auto_generated" File: d:/quartus/devices_support/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "IM:InstMem|InstMem" is uninferred due to asynchronous read logic File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer IM:InstMem|InstMem~0 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
    Warning (19017): Found clock multiplexer IM:InstMem|InstMem~1 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
    Warning (19017): Found clock multiplexer IM:InstMem|InstMem~2 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
    Warning (19017): Found clock multiplexer IM:InstMem|InstMem~3 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
    Warning (19017): Found clock multiplexer IM:InstMem|InstMem~4 File: D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/im.v Line: 7
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/output_files/SingleCycle.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3496 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 3397 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Sun Dec 15 10:43:59 2024
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:36


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/GitHub Repos/JoSDC-SILICORE/singlecycle/SiliCore_Qualifying_code/output_files/SingleCycle.map.smsg.


