============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  12:24:39 pm
  Module:                 mux_b_t_s
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5458 ps) Late External Delay Assertion at pin y[0]
          Group: aclk
     Startpoint: (F) inputs[2][0]
          Clock: (R) aclk
       Endpoint: (F) y[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     142                  
             Slack:=    5458                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_12_1  
  output_delay             2000            chip.sdc_line_8_131_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[2][0]             -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g1138__2802/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g1118__7482/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g1109__1617/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.9    59    29    2066    (-,-) 
  mux_output/g1103__6260/Y -       A2->Y F     OAI22xp5_ASAP7_75t_R       1  0.8    27    23    2090    (-,-) 
  g89__6260/Y              -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    55    51    2141    (-,-) 
  y[0]                     -       -     F     (port)                     -    -     -     1    2142    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 2: MET (5458 ps) Late External Delay Assertion at pin y[1]
          Group: aclk
     Startpoint: (F) inputs[0][1]
          Clock: (R) aclk
       Endpoint: (F) y[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     142                  
             Slack:=    5458                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_3_1   
  output_delay             2000            chip.sdc_line_8_130_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[0][1]             -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g1126__7410/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g1113__8246/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g1105__8428/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.9    58    29    2066    (-,-) 
  mux_output/g1104__4319/Y -       A2->Y F     OAI22xp5_ASAP7_75t_R       1  0.8    27    23    2090    (-,-) 
  g90__4319/Y              -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    55    51    2140    (-,-) 
  y[1]                     -       -     F     (port)                     -    -     -     1    2142    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 3: MET (5458 ps) Late External Delay Assertion at pin y[2]
          Group: aclk
     Startpoint: (F) inputs[0][2]
          Clock: (R) aclk
       Endpoint: (F) y[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     142                  
             Slack:=    5458                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_2_1   
  output_delay             2000            chip.sdc_line_8_129_1 

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[0][2]             -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g1141__8246/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g1119__4733/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g1110__2802/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.9    58    29    2066    (-,-) 
  mux_output/g1102__5107/Y -       A2->Y F     OAI22xp5_ASAP7_75t_R       1  0.8    27    23    2090    (-,-) 
  g88__5107/Y              -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    55    51    2140    (-,-) 
  y[2]                     -       -     F     (port)                     -    -     -     1    2142    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 4: MET (5458 ps) Late External Delay Assertion at pin y[3]
          Group: aclk
     Startpoint: (F) inputs[0][3]
          Clock: (R) aclk
       Endpoint: (F) y[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     142                  
             Slack:=    5458                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_1_1 
  output_delay             2000            chip.sdc_line_8     

#-------------------------------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[0][3]             -       -     F     (arrival)                  1  0.9     0     0    2000    (-,-) 
  mux_output/g1137__1617/Y -       A2->Y R     AOI22xp5_ASAP7_75t_R       1  0.8    44    14    2014    (-,-) 
  mux_output/g1117__5115/Y -       A->Y  F     NAND3xp33_ASAP7_75t_R      1  0.8    29    23    2037    (-,-) 
  mux_output/g1108__3680/Y -       C->Y  R     AOI221xp5_ASAP7_75t_R      1  0.9    58    29    2066    (-,-) 
  mux_output/g1101__2398/Y -       A2->Y F     OAI22xp5_ASAP7_75t_R       1  0.8    27    23    2090    (-,-) 
  g87__2398/Y              -       B->Y  F     AND2x2_ASAP7_75t_R         1 15.3    55    51    2140    (-,-) 
  y[3]                     -       -     F     (port)                     -    -     -     1    2142    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 5: MET (7486 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     115                  
             Slack:=    7486                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_129_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  select_line      -       -      R     (arrival)                     6  4.4     0     0    2000    (-,-) 
  g106__1705/Y     -       B->Y   F     NOR2xp33_ASAP7_75t_R          2  1.6    38    20    2020    (-,-) 
  g104__1617/Y     -       B->Y   R     NAND2xp5_ASAP7_75t_R          2  1.5    34    26    2045    (-,-) 
  g103/Y           -       A->Y   F     INVxp67_ASAP7_75t_R           1  1.2    20    18    2063    (-,-) 
  g2/CON           -       B->CON R     HAxp5_ASAP7_75t_R             1  1.3    35    21    2085    (-,-) 
  g97__8428/Y      -       B->Y   R     XOR2xp5_ASAP7_75t_R           1  0.9    31    30    2115    (-,-) 
  counter_reg[3]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2115    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 6: MET (7498 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (F) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     103                  
             Slack:=    7498                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_129_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  select_line      -       -       F     (arrival)                     6  4.3     0     0    2000    (-,-) 
  g106__1705/Y     -       B->Y    R     NOR2xp33_ASAP7_75t_R          2  1.6    46    23    2023    (-,-) 
  g104__1617/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    30    25    2048    (-,-) 
  g103/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    22    19    2067    (-,-) 
  g2/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    31    20    2087    (-,-) 
  g2/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    29    16    2103    (-,-) 
  counter_reg[2]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2103    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 7: MET (7536 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      65                  
             Slack:=    7536                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_129_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     F     (arrival)                     6  4.3     0     0    2000    (-,-) 
  g106__1705/Y     -       B->Y  R     NOR2xp33_ASAP7_75t_R          2  1.6    46    23    2023    (-,-) 
  g104__1617/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.5    30    25    2048    (-,-) 
  g101__6783/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          1  0.9    29    17    2065    (-,-) 
  counter_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2065    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 8: MET (7579 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) select_line
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-      22                  
             Slack:=    7579                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_129_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  select_line      -       -     R     (arrival)                     6  4.4     0     0    2000    (-,-) 
  g105__2802/Y     -       B->Y  R     XOR2xp5_ASAP7_75t_R           1  0.9    30    22    2022    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2022    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

