

================================================================
== Vitis HLS Report for 'sw_compute_Pipeline_VITIS_LOOP_89_5'
================================================================
* Date:           Sat Jul 30 21:26:29 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        iris_hls_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.180 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      135|      135|  1.350 us|  1.350 us|  135|  135|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_5  |      133|      133|         8|          2|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    134|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     165|     50|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     87|    -|
|Register         |        -|    -|     194|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     359|    303|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+-----+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |mul_32s_10ns_32_2_1_U8  |mul_32s_10ns_32_2_1  |        0|   1|  165|  50|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+
    |Total                   |                     |        0|   1|  165|  50|    0|
    +------------------------+---------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln89_fu_97_p2      |         +|   0|  0|  14|           7|           1|
    |sub_ln93_1_fu_149_p2   |         -|   0|  0|  24|           1|          17|
    |sub_ln93_fu_130_p2     |         -|   0|  0|  39|           1|          32|
    |icmp_ln89_fu_78_p2     |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln95_fu_175_p2    |      icmp|   0|  0|  11|          10|           1|
    |select_ln93_fu_158_p3  |    select|   0|  0|  17|           1|          17|
    |select_ln95_fu_181_p3  |    select|   0|  0|  17|           1|           7|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 134|          29|          84|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |acc_address0             |  14|          3|    7|         21|
    |acc_address1             |  14|          3|    7|         21|
    |ap_NS_fsm                |  14|          3|    1|          3|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    7|         14|
    |i_fu_48                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         19|   32|         79|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |acc_addr_1_reg_208                |   7|   0|    7|          0|
    |acc_load_1_reg_217                |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_2_reg_199                       |   7|   0|    7|          0|
    |i_fu_48                           |   7|   0|    7|          0|
    |icmp_ln89_reg_204                 |   1|   0|    1|          0|
    |icmp_ln95_reg_242                 |   1|   0|    1|          0|
    |mul_ln93_reg_222                  |  32|   0|   32|          0|
    |select_ln93_reg_237               |  17|   0|   17|          0|
    |tmp_1_reg_227                     |   1|   0|    1|          0|
    |trunc_ln93_2_reg_232              |  16|   0|   16|          0|
    |acc_addr_1_reg_208                |  64|  32|    7|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 194|  32|  137|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+-------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+--------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  sw_compute_Pipeline_VITIS_LOOP_89_5|  return value|
|acc_address0  |  out|    7|   ap_memory|                                  acc|         array|
|acc_ce0       |  out|    1|   ap_memory|                                  acc|         array|
|acc_we0       |  out|    1|   ap_memory|                                  acc|         array|
|acc_d0        |  out|   32|   ap_memory|                                  acc|         array|
|acc_q0        |   in|   32|   ap_memory|                                  acc|         array|
|acc_address1  |  out|    7|   ap_memory|                                  acc|         array|
|acc_ce1       |  out|    1|   ap_memory|                                  acc|         array|
|acc_we1       |  out|    1|   ap_memory|                                  acc|         array|
|acc_d1        |  out|   32|   ap_memory|                                  acc|         array|
|acc_q1        |   in|   32|   ap_memory|                                  acc|         array|
+--------------+-----+-----+------------+-------------------------------------+--------------+

