Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 26 14:29:11 2024
| Host         : DESKTOP-5VNL0D5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_module_of_smart_farm_timing_summary_routed.rpt -pb top_module_of_smart_farm_timing_summary_routed.pb -rpx top_module_of_smart_farm_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module_of_smart_farm
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.507      -32.633                     14                  899        0.075        0.000                      0                  899        4.500        0.000                       0                   588  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.507      -32.633                     14                  899        0.075        0.000                      0                  899        4.500        0.000                       0                   588  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -2.507ns,  Total Violation      -32.633ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432    14.773    dht11_control_instance/dth11/CLK
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[3]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X36Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.791    dht11_control_instance/dth11/humidity_reg[3]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432    14.773    dht11_control_instance/dth11/CLK
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[4]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X36Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.791    dht11_control_instance/dth11/humidity_reg[4]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432    14.773    dht11_control_instance/dth11/CLK
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[5]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X36Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.791    dht11_control_instance/dth11/humidity_reg[5]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/temperature_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432    14.773    dht11_control_instance/dth11/CLK
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[3]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X36Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.791    dht11_control_instance/dth11/temperature_reg[3]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.507ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/temperature_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.432    14.773    dht11_control_instance/dth11/CLK
    SLICE_X36Y61         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[4]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X36Y61         FDRE (Setup_fdre_C_CE)      -0.205    14.791    dht11_control_instance/dth11/temperature_reg[4]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.507    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.433    14.774    dht11_control_instance/dth11/CLK
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[6]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.792    dht11_control_instance/dth11/humidity_reg[6]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/humidity_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.433    14.774    dht11_control_instance/dth11/CLK
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/humidity_reg[7]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.792    dht11_control_instance/dth11/humidity_reg[7]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/temperature_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.433    14.774    dht11_control_instance/dth11/CLK
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[0]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.792    dht11_control_instance/dth11/temperature_reg[0]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/temperature_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.433    14.774    dht11_control_instance/dth11/CLK
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[1]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.792    dht11_control_instance/dth11/temperature_reg[1]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.506    

Slack (VIOLATED) :        -2.506ns  (required time - arrival time)
  Source:                 dht11_control_instance/dth11/count_usec_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/temperature_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        7.226ns  (logic 2.150ns (29.755%)  route 5.076ns (70.245%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 10.072 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.551    10.072    dht11_control_instance/dth11/CLK
    SLICE_X42Y61         FDCE                                         r  dht11_control_instance/dth11/count_usec_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDCE (Prop_fdce_C_Q)         0.524    10.596 f  dht11_control_instance/dth11/count_usec_reg[15]/Q
                         net (fo=3, routed)           0.451    11.046    dht11_control_instance/dth11/count_usec_reg[15]
    SLICE_X45Y62         LUT2 (Prop_lut2_I0_O)        0.124    11.170 r  dht11_control_instance/dth11/next_state[5]_i_15/O
                         net (fo=2, routed)           1.035    12.205    dht11_control_instance/dth11/next_state[5]_i_15_n_0
    SLICE_X44Y60         LUT6 (Prop_lut6_I5_O)        0.124    12.329 r  dht11_control_instance/dth11/next_state[5]_i_6/O
                         net (fo=33, routed)          0.576    12.905    dht11_control_instance/dth11/ed/data_count_reg[4]_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I2_O)        0.124    13.029 r  dht11_control_instance/dth11/ed/temp_data[29]_i_1/O
                         net (fo=3, routed)           0.507    13.536    dht11_control_instance/dth11/ed/D[29]
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124    13.660 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9/O
                         net (fo=3, routed)           0.995    14.655    dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_9_n_0
    SLICE_X39Y60         LUT6 (Prop_lut6_I3_O)        0.124    14.779 r  dht11_control_instance/dth11/ed/humidity1__2_carry__0_i_6/O
                         net (fo=1, routed)           0.000    14.779    dht11_control_instance/dth11/ed_n_57
    SLICE_X39Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    15.359 r  dht11_control_instance/dth11/humidity1__2_carry__0/O[2]
                         net (fo=1, routed)           0.598    15.956    dht11_control_instance/dth11/ed/humidity1[6]
    SLICE_X38Y60         LUT4 (Prop_lut4_I3_O)        0.302    16.258 f  dht11_control_instance/dth11/ed/humidity[7]_i_3/O
                         net (fo=1, routed)           0.571    16.830    dht11_control_instance/dth11/ed/humidity[7]_i_3_n_0
    SLICE_X36Y60         LUT5 (Prop_lut5_I1_O)        0.124    16.954 r  dht11_control_instance/dth11/ed/humidity[7]_i_1/O
                         net (fo=13, routed)          0.344    17.298    dht11_control_instance/dth11/ed_n_50
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         1.433    14.774    dht11_control_instance/dth11/CLK
    SLICE_X36Y59         FDRE                                         r  dht11_control_instance/dth11/temperature_reg[2]/C
                         clock pessimism              0.258    15.032    
                         clock uncertainty           -0.035    14.997    
    SLICE_X36Y59         FDRE (Setup_fdre_C_CE)      -0.205    14.792    dht11_control_instance/dth11/temperature_reg[2]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -17.298    
  -------------------------------------------------------------------
                         slack                                 -2.506    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_the_fnd_instance/fnd_cntr_instance/hex_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.440%)  route 0.242ns (56.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.556     1.439    show_the_fnd_instance/fnd_cntr_instance/rc/CLK
    SLICE_X36Y66         FDPE                                         r  show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y66         FDPE (Prop_fdpe_C_Q)         0.141     1.580 r  show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[2]/Q
                         net (fo=8, routed)           0.242     1.822    cds_and_water_level_control_instance/Q[1]
    SLICE_X33Y66         LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  cds_and_water_level_control_instance/hex_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.867    show_the_fnd_instance/fnd_cntr_instance/D[0]
    SLICE_X33Y66         FDRE                                         r  show_the_fnd_instance/fnd_cntr_instance/hex_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.822     1.950    show_the_fnd_instance/fnd_cntr_instance/CLK
    SLICE_X33Y66         FDRE                                         r  show_the_fnd_instance/fnd_cntr_instance/hex_value_reg[0]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X33Y66         FDRE (Hold_fdre_C_D)         0.091     1.792    show_the_fnd_instance/fnd_cntr_instance/hex_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 show_the_fnd_instance/fnd_cntr_instance/rc/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_the_fnd_instance/fnd_cntr_instance/rc/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.702%)  route 0.290ns (67.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.555     1.438    show_the_fnd_instance/fnd_cntr_instance/rc/CLK
    SLICE_X35Y66         FDRE                                         r  show_the_fnd_instance/fnd_cntr_instance/rc/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y66         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  show_the_fnd_instance/fnd_cntr_instance/rc/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.290     1.869    show_the_fnd_instance/fnd_cntr_instance/rc/ed/S[0]
    SLICE_X39Y64         FDCE                                         r  show_the_fnd_instance/fnd_cntr_instance/rc/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.824     1.952    show_the_fnd_instance/fnd_cntr_instance/rc/ed/CLK
    SLICE_X39Y64         FDCE                                         r  show_the_fnd_instance/fnd_cntr_instance/rc/ed/ff_cur_reg/C
                         clock pessimism             -0.249     1.703    
    SLICE_X39Y64         FDCE (Hold_fdce_C_D)         0.057     1.760    show_the_fnd_instance/fnd_cntr_instance/rc/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dht11_control_instance/dth11/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/usec_clk/cnt_sysclk_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.291ns  (logic 0.191ns (65.565%)  route 0.100ns (34.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns = ( 6.958 - 5.000 ) 
    Source Clock Delay      (SCD):    1.444ns = ( 6.444 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.561     6.444    dht11_control_instance/dth11/usec_clk/CLK
    SLICE_X47Y57         FDCE                                         r  dht11_control_instance/dth11/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.146     6.590 r  dht11_control_instance/dth11/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.100     6.691    dht11_control_instance/dth11/usec_clk/cnt_sysclk_reg[4]
    SLICE_X46Y57         LUT6 (Prop_lut6_I3_O)        0.045     6.736 r  dht11_control_instance/dth11/usec_clk/cnt_sysclk[5]_i_1/O
                         net (fo=1, routed)           0.000     6.736    dht11_control_instance/dth11/usec_clk/p_0_in[5]
    SLICE_X46Y57         FDCE                                         r  dht11_control_instance/dth11/usec_clk/cnt_sysclk_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.831     6.958    dht11_control_instance/dth11/usec_clk/CLK
    SLICE_X46Y57         FDCE                                         r  dht11_control_instance/dth11/usec_clk/cnt_sysclk_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.457    
    SLICE_X46Y57         FDCE (Hold_fdce_C_D)         0.124     6.581    dht11_control_instance/dth11/usec_clk/cnt_sysclk_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.581    
                         arrival time                           6.736    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 led_control_instance/control_manual_led_pwm/ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_control_instance/control_manual_led_pwm/ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.136%)  route 0.124ns (46.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.552     1.435    led_control_instance/control_manual_led_pwm/ed/CLK
    SLICE_X29Y79         FDCE                                         r  led_control_instance/control_manual_led_pwm/ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y79         FDCE (Prop_fdce_C_Q)         0.141     1.576 r  led_control_instance/control_manual_led_pwm/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.124     1.701    led_control_instance/control_manual_led_pwm/ed/p_0_in[1]
    SLICE_X31Y80         FDCE                                         r  led_control_instance/control_manual_led_pwm/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.819     1.947    led_control_instance/control_manual_led_pwm/ed/CLK
    SLICE_X31Y80         FDCE                                         r  led_control_instance/control_manual_led_pwm/ed/ff_old_reg/C
                         clock pessimism             -0.478     1.469    
    SLICE_X31Y80         FDCE (Hold_fdce_C_D)         0.070     1.539    led_control_instance/control_manual_led_pwm/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.164ns (31.846%)  route 0.351ns (68.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.554     1.437    show_the_fnd_instance/fnd_cntr_instance/rc/CLK
    SLICE_X34Y67         FDCE                                         r  show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[0]/Q
                         net (fo=4, routed)           0.351     1.952    show_the_fnd_instance/fnd_cntr_instance/rc/Q[0]
    SLICE_X36Y66         FDPE                                         r  show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.822     1.950    show_the_fnd_instance/fnd_cntr_instance/rc/CLK
    SLICE_X36Y66         FDPE                                         r  show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[1]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X36Y66         FDPE (Hold_fdpe_C_D)         0.070     1.771    show_the_fnd_instance/fnd_cntr_instance/rc/com_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 electric_fan_control_instance/control_power_pwm/ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            electric_fan_control_instance/control_power_pwm/ed/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.823%)  route 0.125ns (43.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.551     1.434    electric_fan_control_instance/control_power_pwm/ed/CLK
    SLICE_X38Y72         FDCE                                         r  electric_fan_control_instance/control_power_pwm/ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y72         FDCE (Prop_fdce_C_Q)         0.164     1.598 r  electric_fan_control_instance/control_power_pwm/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.125     1.723    electric_fan_control_instance/control_power_pwm/ed/p_0_in[1]
    SLICE_X41Y72         FDCE                                         r  electric_fan_control_instance/control_power_pwm/ed/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.817     1.945    electric_fan_control_instance/control_power_pwm/ed/CLK
    SLICE_X41Y72         FDCE                                         r  electric_fan_control_instance/control_power_pwm/ed/ff_old_reg/C
                         clock pessimism             -0.478     1.467    
    SLICE_X41Y72         FDCE (Hold_fdce_C_D)         0.070     1.537    electric_fan_control_instance/control_power_pwm/ed/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.723    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.591     1.474    hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/CLK
    SLICE_X65Y89         FDCE                                         r  hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y89         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/ff_cur_reg/Q
                         net (fo=4, routed)           0.121     1.736    hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/p_0_in[1]
    SLICE_X64Y90         FDCE                                         r  hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.862     1.990    hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/CLK
    SLICE_X64Y90         FDCE                                         r  hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/ff_old_reg/C
                         clock pessimism             -0.499     1.491    
    SLICE_X64Y90         FDCE (Hold_fdce_C_D)         0.059     1.550    hc_sr04_control_instance/HC_SR04_cntr_0/edge_detector_0/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 btn1/ed_btn/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn1/ed_btn/ff_old_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.557     1.440    btn1/ed_btn/CLK
    SLICE_X38Y65         FDCE                                         r  btn1/ed_btn/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164     1.604 r  btn1/ed_btn/ff_cur_reg/Q
                         net (fo=3, routed)           0.110     1.714    btn1/ed_btn/p_0_in[1]
    SLICE_X39Y64         FDCE                                         r  btn1/ed_btn/ff_old_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.824     1.952    btn1/ed_btn/CLK
    SLICE_X39Y64         FDCE                                         r  btn1/ed_btn/ff_old_reg/C
                         clock pessimism             -0.497     1.455    
    SLICE_X39Y64         FDCE (Hold_fdce_C_D)         0.070     1.525    btn1/ed_btn/ff_old_reg
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.210%)  route 0.094ns (30.790%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns = ( 6.989 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.592     6.475    hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/CLK
    SLICE_X60Y94         FDCE                                         r  hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDCE (Prop_fdce_C_Q)         0.167     6.642 r  hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.094     6.737    hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[4]
    SLICE_X61Y94         LUT6 (Prop_lut6_I0_O)        0.045     6.782 r  hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/cnt_sysclk[6]_i_1__0/O
                         net (fo=1, routed)           0.000     6.782    hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/p_0_in__0[6]
    SLICE_X61Y94         FDCE                                         r  hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.861     6.989    hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/CLK
    SLICE_X61Y94         FDCE                                         r  hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.501     6.488    
    SLICE_X61Y94         FDCE (Hold_fdce_C_D)         0.099     6.587    hc_sr04_control_instance/HC_SR04_cntr_0/usec_clk/cnt_sysclk_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.782    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dht11_control_instance/dth11/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dht11_control_instance/dth11/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.068%)  route 0.134ns (41.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.561     1.444    dht11_control_instance/dth11/CLK
    SLICE_X45Y59         FDCE                                         r  dht11_control_instance/dth11/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y59         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  dht11_control_instance/dth11/data_count_reg[0]/Q
                         net (fo=5, routed)           0.134     1.720    dht11_control_instance/dth11/ed/data_count_reg[4]_1[0]
    SLICE_X43Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.765 r  dht11_control_instance/dth11/ed/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.765    dht11_control_instance/dth11/ed_n_47
    SLICE_X43Y60         FDCE                                         r  dht11_control_instance/dth11/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=587, routed)         0.829     1.956    dht11_control_instance/dth11/CLK
    SLICE_X43Y60         FDCE                                         r  dht11_control_instance/dth11/data_count_reg[2]/C
                         clock pessimism             -0.478     1.478    
    SLICE_X43Y60         FDCE (Hold_fdce_C_D)         0.092     1.570    dht11_control_instance/dth11/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      cds_and_water_level_control_instance/xadc_cds/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y73   btn0/clk_div_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y75   btn0/clk_div_reg[10]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y75   btn0/clk_div_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y76   btn0/clk_div_reg[12]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y76   btn0/clk_div_reg[13]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y76   btn0/clk_div_reg[14]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y76   btn0/clk_div_reg[15]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X37Y77   btn0/clk_div_reg[16]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y70   led_control_instance/control_auto_led_pwm/cnt_duty_reg[5]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y70   led_control_instance/control_auto_led_pwm/cnt_duty_reg[6]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X33Y70   led_control_instance/control_auto_led_pwm/cnt_duty_reg[7]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y81   led_control_instance/control_manual_led_pwm/cnt_duty_reg[17]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y81   led_control_instance/control_manual_led_pwm/cnt_duty_reg[18]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X30Y81   led_control_instance/control_manual_led_pwm/cnt_duty_reg[19]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   led_control_instance/control_manual_led_pwm/cnt_temp_reg[28]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   led_control_instance/control_manual_led_pwm/cnt_temp_reg[29]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   led_control_instance/control_manual_led_pwm/cnt_temp_reg[30]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   led_control_instance/control_manual_led_pwm/cnt_temp_reg[31]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   led_control_instance/auto_duty_reg[1]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   led_control_instance/auto_duty_reg[7]/C
High Pulse Width  Slow    FDPE/C     n/a            0.500         5.000       4.500      SLICE_X50Y36   electric_fan_control_instance/dir_duty_reg[1]/C
High Pulse Width  Slow    FDPE/C     n/a            0.500         5.000       4.500      SLICE_X50Y36   electric_fan_control_instance/dir_duty_reg[2]/C
High Pulse Width  Slow    FDPE/C     n/a            0.500         5.000       4.500      SLICE_X50Y36   electric_fan_control_instance/dir_duty_reg[3]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X50Y36   electric_fan_control_instance/dir_duty_reg[4]/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X50Y36   electric_fan_control_instance/direction_of_fan_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X45Y71   window_control_instance/pwm_servo_motor/edge_detector_0/ff_cur_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X43Y69   window_control_instance/pwm_servo_motor/edge_detector_0/ff_old_reg/C
High Pulse Width  Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X46Y71   window_control_instance/pwm_servo_motor/cnt_sysclk_reg[20]/C



