// Seed: 3583845204
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  id_6(
      .id_0(1 ** 1),
      .id_1(id_4),
      .id_2(1'b0),
      .id_3(1),
      .id_4(1),
      .id_5(id_3),
      .id_6(1 - 1),
      .id_7(1)
  );
endmodule
module module_1 (
    input  wand  id_0,
    output uwire id_1,
    input  wand  id_2,
    output tri   id_3,
    output tri0  id_4
);
  assign id_1 = id_2;
  wire id_6;
  always @(id_6 or negedge id_6) $display(1);
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
endmodule
