# ğŸ”¶ 4-bit Modular Arithmetic Logic Unit (ALU) â€“ Verilog HDL

### ğŸ§  Project Overview
This project implements a **4-bit modular Arithmetic Logic Unit (ALU)** in **Verilog HDL**, designed and simulated using **Xilinx Vivado 2025.1**.  
The ALU performs **eight arithmetic and logical operations** selected through a 3-bit `opcode`, with each operation implemented in a separate Verilog module for modularity and scalability.

---

### âš™ï¸ Features and Specifications
| Signal | Width | Description |
|---------|--------|-------------|
| **A** | 4-bit | Operand 1 |
| **B** | 4-bit | Operand 2 |
| **opcode** | 3-bit | Control signal to select operation |
| **result** | 8-bit | Output (extended for multiplication results) |

---

### ğŸ§© Supported Operations
| Opcode | Operation | Description |
|---------|------------|-------------|
| 000 | **ADD** | Adds A and B |
| 001 | **SUB** | Subtracts B from A |
| 010 | **MUL** | Multiplies A and B |
| 011 | **DIV** | Divides A by B |
| 100 | **AND** | Bitwise AND |
| 101 | **OR** | Bitwise OR |
| 110 | **XOR** | Bitwise XOR |
| 111 | **ROL** | Rotate Left (Custom Operation) |

---

### ğŸ§± Project Structure
```
4-bit-ALU-Verilog-Vivado/
â”‚
â”œâ”€â”€ add.v          # Addition module
â”œâ”€â”€ sub.v          # Subtraction module
â”œâ”€â”€ mul.v          # Multiplication module
â”œâ”€â”€ div.v          # Division module
â”œâ”€â”€ and_gate.v     # Bitwise AND
â”œâ”€â”€ or_gate.v      # Bitwise OR
â”œâ”€â”€ xor_gate.v     # Bitwise XOR
â”œâ”€â”€ custom.v       # Custom Rotate Left operation
â”‚
â”œâ”€â”€ alu_top.v      # Top-level ALU integration
â”œâ”€â”€ alu_tb.v       # Testbench for simulation
â”‚
â”œâ”€â”€ features.txt   # Opcode and operation mapping
â”œâ”€â”€ report/
â”‚   â”œâ”€â”€ report.pdf
â”‚   â””â”€â”€ waveforms/
â”‚       â””â”€â”€ alu_waveform.png
â”‚
â””â”€â”€ README.md
```

---

### ğŸ§ª Simulation Details
- **Tool Used:** Xilinx Vivado 2025.1  
- **Simulation Type:** Behavioral  
- **Testbench:** `alu_tb.v`  
- Each test case runs for **10 ns** before opcode changes.  
- The waveform below shows correct execution of all operations (000â€“111):

#### ğŸ–¼ï¸ Simulation Waveform
![ALU Simulation Waveform](report/waveforms/alu_waveform.png)

---

### ğŸ§¾ Design Highlights
- Fully **modular and hierarchical** structure.  
- **Custom operation (ROL)** demonstrates creativity and Verilog mastery.  
- **8-bit result** supports larger arithmetic operations.  
- Includes a **comprehensive testbench** for automatic verification.  

---

### ğŸ› ï¸ How to Simulate (Vivado)
1. Open **Vivado â†’ Create New RTL Project**
2. Add all `.v` files as **Design Sources** and `alu_tb.v` as **Simulation Source**
3. Set **`alu_tb`** as the top simulation module  
4. Run **Behavioral Simulation** â†’ **Zoom to Full View**
5. Observe signal transitions for all operations in waveform

---

### ğŸš€ Key Learnings
- Modular RTL design and hierarchical integration  
- Writing self-checking Verilog testbenches  
- Using Vivado for simulation and waveform analysis  
- Understanding opcode-based ALU control logic  

---

### ğŸ’¡ Future Enhancements
- Add **Overflow**, **Carry**, and **Zero** flags  
- Extend to **8-bit or 16-bit ALU**  
- Implement **pipelining** for high-performance designs  

---

### ğŸ‘¤ Author
**Rammohan M**  
B.Tech CSE (Cyber Security) â€“ **SNU Chennai**  
BS in Electronic Systems â€“ **IIT Madras**

ğŸ“§ Email: rammohan15122006@gmail.com  
ğŸ”— LinkedIn: [linkedin.com/in/rammohan06](https://www.linkedin.com/in/rammohan06/)  
ğŸ§° GitHub: [github.com/rammohan2006](https://github.com/rammohan2006)

---

### ğŸ License
This project is open-source and available under the **MIT License**.  
Feel free to use, modify, and distribute for educational purposes.

