# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim *.vhd 
# Start time: 17:03:48 on Aug 21,2022
# ** Error (suppressible): (vsim-19) Failed to access library '*' at "*".
# Invalid argument. (errno = EINVAL)
# Error loading design
# End time: 17:03:49 on Aug 21,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
vsim work.part3_tb
# vsim work.part3_tb 
# Start time: 17:03:59 on Aug 21,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: part3.vhd(115): (vopt-3473) Component instance "seg0 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(116): (vopt-3473) Component instance "seg1 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(117): (vopt-3473) Component instance "seg2 : part6" is not bound.
#         Region: /part3_tb/part3_inst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.part3_tb(bench)#1
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
vsim work.part3_tb
# End time: 17:04:49 on Aug 21,2022, Elapsed time: 0:00:50
# Errors: 0, Warnings: 6
# vsim work.part3_tb 
# Start time: 17:04:49 on Aug 21,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.part3_tb(bench)#1
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
add wave -position end  sim:/part3_tb/A
add wave -position end  sim:/part3_tb/B
add wave -position end  sim:/part3_tb/P
run
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
run
run
run
run
run
run
run
run
run
run
vcom -2008 {D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:05:55 on Aug 21,2022
# vcom -reportprogress 300 -2008 D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity part3_tb
# -- Compiling architecture bench of part3_tb
# End time: 17:05:55 on Aug 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.part3_tb
# End time: 17:06:01 on Aug 21,2022, Elapsed time: 0:01:12
# Errors: 5, Warnings: 3
# vsim -voptargs="+acc" work.part3_tb 
# Start time: 17:06:01 on Aug 21,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: part3.vhd(115): (vopt-3473) Component instance "seg0 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(116): (vopt-3473) Component instance "seg1 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(117): (vopt-3473) Component instance "seg2 : part6" is not bound.
#         Region: /part3_tb/part3_inst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.part3_tb(bench)#1
# Loading work.part3(arch)#1
# Loading work.half_adder(behavioral)#1
# Loading work.full_adder(behavioral)#1
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
add wave -position end  sim:/part3_tb/A
add wave -position end  sim:/part3_tb/B
add wave -position end  sim:/part3_tb/P
run
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
run
# Modified modelsim.ini
vcom -2008 {D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:08:56 on Aug 21,2022
# vcom -reportprogress 300 -2008 D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity part3_tb
# -- Compiling architecture bench of part3_tb
# End time: 17:08:56 on Aug 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.part3_tb
# End time: 17:09:03 on Aug 21,2022, Elapsed time: 0:03:02
# Errors: 5, Warnings: 10
# vsim -voptargs="+acc" work.part3_tb 
# Start time: 17:09:03 on Aug 21,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: part3.vhd(115): (vopt-3473) Component instance "seg0 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(116): (vopt-3473) Component instance "seg1 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(117): (vopt-3473) Component instance "seg2 : part6" is not bound.
#         Region: /part3_tb/part3_inst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.part3_tb(bench)#1
# Loading work.part3(arch)#1
# Loading work.half_adder(behavioral)#1
# Loading work.full_adder(behavioral)#1
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
add wave -position end  sim:/part3_tb/A
add wave -position end  sim:/part3_tb/B
add wave -position end  sim:/part3_tb/P
run
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
run
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
run
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
run
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
vcom -2008 {D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:12:32 on Aug 21,2022
# vcom -reportprogress 300 -2008 D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity part3_tb
# -- Compiling architecture bench of part3_tb
# End time: 17:12:32 on Aug 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.part3_tb
# End time: 17:12:43 on Aug 21,2022, Elapsed time: 0:03:40
# Errors: 5, Warnings: 10
# vsim -voptargs="+acc" work.part3_tb 
# Start time: 17:12:43 on Aug 21,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: part3.vhd(115): (vopt-3473) Component instance "seg0 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(116): (vopt-3473) Component instance "seg1 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(117): (vopt-3473) Component instance "seg2 : part6" is not bound.
#         Region: /part3_tb/part3_inst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.part3_tb(bench)#1
# Loading work.part3(arch)#1
# Loading work.half_adder(behavioral)#1
# Loading work.full_adder(behavioral)#1
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
add wave -position end  sim:/part3_tb/A
add wave -position end  sim:/part3_tb/B
add wave -position end  sim:/part3_tb/P
run
# ** Note: XX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
vcom -2008 {D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:14:50 on Aug 21,2022
# vcom -reportprogress 300 -2008 D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity part3_tb
# -- Compiling architecture bench of part3_tb
# End time: 17:14:50 on Aug 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.part3_tb
# End time: 17:15:02 on Aug 21,2022, Elapsed time: 0:02:19
# Errors: 0, Warnings: 10
# vsim work.part3_tb 
# Start time: 17:15:02 on Aug 21,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: part3.vhd(115): (vopt-3473) Component instance "seg0 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(116): (vopt-3473) Component instance "seg1 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(117): (vopt-3473) Component instance "seg2 : part6" is not bound.
#         Region: /part3_tb/part3_inst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.part3_tb(bench)#1
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
add wave -position end  sim:/part3_tb/A
add wave -position end  sim:/part3_tb/B
add wave -position end  sim:/part3_tb/P
run
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: XX  and C = XXX
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00  and C = XXX
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A  and C = XXX
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3855) STD_LOGIC_1164.HREAD Error: Read a ' ', expected a Hex character (0-F).
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24  and C = XXX
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Error: (vsim-3953) STD_LOGIC_1164.HREAD End of string encountered
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48  and C = XXX
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
vsim -voptargs=+acc work.part3_tb
# End time: 17:17:23 on Aug 21,2022, Elapsed time: 0:02:21
# Errors: 5, Warnings: 6
# vsim -voptargs="+acc" work.part3_tb 
# Start time: 17:17:23 on Aug 21,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: part3.vhd(115): (vopt-3473) Component instance "seg0 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(116): (vopt-3473) Component instance "seg1 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(117): (vopt-3473) Component instance "seg2 : part6" is not bound.
#         Region: /part3_tb/part3_inst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.part3_tb(bench)#1
# Loading work.part3(arch)#1
# Loading work.half_adder(behavioral)#1
# Loading work.full_adder(behavioral)#1
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
add wave -position insertpoint  \
sim:/part3_tb/A \
sim:/part3_tb/B \
sim:/part3_tb/clk_period \
sim:/part3_tb/HEX0 \
sim:/part3_tb/HEX1 \
sim:/part3_tb/HEX2 \
sim:/part3_tb/HEX3 \
sim:/part3_tb/P
run
# ** Note: XX  and C = 00
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00  and C = 0A
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A  and C = 24
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24  and C = 48
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48  and C = 23
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
vcom -2008 {D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 17:21:09 on Aug 21,2022
# vcom -reportprogress 300 -2008 D:/Academic edu/Misc/PT intern/repos/pti22_team4/labs/lab6/part3/part3_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Compiling entity part3_tb
# -- Compiling architecture bench of part3_tb
# End time: 17:21:09 on Aug 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: part3.vhd(115): (vopt-3473) Component instance "seg0 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(116): (vopt-3473) Component instance "seg1 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(117): (vopt-3473) Component instance "seg2 : part6" is not bound.
#         Region: /part3_tb/part3_inst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.part3_tb(bench)#1
# Loading work.part3(arch)#1
# Loading work.half_adder(behavioral)#1
# Loading work.full_adder(behavioral)#1
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
run
# ** Note: XX  and C = 00
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00  and C = 0A
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A  and C = 24
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24  and C = 48
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48  and C = 23
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
run
# ** Note: XX  and C = 00
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 00  and C = 0A
#    Time: 5 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A  and C = 24
#    Time: 10 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24  and C = 48
#    Time: 15 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48  and C = 23
#    Time: 20 ns  Iteration: 0  Instance: /part3_tb
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: part3.vhd(115): (vopt-3473) Component instance "seg0 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(116): (vopt-3473) Component instance "seg1 : seg_decoder" is not bound.
#         Region: /part3_tb/part3_inst
# ** Warning: part3.vhd(117): (vopt-3473) Component instance "seg2 : part6" is not bound.
#         Region: /part3_tb/part3_inst
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=3.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.part3_tb(bench)#1
# Loading work.part3(arch)#1
# Loading work.half_adder(behavioral)#1
# Loading work.full_adder(behavioral)#1
# ** Warning: (vsim-3473) Component instance "seg0 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg1 : seg_decoder" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-3473) Component instance "seg2 : part6" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /part3_tb/part3_inst File: part3.vhd
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX0, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX0.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX1, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX1.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX2, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX2.
# ** Warning: (vsim-8684) No drivers exist on out port /part3_tb/part3_inst/HEX3, and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /part3_tb/HEX3.
run
# ** Note: 00  and C = 00
#    Time: 2 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 0A  and C = 0A
#    Time: 9 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 24  and C = 24
#    Time: 16 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 48  and C = 48
#    Time: 23 ns  Iteration: 0  Instance: /part3_tb
# ** Note: 23  and C = 23
#    Time: 30 ns  Iteration: 0  Instance: /part3_tb
# End time: 17:24:35 on Aug 21,2022, Elapsed time: 0:07:12
# Errors: 0, Warnings: 10
