<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030002323A1-20030102-D00000.TIF SYSTEM "US20030002323A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030002323A1-20030102-D00001.TIF SYSTEM "US20030002323A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030002323A1-20030102-D00002.TIF SYSTEM "US20030002323A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030002323A1-20030102-D00003.TIF SYSTEM "US20030002323A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030002323A1-20030102-D00004.TIF SYSTEM "US20030002323A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030002323A1-20030102-D00005.TIF SYSTEM "US20030002323A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030002323A1-20030102-D00006.TIF SYSTEM "US20030002323A1-20030102-D00006.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030002323</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10172106</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020613</filing-date>
</domestic-filing-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G11C011/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>365</class>
<subclass>154000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Current leakage reduction for loaded bit-lines in on-chip memory structures</title-of-invention>
</technical-information>
<continuity-data>
<division-of>
<parent-child>
<child>
<document-id>
<doc-number>10172106</doc-number>
<kind-code>A1</kind-code>
<document-date>20020613</document-date>
</document-id>
</child>
<parent>
<document-id>
<doc-number>09896348</doc-number>
<document-date>20010628</document-date>
<country-code>US</country-code>
</document-id>
</parent>
<parent-status>PENDING</parent-status>
</parent-child>
</division-of>
</continuity-data>
<inventors>
<first-named-inventor>
<name>
<given-name>Atila</given-name>
<family-name>Alvandpour</family-name>
</name>
<residence>
<residence-us>
<city>Portland</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Ram</given-name>
<middle-name>K.</middle-name>
<family-name>Krishnamurthy</family-name>
</name>
<residence>
<residence-us>
<city>Portland</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Siva</given-name>
<middle-name>G.</middle-name>
<family-name>Narendra</family-name>
</name>
<residence>
<residence-us>
<city>Portland</city>
<state>OR</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>BLAKELY, SOKOLOFF, TAYLOR &amp; ZAFMAN LLP</name-1>
<name-2>Seventh Floor</name-2>
<address>
<address-1>12400 Wilshire Boulevard</address-1>
<city>Los Angeles</city>
<state>CA</state>
<postalcode>90025-1030</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Embodiments of the present invention relate to memory circuits with heavily loaded bit-lines, and where either the effect of leakage current in the read access or pass transistors is reduced, or leakage current is reduced. </paragraph>
</subdoc-abstract>
<subdoc-description>
<cross-reference-to-related-applications>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> This patent application claims the benefit of and is a divisional of co-pending application Ser. No. 09/896,348, filed Jun. 28, 2001.</paragraph>
</cross-reference-to-related-applications>
<summary-of-invention>
<section>
<heading lvl="1">FIELD </heading>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> Embodiments of the present invention relate to circuits, and more particularly, to memory circuits. </paragraph>
</section>
<section>
<heading lvl="1">BACKGROUND </heading>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> As semiconductor process technology provides for smaller and smaller device size, sub-threshold leakage current in MOSFETs (Metal-Oxide-Semiconductor-Field-Effect-Transistor) may increase. Sub-threshold leakage current in a nMOSFET may occur when the gate-to-source voltage of the nMOSFET is less than its threshold voltage, V<highlight><subscript>T</subscript></highlight>. Sub-threshold leakage current may present design challenges for various on-chip memory structures, such as, for example, register files, CAMs (Content-Addressable-Memory), caches, SRAM (Static-Random-Access-Memory), and DRAM (Dynamic-RAM). </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> Shown in <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a portion of an on-chip SRAM, or cache memory. For simplicity, only four cells are indicated. The content of the stored data is read through complementary bit-lines <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight> by sense amplifier <highlight><bold>114</bold></highlight>. The cells are accessed by bringing one of word lines <highlight><bold>106</bold></highlight>, <highlight><bold>108</bold></highlight>, <highlight><bold>110</bold></highlight>, and <highlight><bold>112</bold></highlight> HIGH. In the particular embodiment of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, word line <highlight><bold>106</bold></highlight> is HIGH and word lines <highlight><bold>108</bold></highlight>, <highlight><bold>110</bold></highlight>, and <highlight><bold>112</bold></highlight> are LOW. By bringing word line <highlight><bold>106</bold></highlight>, access nMOSFETs <highlight><bold>116</bold></highlight> and <highlight><bold>118</bold></highlight> are turned ON, and the state of memory element <highlight><bold>120</bold></highlight> may be sensed by sense amplifier <highlight><bold>114</bold></highlight> via bit-lines <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight>. The solid arrows nearby access nMOSFETs <highlight><bold>116</bold></highlight> and <highlight><bold>118</bold></highlight> indicate that conduction current flows through access nMOSFETs <highlight><bold>116</bold></highlight> and <highlight><bold>118</bold></highlight> to charge or discharge bit lines <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight>. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> With word lines <highlight><bold>108</bold></highlight>, <highlight><bold>110</bold></highlight>, <highlight><bold>112</bold></highlight> LOW, access nMOSFETs <highlight><bold>121</bold></highlight> are OFF because their gate-to-source voltages are less than their threshold voltages. However, there may be sub-threshold leakage current, as indicated by the dashed arrows nearby nMOSFETs <highlight><bold>121</bold></highlight>. In the particular embodiment of <cross-reference target="DRAWINGS">FIG. 1</cross-reference>, assume that memory element <highlight><bold>120</bold></highlight> is such that node <highlight><bold>122</bold></highlight> is HIGH, and memory elements <highlight><bold>124</bold></highlight> are such that nodes <highlight><bold>126</bold></highlight> are HIGH. Assume that bit-lines <highlight><bold>102</bold></highlight> and <highlight><bold>104</bold></highlight> are pre-charged to HIGH. When memory cell <highlight><bold>120</bold></highlight> is read, memory cell <highlight><bold>120</bold></highlight> will keep bit-line <highlight><bold>102</bold></highlight> HIGH and will bring bit-line <highlight><bold>104</bold></highlight> from HIGH to LOW. However, there will be contention with the sub-threshold leakage currents through access nMOSFETs <highlight><bold>121</bold></highlight>, which try to charge bit-line <highlight><bold>104</bold></highlight> and discharge bit-line <highlight><bold>102</bold></highlight>, opposite the effect of the conduction current through access nMOSFETs <highlight><bold>116</bold></highlight> and <highlight><bold>118</bold></highlight>. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> Shown in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a portion of an on-chip register file. The state stored in memory element <highlight><bold>202</bold></highlight> is accessed by bringing read select line <highlight><bold>204</bold></highlight> HIGH so that pass nMOSFET <highlight><bold>206</bold></highlight> is ON, and keeping the other read select lines LOW. Assume that the state of memory element <highlight><bold>202</bold></highlight> is such that node <highlight><bold>208</bold></highlight> is LOW so that pass nMOSFET <highlight><bold>210</bold></highlight> is OFF. Assume that bit line <highlight><bold>212</bold></highlight> is pre-charged HIGH. Then, with read select line <highlight><bold>204</bold></highlight> brought HIGH, bit-line <highlight><bold>212</bold></highlight> will not be discharged by conduction current. However, there may be sub-threshold leakage current through pass nMOSFET <highlight><bold>210</bold></highlight> as indicated by the dashed arrow nearby nMOSFET <highlight><bold>210</bold></highlight>. Assume also that nodes <highlight><bold>214</bold></highlight> are HIGH. Then, with read select lines <highlight><bold>216</bold></highlight> LOW, there may be sub-threshold leakage current flowing through pass nMOSFETs <highlight><bold>218</bold></highlight>. Consequently, the sub-threshold leakage currents depicted in <cross-reference target="DRAWINGS">FIG. 2</cross-reference> will tend to discharge bit-line <highlight><bold>212</bold></highlight>, and may increase the noise margin. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> As seen above, sub-threshold leakage current in memory structures may cause undesired voltage level changes in bit-lines, which may lead to incorrect read operations. One approach to mitigating this problem is to partition the bit-lines so as to reduce the number of memory cells connected to any one bit-line. However, this leads to an increase in the number of sense amplifiers, which increases die area and may reduce performance.</paragraph>
</section>
</summary-of-invention>
<brief-description-of-drawings>
<section>
<heading lvl="1">BRIEF DESCRIPTION OF THE DRAWINGS </heading>
<paragraph id="P-0008" lvl="0"><number>&lsqb;0008&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> is a prior art on-chip memory SRAM or cache. </paragraph>
<paragraph id="P-0009" lvl="0"><number>&lsqb;0009&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> is a prior art on-chip register file. </paragraph>
<paragraph id="P-0010" lvl="0"><number>&lsqb;0010&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is an embodiment of the present invention for one memory cell of an on-chip SRAM or cache employing high-V<highlight><subscript>T </subscript></highlight>access transistors. </paragraph>
<paragraph id="P-0011" lvl="0"><number>&lsqb;0011&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is an embodiment of the present invention for one memory cell of an on-chip register file employing high-V<highlight><subscript>T </subscript></highlight>pass transistors. </paragraph>
<paragraph id="P-0012" lvl="0"><number>&lsqb;0012&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> is another embodiment of the present invention for one memory cell of an on-chip SRAM or cache employing a negative word line voltage for a no-read operation. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> illustrates the word line voltage of the embodiment of <cross-reference target="DRAWINGS">FIG. 5</cross-reference> during a transition from a read operation to a no-read operation. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> is an embodiment of the present invention for one memory cell of an on-chip register file employing a negative word line voltage for a no-read operation. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> is an embodiment of the present invention for one memory cell of an on-chip SRAM or cache employing access transistors in a stacked configuration. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> is an embodiment of the present invention for one memory cell of an on-chip register file employing pass transistors in a stacked configuration.</paragraph>
</section>
</brief-description-of-drawings>
<detailed-description>
<section>
<heading lvl="1">DESCRIPTION OF EMBODIMENTS </heading>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> A portion of a memory structure, such as an on-chip SRAM or cache, is shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, where for simplicity one memory cell <highlight><bold>302</bold></highlight> and one word line <highlight><bold>304</bold></highlight> are explicitly illustrated. Also shown in <cross-reference target="DRAWINGS">FIG. 3</cross-reference> is driver <highlight><bold>306</bold></highlight> for driving word line <highlight><bold>304</bold></highlight>. Access nMOSFETs <highlight><bold>308</bold></highlight> are high-V<highlight><subscript>T </subscript></highlight>(high threshold voltage) nMOSFETs. That is, the threshold voltage for access nMOSFETs <highlight><bold>308</bold></highlight> is higher than the threshold voltage of other, lower threshold voltage transistors in the memory circuit, such as transistors in memory cell <highlight><bold>302</bold></highlight>, and lower than the supply voltage V<highlight><subscript>cc</subscript></highlight>. In some embodiments, the threshold voltage for access nMOSFETs <highlight><bold>308</bold></highlight> may be 80 mV to 300 mV higher than the other, lower threshold voltage transistors. Or, the threshold voltage for nMOSFETs <highlight><bold>308</bold></highlight> may be such that its leakage current is substantially less, e.g., ten to one hundred times less, than leakage current in other, lower threshold voltage transistors, such as transistors in memory cell <highlight><bold>302</bold></highlight>. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> It is found that using high-V<highlight><subscript>T </subscript></highlight>access nMOSFETs reduces sub-threshold leakage current. However, high-V<highlight><subscript>T </subscript></highlight>nMOSFETs have lower gain than nMOSFETs with lower threshold voltages. It has generally been believed that scaling up various device features to compensate for lower gain devices would not help to increase the overall circuit performance. However, the authors of these letters patent have found that the topology of memory structures is such that high threshold voltage nMOSFETs may be scaled larger in order to achieve higher performance, and the scaling up of pass or access nMOSFETs does not necessarily affect the performance of read operations. Scaling up the pass or access nMOSFETs increases their gate capacitance, which may be compensated for by increasing the size of the drivers that drive their gates. For example, in the embodiment of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, driver <highlight><bold>306</bold></highlight> is sized larger for high-V<highlight><subscript>T </subscript></highlight>nMOSFETs <highlight><bold>308</bold></highlight>. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> Another embodiment utilizing high-V<highlight><subscript>T </subscript></highlight>nMOSFETs and larger sized drivers for an on-chip register file is shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference>, where for simplicity only one memory cell <highlight><bold>402</bold></highlight> and one word line <highlight><bold>404</bold></highlight> are explicitly illustrated. Also shown in <cross-reference target="DRAWINGS">FIG. 4</cross-reference> is driver <highlight><bold>406</bold></highlight> for driving word line <highlight><bold>404</bold></highlight>. Pass nMOSFET <highlight><bold>408</bold></highlight> is a high-V<highlight><subscript>T </subscript></highlight>nMOSFET, and is sized larger to achieve the desired performance. Again, similar to the description of the embodiment of <cross-reference target="DRAWINGS">FIG. 3</cross-reference>, pass nMOSFET <highlight><bold>408</bold></highlight> is a high threshold voltage transistor in the sense that its threshold voltage is higher (e.g., 80 mV to 300 mV) than the threshold voltage of other, lower threshold voltage transistors, such as transistors in memory cell <highlight><bold>402</bold></highlight>, or is such that its leakage current is substantially less, e.g., ten to one hundred times less, than the leakage current through other, lower threshold voltage transistors, such as transistors in memory cell <highlight><bold>402</bold></highlight>. Driver <highlight><bold>406</bold></highlight> is sized larger in order to compensate for the increased gate capacitance of pass nMOSFET <highlight><bold>408</bold></highlight>. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> For other embodiments, a negative voltage with respect to ground (substrate) is applied to the gate terminals of access or pass nMOSFETs not performing a read operation. The application of a negative voltage in this manner may significantly reduce leakage current. For example, in <cross-reference target="DRAWINGS">FIG. 5</cross-reference>, voltage generator provides a negative voltage to the gates of access nMOSFETs <highlight><bold>504</bold></highlight> when cell <highlight><bold>506</bold></highlight> is not being read. Voltage generator may be coupled to a memory controller, not shown, or to driver <highlight><bold>508</bold></highlight> so as to provide a negative voltage when cell <highlight><bold>506</bold></highlight> is not being read, and to provide an open circuit (very high impedance) to word line <highlight><bold>510</bold></highlight> when a read operation is being performed. Voltage generator <highlight><bold>502</bold></highlight> may be combined with driver <highlight><bold>508</bold></highlight> into a single functional unit. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The voltage transition of word line <highlight><bold>510</bold></highlight> when transitioning from a read operation to a no-read operation is illustrated in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. When in a read operation, the voltage of word line <highlight><bold>510</bold></highlight> is at V<highlight><subscript>cc</subscript></highlight>, whereas when transitioning from a read operation to a no-read operation, the voltage transitions from V<highlight><subscript>cc </subscript></highlight>to negative voltage V<highlight><subscript>nx</subscript></highlight>, as illustrated in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>. It should be appreciated that <cross-reference target="DRAWINGS">FIG. 6</cross-reference> is for illustrative purposes only, and the actual shape of the voltage curve may be different. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The use of a negative gate voltage during a no-read operation may lead to higher electric fields over the gate oxide of an access or pass nMOSFET than for the case in which a ground potential is applied to the gate terminals. To help mitigate possible reliability issues due to these higher electric fields, some embodiments may employ thicker gate oxides for the pass or access nMOSFETs than that used for other nMOSFETs or processes. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> Another embodiment employing negative gate voltages for a cell in an on-chip register file is shown in <cross-reference target="DRAWINGS">FIG. 7</cross-reference>, where voltage generator <highlight><bold>702</bold></highlight> provides a negative voltage to the gate of pass nMOSFET <highlight><bold>704</bold></highlight> during a non-read operation. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> For other embodiments, use is made of the observation that leakage current through two equally sized nMOSFETs in a stack configuration is significantly less than leakage current through only one nMOSFET not in a stack configuration. Two embodiments making use of this stack effect are shown in <cross-reference target="DRAWINGS">FIGS. 8 and 9</cross-reference>. In <cross-reference target="DRAWINGS">FIG. 8</cross-reference>, one cell of an on-chip SRAM or cache is shown. Access nMOSFETs <highlight><bold>802</bold></highlight> and <highlight><bold>804</bold></highlight> are in a stack configuration, connected together serially with the source of one nMOSFET connected to the drain of the other nMOSFET. (Which particular terminal of a MOSFET is the source or drain depends upon the direction of conduction current through the MOSFET.) During a read operation, the stack comprising nMOSFETs <highlight><bold>802</bold></highlight> and <highlight><bold>804</bold></highlight> couple memory cell <highlight><bold>806</bold></highlight> to complementary bit-line <highlight><bold>808</bold></highlight>. Similarly, nMOSFETs <highlight><bold>810</bold></highlight> and <highlight><bold>812</bold></highlight> are in a stack configuration, coupling memory cell <highlight><bold>806</bold></highlight> to bit-line <highlight><bold>814</bold></highlight> during a read operation. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 9</cross-reference> shows one memory cell of an on-chip register file. Pass nMOSFETs <highlight><bold>902</bold></highlight> and <highlight><bold>904</bold></highlight> are in a stack configuration, so as to couple bit-line <highlight><bold>906</bold></highlight> to the drain of nMOSFET <highlight><bold>908</bold></highlight> during a read operation. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> Stacking nMOSFETs reduces their effective gain. This reduction may be mitigated by increasing the width-to-length ratio of the nMOSFETs. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> Described herein are specific embodiments of the present invention. However, many other embodiments may be realized without departing from the scope of the invention as claimed below. </paragraph>
</section>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<heading lvl="1">What is claimed is: </heading>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. A memory comprising: 
<claim-text>a memory cell to store a unit of information; </claim-text>
<claim-text>a word line; </claim-text>
<claim-text>an access FET coupled to the memory cell to read the unit of information, the access FET having a gate connected to the word line; </claim-text>
<claim-text>a substrate connected to the access FET, the substrate having a ground voltage; and </claim-text>
<claim-text>a voltage generator to drive the word line to a voltage negative with respect to the ground voltage. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. A method to reduce leakage current in a memory, the method comprising: 
<claim-text>providing a ground voltage to a substrate connected to an access FET, the access FET having a gate, wherein the access FET is coupled to a memory cell and the gate of the access FET is connected to a word line; and </claim-text>
<claim-text>driving the word line to a negative voltage with respect to the ground voltage when the memory cell is not being read.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>3</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030002323A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030002323A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030002323A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030002323A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030002323A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030002323A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030002323A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
