<profile>

<section name = "Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_95_19'" level="0">
<item name = "Date">Thu Dec 29 12:36:12 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">HLS_final_vitis</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.890 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">258, 258, 2.580 us, 2.580 us, 258, 258, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_95_1">256, 256, 2, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 16670, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 8219, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, 3, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln95_fu_133_p2">+, 0, 0, 16, 9, 1</column>
<column name="and_ln95_fu_189_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="icmp_ln95_fu_127_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="ifzero_fu_148_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="dpu_pMem_d0">or, 0, 0, 4096, 8192, 8192</column>
<column name="shl_ln95_2_fu_199_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln95_fu_177_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln95_fu_183_p2">xor, 0, 0, 4096, 8192, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 9, 18</column>
<column name="dpu_pMem_we0">9, 2, 1024, 2048</column>
<column name="empty_fu_64">9, 2, 8192, 16384</column>
<column name="i_12_fu_60">9, 2, 9, 18</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="dpu_pMem_addr_reg_231">6, 0, 8, 2</column>
<column name="empty_fu_64">8192, 0, 8192, 0</column>
<column name="i_12_fu_60">9, 0, 9, 0</column>
<column name="ifzero_reg_249">1, 0, 1, 0</column>
<column name="trunc_ln95_reg_244">8, 0, 8, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_95_19, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_95_19, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_95_19, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_95_19, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_95_19, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dpu_keygen_Pipeline_VITIS_LOOP_95_19, return value</column>
<column name="this_pMem_load_6">in, 8192, ap_none, this_pMem_load_6, scalar</column>
<column name="dpu_pMem_address0">out, 8, ap_memory, dpu_pMem, array</column>
<column name="dpu_pMem_ce0">out, 1, ap_memory, dpu_pMem, array</column>
<column name="dpu_pMem_we0">out, 1024, ap_memory, dpu_pMem, array</column>
<column name="dpu_pMem_d0">out, 8192, ap_memory, dpu_pMem, array</column>
<column name="idxprom2_i49_cast">in, 5, ap_none, idxprom2_i49_cast, scalar</column>
<column name="tmp3_address0">out, 8, ap_memory, tmp3, array</column>
<column name="tmp3_ce0">out, 1, ap_memory, tmp3, array</column>
<column name="tmp3_q0">in, 4, ap_memory, tmp3, array</column>
</table>
</item>
</section>
</profile>
