##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 20
Clock: Clk_Counter            | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_Counter(FFB)       | N/A                   | Target: 48.00 MHz  | 
Clock: Clk_I2S/q              | Frequency: 57.89 MHz  | Target: 6.14 MHz   | 
Clock: CodecI2CM_SCBCLK       | N/A                   | Target: 8.00 MHz   | 
Clock: CodecI2CM_SCBCLK(FFB)  | N/A                   | Target: 8.00 MHz   | 
Clock: CyECO                  | N/A                   | Target: 17.20 MHz  | 
Clock: CyHFCLK                | Frequency: 55.15 MHz  | Target: 48.00 MHz  | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz   | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz  | 
Clock: CyLFCLK                | N/A                   | Target: 0.03 MHz   | 
Clock: CyPLL0                 | N/A                   | Target: 24.58 MHz  | 
Clock: CyPLL1                 | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted1              | N/A                   | Target: 48.00 MHz  | 
Clock: CyRouted2              | N/A                   | Target: 22.58 MHz  | 
Clock: CyRouted3              | N/A                   | Target: 24.58 MHz  | 
Clock: CySYSCLK               | N/A                   | Target: 48.00 MHz  | 
Clock: CyWCO                  | N/A                   | Target: 0.03 MHz   | 
Clock: Net_3641/q             | N/A                   | Target: 12.29 MHz  | 
Clock: UART_SCBCLK            | N/A                   | Target: 1.37 MHz   | 
Clock: UART_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           145487      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2701        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -4846         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_BCLK(0)_PAD    43403         Clk_I2S/q:R       
Codec_DACDAT(0)_PAD  44578         Clk_I2S/q:R       
Codec_LRC(0)_PAD     44042         Clk_I2S/q:R       
Codec_MCLK(0)_PAD    32881         Net_3641/q:R      
Codec_MCLK(0)_PAD    32881         Net_3641/q:F      


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 57.89 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 145487p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185480

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                       17273
-------------------------------------   ----- 
End-of-path arrival time (ps)           39993
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32000  145487  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell2      2317  34316  145487  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell2      3350  37666  145487  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2327  39993  145487  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4205  22720  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.15 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2701p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2701  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2762   6612   2701  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2701p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2701  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2762   6612   2701  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 145487p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185480

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                       17273
-------------------------------------   ----- 
End-of-path arrival time (ps)           39993
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32000  145487  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell2      2317  34316  145487  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell2      3350  37666  145487  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2327  39993  145487  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4205  22720  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2701p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2701  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2762   6612   2701  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4121p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4121  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2613   5193   4121  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6968p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12296
-------------------------------------   ----- 
End-of-path arrival time (ps)           12296
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2701  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell3      2765   6615   6968  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell3      3350   9965   6968  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2330  12296   6968  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 13587p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5147
-------------------------------------   ---- 
End-of-path arrival time (ps)           5147
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  13587  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   3667   5147  13587  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 14315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  14315  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   2938   4418  14315  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 14315p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4418
-------------------------------------   ---- 
End-of-path arrival time (ps)           4418
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  14315  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   2938   4418  14315  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 145487p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185480

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                       17273
-------------------------------------   ----- 
End-of-path arrival time (ps)           39993
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32000  145487  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell2      2317  34316  145487  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell2      3350  37666  145487  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2327  39993  145487  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         4205  22720  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 146070p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     176628

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        7536
-------------------------------------   ----- 
End-of-path arrival time (ps)           30559
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell15     1250  24272  146070  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   6286  30559  146070  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  20838  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 146844p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     176628

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        6762
-------------------------------------   ----- 
End-of-path arrival time (ps)           29785
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell13     1250  24272  146844  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   5512  29785  146844  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  20838  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 147120p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185783

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                       17824
-------------------------------------   ----- 
End-of-path arrival time (ps)           38662
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  20838  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  30118  147120  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell1      2323  32440  147120  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell1      3350  35790  147120  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    2872  38662  147120  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         4508  23022  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 147648p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                       11603
-------------------------------------   ----- 
End-of-path arrival time (ps)           32440
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  20838  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  30118  147120  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell10     2323  32440  147648  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell10          2323  20838  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 147654p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                       11597
-------------------------------------   ----- 
End-of-path arrival time (ps)           34316
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  32000  145487  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell23     2317  34316  147654  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell23          4205  22720  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 147761p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     176628

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        5845
-------------------------------------   ----- 
End-of-path arrival time (ps)           28868
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell14     1250  24272  147761  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   4595  28868  147761  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  20838  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 148970p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        8096
-------------------------------------   ----- 
End-of-path arrival time (ps)           31118
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell15   1250  24272  146070  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell10   6846  31118  148970  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell10          2323  20838  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 148970p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        8096
-------------------------------------   ----- 
End-of-path arrival time (ps)           31118
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell15   1250  24272  146070  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell12   6846  31118  148970  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 148970p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        8096
-------------------------------------   ----- 
End-of-path arrival time (ps)           31118
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell15   1250  24272  146070  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell16   6846  31118  148970  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell16          2323  20838  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 149057p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        8009
-------------------------------------   ----- 
End-of-path arrival time (ps)           31031
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell14   1250  24272  147761  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell10   6759  31031  149057  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell10          2323  20838  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 149057p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        8009
-------------------------------------   ----- 
End-of-path arrival time (ps)           31031
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell14   1250  24272  147761  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell12   6759  31031  149057  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 149057p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        8009
-------------------------------------   ----- 
End-of-path arrival time (ps)           31031
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell14   1250  24272  147761  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell16   6759  31031  149057  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell16          2323  20838  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 149541p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                       11591
-------------------------------------   ----- 
End-of-path arrival time (ps)           32429
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  20838  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  29528  149541  RISE       1
Net_4031_0/main_6                    macrocell17     2901  32429  149541  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
Net_4031_0/clock_0                                       macrocell17          4205  22720  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 149956p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        9295
-------------------------------------   ----- 
End-of-path arrival time (ps)           32317
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell14   1250  24272  147761  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell14   8045  32317  149956  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 150332p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        6734
-------------------------------------   ----- 
End-of-path arrival time (ps)           29756
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell13   1250  24272  146844  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell10   5484  29756  150332  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell10          2323  20838  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 150332p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        6734
-------------------------------------   ----- 
End-of-path arrival time (ps)           29756
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell13   1250  24272  146844  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell12   5484  29756  150332  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 150332p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        6734
-------------------------------------   ----- 
End-of-path arrival time (ps)           29756
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell13   1250  24272  146844  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell16   5484  29756  150332  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell16          2323  20838  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 150712p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        8020
-------------------------------------   ----- 
End-of-path arrival time (ps)           31258
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell19   1250  24488  150712  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell18   6770  31258  150712  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell18          4205  22720  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 150788p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                       10647
-------------------------------------   ----- 
End-of-path arrival time (ps)           31485
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22948  150788  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell13   8537  31485  150788  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 150788p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                       10647
-------------------------------------   ----- 
End-of-path arrival time (ps)           31485
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22948  150788  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell15   8537  31485  150788  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 150901p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        7831
-------------------------------------   ----- 
End-of-path arrival time (ps)           31069
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell20   1250  24488  150901  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell18   6581  31069  150901  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell18          4205  22720  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 151173p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        9745
-------------------------------------   ----- 
End-of-path arrival time (ps)           30582
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22948  150788  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell11   7635  30582  151173  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 151309p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                       10125
-------------------------------------   ----- 
End-of-path arrival time (ps)           30963
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22948  150788  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell14   8015  30963  151309  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 151597p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     182310

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        7475
-------------------------------------   ----- 
End-of-path arrival time (ps)           30713
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell19     1250  24488  150712  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   6225  30713  151597  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 151788p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23264
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182514

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        9889
-------------------------------------   ----- 
End-of-path arrival time (ps)           30726
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  22948  151788  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell25   7779  30726  151788  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell25          4750  23264  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 151798p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        9335
-------------------------------------   ----- 
End-of-path arrival time (ps)           30172
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22948  151788  RISE       1
Net_4031_0/main_2              macrocell17   7225  30172  151798  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
Net_4031_0/clock_0                                       macrocell17          4205  22720  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 151904p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        7347
-------------------------------------   ----- 
End-of-path arrival time (ps)           30369
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell15   1250  24272  146070  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell13   6097  30369  151904  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 151904p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        7347
-------------------------------------   ----- 
End-of-path arrival time (ps)           30369
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell15   1250  24272  146070  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell15   6097  30369  151904  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 151915p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        7336
-------------------------------------   ----- 
End-of-path arrival time (ps)           30358
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell15   1250  24272  146070  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell14   6086  30358  151915  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152029p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        9103
-------------------------------------   ----- 
End-of-path arrival time (ps)           29941
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22948  150788  RISE       1
Net_4031_0/main_3              macrocell17   6993  29941  152029  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
Net_4031_0/clock_0                                       macrocell17          4205  22720  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 152074p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        7176
-------------------------------------   ----- 
End-of-path arrival time (ps)           30414
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell19   1250  24488  150712  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell21   5926  30414  152074  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 152074p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        7176
-------------------------------------   ----- 
End-of-path arrival time (ps)           30414
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell19   1250  24488  150712  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell22   5926  30414  152074  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell22          4724  23238  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152179p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        7071
-------------------------------------   ----- 
End-of-path arrival time (ps)           30094
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell13   1250  24272  146844  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell13   5821  30094  152179  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152179p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        7071
-------------------------------------   ----- 
End-of-path arrival time (ps)           30094
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell13   1250  24272  146844  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell15   5821  30094  152179  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152191p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        8941
-------------------------------------   ----- 
End-of-path arrival time (ps)           29779
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22948  152191  RISE       1
Net_4031_0/main_1              macrocell17   6831  29779  152191  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
Net_4031_0/clock_0                                       macrocell17          4205  22720  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 152519p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        5064
-------------------------------------   ----- 
End-of-path arrival time (ps)           27569
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3991  22505  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  23985  152519  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell24   3584  27569  152519  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 152565p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23264
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182514

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        9112
-------------------------------------   ----- 
End-of-path arrival time (ps)           29950
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  22948  150788  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell25   7002  29950  152565  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell25          4750  23264  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 152571p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        5012
-------------------------------------   ----- 
End-of-path arrival time (ps)           27517
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell11   1250  23755  152571  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell12   3762  27517  152571  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 152670p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     180258

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        5083
-------------------------------------   ----- 
End-of-path arrival time (ps)           27588
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3991  22505  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  23985  152519  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    3603  27588  152670  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 152727p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23264
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182514

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        8950
-------------------------------------   ----- 
End-of-path arrival time (ps)           29788
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  22948  152191  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell25   6840  29788  152727  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell25          4750  23264  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 152734p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                        4635
-------------------------------------   ----- 
End-of-path arrival time (ps)           27355
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell23          4205  22720  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell23   1250  23970  152734  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell24   3385  27355  152734  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152747p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     182310

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        6325
-------------------------------------   ----- 
End-of-path arrival time (ps)           29563
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell20     1250  24488  150901  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   5075  29563  152747  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 152821p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                        6215
-------------------------------------   ----- 
End-of-path arrival time (ps)           28935
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         4205  22720  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  25300  152821  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell6     3635  28935  152821  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell6           3991  22505  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 152963p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        4620
-------------------------------------   ----- 
End-of-path arrival time (ps)           27125
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3991  22505  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  23985  152963  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell10   3140  27125  152963  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell10          2323  20838  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 152981p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        4602
-------------------------------------   ----- 
End-of-path arrival time (ps)           27107
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3991  22505  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  23985  152981  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell24   3122  27107  152981  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153215p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7703
-------------------------------------   ----- 
End-of-path arrival time (ps)           28541
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22948  153215  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell11   5593  28541  153215  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 153446p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5804
-------------------------------------   ----- 
End-of-path arrival time (ps)           26642
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell12   1250  22088  153446  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell12   4554  26642  153446  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153614p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        5637
-------------------------------------   ----- 
End-of-path arrival time (ps)           28875
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell19   1250  24488  150712  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell19   4387  28875  153614  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153614p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        5637
-------------------------------------   ----- 
End-of-path arrival time (ps)           28875
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell19   1250  24488  150712  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell20   4387  28875  153614  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 153616p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        5116
-------------------------------------   ----- 
End-of-path arrival time (ps)           28354
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell21   1250  24488  153616  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell18   3866  28354  153616  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell18          4205  22720  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153631p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        8020
-------------------------------------   ----- 
End-of-path arrival time (ps)           28857
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22948  150788  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell21   5910  28857  153631  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153649p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        5601
-------------------------------------   ----- 
End-of-path arrival time (ps)           28624
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell13   1250  24272  146844  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell14   4351  28624  153649  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 153722p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7713
-------------------------------------   ----- 
End-of-path arrival time (ps)           28551
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22948  153215  RISE       1
I2S_LRCLK/main_1               macrocell9    5603  28551  153722  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
I2S_LRCLK/clock_0                                        macrocell9           4508  23022  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 153722p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7713
-------------------------------------   ----- 
End-of-path arrival time (ps)           28551
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22948  153215  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell14   5603  28551  153722  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153797p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7854
-------------------------------------   ----- 
End-of-path arrival time (ps)           28692
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22948  152191  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell19   5744  28692  153797  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153938p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5312
-------------------------------------   ----- 
End-of-path arrival time (ps)           26150
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  22948  153938  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell24   3202  26150  153938  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 153958p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     182310

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        5114
-------------------------------------   ----- 
End-of-path arrival time (ps)           28352
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell21     1250  24488  153616  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   3864  28352  153958  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 154135p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        5330
-------------------------------------   ----- 
End-of-path arrival time (ps)           27835
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             3991  22505  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  23985  152981  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell23   3850  27835  154135  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell23          4205  22720  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154146p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7504
-------------------------------------   ----- 
End-of-path arrival time (ps)           28342
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22948  151788  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell21   5394  28342  154146  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154156p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5095
-------------------------------------   ----- 
End-of-path arrival time (ps)           25932
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22948  154156  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell24   2985  25932  154156  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154173p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5077
-------------------------------------   ----- 
End-of-path arrival time (ps)           25915
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22948  150788  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell24   2967  25915  154173  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154196p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7454
-------------------------------------   ----- 
End-of-path arrival time (ps)           28292
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22948  150788  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell19   5344  28292  154196  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154196p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7454
-------------------------------------   ----- 
End-of-path arrival time (ps)           28292
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  22948  150788  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell20   5344  28292  154196  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 154295p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                        5473
-------------------------------------   ----- 
End-of-path arrival time (ps)           28193
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         4205  22720  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  25300  154295  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell5     2893  28193  154295  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell5           4724  23238  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 154314p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                        5455
-------------------------------------   ----- 
End-of-path arrival time (ps)           28174
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         4205  22720  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  25300  154314  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell7     2875  28174  154314  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell7           4724  23238  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154317p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        4934
-------------------------------------   ----- 
End-of-path arrival time (ps)           25772
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  22948  153215  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell12   2824  25772  154317  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154333p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6800
-------------------------------------   ----- 
End-of-path arrival time (ps)           27637
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  22948  153938  RISE       1
Net_4031_0/main_5              macrocell17   4690  27637  154333  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
Net_4031_0/clock_0                                       macrocell17          4205  22720  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154347p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6571
-------------------------------------   ----- 
End-of-path arrival time (ps)           27409
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  22948  153938  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell11   4461  27409  154347  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154356p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7295
-------------------------------------   ----- 
End-of-path arrival time (ps)           28133
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22948  152191  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell21   5185  28133  154356  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154358p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        4892
-------------------------------------   ----- 
End-of-path arrival time (ps)           25730
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22948  153215  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell24   2782  25730  154358  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154418p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7016
-------------------------------------   ----- 
End-of-path arrival time (ps)           27854
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22948  153215  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell13   4906  27854  154418  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154418p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7016
-------------------------------------   ----- 
End-of-path arrival time (ps)           27854
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  22948  153215  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell15   4906  27854  154418  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154485p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        4765
-------------------------------------   ----- 
End-of-path arrival time (ps)           25603
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22948  154485  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell24   2655  25603  154485  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154495p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        4755
-------------------------------------   ----- 
End-of-path arrival time (ps)           25593
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22948  152191  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell24   2645  25593  154495  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154508p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                        4742
-------------------------------------   ----- 
End-of-path arrival time (ps)           27462
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
Net_4031_0/clock_0                                       macrocell17          4205  22720  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell17   1250  23970  154508  RISE       1
Net_4031_0/main_7  macrocell17   3492  27462  154508  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
Net_4031_0/clock_0                                       macrocell17          4205  22720  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 154515p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     181830

Launch Clock Arrival Time                       0
+ Clock path delay                      23264
+ Data path delay                        4051
-------------------------------------   ----- 
End-of-path arrival time (ps)           27315
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell25          4750  23264  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell25     1250  24514  154515  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   2801  27315  154515  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154556p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7094
-------------------------------------   ----- 
End-of-path arrival time (ps)           27932
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22948  154156  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell21   4984  27932  154556  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154576p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7074
-------------------------------------   ----- 
End-of-path arrival time (ps)           27912
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22948  154156  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell19   4964  27912  154576  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154576p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        7074
-------------------------------------   ----- 
End-of-path arrival time (ps)           27912
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22948  154156  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell20   4964  27912  154576  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154715p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6203
-------------------------------------   ----- 
End-of-path arrival time (ps)           27040
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22948  154156  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell11   4093  27040  154715  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154728p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6923
-------------------------------------   ----- 
End-of-path arrival time (ps)           27761
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22948  151788  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell19   4813  27761  154728  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154728p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6923
-------------------------------------   ----- 
End-of-path arrival time (ps)           27761
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22948  151788  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell20   4813  27761  154728  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 154835p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        4415
-------------------------------------   ----- 
End-of-path arrival time (ps)           25253
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22948  151788  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell24   2305  25253  154835  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154896p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23264
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182514

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6781
-------------------------------------   ----- 
End-of-path arrival time (ps)           27618
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  22948  153938  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell25   4671  27618  154896  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell25          4750  23264  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154897p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        4354
-------------------------------------   ----- 
End-of-path arrival time (ps)           27592
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell20   1250  24488  150901  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell21   3104  27592  154897  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 154897p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        4354
-------------------------------------   ----- 
End-of-path arrival time (ps)           27592
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell20   1250  24488  150901  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell22   3104  27592  154897  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell22          4724  23238  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154907p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        4343
-------------------------------------   ----- 
End-of-path arrival time (ps)           27581
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell20   1250  24488  150901  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell19   3093  27581  154907  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154907p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        4343
-------------------------------------   ----- 
End-of-path arrival time (ps)           27581
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell20   1250  24488  150901  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell20   3093  27581  154907  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155054p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5864
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22948  154485  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell11   3754  26701  155054  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155057p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5861
-------------------------------------   ----- 
End-of-path arrival time (ps)           26698
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22948  152191  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell11   3751  26698  155057  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155114p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6018
-------------------------------------   ----- 
End-of-path arrival time (ps)           26856
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22948  154156  RISE       1
Net_4031_0/main_4              macrocell17   3908  26856  155114  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
Net_4031_0/clock_0                                       macrocell17          4205  22720  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155140p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        4111
-------------------------------------   ----- 
End-of-path arrival time (ps)           26616
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell11   1250  23755  152571  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell11   2861  26616  155140  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155205p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        4045
-------------------------------------   ----- 
End-of-path arrival time (ps)           27283
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell21   1250  24488  153616  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell19   2795  27283  155205  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155205p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        4045
-------------------------------------   ----- 
End-of-path arrival time (ps)           27283
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell21   1250  24488  153616  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell20   2795  27283  155205  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           27277
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell21   1250  24488  153616  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell21   2789  27277  155211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 155211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           27277
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell21   1250  24488  153616  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell22   2789  27277  155211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell22          4724  23238  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155220p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23264
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182514

Launch Clock Arrival Time                       0
+ Clock path delay                      23264
+ Data path delay                        4031
-------------------------------------   ----- 
End-of-path arrival time (ps)           27295
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell25          4750  23264  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell25   1250  24514  154515  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell25   2781  27295  155220  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell25          4750  23264  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155224p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        4027
-------------------------------------   ----- 
End-of-path arrival time (ps)           26532
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3991  22505  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  23985  152519  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell11   2547  26532  155224  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 155231p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        4020
-------------------------------------   ----- 
End-of-path arrival time (ps)           26525
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             3991  22505  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  23985  152519  RISE       1
\I2S:bI2S:reset\/main_0            macrocell8    2540  26525  155231  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell8           3991  22505  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155236p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6199
-------------------------------------   ----- 
End-of-path arrival time (ps)           27037
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22948  154156  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell13   4089  27037  155236  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155236p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6199
-------------------------------------   ----- 
End-of-path arrival time (ps)           27037
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22948  154156  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell15   4089  27037  155236  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155248p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6403
-------------------------------------   ----- 
End-of-path arrival time (ps)           27241
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22948  154485  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell19   4293  27241  155248  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155248p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6403
-------------------------------------   ----- 
End-of-path arrival time (ps)           27241
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22948  154485  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell20   4293  27241  155248  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155250p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6185
-------------------------------------   ----- 
End-of-path arrival time (ps)           27023
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  22948  154156  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell14   4075  27023  155250  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155252p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5666
-------------------------------------   ----- 
End-of-path arrival time (ps)           26504
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22948  151788  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell11   3556  26504  155252  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155374p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                        3876
-------------------------------------   ----- 
End-of-path arrival time (ps)           26596
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell23          4205  22720  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell23   1250  23970  152734  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell23   2626  26596  155374  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell23          4205  22720  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 155398p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                        3852
-------------------------------------   ----- 
End-of-path arrival time (ps)           26572
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell18          4205  22720  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell18   1250  23970  153231  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell23   2602  26572  155398  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell23          4205  22720  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 155483p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181970

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5649
-------------------------------------   ----- 
End-of-path arrival time (ps)           26487
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22948  154485  RISE       1
Net_4031_0/main_0              macrocell17   3539  26487  155483  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
Net_4031_0/clock_0                                       macrocell17          4205  22720  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155498p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        3752
-------------------------------------   ----- 
End-of-path arrival time (ps)           26258
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             3991  22505  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  23985  152963  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell11   2272  26258  155498  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155500p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        4267
-------------------------------------   ----- 
End-of-path arrival time (ps)           26772
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell11   1250  23755  152571  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell14   3017  26772  155500  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155506p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        4261
-------------------------------------   ----- 
End-of-path arrival time (ps)           26766
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell11   1250  23755  152571  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell13   3011  26766  155506  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155506p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        4261
-------------------------------------   ----- 
End-of-path arrival time (ps)           26766
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell11   1250  23755  152571  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell15   3011  26766  155506  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 155571p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185480

Launch Clock Arrival Time                       0
+ Clock path delay                      23238
+ Data path delay                        6671
-------------------------------------   ----- 
End-of-path arrival time (ps)           29909
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell22          4724  23238  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell22     1250  24488  155571  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   5421  29909  155571  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155572p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5863
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22948  154485  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell13   3753  26701  155572  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155572p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5863
-------------------------------------   ----- 
End-of-path arrival time (ps)           26701
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22948  154485  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell15   3753  26701  155572  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155576p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5859
-------------------------------------   ----- 
End-of-path arrival time (ps)           26696
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22948  152191  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell13   3749  26696  155576  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155576p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5859
-------------------------------------   ----- 
End-of-path arrival time (ps)           26696
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22948  152191  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell15   3749  26696  155576  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155585p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5850
-------------------------------------   ----- 
End-of-path arrival time (ps)           26688
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  22948  154485  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell14   3740  26688  155585  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155596p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5839
-------------------------------------   ----- 
End-of-path arrival time (ps)           26676
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  22948  152191  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell14   3729  26676  155596  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155675p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23264
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182514

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        6002
-------------------------------------   ----- 
End-of-path arrival time (ps)           26840
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  22948  154156  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell25   3892  26840  155675  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell25          4750  23264  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155706p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        3545
-------------------------------------   ----- 
End-of-path arrival time (ps)           24383
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell24   1250  22088  155706  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell24   2295  24383  155706  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155713p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180088

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        3538
-------------------------------------   ----- 
End-of-path arrival time (ps)           24375
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell10          2323  20838  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell10   1250  22088  155713  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell10   2288  24375  155713  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell10          2323  20838  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155770p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5665
-------------------------------------   ----- 
End-of-path arrival time (ps)           26503
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22948  151788  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell13   3555  26503  155770  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155770p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5665
-------------------------------------   ----- 
End-of-path arrival time (ps)           26503
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22948  151788  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell15   3555  26503  155770  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155771p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        3480
-------------------------------------   ----- 
End-of-path arrival time (ps)           26502
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell14   1250  24272  147761  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell13   2230  26502  155771  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155771p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      23022
+ Data path delay                        3480
-------------------------------------   ----- 
End-of-path arrival time (ps)           26502
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell14   1250  24272  147761  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell15   2230  26502  155771  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155782p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5653
-------------------------------------   ----- 
End-of-path arrival time (ps)           26491
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  22948  151788  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell14   3543  26491  155782  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 156113p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5322
-------------------------------------   ----- 
End-of-path arrival time (ps)           26159
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell12   1250  22088  153446  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell13   4072  26159  156113  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell13          4508  23022  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 156113p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5322
-------------------------------------   ----- 
End-of-path arrival time (ps)           26159
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell12   1250  22088  153446  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell15   4072  26159  156113  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell15          4508  23022  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 156125p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5310
-------------------------------------   ----- 
End-of-path arrival time (ps)           26148
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell12          2323  20838  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell12   1250  22088  153446  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell14   4060  26148  156125  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell14          4508  23022  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 156183p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23264
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182514

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5494
-------------------------------------   ----- 
End-of-path arrival time (ps)           26331
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           2323  20838  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  22948  154485  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell25   3384  26331  156183  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell25          4750  23264  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 156271p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23022
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182273

Launch Clock Arrival Time                       0
+ Clock path delay                      22505
+ Data path delay                        3497
-------------------------------------   ----- 
End-of-path arrival time (ps)           26002
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell8           3991  22505  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell8    1250  23755  156271  RISE       1
I2S_LRCLK/main_0    macrocell9    2247  26002  156271  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
I2S_LRCLK/clock_0                                        macrocell9           4508  23022  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 156282p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5369
-------------------------------------   ----- 
End-of-path arrival time (ps)           26207
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell24   1250  22088  155706  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell21   4119  26207  156282  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell21          4724  23238  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 156301p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5350
-------------------------------------   ----- 
End-of-path arrival time (ps)           26188
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell24   1250  22088  155706  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell19   4100  26188  156301  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell19          4724  23238  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 156301p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23238
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182488

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        5350
-------------------------------------   ----- 
End-of-path arrival time (ps)           26188
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell24          2323  20838  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell24   1250  22088  155706  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell20   4100  26188  156301  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell20          4724  23238  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 156489p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22505
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181756

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        4428
-------------------------------------   ----- 
End-of-path arrival time (ps)           25266
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell10          2323  20838  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell10   1250  22088  155713  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell11   3178  25266  156489  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell11          3991  22505  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 158899p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22720
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185480

Launch Clock Arrival Time                       0
+ Clock path delay                      22720
+ Data path delay                        3862
-------------------------------------   ----- 
End-of-path arrival time (ps)           26581
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell18          4205  22720  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell18     1250  23970  153231  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   2612  26581  158899  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        4205  22720  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 159200p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20838
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     183598

Launch Clock Arrival Time                       0
+ Clock path delay                      20838
+ Data path delay                        3561
-------------------------------------   ----- 
End-of-path arrival time (ps)           24398
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell16          2323  20838  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell16     1250  22088  159200  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2311  24398  159200  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell4           5526   5526  RISE       1
Net_3651/q                                               macrocell4           3350   8876  RISE       1
Net_3641/clock_0                                         macrocell27          2317  11193  RISE       1
Net_3641/q                                               macrocell27          1250  12443  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell27             0  12443  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell27             0    N/A  
Clk_I2S/clock_0                                          macrocell26          4821  17264  RISE       1
Clk_I2S/q                                                macrocell26          1250  18514  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell26             0  18514  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell26             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        2323  20838  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

