<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3686" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3686{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3686{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3686{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3686{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t5_3686{left:69px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_3686{left:69px;bottom:1046px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t7_3686{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.86px;}
#t8_3686{left:69px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t9_3686{left:69px;bottom:996px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ta_3686{left:69px;bottom:979px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tb_3686{left:69px;bottom:962px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3686{left:69px;bottom:946px;letter-spacing:-0.14px;word-spacing:-1.21px;}
#td_3686{left:69px;bottom:929px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#te_3686{left:69px;bottom:912px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tf_3686{left:69px;bottom:888px;letter-spacing:-0.14px;word-spacing:-0.85px;}
#tg_3686{left:69px;bottom:871px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#th_3686{left:69px;bottom:854px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3686{left:69px;bottom:837px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tj_3686{left:69px;bottom:820px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#tk_3686{left:69px;bottom:804px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tl_3686{left:69px;bottom:288px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tm_3686{left:69px;bottom:271px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tn_3686{left:69px;bottom:254px;letter-spacing:-0.15px;word-spacing:-1.24px;}
#to_3686{left:69px;bottom:238px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_3686{left:69px;bottom:221px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_3686{left:69px;bottom:204px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#tr_3686{left:69px;bottom:187px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#ts_3686{left:69px;bottom:170px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tt_3686{left:69px;bottom:153px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tu_3686{left:69px;bottom:129px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tv_3686{left:69px;bottom:112px;letter-spacing:-0.17px;word-spacing:-1.13px;}
#tw_3686{left:255px;bottom:332px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tx_3686{left:356px;bottom:332px;letter-spacing:0.13px;}
#ty_3686{left:519px;bottom:482px;letter-spacing:-0.1px;word-spacing:0.06px;}
#tz_3686{left:529px;bottom:469px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t10_3686{left:540px;bottom:455px;letter-spacing:-0.06px;}
#t11_3686{left:302px;bottom:522px;letter-spacing:-0.14px;word-spacing:-0.03px;}
#t12_3686{left:189px;bottom:601px;letter-spacing:0.04px;}
#t13_3686{left:505px;bottom:672px;letter-spacing:-0.13px;word-spacing:0.19px;}
#t14_3686{left:501px;bottom:738px;letter-spacing:0.12px;}
#t15_3686{left:550px;bottom:441px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t16_3686{left:550px;bottom:426px;letter-spacing:-0.12px;}
#t17_3686{left:550px;bottom:410px;letter-spacing:-0.05px;}
#t18_3686{left:550px;bottom:394px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t19_3686{left:508px;bottom:514px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t1a_3686{left:352px;bottom:403px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1b_3686{left:303px;bottom:403px;letter-spacing:0.18px;word-spacing:0.06px;}
#t1c_3686{left:352px;bottom:419px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1d_3686{left:303px;bottom:419px;letter-spacing:0.18px;word-spacing:0.06px;}
#t1e_3686{left:352px;bottom:435px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1f_3686{left:303px;bottom:435px;letter-spacing:0.18px;word-spacing:0.06px;}
#t1g_3686{left:352px;bottom:451px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1h_3686{left:303px;bottom:451px;letter-spacing:0.18px;word-spacing:0.06px;}
#t1i_3686{left:300px;bottom:494px;letter-spacing:-0.21px;word-spacing:-0.61px;}
#t1j_3686{left:508px;bottom:560px;letter-spacing:-0.2px;}
#t1k_3686{left:354px;bottom:559px;letter-spacing:-0.22px;}
#t1l_3686{left:342px;bottom:601px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1m_3686{left:505px;bottom:603px;letter-spacing:0.09px;word-spacing:0.08px;}
#t1n_3686{left:505px;bottom:657px;letter-spacing:-0.02px;}
#t1o_3686{left:505px;bottom:716px;letter-spacing:-0.03px;}
#t1p_3686{left:505px;bottom:702px;letter-spacing:-0.03px;word-spacing:0.01px;}
#t1q_3686{left:333px;bottom:672px;letter-spacing:-0.02px;}
#t1r_3686{left:329px;bottom:738px;letter-spacing:0.1px;}
#t1s_3686{left:333px;bottom:657px;letter-spacing:-0.03px;word-spacing:0.01px;}
#t1t_3686{left:333px;bottom:716px;letter-spacing:-0.03px;word-spacing:0.12px;}
#t1u_3686{left:333px;bottom:701px;letter-spacing:-0.04px;}
#t1v_3686{left:178px;bottom:672px;letter-spacing:-0.03px;word-spacing:0.01px;}
#t1w_3686{left:174px;bottom:738px;letter-spacing:0.12px;}
#t1x_3686{left:178px;bottom:657px;letter-spacing:-0.02px;word-spacing:0.04px;}
#t1y_3686{left:178px;bottom:716px;letter-spacing:-0.01px;}
#t1z_3686{left:178px;bottom:701px;}

.s1_3686{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3686{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3686{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3686{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3686{font-size:9px;font-family:Arial_b5v;color:#000;}
.s6_3686{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s7_3686{font-size:10px;font-family:Arial_b5v;color:#000;}
.s8_3686{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3686{font-size:11px;font-family:Arial_b5v;color:#9A65FF;}
.sa_3686{font-size:8px;font-family:Arial_b5v;color:#000;}
.sb_3686{font-size:11px;font-family:Arial_b5v;color:#000;}
.sc_3686{font-size:11px;font-family:Arial_b5v;color:#0F0;}
.t.v0_3686{transform:scaleX(1.214);}
.t.v1_3686{transform:scaleX(1.345);}
.t.v2_3686{transform:scaleX(0.831);}
.t.v3_3686{transform:scaleX(1.28);}
.t.v4_3686{transform:scaleX(1.255);}
.t.v5_3686{transform:scaleX(1.249);}
.t.v6_3686{transform:scaleX(1.258);}
.t.v7_3686{transform:scaleX(0.872);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3686" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3686Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3686" style="-webkit-user-select: none;"><object width="935" height="1210" data="3686/3686.svg" type="image/svg+xml" id="pdf3686" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3686" class="t s1_3686">18-54 </span><span id="t2_3686" class="t s1_3686">Vol. 3B </span>
<span id="t3_3686" class="t s2_3686">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3686" class="t s3_3686">Service cannot allocate into the given cache subset. In general, allocating more cache to a given application is </span>
<span id="t5_3686" class="t s3_3686">usually beneficial to its performance. </span>
<span id="t6_3686" class="t s3_3686">Figure 18-27 also shows three examples of sets of Cache Capacity Bitmasks. For simplicity these are represented </span>
<span id="t7_3686" class="t s3_3686">as 8-bit vectors, though this may vary depending on the implementation and how the mask is mapped to the avail- </span>
<span id="t8_3686" class="t s3_3686">able cache capacity. The first example shows the default case where all 4 Classes of Service (the total number of </span>
<span id="t9_3686" class="t s3_3686">COS are implementation-dependent) have full access to the cache. The second case shows an overlapped case, </span>
<span id="ta_3686" class="t s3_3686">which would allow some lower-priority threads share cache space with the highest priority threads. The third case </span>
<span id="tb_3686" class="t s3_3686">shows various non-overlapped partitioning schemes. As a matter of software policy for extensibility COS0 should </span>
<span id="tc_3686" class="t s3_3686">typically be considered and configured as the highest priority COS, followed by COS1, and so on, though there is no </span>
<span id="td_3686" class="t s3_3686">hardware restriction enforcing this mapping. When the system boots all threads are initialized to COS0, which has </span>
<span id="te_3686" class="t s3_3686">full access to the cache by default. </span>
<span id="tf_3686" class="t s3_3686">Though the representation of the CBMs looks similar to a way-based mapping they are independent of any specific </span>
<span id="tg_3686" class="t s3_3686">enforcement implementation (e.g., way partitioning.) Rather, this is a convenient manner to represent capacity, </span>
<span id="th_3686" class="t s3_3686">overlap, and isolation of cache space. For example, executing a POPCNT instruction (population count of set bits) </span>
<span id="ti_3686" class="t s3_3686">on the capacity bitmask can provide the fraction of cache space that a class of service can allocate into. In addition </span>
<span id="tj_3686" class="t s3_3686">to the fraction, the exact location of the bits also shows whether the class of service overlaps with other classes of </span>
<span id="tk_3686" class="t s3_3686">service or is entirely isolated in terms of cache space used. </span>
<span id="tl_3686" class="t s3_3686">Figure 18-28 shows how the Cache Capacity Bitmasks and the per-logical-processor Class of Service are logically </span>
<span id="tm_3686" class="t s3_3686">used to enable Cache Allocation Technology. All (and only) contiguous 1's in the CBM are permitted. The length of </span>
<span id="tn_3686" class="t s3_3686">a CBM may vary from resource to resource or between processor generations and can be enumerated using CPUID. </span>
<span id="to_3686" class="t s3_3686">From the available mask set and based on the goals of the OS/VMM (shared or isolated cache, etc.) bitmasks are </span>
<span id="tp_3686" class="t s3_3686">selected and associated with different classes of service. For the available Classes of Service the associated CBMs </span>
<span id="tq_3686" class="t s3_3686">can be programmed via the global set of CAT configuration registers (in the case of L3 CAT, via the </span>
<span id="tr_3686" class="t s3_3686">IA32_L3_MASK_n MSRs, where “n” is the Class of Service, starting from zero). In all architectural implementations </span>
<span id="ts_3686" class="t s3_3686">supporting CPUID it is possible to change the CBMs dynamically, during program execution, unless stated other- </span>
<span id="tt_3686" class="t s3_3686">wise by Intel. </span>
<span id="tu_3686" class="t s3_3686">The currently running application's Class of Service is communicated to the hardware through the per-logical- </span>
<span id="tv_3686" class="t s3_3686">processor PQR MSR (IA32_PQR_ASSOC MSR). When the OS schedules an application thread on a logical processor, </span>
<span id="tw_3686" class="t s4_3686">Figure 18-28. </span><span id="tx_3686" class="t s4_3686">Class of Service and Cache Capacity Bitmasks </span>
<span id="ty_3686" class="t v0_3686 s5_3686">Set 1 </span>
<span id="tz_3686" class="t v0_3686 s5_3686">Set 2 </span>
<span id="t10_3686" class="t v0_3686 s5_3686">.... </span>
<span id="t11_3686" class="t s6_3686">Cache Subsystem </span>
<span id="t12_3686" class="t v1_3686 s5_3686">Config </span>
<span id="t13_3686" class="t v2_3686 s7_3686">Tag with Cache </span>
<span id="t14_3686" class="t s8_3686">Enforcement </span>
<span id="t15_3686" class="t v0_3686 s5_3686">Set n </span>
<span id="t16_3686" class="t v0_3686 s5_3686">way 1 </span>
<span id="t17_3686" class="t v0_3686 s5_3686">...... </span>
<span id="t18_3686" class="t v0_3686 s5_3686">way 16 </span>
<span id="t19_3686" class="t s9_3686">Enforce Mask </span>
<span id="t1a_3686" class="t v3_3686 sa_3686">Capacity bitmask 3 </span><span id="t1b_3686" class="t v4_3686 sa_3686">COS 3 </span>
<span id="t1c_3686" class="t v3_3686 sa_3686">Capacity bitmask 3 </span><span id="t1d_3686" class="t v4_3686 sa_3686">COS 2 </span>
<span id="t1e_3686" class="t v3_3686 sa_3686">Capacity bitmask 3 </span><span id="t1f_3686" class="t v4_3686 sa_3686">COS 1 </span>
<span id="t1g_3686" class="t v3_3686 sa_3686">Capacity bitmask 3 </span><span id="t1h_3686" class="t v4_3686 sa_3686">COS 0 </span>
<span id="t1i_3686" class="t sb_3686">Cache Allocation </span>
<span id="t1j_3686" class="t sc_3686">Transaction </span><span id="t1k_3686" class="t sc_3686">COS </span>
<span id="t1l_3686" class="t v5_3686 s7_3686">COS = 2 </span>
<span id="t1m_3686" class="t v6_3686 sa_3686">Mem Request </span>
<span id="t1n_3686" class="t v2_3686 s7_3686">Class of Service </span>
<span id="t1o_3686" class="t v2_3686 s7_3686">Application </span>
<span id="t1p_3686" class="t v2_3686 s7_3686">Memory Request </span>
<span id="t1q_3686" class="t v2_3686 s7_3686">Set Class of Service </span>
<span id="t1r_3686" class="t s8_3686">Association </span>
<span id="t1s_3686" class="t v2_3686 s7_3686">in IA32_PQR </span>
<span id="t1t_3686" class="t v2_3686 s7_3686">OS Context </span>
<span id="t1u_3686" class="t v2_3686 s7_3686">Switch </span>
<span id="t1v_3686" class="t v2_3686 s7_3686">Configure CBM for </span>
<span id="t1w_3686" class="t s8_3686">Enum/Confg </span>
<span id="t1x_3686" class="t v2_3686 s7_3686">each Class of Service </span>
<span id="t1y_3686" class="t v7_3686 s7_3686">Enumerate </span>
<span id="t1z_3686" class="t v7_3686 s7_3686">Enforcement </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
