#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 12:52:05 2019
# Process ID: 9416
# Current directory: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4064 C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.xpr
# Log file: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/vivado.log
# Journal file: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:09 . Memory (MB): peak = 807.813 ; gain = 136.559
launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd}
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_High
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_Low
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant3x0_Low
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant31x0_Low1
Adding component instance block -- xilinx.com:module_ref:PS_info_3_bits:1.0 - PS_info_3_bits_0
Adding component instance block -- xilinx.com:module_ref:OR_bit:1.0 - OR_bit_0
Adding component instance block -- xilinx.com:module_ref:comparator_N_bit:1.0 - comparator_N_bit_0
Adding component instance block -- xilinx.com:module_ref:counter_N_bit:1.0 - counter_N_bit_0
Adding component instance block -- xilinx.com:module_ref:comparator_N_bit:1.0 - comparator_N_bit_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /PWM_mod/OR_bit_0/OutBit(undef) and /PWM_mod/counter_N_bit_0/rst(rst)
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - FrequencyConstant
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - LogicLow
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - LogicHigh
Adding component instance block -- xilinx.com:module_ref:pwm_control:1.0 - pwm_control_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0/clk_inc(undef)
Successfully read diagram <xadc_pl2ps> from BD file <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1180.965 ; gain = 0.000
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:28 . Memory (MB): peak = 1180.965 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 12:59:26 2019] Launched xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 12:59:26 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:32 . Memory (MB): peak = 1252.348 ; gain = 71.383
reset_run impl_1
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1274.820 ; gain = 5.832
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 13:04:27 2019] Launched xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 13:04:27 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1311.180 ; gain = 36.359
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Netlist 29-17] Analyzing 74 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 2165.563 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.686 . Memory (MB): peak = 2165.563 ; gain = 0.000
Generating merged BMM file for the design top 'xadc_pl2ps_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2165.563 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2315.660 ; gain = 990.184
file copy -force C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.sysdef C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf

exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 13:12:09 2019...
