.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000010000000000010
000010110000000000
000000000000000000
000000000000000001
000000000011000001
000000000001010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 5 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000001100001
000000000001110000
001100000000000000
000000000000000000
000010000000000000
000101010000000000
000000110000100010
000011010001110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 6 0
000000000000000010
000100000000011000
000000000000000000
000000110000000001
000010000011000101
000001010001111000
001100000000000000
000000000000000000
000010000000000000
000101110000000000
000000000010110010
000000000001110000
000010000000000000
000001010000000001
000010000000000001
000010110000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000001010101
000011010011011000
001100000000000000
000000000000000000
000010000000000000
000101010000000000
000010000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000001000010
000101010000100000
000000000000000000
000011010000000001
000000000001000001
000000000001110000
001100000001100000
000000000000000000
000010000000000000
000101010000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000000000000000000
100000000000000001
000001010000000000
000000001000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000011010010
000000000001010000
000000111000000000
000000000000011001
000000000000000001
000000000000000000

.io_tile 11 0
000000111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110001
000000000001110000
001000000000000000
000000000000000000
010000000000000000
000100000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000001010000000000
000000001000000000

.io_tile 12 0
000000000000000000
000100000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000010000
110000000000000000
100000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000100

.ramb_tile 3 1
000000000000001000000000000000000000000000
000000000000000111000011111101001001000000
111000000000000000000111001011000001000001
000000000000000000000100000111001001000000
110000000000000111000111110000000000000000
010000000000000000100111100001000000000000
000010000001010000000000000000000000000000
000001000000101111000000001101000000000000
000000000000001000000000000000000000000000
000000000000000101000010000101000000000000
000000000000000011100000001111000000000010
000000001100000000100010010011100000000000
000000000000000000000110101000000000000000
000000000000000000000000001011000000000000
110010100001010001000000001000000000000000
110001000000101001100000000101000000000000

.logic_tile 4 1
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
111000000000000101000010100111100000000000000100000000
000000000000001101100100000000000000000001000000000100
010000000000000000000000000000000000000000000100000001
100000000000001101000000001011000000000010000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001100000000000000101000000
000000000000100101000010100000100000000001000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000010100000100000000001000010000000
000000000000000000000000000101000000000000000100000000
000000001100000000000000000000000000000001000000000000
000000001110000101100000001000000000000000000100000000
000000000000000000000000000001000000000010000000100000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010001000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000010000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000000000000000110000101000000000000001000000000
000000000110000000000000000000100000000000000000001000
101000000000001001100000000101000000000000001000000000
000000000000000001000000000000000000000000000000000000
110000000000000101100000000111001000001100111100000001
010000000000000000100010110000100000110011000010100101
000010000000000000000110000000001000001100111100000001
000001000000000000000000000000001001110011000011100100
000000000000000000000000000000001001001100111100000100
000000000000000000000011110000001000110011000010000111
000001000000000000000000010000001001001100111100000101
000010100000000000000010000000001000110011000011000001
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001101110011000000000011
110000000000000000000000000101101000001100111100000000
000000000000000000000000000000100000110011000001000011

.logic_tile 7 1
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000100000000000000000001000
000000101100100000000110100000000000000000001000000000
000001000001010000000000000000001011000000000000000000
000000000000000000000110110000001000001100111000000100
000000000000000000000010110000001001110011000000000100
000000001110101101100000010101001000001100111000000000
000000000000010101000010100000100000110011000000000100
000000000010100000000000000101101000001100111000000000
000010000000000000000000000000000000110011000000000000
000000000000100000000000000101101000001100111000000010
000000000001010000000000000000000000110011000000000000
000001000000000000000000000101101000001100111000000000
000000000000000000000010110000100000110011000000000001
000000001110000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000100

.logic_tile 8 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001011111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110010000100

.logic_tile 9 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000001000000000010001100000000000001000000000
000000000000001111000010000000100000000000000000000000
000000000000000000000110010101001000001100110100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000000101000000010110100100000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000001100110100000000
000000000000000000000000001001001011110011000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000001000000
000000000000000001000000000001001110000000
111000000000000111000000001001100001000001
000000000000000011000000001101001000000000
010000000001000000000111100000000000000000
110000000000100000000100001011000000000000
000000100000000111100000010000000000000000
000010100000000000000011011011000000000000
000000000000000111000011110000000000000000
000000000000000000000011111111000000000000
000000000000000011100000000111000000000010
000001001100100000100011100011000000000000
000000000000000111000111101000000000000000
000000000000000000100100001011000000000000
010000100001000111100000001000000000000000
110000000000000000100000000011000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000011100101000001001100110111000010
000000000001000000000000000000001001110011000010100100
010010100000000001100111000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001001000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000

.ramt_tile 3 2
000000010001000000000000000000000001000000
000000000000001111000000000101001010000000
101000010001010000000011110001100000000010
000000001100100000000110011101101010000000
010000000000001111000011111000000000000000
110000000000001111100111101101000000000000
000000000000000111100111111000000000000000
000000000000000000100011111101000000000000
000000000000000000000000000000000000000000
000000000000000000000000000111000000000000
000000000000000000000000000111100000000001
000000001110000101000000001111100000000000
000000000000000011100000000000000000000000
000000000000000000100011100001000000000000
110000000000000000000010001000000000000000
010000001100000000000000001001000000000000

.logic_tile 4 2
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
111000000000001001100110000000000001000000100100000000
000000000000000001000000000000001000000000000000000000
110001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001001100000000111100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000010000000000000000000001000000100100000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000000001100000100000100000100
000000000000000000000000000000000000000000000000000000
110000000000001000000000000000001100000100000100000000
000000001100001011000000000000000000000000000000000000

.logic_tile 5 2
000000000000100000000000000000011000000100000100000000
000000000001010000000000000000010000000000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000001000000111000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
110000000000000000000111100111100000000000000100000000
000000000000000000000100000000100000000001000000000001

.logic_tile 6 2
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000011010110
101000000000000000000010100000001000001100110100000000
000000000000010000000000000011000000110011000011100101
110011100000000000000000000000001110000011110100000000
010010100000000000000010100000010000000011110011000010
000000000000100000000000001111011100100010000000000000
000000000000010000000000001001011011000100010000000000
000000000000100001110000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000010110000000000000000000000000000
000000000000000101000000010000000000000000000000000000
000010000000000000100010000000000000000000000000000000
110000000000110000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 7 2
000001000000101111000010100000001000001100111000000000
000000100001000101000110110000001000110011000000010000
111011000000010000000000000101001000001100111000000000
000000000100001101000000000000000000110011000000000000
010000000110000101100000000000001000111100001000000000
100000000000001101000000000000000000111100000000000000
000001000000010111100010100000000000000000000000000000
000000100000000101100000000000000000000000000000000000
000001000000100001100000001001001001110110100000000000
000010100001000000000000001111011011111000100000000000
000000000010101000000110000001011001100000000000000010
000000000000001011000000000101101101000000000000000000
000000000000001000000000000000001110000100000100000000
000000000000000111000000000000000000000000000010000000
000001000110000000000111000011111011100010000000000000
000000100100000000000000000011001010000100010000000000

.logic_tile 8 2
000000000000101001100000010000000000000000000100000000
000000000000000011000010001001000000000010000000000000
001000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000011010000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000001000000001000000110000000011110000100000100000000
000010000000000001000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 9 2
000000100000000000000011100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
101000000000001000000000000101011000100000000000000000
000000000000001011000010100000111011100000000010000000
000000000000100000000010100011000000000000000100000000
000000000000010000000010100000100000000001000000000100
000000000000001000000000000001100000000000000100000000
000000000000001111000000000000000000000001000000000000
000000000000000000000110000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000101011001111100110000000000
000000000000000000000000001101111010110000110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 2
000000010000001001100000001000000000000000
000000000000001111100000001101001011000000
101000010000000000000000000011100000000000
000001001000000000000011110001101011000000
110011100000000000000011111000000000000000
010011000000000000000111101001000000000000
000000000000000000000011100000000000000000
000000001000000000000100001011000000000000
000001100110010000000011101000000000000000
000011000000100000000011110111000000000000
000000000000000000000111101001000000000000
000000000010001111000011111111000000000000
000000001010000000000111100000000000000000
000000000000000000000100001111000000000000
110000100000000111000000011000000000000000
010000000000000000000011011011000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000010100000000000001111000000000010000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000100001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000011110000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 3
010000000000000000000000000000000001000000
001000001010001111000000000001001000000000
111000000000001111000000011101000000000000
000000000000001011000010100111001110000000
110000000000000111100011100000000000000000
011000000000000000000111101111000000000000
000000000000000000000000001000000000000000
001000000000000000000000001011000000000000
000000000100000000000000010000000000000000
001000000000000000000011001101000000000000
000000000000010000000010000001100000000000
001000000000100000000010001101100000000000
000000000100000000000010001000000000000000
001000000000000111000000001011000000000000
110000000000000001000000001000000000000000
111000000000000001000000000001000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000110000000
100000000000000000000000000101000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000010011000011000000000000000000000000
000000000000000000000100000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000000011101001100111000000000
000000000000000111000000000000011101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000101000010100000001110110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001111110011000000000000
000000000000100000000010100000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000101000000000011001000001100111000000000
000000000000000000000010000000100000110011000000000000

.logic_tile 6 3
000000000000000111000000011000000000000000000100000000
000000000000000101000010101011000000000010000010000000
111000000000001101100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000010100001000000000000000100000000
100000000000000001000010100000000000000001000010000000
000000000000000000000110110001101110100010000000000000
000000000000000000000011011101011010001000100000000000
000001000000000101000110000111001101000000010000000000
000010100001000000100000000001101011000001000000000000
000000000000001000000000011101011100100000000000000001
000000000000000001000010011111101101000000000000000000
000000000000000000000010011101111000100010000000000000
000000000000000000000011110111101001000100010000000000
000000000000000001000000010000000000000000000000000000
000000001010000000000010000000000000000000000000000000

.logic_tile 7 3
000011000010001000000010110111001011100000100000000000
000000000000000111000111100000101011100000100000000000
101001000000011000000000011111111000001000000000000000
000000100000101011000011000101101011000110000010000000
110000000000000000000110001101111100100010000000000000
110010000110010101000010101011101100000100010000000000
000001000000000000000110010011001000001100110000000000
000010100000000101000011010000110000110011000000000000
000000000000000000000010111011001001110011000000000000
000010100000011101000110011001111110100001000000000000
000000100000001101000000010001000000000000000100000000
000001000000011111100010110000000000000001000000000000
000000000000001000000111100000000000000000000000000000
000000001100001101000110110000000000000000000000000000
110000000000000001000010100101011111110110100000000000
010000000000000000000110110111111111110100010000000000

.logic_tile 8 3
000000000000000101000000000000000000000000000100000000
000000000000000101000010101001000000000010000000000000
001000000000001101000000000001000000000000000100000000
000000000000001111000010100000000000000001000000000000
110000000000000000000010101000000000000000000100000000
010000000000000000000000001001000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000001010000100000100000000
000000100000000000000000000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000000000001000000000010000000000000

.logic_tile 9 3
000000000000100111100110100000001010000100000100000000
000000000000010000100000000000000000000000000000100100
101000000000000000000000000000000000000000100110000010
000000000000000101000011110000001001000000000000000000
110000000000001101000000010000000000000000000000000000
010000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000001
000001000000000000000010110000010000000000000000000100
000000000000000000000000000000001010001100000000000000
000000000000000000000000000000001000001100000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111000000001010000000000
000000000000000000000000000000100000000001010000100000

.ramb_tile 10 3
010000000000000111000011110000000001000000
001000000000000000000011010011001011000000
111000000000001011100000001011100001000000
000001000000001011100011100111001100000000
010000000000000000000010001000000000000000
111000000000000000000100001011000000000000
000000000000000000000011100000000000000000
001000000000000000000000001001000000000000
000000000000001000000000001000000000000000
001000000000001111000000000001000000000000
000000000000001111000000010001000000000000
001000000000101011000011100001100000000000
000000000000000000000000001000000000000000
001000001110000000000000001001000000000000
110000000001001111000000001000000000000000
111000000000000111100000000001000000000000

.logic_tile 11 3
000010000000000101000111000011001100000110000000000000
000001000000000000000100000111011101000101000000000000
101000000000000101100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000101100111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111001011000110000000000000
000000000000000000000000001111111000000001010000000000
000000000000000001100111000001001110000010100000000000
000000100000000000100111110101111111000001100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000101000111000011011101000110000000000000
000000000000000000100111111011101110000001010000000001
000000000100000101000000000000000000000000000110000000
000010000000000000100000000001000000000010000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000000000
000100000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001110001000010
000000000011110000
000000000000000000
000000000000000001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
010000000000000000000000011000000000000000000100000000
001000000000000000000010000001000000000010000000000100
111000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000000000010000000001110000100000100000000
001000000000000000000000000000000000000000000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000101000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000010000000
000000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 4
000000110000001001000000001000000000000000
000000001000000111100000001111001100000000
101000010001011000000000011001100000000000
000000001110100111000010011101101000000000
010000000000000111100111101000000000000000
110000000000000111000011100001000000000000
000010000000000111000000001000000000000000
000001000000000111100011100101000000000000
000000000001000000000000000000000000000000
000000001000001001000000000101000000000000
000010100001010000000000000111000000000000
000001000000100000000000001101000000000000
000000000100000001100000000000000000000000
000001000000000000100000000001000000000000
010010000000000000000111000000000000000000
110001000000000000000000000101000000000000

.logic_tile 4 4
011000000001010101000000010001011101001001000000000000
001000000000100000100010001101001110000001010000000001
111000000001010000000000000000011100000100000100000001
000000001100100000000000000000000000000000000000000000
110000000000000001100010100000000000000000000100000000
001001000000000000000100000101000000000010000000000001
000010000000010000000000000001000000000000000100000000
001001000000100111000000000000100000000001000000000010
000000000000000101000000000000011010000100000100000000
001001000000000000100000000000000000000000000000000000
000000000000001001100011100000000000000000100100000000
001000000001000001100100000000001111000000000000000000
000000100000000001100000010000011100000100000100000100
001000000000000000100011100000010000000000000000100000
110000000000000101000000000101001110001001000000000001
001000000000000000100000000001101100000010100000000000

.logic_tile 5 4
010000000000000000000010100000001000001100111000000000
001000000000000000000000000000001100110011000000010000
111000000000001101100110100000001000111100001000000000
000000000000000101000100000000000000111100000000000000
010000000000000000000110100001001111100010000000000000
101000000000000000000000001011101010000100010000000000
000000000000000001000000000001100000000000000100000000
001000000000000000000000000000000000000001000000100000
000000000000100000000000000001100000000000000101000000
001000000000001001000010000000000000000001000000000000
000000000000000000000000000000001010000100000110000000
001000000000000000000000000000010000000000000000000000
000000100000001000000000000001100000000000000100000001
001000000000000001000000000000100000000001000000000000
000000000000000000000010000111100000000000000100000000
001000000000000000000000000000100000000001000000000010

.logic_tile 6 4
010000000001101101000010100000001000000100000100000001
001000000001011011100110110000010000000000000011000000
111000000100000000000000000001011011110011000000000000
000000000110000000000000000111001011000000000000000000
110000000000000000000111000111000000000000000100000001
011000001110000001000000000000000000000001000011000100
000010100000000101000010100101100000000000000100000001
001000000110000000100110000000100000000001000011000010
000000000100000000000000000101001000100010000000000000
001000000000000000000011111101011001000100010000000000
000000000000000000000000000000011010000100000100000000
001000000000000000000000000000000000000000000011000000
000000000000001000000000000001000000000000000110000000
001000000000100011000000000000000000000001000000100101
110000000000000000000000000000001000000100000110000000
001000000000000000000000000000010000000000000000000011

.logic_tile 7 4
010000000110100101100000010011101011110011000000000000
001000000001010111000011011001101101000000000000000000
111001000001011001100000000001101101100000000000000001
000000001010100101000000000001001000000000000000000000
110000001110001111000000000000001111111100110010000001
011000000000001011100000000000001111111100110000100000
000000000000001000000000000011100000000000000110000000
001000000000000011000000000000100000000001000001000000
000000000000001000000000000000001110111100110000000000
001000000000000001000010100000001010111100110010000010
000000000001110000000010101001001011000000010000000000
001000000110000000000110110111001010000001000000000000
000000000000001000000000000000011110000100000110000100
001000000000000111000000000000000000000000000010100100
110000000000100000000111000000000000000000000000000000
001010001101001101000000000000000000000000000000000000

.logic_tile 8 4
010000000000000000000000000000000001000000100100000000
001000000000000000000011110000001100000000000000000000
101000001010000000000110000000000000000000000000000000
000000001100010000000100000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
001010000000000000000000000000100000000001000000000000
000000000001010000000000000000000001000000100100000000
001000000001100000000000000000001001000000000000000100
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001100000001000000000000000000000000000000000000
000000000000000000000000000000000001000110000000000100
001000000000000000000000001001001110001001000000000001
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000

.logic_tile 9 4
010000000000000000000000001000000000000000000100000001
001000000000000000000000000111000000000010000010000100
101000000000000000000000001000000000000000000110000000
000000000000000000000000000111000000000010000001000000
010000001010000000000111000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100110000000
001000000000000000000000000000001111000000000000000100
000000000000000001100000000011100000000000000110000000
001000000000000000100000000000100000000001000000000100
000000000001000000000110000000000000000000000000000000
001000000000100000000100000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
001000000000000000000000000000000000000000000010000010
000000000000001001100000010000000000000000000000000000
001000000000001001100010010000000000000000000000000000

.ramt_tile 10 4
000010110000000000000011100000000000000000
000001001100000000000000000111001100000000
101000010000000000000000000111100001000000
000001000000100111000000001101001101000000
110001000000000000000011001000000000000000
110000001110000000000011100001000000000000
000000000000000111000000010000000000000000
000000000010000000000011011001000000000000
000010100000001111100000001000000000000000
000001000000000011100000000101000000000000
000000100000000000000111001101000000000000
000000000000001111000000001101100000000000
000000000110110011100011101000000000000000
000000001111110000100100001111000000000000
110000100001000011100111100000000000000000
010000001000000000100000000011000000000000

.logic_tile 11 4
110000000000001000000000001011001011000110100100000000
001000000000000111000010010001111010000110010010000000
001000000000000000000111111001101011010111100110000000
001001000000000101000111101001111010000010000000000000
010000000000000001000010100101011001000110100100000001
011000000000000101100010110101011011000101010000000000
000000000000000001000010110000000000000000000000000000
001000000110001101100111110000000000000000000000000000
000000000000000000000011100101100001001001000000000010
001000000000000000000000000000101100001001000011100100
000000000000000000000000000000000000000000000000000000
001000000010001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 4
010010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
000000000100000000
000000000100000000
000000000100000000
000000000100010001
000000000100000000
000000000100000000
001100000100100000
000000000100011000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000101000000000001000000000000000100000001
001000000000000000100000000000000000000001000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000100000000001000000000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000011100000100000101000001
001000000000000000000000000000010000000000000000000001

.ramb_tile 3 5
010000000001001000000111101000000000000000
001000000000000111000111111001001000000000
111000000000000000000000010111000000000000
000000000000000000000011101001001010000000
110100000000000111000000010000000000000000
011000000000000111100011101001000000000000
000010100000000000000000001000000000000000
001001000000001111000000000101000000000000
000000000000000000000000010000000000000000
001010000000000000000010100101000000000000
000000100000000000000000001111100000000000
001001000110000001000010010111000000000000
000000000000000101000000001000000000000000
001000000000000000100000001011000000000000
110000000000001101000000000000000000000000
011000000000001011100000001101000000000000

.logic_tile 4 5
110000000000000000000000000000000000000000000000000000
001000000000000000000011000000000000000000000000000000
101000000000000000000000000000001010000011110110000000
001000000000000000000000000000000000000011111000000001
110000000000000001100000000111100000010000100010100000
111000000000000000000000000000101001010000100000000010
000000000000000000000000010101000000100110010110000000
001000000000000000000011000000001101100110011010000000
000000000000000001100110000011001100001000000000000000
001000000000000111100000000101011110000110100010000000
000000000000000101000000000000000000000000000000000000
001000000000000000100011100000000000000000000000000000
000000000000000101000110101011011010000111000000000000
001000000000000000100000001011111010000001000000000000
110000000000000001100000000111101011011100000000000000
001000000000000000100010011011001100000100000000000000

.logic_tile 5 5
110001000000000000000000000000000000000000000000000000
001010100000000011000010110000000000000000000000000000
001000000000000000000110110000000000000000000000000000
001000000000000000000010100000000000000000000000000000
010000000000000000000010001111111001000110100100000000
011000000000000000000010101001111011000110010000000010
000000000000000000000010111101100000101001010000000000
001000000000000000000110010011100000111111110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000001101000000000000000000000000
001000000000000000000011111101101011110000110010000000

.logic_tile 6 5
010000100000000000000110000101100000000000001000000000
001001000000000101000100000000100000000000000000001000
000010000000000101000010100101011000001100111000000000
000001000000000000000010110000010000110011000000000000
000000000000000111000010100001101000001100111000000000
001000000000000000000000000000100000110011000000000000
000001000000000000000000000001001000001100111000000000
001010100000000000000010110000000000110011000000000000
000000001110100000000000000000001000001100111000000000
001000000001010000000000000000001110110011000000000000
000000000000000000000000000000001001001100111000000000
001010001110000000000000000000001000110011000000000000
000001000000000001000000000001001000001100111000000000
001000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
001000000000000000000000000000100000110011000000000000

.logic_tile 7 5
010000000000101101100010110000001111100000000000000000
001000000001010011000011010111011001010000000000000000
101000000100100000000111011011111010110011000000000000
000000000000000000000111110011101001000000000000000000
010001000001000111000011100101101111110011000000000000
111000100001010000100000000001101011000000000000000000
000000000100001011100011101011001001100010000010000000
001000000000001011100010101001111010000100010000000000
000000001000100000000010110000000000000000000000000000
001000000001010000000110010000000000000000000000000000
000000000000100001100010110000001011100000100000000000
001000000000000111100111000001001101010000010010000000
000000000000001001100010110000000000000000000100000000
001000100001001001000010001111000000000010000000000001
110000000100000101100000000011100000010000100000000100
111000000000000000000000000000001101010000100000100011

.logic_tile 8 5
010001000000000000000000000000000000000000100100000000
001010100001010000000000000000001110000000000000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000001000000100000000000
101000100000000000000000000000001100000000000000000000
000000000000000000000000000000000001000000100000000000
001000000000000000000010110000001011000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000101000000000000000000000000
001000000000001001000000000000100000000001000000000000
000000000000100001000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000111100000000000011110000100000100000000
001000000000000000000000000000000000000000000000100000

.logic_tile 9 5
010000000000100011100000010000000001000000001000000000
001000000000010000000010000000001101000000000000001000
101000000000001000000000000101000001000000001000000000
000000000000000001000000000000101101000000000000000000
110000000000000000000110000011101000001100110100000000
011000000000000000000000000000101001110011001000000100
000000000000000000000000001101011100001100110100000000
001000000110000000000000001011110000110011001000000000
000000000000001000000000000111100000010110100000000000
001000000000001001000010110000100000010110100000000000
000000000001010000000011110001011100000000100000000000
001000000000000000000010000111111000000000000000000000
000000000000001000000000001000000000010110100100000000
001000000000001001000000001011000000101001010000000000
010000000000000000000000010000001101001111010000000100
011000000000000000000010010001001111001111100000000000

.ramb_tile 10 5
010001000001000000000011100000000001000000
001010000000001111000100000001001111000000
111011100100000111000000000101100001000000
000000000010000000000000001001101000000000
010000000000000000000010001000000000000000
111010100000000000000000000111000000000000
000000000000010000000111101000000000000000
001000000110100000000000000011000000000000
000000000000001000000000000000000000000000
001000000000001011000000001111000000000000
000000100000001011100011101011000000000000
001001000000001011100000001011000000000000
000000000000000111000011100000000000000000
001000000000000000000000000111000000000000
110000000000010111100111101000000000000000
011000000000000000100011101111000000000000

.logic_tile 11 5
010000000000000101100111101101101011101000010110000000
001000000000000000000000000111111101110100010010000100
111000100010000000000011100000000000000000000000000000
000000100000000101000100000000000000000000000000000000
000010100000000000000111111001001100000000010000000000
001001000000000000000011101101011011000110100000000000
000000000000000101100011100000000000000000000000000000
001000000000000000000111110000000000000000000000000000
001001001000000000000111000001011001000100000000000000
001010000000000000000000001111111010101100000000000000
000000000000000000000111110000000000000000000000000000
001000000000000000000011100000000000000000000000000000
000000001000010101000111001000000000000000000000100000
001000000001100000100100000001000000000010000000000000
110000000001000111100000011111011011011100000000000000
001000000010100000000011011011011111000100000000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000010000000010000000000000000000000
110000000000000000000010000011100000000000000110000001
000000000000000000000000000000100000000001000000000000

.logic_tile 2 6
000001000000000000000000000101000000000000000100000000
000000100000000000000011100000000000000001000000000000
111000000000001000000011100000001000000100000100000000
000000000000001011000000000000010000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000001
000000000000000000000000000000000000000001000000000000

.ramt_tile 3 6
000000010100000111100000010000000000000000
000000000000001111100011000101001100000000
101000010000000111000011100101100001000000
000000000000001001000100001101001010000000
010000000000000011100011110000000000000000
110000000000100000000111011001000000000000
000000000000010111100111100000000000000000
000000000000100001000100000001000000000000
000000000000100000000000000000000000000000
000000000000000001000000000111000000000000
000000000000000000010000001101100000000000
000000000000000000000000000001100000000000
000001000000000011100000000000000000000000
000010000000000000100000000001000000000000
010010100000000000000000001000000000000000
010000000000000000000000001001000000000000

.logic_tile 4 6
000000000000000000000010100001011011000110000000000000
000000000010000000000000000101111110000001010010000000
111000000000001000000111001000000000000000000100000000
000000000000001111000100000101000000000010000000000100
010000000000000101000000000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000000000000000011101001110010010100000000000
000000000000000111000011011001011001000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000001100000000000000110000000
000000000000000000000000000000000000000001000000000000
000000000000000101000011100011100000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000000101000000000101001110000010100010000000
000000000000000000100000001001001011000110000000000000

.logic_tile 5 6
000100001110000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
101000000000000000000000001000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000001000000000000000000111001100000001000010000000
000000000000000000000000001111011101000000010000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000010111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000001000000111100000000000000000000000000000
000000100000000111000000000000000000000000000000000000
110000000000000000000000000011001110010000000000000001
000000000000000001000000000000111110010000000010000000

.logic_tile 6 6
000000000000000000000000000101101000001100111000100000
000000000001000000000010000000000000110011000000010000
111000000000000000000000010000001001001100110000000000
000000000000000000000010000000001110110011000000000000
010000000000000101100000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000010001000000011100111001010000000000000000000
000000000000001011000000001111000000000010100000000010
000100000000000001100000000000001100000100000100000000
000100101000000000000000000000000000000000000011100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101000000000000000001001111000100000100
000000000001010000000010100000001001001111000000000010
110000000000001000000000000101111000001100110000000000
000000000000000001000000000011111011000000000000000000

.logic_tile 7 6
000000000000000101000110100000000000000000000000000000
000000000000000101100000000000000000000000000000000000
101001000000000011100000011111111101000111110000000001
000000001110000000000010100101111011000010110000000000
010000000110000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001000000001001000111000101111001001000010000000000
000000000000000001100110101001111000000000000000000000
000000100000000000000110101111101101100011010100000000
000000000000000000000000000101111101000011000000000000
000000000010001000000110100001011001100001000000000000
000000000000000001000010000001011000000000000000000000
000000000000000000000000000101111101101110110000000000
000000000000000000000000000000111100101110110000000000
000000000000100000000110111011100001000000000000000000
000000000001010000000010001101001101001001000000100000

.logic_tile 8 6
000000000000100000000000000000000000000000000000000000
000000100001000000000000000000000000000000000000000000
101000000000000000000110010001100000010110100010000001
000000000000000000000111010000100000010110100000000010
010001000000000000000010100000011000000100000000000000
110000100000001101000000000000010000000000000000000000
000000000000001000000110011101111100111111110000000000
000000000000000101000010100101110000111110100000000000
000000000000000000000110000101001101101100010000000000
000000100000000000000000000000011001101100010000000000
000000000000000000000000010000000000000000000000000000
000000000001000000000010010000000000000000000000000000
000000000000000000000000001111111011000100100001000000
000000100001010000000000001101101001010010010010000000
110000000000000111100000010000000001000000100100000000
110000000000000000100010010000001011000000000000000000

.logic_tile 9 6
000001001000000000000010100001011101000011110000000000
000010000000000000000010101011111101000010110000000000
101010000000000111000010001011000001101001010100000000
000000000000001101000110111001001000100110010000000010
110000000000000101000010100011011011100000000000000000
110000001100000000100110101001111001111000000000000000
000000000000001101000010101000000000000000000000000000
000000000110000001000110100101000000000010000000000000
000000000000001000000010110001101001010110110000000000
000000000000000001000110000000011010010110110000000100
000000000000000000000110010000000000000000000000000000
000000000000010000000010000000000000000000000000000000
000000100000000000000111000101101011000000100000000000
000000000000000000000100000101111011010100100000000000
000000000000000000000000000101011001010110000000000000
000000000000000000000000001001101011100000000000000000

.ramt_tile 10 6
000000010000001000000000001000000000000000
000000000001010011000000000001001000000000
101000010000001000000111000111000001000000
000000000010100011000011100111101001000000
110000000000000001000000000000000000000000
010000000000000000000010000101000000000000
000000000000000001000011101000000000000000
000000000000000000000100001111000000000000
000000001010010000000011101000000000000000
000000000000100000000011111001000000000000
000000001010000000000000000101100000000000
000000001010000000000000001011100000000000
000001000000000000000011101000000000000000
000000000000000001000100000101000000000000
110000000000000011100000000000000000000000
110000000000000000000011101101000000000000

.logic_tile 11 6
100000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000001001100011100101111100010111000101000000
001000000000001111000100000011111111000011000000000000
010000000000000000000010001111101100010111100101000000
110000000000000000010000001111111110000001000000000000
000000000000000101100111101001101101000110100110000000
000000000000000000000000000001001111000110010000000000
000000000110000111000111100000000000000000000000000000
000000000000000001100100000000000000000000000000000000
000000000000000011100010011111011011000000100000000000
000000000000000000100111111011101100010000110000000000
000000000000000001000111001001101111010111100110000000
000000000000001111100111101011101110000010000000000000
000000000000000111100010010000000000000000000000000000
000000000000000000000111110000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000010000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000001000000100100000000
100000000000000000000000000000001011000000000010000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000001000000000000000000001000000100100000000
000000000000000011000000000000001110000000000000000001

.ramb_tile 3 7
000000000000000000000000001000000001000000
000000000000000000000011110101001000000000
111000000000001000000000010001100000000000
000000000000000111000010010101101110000000
110000100000001000000011100000000000000000
110000000000000111000100001101000000000000
000010100000001111000000011000000000000000
000001000000001011100011011011000000000000
000000000000001000000000000000000000000000
000000000000001001000000001001000000000000
000000100000000000000010001011000000000000
000001000000000000000010000101000000000000
000000000000000000000111001000000000000000
000000000000000111000000001011000000000000
110000000000000001000000001000000000000000
110000001100000000000000001101000000000000

.logic_tile 4 7
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000011110001100111000000000
000000000000000000000000000000011111110011000000000001
000000000000000000000010000101001000001100111000000000
000000000000001001000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000010000000001011110011000000000000
000000000000000001000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000011000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000001000000000000001000001100111000000000
000000000000000000100010010000001110110011000000000000
000000000000000000000011000000001000001100111000000000
000000000000001001000000000000001100110011000000000000

.logic_tile 5 7
000000000000000000000010100000001010000100000110000000
000000000000000000000100000000010000000000001000000000
101000000000000111000000001101111000000000100000000011
000000000000001101000000000001101001000000000001000000
010000100000000000000010010000000000000000000000000000
110001000000000000000011100000000000000000000000000000
000000000000000011100010100000000000000000000000000000
000000000000000000100100000000000000000000000000000000
000000000000000000000000001000000000000000000100000001
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 7
000000000000000000000000000000001010000100000100000000
000000100000000000000000000000000000000000000000100010
101000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010001000001000000000000000000000000000100000000000
110000000000000111000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000

.logic_tile 7 7
000001000000000000000010110111000001000000000000000000
000000100000000000000011011101001110000110000000000100
101000000000001111000110000101111000101000010100000000
000000000000010001000111111001001100111000101011000000
000000001110001000000010000101100000000000000110000000
000000000000001011000011100000100000000001000000000000
000000000000000101000010111111101011000111010000000000
000010001010010101000011100101011001011001110000000000
000000000000100101100000001001100000100000010000000000
000000000001000000100000001011001001000110000000000000
000000000000101000000000010101011010010100000010000000
000000000000001001000010000000110000010100000000000000
000000001000001000000000001101001011100010000000000000
000000000000000101000000000011011001000100010000000000
110000000000000001000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000111001000011000111101010000000000
000000000000000000000000000011010000111110100011000000
101000000000000111000010100000000000000000100100000000
000000000000000000000000000000001101000000000000000000
110000000000001000000010000101101010010110100000000000
110000000000000101000000001101000000000010100010000000
000000000000000000000010101000000000000000000100000000
000000000000100101000000000111000000000010000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000001000000000001101111100000000000000000001
000000000000001001000000000001101001100000000000100000
000001000000000000000010000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
110000000000000111100000001000000000000000000100000000
110000000000001101100010111111000000000010000000000000

.logic_tile 9 7
000001000000000101000010100000000000000000000000000000
000010100000000000100100000000000000000000000000000000
101000000000001001100000000000000000000000000100000000
000000001110001111000010111101000000000010000000000000
010001000000000101100010100001000000000000000100000000
110010100000000000000010110000000000000001000000000000
000000000000001101000110100000001011101100010000000000
000000000000001011100000001111001010011100100000000000
000000000000000000000000000001111011010111000000000000
000000000000000000000000000000001011010111000000000000
000000000000100000000000000000011010000100000100000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000010001000000000000000100000000
000000000000000000000010000000100000000001000000000000
010000000000000000000000000000011000000100000100000000
010001000000000000000000000000010000000000000000000000

.ramb_tile 10 7
000000000000000000000000001000000001000000
000000000000000000000000000111001000000000
111000000000000011100011111111100001000000
000001000000000111100011100011101110000001
110000000000000111000011100000000000000000
010000000000000000000000000111000000000000
000000000000100111000000001000000000000000
000010101000010000000011100001000000000000
000000000000000000000000000000000000000000
000000000000000000000010011101000000000000
000000000000000111100000001001100000000000
000000000000000000100000001001100000000001
000000000000000111100000000000000000000000
000000000000000000100000000101000000000000
010000000000001111100111001000000000000000
110000000000001011000100001101000000000000

.logic_tile 11 7
100000000000000000000000000000000000000000000000000000
000000000001000000000011110000000000000000000000000000
001000000010000000000000000000001000000010000110000000
101000000000000000000000001101011110000001000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000001000000111100000000000000000000000000000
000000000000000011000100000000000000000000000000000000
000000000000000000000000001000001000010111110000000000
000000001000000001000000000111010000101011110001000000

.logic_tile 12 7
000000000000000000000011110000000000000000000000000000
000000000000000000000111010000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000010000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000000101100000110110110110000000
000000100000000000000000000000101001110110110001000000
000000000000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.io_tile 13 7
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 8
000000111000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000001000000100110000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001100000000000000000000

.logic_tile 2 8
000000000000001000000000000011000000000000000100000000
000000000000000001000010110000100000000001000000000000
111010000000000000000110000111100000000000000100000000
000001000000000000000000000000000000000001000000100000
010010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000001000000100100000001
000000000000000000100000000000001001000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000100000001000000000010000000000001
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000001001100000000001000000000000000100000000
000000000000000001000000000000100000000001000000000000

.ramt_tile 3 8
000000010000001000000011110000000000000000
000000000000001011000011000111001010000000
101000010000001111100000010001000000000010
000000000000000111100011001101001010000000
010000000000000111100111101000000000000000
110000000000001111100011101001000000000000
000000000000000000000111000000000000000000
000000000000000000000011111001000000000000
000000000000000000000000001000000000000000
000000000000000000000000000001000000000000
000000000000000000000000001101100000000000
000000000000000000000000000001100000000001
000000000000000011100000000000000000000000
000000000000000000100000001001000000000000
110000100000000111100000001000000000000000
110000000000000000100000001101000000000000

.logic_tile 4 8
100000000000001000000000000000001001001100111000000000
000000000000000001000010000000001100110011000000010000
001000000000000000000010100000001000111100001000000000
101000000000000101000010100000000000111100000000000000
110000001110000011100010100011111111100010000000000000
110000000010000000000010101101101001000100010000000000
000000000000001101000000010111101110000000010000000000
000000000000000001000010001101101101000001000000100000
000000000000000000000010100101100000010110100111000101
000000000000100000000000000000000000010110101000000001
000000000000000101000010100001001001100010000000000000
000000000001000001000000000111011001001000100000000000
000000000000000001100111000101111010101010100100000001
000000000000001001000000000000100000101010101010000000
110000000000000000000011001101111001100010000000000000
000000000000000101000010100011001111000100010000100000

.logic_tile 5 8
000010100000001000000000011001101100110100110000000000
000010000000000111000010000011111000110000110000100100
101000000000000011100110011001111011100000000000000000
000000000000001001100010001011101110000000000000000000
000000000000001000000000001011011001000000000000000000
000000000000001111000000000011111011000000010000000000
000000000000010001000111000000000000000000100100000000
000000000000100000100010010000001010000000000000000000
000000000000110101000110000000001100000100000100000000
000000000110000000000010100000010000000000000000000000
000000000000001001100110100111001000100000000000000000
000000000000000001000000001111011100001000000000000000
000000000001000001100010100101111000100010000000000000
000000000000100000000011101111101101000100010000000000
110000000000001001000000001111111000101001010100000000
000000000000000101000000000011000000101011111010100000

.logic_tile 6 8
000000000000000000000011100101000000000000000110000011
000000000000000000000010100000000000000001000000000000
101000000100001000000010100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
010000000000001111000000000000000000000000100100000000
010000000000010111000011100000001101000000000000000000
000000000100010011100000000101100000000000000110000001
000000000000001101100010110000000000000001000000000001
000001000000001000000000001101111010100010000000000000
000000100000000011000010000011011010000100010000000000
000000000000000000000000000001100000000000000100000000
000000000000010111000000000000000000000001000000000000
000000000000000011100000000000001010000100000100000000
000000000000000000100000000000010000000000000000000011
000000000000000000000000000011001111110011000000000000
000000000000000000000000001001001001000000000000000000

.logic_tile 7 8
000000001110000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000101000000010000000000000000000000000000
000010000000001101000010100000000000000000000000000000
110000000000001000000000010000011000000100000000000000
010000000000001111000010100000000000000000000000000000
000010000000010101100000000001100000000000000100000000
000001000000100000000000000000000000000001000000000000
000000001110100000000000010000000000000000100100000000
000000000001001111000010000000001100000000000000000000
000000000000000000000000000001111010000000100000000110
000010000000000000000000000000101011000000100000000000
000000100000000000000000000000001010000100000100000000
000011100000000000000000000000000000000000000000000000
000010100000100000000000000101111000111011110000000100
000001000000000000000000001101011001111101110000000101

.logic_tile 8 8
000000000000100000000000000000000001000000100110000000
000010100001010000000000000000001110000000000000000101
101000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000100100000000
110000100000000000000000000000001110000000000000100011
000000000000000011100000000101000000000000000100000001
000000001101010000000000000000000000000001000000100000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000111
000000000000000000000000000000000000000000000000000000
000000001101000000000000000000000000000000000000000000
000000001100000001000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100001000000000000000001000000100100000001
000000000000010000000000000000001001000000000010000100

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000010000000000000000000000000000000000100000000
000000000110000000000000000111000000000010000000000000
110000000000000000000000000000000001000000100100000000
010000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000100100000000
000000000010100000000000000000001100000000000000000010
000001000000000000000000000000000000000000000000000000
000011100000000000000011100000000000000000000000000000
000000000000000101000010100000000000000000100100000000
000000000000000000100110110000001111000000000000000000
000000000000100000000000000011100000000000000100000000
000000000100011101000010110000100000000001000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000010000000000000011111000000000000000
000000000110000000000011001111001001000000
101000010000001000000000001011000001000000
000000000000001011000000001111001110000001
110010000000010111000000001000000000000000
010000000000000000000000000111000000000000
000000000000000011100010001000000000000000
000000000000000000000011101101000000000000
000000000001000000000000010000000000000000
000000000000101111000011100101000000000000
000000000000100000000000000001100000000000
000000000000010000000000001001000000000001
000000000000000000000000011000000000000000
000000000000000000000011111101000000000000
010000000001001111100111000000000000000000
110000000000000111100010001111000000000000

.logic_tile 11 8
100000000000000000000000010000001010000011000010000000
000000000000001111000011100000001000000011000000000100
101000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
010000000000001111100000000000000000000000000000000000
010000000000000011000000000000000000000000000000000000
000000100000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100010000001
000000000000000000000111101111100000000110000100000000
000000100000000000000000001101101010000000000001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 12 8
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000011000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000010000000000000
000001010000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000100011000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000001010000100000100000000
000010000000000000000000000000010000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110010000000000000000000100000000
000000000000000000000110001101000000000010000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000001100000100000100000001
000000000000000000000000000000010000000000000000000000
111000000000001000000000000000001100000100000100000000
000000000000001111000000000000010000000000000010000000
010001000000001101000000000011100000000000000100100000
000000000000000101000000000000100000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000001
000000000000000001100110000000000000000000100110000000
000000000000000000000011100000001010000000000000000000
000000000000000000000110000000000000000000100100000000
000000000100000000000000000000001100000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000

.ramb_tile 3 9
000000000000000111100010011000000001000000
000000001010000000000111110111001000000000
111010000000011000000000010011000001000000
000001000000101111000011101001101110000000
010000000010100000000010001000000000000000
110000000000000000000100001001000000000000
000100000000001111000000000000000000000000
000100000000000111100000001111000000000000
000000000000000000000000000000000000000000
000000000000000000000010111001000000000000
000010100001010000000000000111000000000000
000001000000100001000000000001100000000000
000001001100000000000010111000000000000000
000000000000000000000111100101000000000000
110000000000000001000000001000000000000000
010000000000001111000000000101000000000000

.logic_tile 4 9
000000000000000111100011100101001101100000000000000000
000000000000000000100010111011111010000000010010000000
111010000000000000000111011001101111010001100000000000
000001001100000101000111101111001011110001110000000000
110000000000000001100000000000001110000100000100000000
100000000000000000000010100000010000000000000000000001
000000000001000101000111100000011010000100000100000001
000000000000000101000110100000010000000000000000000000
000000000000000000010010011101101000110010110000000000
000000000000000000000010101011011010100010010010000000
000000100000000111100000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000101000111000001111010110010100000000000
000000000000000000100111111111101001110010010010000000
000010100000010001000000011001111110111100000000000000
000001000000000000100011010011101000111100100000100000

.logic_tile 5 9
000010100000000000000000000001100000000000001000000000
000000001010000000000000000000100000000000000000001000
101000000000001101000010100000000001000000001000000000
000000000000000001100100000000001000000000000000000000
010000000000000000000111100111001000001100111100000001
110010000000000000000000000000100000110011000000000100
000010001110000001100000010111001000001100111100000001
000000000000000000000010000000100000110011000000000101
000000000000000000000000000000001001001100111110000001
000000001100000000000000000000001000110011000000000001
000000000000010000000000000101101000001100111110000000
000011100000100000000000000000000000110011000000000001
000000000000100000000110010101101000001100111101000001
000010000001010000000010000000100000110011000010000001
110001001110000000000110000111101000001100111100000000
000000100000000000000000000000100000110011000000000011

.logic_tile 6 9
000000001100000000000000010000000001000000001000000000
000000000000000000000010100000001111000000000000001000
000000001110000000000000000000011111001100111000000000
000000000000000000000000000000011100110011000000000000
000000000000000000000110100000001000001100111000000000
000000001010000000000000000000001001110011000000000000
000000000000001101100110110101001000001100111000000000
000000000000000101000010100000100000110011000000000000
000000100000010000000000000101101000001100111000000000
000011000000010000000000000000000000110011000000000000
000000001110000101000000000101101000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000011100000000000000010100101101000001100111000000000
000011101100000000000100000000100000110011000000000000

.logic_tile 7 9
000000001000101000000000000101111000111001110000000000
000000000001010001000011100101111100111100110011000000
101000000000000000000111111101001010000110100000000000
101000000000000000000010111101101110000011000001100001
010000001100100001000010000011100000000110000000000000
010000000000011101000010110000001101000110000000000001
000001000000001001100000011101001101000000100000000000
000000100000000111000011111001001011000000000001000000
000000000000001000000000010101011111111110110100000000
000000000000001001000010010001001100111110100000000000
000010100001010001100000000101011001000000000000000000
000000000000001111100000000111011011000001000000000001
000000000000001001000110000000000000000000000000000000
000010000000001001100000000000000000000000000000000000
000000000000001000000000001111011010000110100000000000
000000000000000101000000000101101011001111110000000000

.logic_tile 8 9
000000000000000111100111100001111110101000000100000000
000000001000000000100010110000010000101000000000000000
101000100001000101100110100000000000000000000000000000
101001001110101101000000000000000000000000000000000000
110000001010000111000011100111111001111001010100000000
110001000000000000100100000000001000111001010000000000
000000000000010111100010100000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000000000000000000000001001000000000000000000000
000000000000000000000000001101011010000010000000000000
000000000000000000000000001001000001101001010100000000
000000000000000000000000000111101000110110110000000000
000000000000000111000111001001100000101001010100000000
000000000000000000000100001101000000000000000000000000
010000000000001000000000011000000001101111010100000000
110000000000000001000011010111001001011111100000000000

.logic_tile 9 9
000000000000000000000000000000011000000100000110000000
000000000000000000000000000000000000000000000000000001
101000000000000011100000000000001010000100000110000000
000000000000000000100000000000000000000000000000000000
010000000000000111000111000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
000000001100000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000001100100
000001000010000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000111111000000001000000
000000000000000000000111110101001000000000
111000000000100000000000000011000000000000
000000000000011111000000000111001001000000
110000001010001111100000001000000000000000
010000000000001111000000001101000000000000
000000000000000011100011110000000000000000
000000000000000000100011010101000000000000
000001000000001000000000000000000000000000
000010100000000011000011100101000000000000
000000000000001000000000001011100000000000
000000000000000011000000000111000000000000
000001000000000000000000000000000000000000
000010000000000001000000001001000000000000
110000000010001011100000001000000000000000
110000000001011111100000001101000000000000

.logic_tile 11 9
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111100000011110001100000100000000
010000000000000000000100000000011011001100000001100100
000000000000000111000000001101000000101001010111000000
000000000000100000000000001111100000000000000001000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010000001011001100000100000000
110000000000000000000011010000011111001100000011100000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000011010000011110100000000
000000001110000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000010000000000000
000000010000000001
000000000000001110
000000000000111100
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000

.io_tile 0 10
000000000000000010
000100000001000000
000000000000000000
000000000001000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000001110000100000100000000
000000000000000000000000000000010000000000000000000001
111000000000001000000000000000001010000100000100000000
000000000000000001000000000000010000000000000000000100
010000000000001000000110001000000000000000000100000000
000000000000000001000010000001000000000010000010000001
000000000000000000000000000000000001000000100100000000
000000001100000000000000000000001110000000000000000000
000000000000000111000000000011100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000001001100000000000000000000000100110000000
000000000000001111000000000000001010000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
110000000000001000000000000011100000000000000000000000
000000000000000111000000001101001100010000100000000000

.logic_tile 2 10
000000000000011000000000000111011101101011110000000000
000000000000001111000000000101011100000110000000000010
111000000000001001100010100111111010010001100000000000
000000000000000111000010010111001010110010110000000000
110000000000001001100000001000000000000000000100000000
100000000000001111000000001101000000000010000000000000
000000000000000001100111001000000000000000000100000000
000000000000000000100110001001000000000010000000000000
000000000000001000000000000000000000000000000100000000
000000000000001001000010010111000000000010000000000001
000000000000000101100010001001001100011001110000000000
000000000100000001000000000011011110001001010000000000
000000000000101001000000000000000000000000100100000000
000000000001000011000000000000001100000000000001000000
000000000000000101000000001001111001101111010000000000
000010100000000000000000000001011011000010100000000001

.ramt_tile 3 10
000000010000001000000000011000000000000000
000000000000000111000011011001001000000000
101010110000010000000111100111000000000000
000001000000100000000011111111001011000000
010000001100100000000011111000000000000000
110000000000010000000011100101000000000000
000000000000000111100000011000000000000000
000000001110000000100011101101000000000000
000010100000010000000000001000000000000000
000000000000000000000000000111000000000000
000010000000000111000000011001000000000000
000001000000000001000010100011100000000000
000000000000000011100000011000000000000000
000000000000000000100011101011000000000000
110000000000000011100000001000000000000000
010001000000000000100000001001000000000000

.logic_tile 4 10
000000000001011111100000001000000000000000000100000000
000000000010001111100000000111000000000010000000000001
111000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
110000000000000000000000001101001100000001010000000000
100000000000000111000000000101001110011111100000000000
000000000000010001000000000001000000000000000100000001
000000000000100000000000000000000000000001000000000000
000000100000000101000010100000001100000100000000000000
000001000000000111100000000000010000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000001100000001000000000000000000000000000
000000000000000000100000001001000000000010000000000000
000000000001010111100000000000000000000000000110000000
000000000000100000100000000001000000000010000000000000

.logic_tile 5 10
000000000100100001100000000111001000001100111110000000
000000000001010000000011110000000000110011000011110001
101000000100000001100110000000001000001100110100100000
000000000000000101100000000000001000110011000001000101
010000001110100111000010100001111100100010000000000000
010000000111000000100000000111011010000100010000000010
000000000000100001100000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001110000000000010100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000000000011101000011010001100110110000101
000000000000000000000000001001000000110011000010000001
000010100000101101100000000111101101100010000000000000
000000000001010001000000001101011000000100010000000000
110000001000000000000000000000000001001111000110000111
000000000000001101000000000000001001001111000000000000

.logic_tile 6 10
000001000100101111000000000000001000001100111000100000
000000000001000101100000000000001000110011000000010000
000000001100100000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000001110000101100000000000001000111100001000100000
000000000000000000000000000000000000111100000000000000
000000000001000000000000000000000000000000000000000000
000010000000100000000011100000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000100001000001000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000100000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000001000000000110100011011111000000000000000010
000000000000100000000000000001011011100000000000100000

.logic_tile 7 10
000001000000000000000010101111001000010111100000000000
000010100001010000000010100101011010000111010000000000
101000000000000111000010101111011111110000110000000000
000000000000000000000100001001111111110000010000000010
010000000000011101000010001000000000011111100100000000
110000000000001101100011101011001100101111010000000000
000000000000000101000111000000011010000001010000000000
000000000000000000000111101101010000000010100000000000
000000000000001000000000000101111111110100000000000100
000000000000100011000000000000111111110100000000000010
000000000000000000000000000001011010111110000000000000
000000000000000000000010110101111011111111000000000000
000000001000100000000110001101011000010000000000000000
000000000000000001000000001101001001000000000000000001
110000000000000001100110011001011010000000000000000000
110000000000000000000010100001110000000001010000000000

.logic_tile 8 10
000000000000000000000010110000000000000000000000000000
000000000000001001000111110000000000000000000000000000
101010000000000101000000011101011111110000110010000000
000000000000011001100011101011101111110000010000000000
010000000000000000000110100001100000011111100100000000
010000000000000000000010110000001101011111100000000000
000000000000001111100000011011101111010111100000000000
000000000110001111000010100011111011000111010000000000
000000000000000111000110010011001000010111110100000000
000000000000000000100011000000110000010111110000000000
000000000000000001000010110001111000000000100000000000
000000000011010001100110100000101111000000100000000000
000000000000000000000010110101101101000000010000000000
000000000000000000000110010000001100000000010000000000
010000100000000001100000010001000000010110100100000000
110001001000000000000010001101000000111111110000000000

.logic_tile 9 10
000000000000000000000110001001001111101011110010000000
000000100000000101000010110001111101001001000000000000
101000100000000000000110000111111011001001100000000000
000001000000000111000000000101001010010110110000000000
010000001000001101000111100000000000000000000100000000
010010100000000111000010010101000000000010000000000000
000000100001000001100000000101011000011101010000000000
000000000000000111100010000011101011001001010000000000
000000000000100101100000001001111010101011110000000000
000010100000010001000010010001111100001001000000000010
000000000000000101100000000111101111110110000000000001
000000000110000000000010010111101010110101000000000000
000000000110000001100000000000000000000000100100000000
000000000001000001000010000000001000000000000000000000
000000000000000101000010001011011000010100110000000000
000000001010000000000000000011101010011000110000000000

.ramt_tile 10 10
000010010000001000000111101000000001000000
000001000000000111000100001111001010000000
101000010000001111000000000101100001000000
000000000000001011100011101001101101000000
110010101000100111100000000000000000000000
110001000000010000100000000001000000000000
000000000000000111100011101000000000000000
000000000000001111000100000101000000000000
000010101011000000000000001000000000000000
000000000001100000000000000001000000000000
000000000000000000000111100101000000000000
000000000000100000000100000111000000000000
000000000000000000000111001000000000000000
000000001100001001000100001001000000000000
110000000001000011100111101000000000000000
110001000000000000000000000001000000000000

.logic_tile 11 10
000000000000000000000000001000000000000000000101000000
000000000000000000000000000111000000000010000010100100
101000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000011100000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000111100011100000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000010010000000010000000000000000000000000000000
000000000000000101000011110011001110011101010000000000
000000000000000000100111100011011110000110100000000000
000001000000000001000000011011101111101011100000000000
000000000000000000000011011111111011101001000000100000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000010000000000000111000000000000000000000000
000000000000100000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
010000000000001000
000100000000000000
000000000000000000
010000000000000000
000000000000000000
001000000000000000
001100000000000000
000000000000000000
001000000000101000
000100000000010100
000000000000001100
000000000000001100
000000111000000000
000000000000000000
000000000000000000
000000000000010000

.logic_tile 1 11
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000100
111000000000001000000000000101000000000000000100000001
000000000000001011000000000000100000000001000000000000
110000000000000101000010100000000001000000100100000001
100000000000000000000000000000001010000000000000000000
000000000000001101000000000101000000000000000110000000
000000000000000111100000000000000000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000100000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000001100000000000100000000000000000000000000000000
110000000000000000000000000101000001000000000100000000
000000000000000000000000000001101101010000100000100000

.ramb_tile 3 11
010001000000011000000000011000000000000000
001000001010001111000011110111001000000000
111000000000000000000000011011000001000000
000000000000001001000011100111001010000000
010000000000000000000010001000000000000000
111000000000000000000010010001000000000000
000000000000001000000000000000000000000000
001000000000001111000000001101000000000000
000000000000001011100000001000000000000000
001000000000000111100000001001000000000000
000010100000000000000000000111100000000000
001000000000000001000000000011100000000000
000000000000000000000000000000000000000000
001000000000000111000000001001000000000000
110000000000000001000010100000000000000000
011000000000001111000100000111000000000000

.logic_tile 4 11
000000000000000000000000000000000001000000001000000000
000000001000000001000000000000001010000000000000001000
000000000000010000000000000111111010001100111000000000
000000000000101001000000000000100000110011000010000000
000010100000000000000000000111101000001100111000000000
000000000000000001000000000000100000110011000000000001
000000000000000011100000000001101000001100111000000000
000000000001000000100000000000000000110011000000000001
000000000001000000000000000000001000001100111000000001
000000000000100000000000000000001000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000001001000000000000000000110011000000000001
000000000001010000000000000101001000001100111000000001
000000000001000000000000000000000000110011000000000000
000000000000000001000110100111101000001100111000000000
000000000000000000100110010000000000110011000000000001

.logic_tile 5 11
000010000000000101100011110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
101000000000011101100110100000000000000000000100000000
000000000000100001000010101001000000000010000000000001
110000000010000000000000010001111001110011000000000000
010000000000000111000010001111011111010010000000000000
000000001100001101000000010000000000010110100000000000
000000000000001011000010100101000000101001010000000000
000000000000000000000000000001011011100010000000000000
000000001010000000000011111001001010000100010000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000001100000000000010001101101110110011000000000000
000010000000001101000000000111101000000000000000000000
110000000000000001000010010001111001100000000000000000
010000000000000000000010001101011111000000000000000000

.logic_tile 6 11
000000001100000000000000001011100000101001010000000100
000000000000010111000000000011000000111111110000000000
101000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010100000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000001000000101000000000000111000000000000000100000000
000010100001010111000000000000000000000001000000000000
000000000000000000000011000101101100000011110000000000
000010000000010000000000000001011111010011110000000010
000000001110000111100000000000000000000000000100000000
000000000000001101000010010111000000000010000000000000
000010100000100011100110100001111111010110000000000000
000000000001010001100000001111111101111111000000000000
000001000000000000000000001000000000000000000100000000
000010100000000001000010100111000000000010000000000000

.logic_tile 7 11
000000000000001000000110100001111100010110000000000000
000000000000001011000010111101011001111111000000000000
101000000000001101100010100001101111111111100100000000
000000000000011011000110101111111111101111011000000000
110000000000000101000110011011011010011110100000000000
010000000000000001100011001011011010101110000000000000
000000000000001111000111000101111010000000000000000000
000000000000000011100010111101100000000001010010000000
000000000000101001000000011000011010001000000000000000
000000000001010011100011010001001110000100000000000000
000000000000001001000110000011011000111111100110000000
000000000000000101000010010101011110011111100000000000
000000000000001111000010010001101001010110110000000000
000000000000000001100110001101111111100010110000000000
110000000000000000000110011001011010110111110000000001
010000000000000000000010000011001011111111110010000000

.logic_tile 8 11
000000100010001111000110111111100001111001110000000000
000001000000001011100011010001101110110000110010000000
101000001010001111100110101101011010000000000000000000
000000000000000101100010110001001110100000000000000001
110000000000000001000010010001001010010111100000000000
010000000000000000000110010001111110000111010000000000
000000000000000011100010101111001111010110110000000000
000000000001000000100100000011101001010001110000000000
000000001011011000000111001000000000100000010000000000
000000000000000101000111101011001001010000100000000000
000010100000001101100110101011001110001111110000000000
000001000000000001000010111001001000000110100000000000
000000000000000101000010001011011101001111110100000000
000000000000000001100000001011111001101111110000100000
110000000000001001000000011101101011111111100100000000
010000000000001011000010011111111110011111100000100000

.logic_tile 9 11
000000000000000000000000000000000001000000100100000000
000010100000001101000010110000001000000000000000000000
101000000100001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000001000000000000000000000000000100000000000
010000000000000011000000000000001101000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000001000110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000001000000000000000000000000000000000000000100000000
000010100000000000000011110011000000000010000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010001011101010110110000000000
000000000000000000000011101011011111010001110000000000

.ramb_tile 10 11
010000001010000111000011101000000001000000
001000001101000000100011111011001000000000
111000000000000000000000001111100000000000
000000000000001111000000000101101010000000
110000001001001111100000000000000000000000
011000000000100111000000001111000000000000
000000000000001011100111100000000000000000
001000000000001111100100001001000000000000
000000000000000000000000000000000000000000
001000000101000000000010101001000000000000
000000000000000000000000010101100000000000
001000000000000000000011010001100000000000
000001000000010000000111000000000000000000
001010000100100000000100000101000000000000
010000000000000000000011101000000000000000
111000000000000111000100000111000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000010000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000101100000
010000000100000001
000001111100000000
000000001100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000010111101011000000000000000000
001000000000000000000011010111011100000010000000000000
111000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000011000000
010000000000000000000000001101011110010110100000000000
001000000000000000000010010011101110000100000000000000
000000000000011001100110000000000001000000100100000000
001000000000100001000000000000001010000000000000000010
000000000000000000000000001000000000000000000100000000
001000000000000000000000001011000000000010000000000000
000000000000100001000000010001000000000000000100000000
001000000000011001000010000000100000000001000000000000
000000000000000001100000001000000000000000000100000100
001000000000000000100000000101000000000010000000000000
110000000000001000000000000000000001000000100100000000
001000000000001001000000000000001100000000000000000000

.logic_tile 2 12
010001000000000011100110101111101111101011110000000100
001010100000000000100011100101011000110110100000000000
111000000000000000000111000000000000000000100101000000
000000000000001101000100000000001001000000000000000000
110000000000000000000000000000000000000000000000000000
101000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000100100000000
001000000000000000100000000000001011000000000000100000
000000000000100000000000000001000000000000000100000000
001000000001000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
001000000000000000000011000000001001000000000000100000
000000000000001000000000001000000000000000000100000000
001000000000001011000000001001000000000010000000000000

.ramt_tile 3 12
000000010000000111100000000000000000000000
000000000000001001100000000011001000000000
101000010000001111000111101101100000000000
000000001100000101000100001101001000000001
110000000000000000000011111000000000000000
110000000000000000000011111011000000000000
000000000000000111100000010000000000000000
000000000000000000000011101101000000000000
000010100000001000000000000000000000000000
000000000000000011000000001101000000000000
000000000000000000000000001001100000000000
000000000000000001000011110001000000000100
000000001000000000000011101000000000000000
000000000000000000000000000011000000000000
110000000000000111000000001000000000000000
110000000000000000100000001001000000000000

.logic_tile 4 12
010110000000000001100111100011001000001100111000000000
001100000010001111000010110000000000110011000000010000
001000000000000000000010111000001000001100110000000000
001000001110000111000111100011000000110011000000000000
110000000000000111000011110111011010001000000000000000
111000000000000000100011111101111110010000000000000000
000000000000000101000110000101011000101000010100000000
001000000000000000000111101101001001110100010000000010
000000000001010101000111101111101101100001010000000000
001000000000000000000010001101111010000000000000000100
000010101000001101000010000011101000010100000011000100
001000000000000101000100000000010000010100000000100001
000000000001010001000010000001011000001100000000000000
001000000000000000110010001011011001000000000000000000
110000000000000001000000010001111001101000010110000000
111000000000000000000010001001011101111000100000000000

.logic_tile 5 12
010001000000000101000111010000000000000000000000000000
001000100000001101000011100000000000000000000000000000
101000000000000101000000011101001010101010000000000000
000000000000001101100011010001101101001010100000000000
010000000000000011100010101011101111100000000000000001
011000001000000011000110111001111011000000000000000000
000000000000000000000010100000000001000000100000000000
001000001011000001000100000000001110000000000000000000
000000100000000001100010000101000000000000000110000101
001000000000000001000000000000000000000001001011100000
000000000000000000000110010000000000010110100000000000
001010000010000000000010000001000000101001010010000000
000001000001000000000000010101001001110110100000000000
001000100000100000000010100011111000111000100000000000
110000000000001101000000001001011100110000000000000000
111000000000000101000000000101011100000000000000000000

.logic_tile 6 12
010011101110100001100000010000000000000000000000000000
001001000001010000000011000000000000000000000000000000
101000000000000101000011111111001010100010100000000000
000000001010100000100010000111001010101000100000000000
110001001100101011100111001001011011100001000000000000
011010100001011011100100001001011101000000000000000000
000001000010000011100000011000000000000000000100000000
001000000110000000100011001001000000000010000001000000
000001000010100001100000000001101100111101010000000000
001000100001010000100011000000000000111101010000000000
000000100010000101000000000000011010000100000100000000
001001000000000001100010110000000000000000000001000000
000000001100100101000000000011101110111111000000000000
001000000000010000100010111101011001010110000000000000
110010000100000000000000000000000000000000000000000000
011000000110011101000000000000000000000000000000000000

.logic_tile 7 12
010000000000001000000111010101111000011110100000100000
001000001000000111000011010011011010101110000000000000
101000000000000111000010100001001010000001010000000000
000000000000000101000000001111010000000000000000000000
010000000000000001100011100000000001000000100100000000
011000000000000001000000000000001010000000000000000000
000000100000001011100000001000011000110100110000000000
001000000000000001000000001111001110111000110000000000
000010100000001000000000000000001000000100000100000000
001001000000001011000000000000010000000000000000000000
000000000000000000000000000000011000001100000000000000
001000000000000000000000000000001110001100000000000000
000000000000001000000011110101011000111111110010000000
001000000010000111000110111101001000111111100000100000
000000000000000000000000010111000000000000000100000000
001000000000000000000010000000100000000001000000000000

.logic_tile 8 12
010000000000000111000000000011111000010100000010000000
001000000000000000000010010000100000010100000000000001
101000000100001101100111000111111010000110100000100000
000010000000001011000100001011001000001111110000000000
010000000000000101100000010011011000101000000000000000
011000000000000000000011100000100000101000000000000001
000000000000000111000000011000000000000000000100000000
001000000000000000000011011001000000000010000000000000
000000000000000000000110000000000001000000100100000000
001000000000000000000100000000001000000000000000000000
000000001010001000000110001011111011001111110000000000
001000000001000001000100001011001011000110100000000010
000000000010001000000110000101001111000110100000000000
001000000000001011000000000101101010001111110000000000
001000000000000101100110101111011110001111110000000000
001000000000010000000000001011111101000110100000000000

.logic_tile 9 12
010001000000000011100000010001000000000000000100000000
001010000000000000000010100000000000000001000000000000
101000001010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000001011100000000000001010000100000000000000
011000000000000101100000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000010100000010000000000000000000000000000000000100000
001000000000100000000000000000000000000000000010000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000010000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000100000000001000000000000

.ramt_tile 10 12
000000010110000111000011110000000001000000
000001000001010000100011100101001001000000
101000010000000111000000000101100001000000
000000000010001111100011111001101000001000
010000001001001111100111000000000000000000
110000000001000111000111110011000000000000
000000100000010111100011100000000000000000
000000001000000000000100000101000000000000
000011101010001000000000001000000000000000
000011001101001011000000000001000000000000
000000000001000000000000000101100000000000
000001000010001111000000001101000000000100
000000001010000000000000000000000000000000
000010100000000000000000001001000000000000
110000100000000000000000000000000000000000
010000000010000000000000000001000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000000000100000000101000000000010000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000010000010100110
001000000000000000000000000000000000000000000011100100
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000

.io_tile 13 12
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000001111100000000
000000001100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
110000000100000000
000000000100000000
010000000100000000
000000000100000000
101100000100000000
000000000100000000
001000000000101000
000100000000010100
000000000000001100
000000000000001100
000001011000000000
000000000000000000
000000000000000000
000000000000010000

.logic_tile 1 13
010000000000000000000000000101001011111101110000000001
001000000000000000000010100000011100111101110000000000
111000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000010111100001100000010000100000
101000000000000101000010000000001101100000010000000000
000000000000000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000100000000000001111111110111001110001000000
001000001011000000000000000011101001110111110000000000
000000000000000000000000000000000001000000100110000000
001000000000000001000010100000001001000000000000000000
000000000000000000000000000101100000000000000100000000
001000000000000000000000000000000000000001000000000001
000000000000001000000000000000000000000000000000000000
001000000000000101000010100000000000000000000000000000

.logic_tile 2 13
010000000000010000000000010000000001000000001000000000
001000000000100000000010000000001010000000000000001000
111000000000000001100000000011111011001100111000000000
000000000000000000000010110000001000110011000000000000
010000000000000101000110101011001000110011000000000000
111001000000000000100100000011100000001100110000000000
000000000000000101000110001101001001000000110100000000
001000000000000000100010110111011011000000010000000000
000000001110000001100110001011000001100000010000000000
001000000000000000000000001101101101000000000000000000
000000000000000000000000010101100000010110100000000000
001000000000001001000010000000100000010110100000000000
000000000000100000000000000101111111001001000100000000
001000000001000000000000000101101101101001000000000000
110000000000001000000000000101011001000100000100000000
001000000000000001000000000011011110101000000000000000

.ramb_tile 3 13
010000000000000011100000011000000000000000
001000000010001111100011100011001001000000
111010000000001000000000010001100000000010
000000000000000011000011100111001011000000
110000000001100011100000001000000000000000
111000000000000111000011111001000000000000
000000100000001000000000001000000000000000
001001000000000111000000000101000000000000
000000000000001000000000000000000000000000
001000000000000111000000000101000000000000
000000000000000000000000000011000000001000
001000000010000101000000000001000000000000
000000100001000000000010000000000000000000
001000000000100101000100000001000000000000
110000000001000001000000000000000000000000
111000000110100000000000000101000000000000

.logic_tile 4 13
010000000001001000000000000000000000000000000000000000
001000000000000011000010100000000000000000000000000000
111000000000001011100000001000011000000000010000000000
000000000000001001100000000111001010000000100000000001
000000000000001000000000010000011100000100000100000100
001000000010001111000010000000010000000000000000000000
000000000000000000000000010000000000000000000000000000
001000000000001101000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000010100000000000000010000001100000101001010000000001
001000000000000000000100001101000000111111110001100000
000000000000000000000000000011011010010101010000000000
001000000000000000000000000000100000010101010000000001
110000000000000000000000001001001001100000010110000001
001000000000000001000000001101011000111000100000000000

.logic_tile 5 13
010000000000000000000011100000000000000000000100100100
001000000000000000000000000101000000000010000011000011
111000000000000011100000000011000000000000000100000100
000000000000000000100000000000000000000001000011000011
110000000000000011100111100000000001000000100110100000
111000000000000000000000000000001011000000000011000001
000000000000000101000111000000000001000000100110000001
001000000000001101100100000000001000000000000011100000
000000000000001000000000000000000000000000100110000001
001000000000001001000000000000001011000000000010000100
000000000000000000000000000111000000000000000110000001
001000001000000000000000000000000000000001000010100000
000000100000100001100111000001000000000000000110000001
001001000001010001100000000000100000000001000000100000
110000000000000000000000001101100000100000010000000000
001000000000000000000000000101001110001001000000000000

.logic_tile 6 13
010011100000000000000000000000000001000000001000000000
001011100000000000000000000000001111000000000000001000
101000000000000001100000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
110001000000100000000000001111001000000001011100000000
111010100001010000000000000111100000010100000000000000
000000000000000111000000000000001001010000010100000000
001000000000000000100000001011001000100000100000000000
000000001010000000000110000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000010011111110011111110000000000
001000000000000000000010001111111101111111110000000000
000000000110000000000110011001100001001001000100000000
001000000001010000000110001111001101100000010000000000
010000000000000001100110000000011110000011110100000000
111000000000000000000000000000010000000011110000000000

.logic_tile 7 13
010000000000000000000000000111111010011110100000100000
001000000000000000000010110101111001101110000000000000
101000000000000000000000010000000000000000000100000000
000000000000000000000011101101000000000010000000000000
010000101000100101000010101000000000100000010000000000
111001001101000001000010000101001010010000100000000000
000000000000000101000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000001001000000000010000000000010
000000000000000000000000000000000000000000100100000001
001000000000000000000000000000001010000000000000000010
000000000000000001000000000000000000000000000100000000
001000000010000000000000000111000000000010000000000000
110000000000000000000000010000000001000000100100000000
001000000000000001000010000000001110000000000000100000

.logic_tile 8 13
010000001110001011100000010000000000000000000100000000
001000000000000011000010100001000000000010000000000000
101000000000000011100000000000000001000000100100000000
000000000000000000100000000000001000000000000000000100
010000100000000101100000011000000000000000000100000000
011001000100000000000011000101000000000010000000000100
000000000000000011100000000000000000000000100100000000
001000000000000000000000000000001011000000000000000100
000000000000000001100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000100100000001
001000000000000000000010010000001000000000000000000000
000000000000000000000000000011011111010110110000000000
001000000000000000000000000101001101010001110000100000
000000000000001000000000000000000000000000000000000000
001000000000000011000000000000000000000000000000000000

.logic_tile 9 13
010010100101010000000000000000000000000000000000000000
001010100001110000000000000000000000000000000000000000
101000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
010000101010100000000111001000000000000000000100100000
111001000000010000000100000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 13
010000000000001000000111111000000000000000
001000000000001111000110011001001000000000
111000000000001111100000011001100000000000
000000000000000011000011011111001001000001
010010100000000111100011101000000000000000
011010101110000000100100001101000000000000
000000000001000111100111101000000000000000
001000000010000000100000000001000000000000
000010100000000111100000001000000000000000
001001000000000000100000000101000000000000
000000000000000001000000000101000000001000
001000000000000000000000000011100000000000
000000000000010000000000000000000000000000
001000000000100000000000000101000000000000
110000000000000101100000001000000000000000
111000000000000000000010000011000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000000000000
001000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000001110000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000001101101111101110000000000
000000000000000000000000000101111111110110110000100000
111000000000000000000010100000000000000000000000000000
000000000000000111000100000000000000000000000000000000
110000000000000001000000000101100000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000001000000000000111100000000000000000000000
000000000000000011000000000000000000000001000000000000
000000000000000000000010101000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000111111100000000000000000000
000000000000000000000010101011011110000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000001100110000011111110000110000000000000
000000000000000000100000000111101101000110100000000000

.logic_tile 2 14
000000000000000001100000011111000000111001110000000000
000000001000000000000011100101101010111111110000100000
111000000000000011100000011011111000000001000100100000
000000000000000000100011010001111000000000000000000000
010000000000000111000010100000011100110000000010000000
010000000000000000100100000000011011110000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000001001111000000000000
000000000000000000000110000000001011001111000000000000
000000001110000001100000011001111110000011110100000000
000000000000000000000010001001011110001011110000100010
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.ramt_tile 3 14
000000010000001000000111110000000001000000
000000000000000011000111110001001010000000
101010010000000000000000010001000001000000
000001000000000000000011111101101010000001
010000000001001011100011111000000000000000
110000000000001111100011001001000000000000
000000000000001001000000000000000000000000
000000000000000011000000001001000000000000
000000000001000000000000001000000000000000
000000000000100000000000000111000000000000
000000000000000000000011101101000000000000
000000001010000001000000001011000000000100
000000000000000000000000001000000000000000
000000000000000000000000001111000000000000
110000100000000011100011000000000000000000
010001000000000000100000000101000000000000

.logic_tile 4 14
000000000000000000000110010001100000000000000110000101
000000000000000000000110010000100000000001000000100000
111000001010000000000111000001000000000000000000000000
000000000000000000000100000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001001000000000000000000
000000000001000000000000000000000001001111000110000010
000000000000000000000000000000001100001111000000000100
000000000000001000000000000000000000000000000000000000
000000001110000001000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
110000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000110000000
000000000000000000000011101001000000000010000000100011
000000000000000000000000011001111100100010000000000000
000000000000000000000010110101011010000100010000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 14
000010000000000000000000010000000000000000000000000000
000001100000000000000010010000000000000000000000000000
101000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010001000000000000000000010000000000000000000000000000
010010000000000000000011110000000000000000000000000000
000000000000100111100000010000011010000100000100000000
000000001010000000000011100000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000010100000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 14
000000000000000101000110100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
101000000000000101000000011111111000011101000100000000
000000000000000101000010100001011000110100010000000010
110000000000011101000000000001011001001001110100000000
110000000001001001000000000000101110001001110001000000
000000000000001101000110000000011010000100000000000000
000000000000000101000010100000010000000000000000000000
000000000000000000000000001001011011111100110100000000
000000000000000000000000000101001110011100100001100000
000000000000000000000000001001100000010110100000000000
000000000000000000000000001101000000000000000000000000
000000000001010000000110001001001011011101000100000001
000000000000100000000000000111001010111000100010000000
000000000000000001100000001101011001001110000000000000
000000000000000000000000000001001011001111000000000010

.logic_tile 8 14
000000000000000000000000000011111001100100000000000000
000000000000000000000000000111101110111100000000000000
101000000000001101100000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
010000000000000000000011100000000001000000100100000000
110000000000000000000000000000001000000000000000100100
000001000000000000000010000101100000000000000110100000
000010000000000000000000000000100000000001000000000000
000000000001010001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000001100000000000000001000110000000000000
000000000000000000100000000011001101001001000000000000

.logic_tile 9 14
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 14
000000011000001000000000001000000001000000
000000000000001011000000001101001001000000
101000010000000000000000011011000000000000
000000000000000000000011110101101111000100
110010000001000000000111000000000000000000
110001000000100000000100000001000000000000
000000000001001000000010000000000000000000
000000000000001111000000000011000000000000
000000000000000011100111010000000000000000
000000000000000000000011100111000000000000
000000000000000000000000001101000000000000
000000000000000000000000001111100000000100
000000000000000011100010011000000000000000
000000000000000000100011011111000000000000
110000000001000111000111010000000000000000
110000000000100000100011001011000000000000

.logic_tile 11 14
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000001110000000010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000001111000000010
000000000000000000

.io_tile 0 15
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000110000111100000000000001000000000
000000000000000111000000000000000000000000000000001000
111000000000000000000110010001011101001100111000000000
000000000000000000000010000000001010110011000000000000
010000000000000000000111100011101000110011000000000000
110000000000000000000000000001000000001100110000000000
000000000000001000000000000011101111010100000100000000
000000000000000001000000001001111001111000000000000000
000000000000000001100000011000000000010110100000000000
000000000000000000000010001001000000101001010000000000
000000000000001001100000011111001101000001010100000000
000000000000000101000010101111111001000001000000000000
000000000000100000000110100001101101000000010100000000
000000000001010000000000001111101101000010100000000000
110000000000001000000000011000011000100000000010000000
000000000000000101000010100011011001010000000000000000

.logic_tile 2 15
000000000000000000000110100000000000000000100000000000
000000000000000000000000000000001101000000000000000000
111000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000111011000010110100100000000
000000000000000000000000001011111100101001110010000000
000000000000000111000110010000001000000011110000000000
000000000000000000100010010000010000000011110000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001110000000000000000000
000000000000100000000110000011001101000000000100000001
000000000001010000000100001111101001001000000010000000
110000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.ramb_tile 3 15
000000000000001001100000001000000000000000
000000000000000101100000000001001010000000
111000000000001111100111100101100001000000
000000000000001001100100000101001000000001
110000000000001111100110000000000000000000
110000000000001001100100001101000000000000
000000000000000101100111100000000000000000
000000000000000000000000000001000000000000
000000000000000000000000001000000000000000
000000100000001111000000001101000000000000
000010000000000011100000001001000000000000
000000000000000001100000001001000000000100
000000000000000000000010000000000000000000
000000000000000000000000000011000000000000
110000000000000000000000001000000000000000
010000000000000000000000000011000000000000

.logic_tile 4 15
000000000000000000000111110000000000000000000000000000
000000000010000000000111110000000000000000000000000000
111000000000000000000000000011111011111110010010000000
000000000000000000000000001001001111111110000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101111101010000000100000000
000000000000000000000011110000101111010000000000000010

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000100

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
110001000000100000000000001000000000000000000100000000
100000100001010000000000001101000000000010000010000000
000000000010000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000
000000000011000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011011101000000000010000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000000000000111010000011100110001110100100000
000000000000000101000011001101001000110010110010000000
101000000000001000000010110000000000000000000000000000
000000000000001011000011010000000000000000000000000000
010000000000000000000010011011101001111001110100100000
010000000000000000000011011101011001111000100010000000
000000000000000000000010100111111001010100000100000001
000000000000000000000000001001001001011101000000000001
000000000000000000000000000011101010001101000100000001
000000000000000000000000000000011000001101000000100000
000000000000100001100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 9 15
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 15
000000000000000000000111110000000001000000
000000000000000000000011100011001010000000
111000000000000011100011101011100000000000
000000000000000000100100000101101001000001
010000000000000111100111101000000000000000
110000000001000000000100000011000000000000
000000000000001111000000001000000000000000
000000000000000111100000000001000000000000
000000001010000000000000000000000000000000
000000000000000111000000000101000000000000
000000000000001000000000001111000000000000
000000000000000011000010001001100000000100
000000000110000000000111100000000000000000
000000100001011001000100001001000000000000
110000100000000111000000000000000000000000
110000000000000000100000000111000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001100000000000000
000000000000000000
000010000000000000
000100110000000000
000000111000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000010000000000000111100000000001000000
000000000000000000000111100111001011000000
101000010000001000000111110101100001000000
000000000000001111000111011001001101000001
110000000000000000000000001000000000000000
110000000000000000000000000011000000000000
000000000000001111100111101000000000000000
000000000000000111100011101001000000000000
000000000000000000000000001000000000000000
000000000000000000000000001001000000000000
000000000000000000000111001001000000000000
000000000000001111000000001101100000000100
000000000000000011100011101000000000000000
000000000000000000100000000001000000000000
110000000000000001000000001000000000000000
110000000000000000100000000101000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000011111111100110000000000
000010100000000000000000000000001101111100110000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100001000000000000000000000000000000000000000
000010000000000011000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000010110000001011100111000000000000000000
000001000000001011000011001011001000000000
101000010000001000000000000101000000000000
000000000000000011000000000101101011000100
010000000000000000000111110000000000000000
010000000000000111000111011111000000000000
000000000000000011100111010000000000000000
000000000000000000000011000001000000000000
000000000000000000000000001000000000000000
000000000000000000000010010001000000000000
000000000000000000000000001011100000001000
000000000000000111000000001101000000000000
000000000000000000000111001000000000000000
000000000000000000000100001101000000000000
010000000000000000000000000000000000000000
110000000000000000000000001001000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000010000000000000
000001010000000001
000000000000000010
000000000000000000

.io_tile 3 17
100000000000000000
010000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000001110000000001
000000000000000010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000

.io_tile 7 17
100000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000010000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
100000000000011000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000010000000000010
000001010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001100000000000000
000000000000000000
000001110000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 i_sck$SB_IO_IN_$glb_clk
.sym 2 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 3 r_counter_$glb_clk
.sym 4 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 5 w_soft_reset_$glb_sr
.sym 6 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 7 lvds_clock_$glb_clk
.sym 8 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 81 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 405 w_rx_09_fifo_data[3]
.sym 411 w_rx_09_fifo_data[2]
.sym 413 $PACKER_VCC_NET
.sym 483 rx_09_fifo.wr_addr[3]
.sym 520 lvds_rx_09_inst.r_data[1]
.sym 521 lvds_rx_09_inst.r_data[3]
.sym 525 lvds_rx_09_inst.r_data[0]
.sym 526 lvds_rx_09_inst.r_data[2]
.sym 539 w_rx_09_fifo_push
.sym 636 lvds_rx_24_inst.r_data[18]
.sym 676 lvds_rx_09_inst.r_data[2]
.sym 747 w_rx_24_fifo_data[22]
.sym 752 w_rx_24_fifo_data[18]
.sym 753 w_rx_24_fifo_data[26]
.sym 796 w_lvds_rx_09_d0
.sym 826 w_lvds_rx_09_d0
.sym 830 lvds_clock
.sym 845 lvds_clock
.sym 860 lvds_rx_24_inst.r_data[25]
.sym 862 lvds_rx_24_inst.r_data[23]
.sym 893 lvds_clock
.sym 901 w_rx_24_fifo_data[18]
.sym 938 $PACKER_VCC_NET
.sym 940 lvds_clock
.sym 944 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 965 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 974 lvds_rx_24_inst.r_data[1]
.sym 975 lvds_rx_24_inst.r_data[2]
.sym 976 lvds_rx_24_inst.r_data[7]
.sym 977 lvds_rx_24_inst.r_data[0]
.sym 978 lvds_rx_24_inst.r_data[5]
.sym 979 lvds_rx_24_inst.r_data[3]
.sym 981 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 1006 lvds_rx_24_inst.r_data[28]
.sym 1088 w_rx_24_fifo_data[25]
.sym 1089 w_rx_24_fifo_data[2]
.sym 1090 w_rx_24_fifo_data[6]
.sym 1091 w_rx_24_fifo_data[4]
.sym 1092 w_rx_24_fifo_data[0]
.sym 1127 lvds_rx_24_inst.r_data[3]
.sym 1133 w_rx_24_fifo_data[27]
.sym 1138 w_lvds_rx_24_d0
.sym 1145 w_lvds_rx_24_d1
.sym 1147 w_soft_reset
.sym 1168 w_lvds_rx_24_d0
.sym 1169 w_lvds_rx_24_d1
.sym 1173 w_lvds_rx_09_d0
.sym 1174 w_lvds_rx_09_d1
.sym 1183 $PACKER_VCC_NET
.sym 1184 lvds_clock_$glb_clk
.sym 1199 $PACKER_VCC_NET
.sym 1202 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 1203 lvds_rx_24_inst.r_data[11]
.sym 1204 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 1205 lvds_rx_24_inst.r_data[10]
.sym 1206 lvds_rx_24_inst.r_data[8]
.sym 1207 lvds_rx_24_inst.r_data[4]
.sym 1208 lvds_rx_24_inst.r_data[6]
.sym 1209 lvds_rx_24_inst.r_data[9]
.sym 1235 w_lvds_rx_24_d0
.sym 1237 w_rx_24_fifo_data[4]
.sym 1251 w_lvds_rx_09_d0
.sym 1262 w_lvds_rx_09_d1
.sym 1277 $PACKER_VCC_NET
.sym 1282 w_lvds_rx_24_d0
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1305 $PACKER_VCC_NET
.sym 1316 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 1318 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 1320 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E
.sym 1321 w_rx_24_fifo_data[11]
.sym 1322 w_rx_24_fifo_data[10]
.sym 1344 w_rx_24_fifo_data[12]
.sym 1364 lvds_rx_24_inst.r_data[11]
.sym 1388 $PACKER_VCC_NET
.sym 1393 $PACKER_VCC_NET
.sym 1397 $PACKER_VCC_NET
.sym 1401 w_lvds_rx_24_d0
.sym 1402 w_lvds_rx_24_d1
.sym 1411 $PACKER_VCC_NET
.sym 1412 lvds_clock_$glb_clk
.sym 1427 $PACKER_VCC_NET
.sym 1430 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E
.sym 1432 w_rx_24_fifo_data[9]
.sym 1433 w_lvds_rx_24_d1
.sym 1434 w_rx_24_fifo_data[8]
.sym 1435 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 1437 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 1469 w_rx_24_fifo_data[11]
.sym 1481 w_lvds_rx_24_d1
.sym 1545 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 1546 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 1547 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 1548 lvds_rx_24_inst.r_phase_count[1]
.sym 1549 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 1550 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 1551 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 1577 o_shdn_tx_lna$SB_IO_OUT
.sym 1624 o_shdn_tx_lna$SB_IO_OUT
.sym 1691 w_lvds_rx_24_d0
.sym 1701 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 1886 lvds_rx_09_inst.r_data[15]
.sym 2068 lvds_rx_09_inst.r_data[19]
.sym 2070 lvds_rx_09_inst.r_data[17]
.sym 2111 lvds_rx_09_inst.r_data[15]
.sym 2235 w_rx_09_fifo_data[19]
.sym 2238 w_rx_09_fifo_data[21]
.sym 2240 w_rx_09_fifo_data[17]
.sym 2369 lvds_rx_09_inst.r_data[23]
.sym 2371 lvds_rx_09_inst.r_data[25]
.sym 2373 lvds_rx_09_inst.r_data[21]
.sym 2374 lvds_rx_09_inst.r_data[27]
.sym 2394 w_rx_09_fifo_data[2]
.sym 2397 lvds_rx_09_inst.r_data[3]
.sym 2398 w_rx_09_fifo_data[3]
.sym 2402 lvds_rx_09_inst.r_data[23]
.sym 2511 w_rx_09_fifo_push
.sym 2528 lvds_rx_09_inst.r_data[25]
.sym 2534 w_lvds_rx_09_d0
.sym 2539 w_lvds_rx_09_d1
.sym 2558 lvds_rx_09_inst.r_data[1]
.sym 2571 lvds_rx_09_inst.r_data[0]
.sym 2591 lvds_rx_09_inst.r_data[1]
.sym 2627 lvds_rx_09_inst.r_data[0]
.sym 2636 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 2637 lvds_clock_$glb_clk
.sym 2639 w_rx_09_fifo_data[25]
.sym 2640 w_rx_09_fifo_data[0]
.sym 2644 w_rx_09_fifo_data[1]
.sym 2646 w_rx_09_fifo_data[27]
.sym 2647 smi_ctrl_ins.soe_and_reset
.sym 2665 lvds_rx_09_inst.r_push
.sym 2669 lvds_rx_09_inst.r_data[2]
.sym 2693 lvds_rx_09_inst.r_data[1]
.sym 2714 lvds_rx_09_inst.r_data[0]
.sym 2718 w_lvds_rx_09_d0
.sym 2723 w_lvds_rx_09_d1
.sym 2732 w_lvds_rx_09_d1
.sym 2738 lvds_rx_09_inst.r_data[1]
.sym 2764 w_lvds_rx_09_d0
.sym 2768 lvds_rx_09_inst.r_data[0]
.sym 2771 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 2772 lvds_clock_$glb_clk
.sym 2773 w_soft_reset_$glb_sr
.sym 2774 w_rx_24_fifo_data[20]
.sym 2776 w_rx_24_fifo_data[21]
.sym 2781 w_rx_24_fifo_data[19]
.sym 2792 lvds_rx_09_inst.r_data[3]
.sym 2803 lvds_rx_24_inst.r_data[17]
.sym 2804 lvds_rx_24_inst.r_data[26]
.sym 2857 lvds_rx_24_inst.r_data[16]
.sym 2880 lvds_rx_24_inst.r_data[16]
.sym 2906 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 2907 lvds_clock_$glb_clk
.sym 2908 w_soft_reset_$glb_sr
.sym 2909 lvds_rx_24_inst.r_data[20]
.sym 2910 lvds_rx_24_inst.r_data[26]
.sym 2912 lvds_rx_24_inst.r_data[21]
.sym 2913 lvds_rx_24_inst.r_data[22]
.sym 2914 lvds_rx_24_inst.r_data[24]
.sym 2915 lvds_rx_24_inst.r_data[16]
.sym 2916 lvds_rx_24_inst.r_data[19]
.sym 2936 lvds_rx_09_inst.o_debug_state[1]
.sym 2939 w_rx_24_fifo_data[26]
.sym 2943 w_rx_24_fifo_data[22]
.sym 2978 lvds_rx_24_inst.r_data[20]
.sym 2983 lvds_rx_24_inst.r_data[24]
.sym 2984 lvds_rx_24_inst.r_data[16]
.sym 3002 lvds_rx_24_inst.r_data[20]
.sym 3033 lvds_rx_24_inst.r_data[16]
.sym 3039 lvds_rx_24_inst.r_data[24]
.sym 3041 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 3042 lvds_clock_$glb_clk
.sym 3044 lvds_rx_24_inst.r_data[29]
.sym 3045 lvds_rx_24_inst.r_data[12]
.sym 3046 lvds_rx_24_inst.r_data[17]
.sym 3047 lvds_rx_24_inst.r_data[27]
.sym 3048 lvds_rx_24_inst.r_data[28]
.sym 3049 lvds_rx_24_inst.r_data[14]
.sym 3051 lvds_rx_24_inst.r_data[15]
.sym 3071 lvds_rx_24_inst.r_data[14]
.sym 3079 w_lvds_rx_09_d1
.sym 3080 lvds_rx_24_inst.r_data[23]
.sym 3091 lvds_rx_24_inst.r_data[2]
.sym 3107 lvds_rx_24_inst.r_data[23]
.sym 3108 lvds_rx_24_inst.r_data[21]
.sym 3133 lvds_rx_24_inst.r_data[23]
.sym 3142 lvds_rx_24_inst.r_data[21]
.sym 3176 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 3177 lvds_clock_$glb_clk
.sym 3178 w_soft_reset_$glb_sr
.sym 3179 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 3180 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3181 w_rx_24_fifo_data[16]
.sym 3182 w_rx_24_fifo_data[17]
.sym 3183 w_rx_24_fifo_data[24]
.sym 3184 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 3185 w_rx_24_fifo_data[27]
.sym 3186 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 3191 i_smi_a2$SB_IO_IN
.sym 3193 rx_24_fifo.wr_addr[3]
.sym 3197 rx_24_fifo.wr_addr[9]
.sym 3199 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 3200 i_smi_a2$SB_IO_IN
.sym 3202 lvds_rx_24_inst.r_data[13]
.sym 3204 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 3205 lvds_rx_09_inst.r_push
.sym 3209 lvds_rx_24_inst.r_data[10]
.sym 3210 w_rx_24_fifo_data[2]
.sym 3211 lvds_rx_24_inst.r_data[1]
.sym 3212 w_rx_24_fifo_data[6]
.sym 3220 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 3221 i_smi_a2$SB_IO_IN
.sym 3224 w_rx_24_fifo_data[25]
.sym 3236 lvds_rx_24_inst.r_data[5]
.sym 3240 lvds_rx_24_inst.r_data[1]
.sym 3242 lvds_rx_09_inst.o_debug_state[1]
.sym 3243 lvds_rx_24_inst.r_data[0]
.sym 3249 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 3252 w_soft_reset
.sym 3253 lvds_rx_24_inst.r_data[3]
.sym 3258 w_lvds_rx_24_d1
.sym 3260 w_lvds_rx_24_d0
.sym 3268 w_lvds_rx_24_d1
.sym 3274 lvds_rx_24_inst.r_data[0]
.sym 3277 lvds_rx_24_inst.r_data[5]
.sym 3285 w_lvds_rx_24_d0
.sym 3290 lvds_rx_24_inst.r_data[3]
.sym 3297 lvds_rx_24_inst.r_data[1]
.sym 3307 lvds_rx_09_inst.o_debug_state[1]
.sym 3308 w_soft_reset
.sym 3309 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 3311 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 3312 lvds_clock_$glb_clk
.sym 3313 w_soft_reset_$glb_sr
.sym 3321 lvds_rx_09_inst.r_push
.sym 3327 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 3328 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 3332 lvds_rx_24_inst.r_data[7]
.sym 3333 smi_ctrl_ins.int_cnt_24[4]
.sym 3336 lvds_rx_24_inst.r_data[5]
.sym 3338 w_rx_24_fifo_data[28]
.sym 3339 lvds_rx_24_inst.r_data[7]
.sym 3340 rx_24_fifo.wr_addr[2]
.sym 3341 w_lvds_rx_24_d1
.sym 3344 lvds_rx_24_inst.r_data[26]
.sym 3348 w_rx_24_fifo_data[29]
.sym 3355 lvds_rx_24_inst.r_data[7]
.sym 3371 lvds_rx_24_inst.r_data[23]
.sym 3376 lvds_rx_24_inst.r_data[2]
.sym 3378 lvds_rx_24_inst.r_data[0]
.sym 3379 w_lvds_rx_24_d0
.sym 3380 lvds_rx_24_inst.r_data[4]
.sym 3402 lvds_rx_24_inst.r_data[23]
.sym 3407 lvds_rx_24_inst.r_data[0]
.sym 3414 lvds_rx_24_inst.r_data[4]
.sym 3419 lvds_rx_24_inst.r_data[2]
.sym 3425 w_lvds_rx_24_d0
.sym 3446 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 3447 lvds_clock_$glb_clk
.sym 3449 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 3450 w_rx_24_fifo_data[12]
.sym 3452 w_rx_24_fifo_data[29]
.sym 3453 w_rx_24_fifo_data[3]
.sym 3455 w_rx_24_fifo_data[28]
.sym 3456 w_rx_24_fifo_data[1]
.sym 3467 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 3471 w_rx_24_fifo_data[0]
.sym 3473 w_soft_reset
.sym 3476 lvds_rx_09_inst.o_debug_state[1]
.sym 3478 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 3479 w_rx_24_fifo_data[26]
.sym 3489 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E
.sym 3493 lvds_rx_24_inst.r_data[6]
.sym 3504 lvds_rx_24_inst.r_data[2]
.sym 3512 lvds_rx_09_inst.o_debug_state[1]
.sym 3514 lvds_rx_24_inst.r_data[8]
.sym 3515 lvds_rx_24_inst.r_data[4]
.sym 3517 lvds_rx_24_inst.r_data[9]
.sym 3522 lvds_rx_09_inst.o_debug_state[0]
.sym 3523 lvds_rx_24_inst.r_data[7]
.sym 3524 lvds_rx_24_inst.r_data[6]
.sym 3527 w_lvds_rx_09_d1
.sym 3530 w_lvds_rx_09_d0
.sym 3535 w_lvds_rx_09_d1
.sym 3536 w_lvds_rx_09_d0
.sym 3537 lvds_rx_09_inst.o_debug_state[0]
.sym 3538 lvds_rx_09_inst.o_debug_state[1]
.sym 3542 lvds_rx_24_inst.r_data[9]
.sym 3547 lvds_rx_09_inst.o_debug_state[0]
.sym 3548 lvds_rx_09_inst.o_debug_state[1]
.sym 3549 w_lvds_rx_09_d1
.sym 3550 w_lvds_rx_09_d0
.sym 3555 lvds_rx_24_inst.r_data[8]
.sym 3559 lvds_rx_24_inst.r_data[6]
.sym 3566 lvds_rx_24_inst.r_data[2]
.sym 3571 lvds_rx_24_inst.r_data[4]
.sym 3579 lvds_rx_24_inst.r_data[7]
.sym 3581 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 3582 lvds_clock_$glb_clk
.sym 3583 w_soft_reset_$glb_sr
.sym 3585 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3586 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3587 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3588 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3589 lvds_rx_09_inst.r_phase_count[1]
.sym 3590 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3591 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3592 $PACKER_GND_NET
.sym 3600 lvds_rx_24_inst.r_data[11]
.sym 3603 $PACKER_VCC_NET
.sym 3604 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 3608 lvds_rx_09_inst.o_debug_state[0]
.sym 3609 w_lvds_rx_09_d0
.sym 3610 w_lvds_rx_09_d1
.sym 3612 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3624 $PACKER_VCC_NET
.sym 3639 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3644 lvds_rx_24_inst.r_data[9]
.sym 3645 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 3647 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 3649 lvds_rx_24_inst.r_data[8]
.sym 3657 w_soft_reset
.sym 3659 lvds_rx_09_inst.o_debug_state[0]
.sym 3665 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3667 lvds_rx_09_inst.o_debug_state[0]
.sym 3671 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 3672 w_soft_reset
.sym 3673 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 3683 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3684 lvds_rx_09_inst.o_debug_state[0]
.sym 3694 w_soft_reset
.sym 3695 lvds_rx_09_inst.o_debug_state[0]
.sym 3696 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3697 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3702 lvds_rx_24_inst.r_data[9]
.sym 3707 lvds_rx_24_inst.r_data[8]
.sym 3716 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 3717 lvds_clock_$glb_clk
.sym 3719 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 3720 lvds_rx_09_inst.o_debug_state[1]
.sym 3721 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 3724 lvds_rx_09_inst.r_phase_count[0]
.sym 3725 lvds_rx_09_inst.o_debug_state[0]
.sym 3727 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E
.sym 3740 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 3741 w_rx_24_fifo_data[25]
.sym 3752 w_rx_24_fifo_data[10]
.sym 3760 i_smi_a2$SB_IO_IN
.sym 3776 lvds_rx_24_inst.r_data[6]
.sym 3779 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3781 w_soft_reset
.sym 3784 lvds_rx_24_inst.r_data[7]
.sym 3791 lvds_rx_24_inst.o_debug_state[0]
.sym 3794 lvds_rx_24_inst.o_debug_state[1]
.sym 3796 w_lvds_rx_24_d0
.sym 3801 w_lvds_rx_24_d1
.sym 3803 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3805 w_soft_reset
.sym 3806 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3807 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 3808 lvds_rx_24_inst.o_debug_state[0]
.sym 3818 lvds_rx_24_inst.r_data[7]
.sym 3824 w_lvds_rx_24_d1
.sym 3829 lvds_rx_24_inst.r_data[6]
.sym 3835 lvds_rx_24_inst.o_debug_state[0]
.sym 3836 w_lvds_rx_24_d1
.sym 3837 w_lvds_rx_24_d0
.sym 3838 lvds_rx_24_inst.o_debug_state[1]
.sym 3847 w_lvds_rx_24_d0
.sym 3848 lvds_rx_24_inst.o_debug_state[1]
.sym 3849 lvds_rx_24_inst.o_debug_state[0]
.sym 3850 w_lvds_rx_24_d1
.sym 3851 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 3852 lvds_clock_$glb_clk
.sym 3854 w_rx_24_fifo_data[9]
.sym 3857 lvds_rx_24_inst.o_debug_state[0]
.sym 3858 lvds_rx_24_inst.r_phase_count[0]
.sym 3859 w_rx_24_fifo_data[8]
.sym 3860 lvds_rx_24_inst.o_debug_state[1]
.sym 3877 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 3907 $PACKER_VCC_NET
.sym 3910 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3913 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3914 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3918 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E
.sym 3919 lvds_rx_24_inst.r_phase_count[1]
.sym 3924 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3925 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3927 lvds_rx_24_inst.r_phase_count[0]
.sym 3928 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3929 lvds_rx_24_inst.o_debug_state[1]
.sym 3934 lvds_rx_24_inst.o_debug_state[0]
.sym 3935 lvds_rx_24_inst.r_phase_count[0]
.sym 3937 lvds_rx_24_inst.o_debug_state[1]
.sym 3939 $nextpnr_ICESTORM_LC_9$O
.sym 3941 lvds_rx_24_inst.r_phase_count[0]
.sym 3945 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3947 $PACKER_VCC_NET
.sym 3948 lvds_rx_24_inst.r_phase_count[1]
.sym 3949 lvds_rx_24_inst.r_phase_count[0]
.sym 3952 $PACKER_VCC_NET
.sym 3953 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3955 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 3958 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3959 lvds_rx_24_inst.o_debug_state[1]
.sym 3960 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3961 lvds_rx_24_inst.o_debug_state[0]
.sym 3964 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3970 lvds_rx_24_inst.o_debug_state[1]
.sym 3971 lvds_rx_24_inst.o_debug_state[0]
.sym 3972 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3973 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 3976 lvds_rx_24_inst.o_debug_state[0]
.sym 3977 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 3978 lvds_rx_24_inst.o_debug_state[1]
.sym 3979 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 3982 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 3984 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 3985 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 3986 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E
.sym 3987 lvds_clock_$glb_clk
.sym 3988 w_soft_reset_$glb_sr
.sym 4001 rx_24_fifo.wr_addr[6]
.sym 4002 lvds_rx_24_inst.o_debug_state[1]
.sym 4004 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4150 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 4238 w_rx_09_fifo_pulled_data[16]
.sym 4242 w_rx_09_fifo_pulled_data[17]
.sym 4261 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 4288 lvds_rx_09_inst.r_data[13]
.sym 4355 lvds_rx_09_inst.r_data[13]
.sym 4358 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 4359 lvds_clock_$glb_clk
.sym 4360 w_soft_reset_$glb_sr
.sym 4366 w_rx_09_fifo_pulled_data[18]
.sym 4370 w_rx_09_fifo_pulled_data[19]
.sym 4378 lvds_rx_09_inst.r_data[13]
.sym 4385 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 4396 rx_09_fifo.wr_addr[9]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4419 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 4420 rx_09_fifo.wr_addr[5]
.sym 4421 lvds_rx_09_inst.r_data[19]
.sym 4426 rx_09_fifo.wr_addr[5]
.sym 4428 rx_09_fifo.rd_addr[4]
.sym 4429 rx_09_fifo.wr_addr[7]
.sym 4449 lvds_rx_09_inst.r_data[17]
.sym 4457 lvds_rx_09_inst.r_data[15]
.sym 4505 lvds_rx_09_inst.r_data[17]
.sym 4520 lvds_rx_09_inst.r_data[15]
.sym 4521 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 4522 lvds_clock_$glb_clk
.sym 4523 w_soft_reset_$glb_sr
.sym 4525 w_rx_09_fifo_pulled_data[8]
.sym 4529 w_rx_09_fifo_pulled_data[9]
.sym 4538 lvds_rx_09_inst.r_data[3]
.sym 4539 rx_09_fifo.rd_addr[3]
.sym 4540 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 4543 rx_09_fifo.rd_addr[9]
.sym 4546 rx_09_fifo.rd_addr[8]
.sym 4550 rx_09_fifo.rd_addr[3]
.sym 4551 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 4552 rx_09_fifo.rd_addr[7]
.sym 4554 rx_09_fifo.rd_addr[5]
.sym 4556 rx_09_fifo.rd_addr[3]
.sym 4558 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 4570 lvds_rx_09_inst.r_data[19]
.sym 4579 lvds_rx_09_inst.r_data[15]
.sym 4580 lvds_rx_09_inst.r_data[17]
.sym 4605 lvds_rx_09_inst.r_data[17]
.sym 4623 lvds_rx_09_inst.r_data[19]
.sym 4637 lvds_rx_09_inst.r_data[15]
.sym 4644 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 4645 lvds_clock_$glb_clk
.sym 4648 w_rx_09_fifo_pulled_data[10]
.sym 4652 w_rx_09_fifo_pulled_data[11]
.sym 4669 w_rx_09_fifo_data[21]
.sym 4671 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 4674 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 4675 rx_09_fifo.wr_addr[9]
.sym 4677 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 4682 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 4690 lvds_rx_09_inst.r_data[25]
.sym 4692 lvds_rx_09_inst.r_data[21]
.sym 4699 lvds_rx_09_inst.r_data[19]
.sym 4712 lvds_rx_09_inst.r_data[23]
.sym 4721 lvds_rx_09_inst.r_data[21]
.sym 4736 lvds_rx_09_inst.r_data[23]
.sym 4745 lvds_rx_09_inst.r_data[19]
.sym 4754 lvds_rx_09_inst.r_data[25]
.sym 4767 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 4768 lvds_clock_$glb_clk
.sym 4769 w_soft_reset_$glb_sr
.sym 4771 w_rx_09_fifo_pulled_data[24]
.sym 4775 w_rx_09_fifo_pulled_data[25]
.sym 4778 lvds_rx_09_inst.r_data[21]
.sym 4783 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 4784 lvds_rx_09_inst.r_data[27]
.sym 4791 lvds_rx_09_inst.r_data[2]
.sym 4796 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 4800 w_rx_09_fifo_push
.sym 4803 rx_09_fifo.rd_addr[5]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4833 lvds_rx_09_inst.r_push
.sym 4889 lvds_rx_09_inst.r_push
.sym 4891 lvds_clock_$glb_clk
.sym 4892 w_soft_reset_$glb_sr
.sym 4894 w_rx_09_fifo_pulled_data[26]
.sym 4898 w_rx_09_fifo_pulled_data[27]
.sym 4910 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 4913 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 4917 rx_09_fifo.wr_addr[5]
.sym 4919 rx_09_fifo.wr_addr[7]
.sym 4920 rx_09_fifo.rd_addr[6]
.sym 4923 w_rx_09_fifo_data[27]
.sym 4924 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 4925 rx_09_fifo.rd_addr[4]
.sym 4926 w_rx_09_fifo_data[26]
.sym 4928 w_rx_09_fifo_push
.sym 4936 w_lvds_rx_09_d0
.sym 4938 lvds_rx_09_inst.r_data[25]
.sym 4941 w_lvds_rx_09_d1
.sym 4942 lvds_rx_09_inst.r_data[23]
.sym 4968 lvds_rx_09_inst.r_data[23]
.sym 4976 w_lvds_rx_09_d0
.sym 4999 w_lvds_rx_09_d1
.sym 5010 lvds_rx_09_inst.r_data[25]
.sym 5013 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 5014 lvds_clock_$glb_clk
.sym 5017 w_rx_09_fifo_pulled_data[0]
.sym 5021 w_rx_09_fifo_pulled_data[1]
.sym 5028 w_rx_09_fifo_data[2]
.sym 5030 w_rx_09_fifo_data[3]
.sym 5032 w_rx_09_fifo_data[4]
.sym 5034 rx_09_fifo.rd_addr[3]
.sym 5036 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 5040 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 5042 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5046 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 5047 rx_09_fifo.rd_addr[3]
.sym 5051 lvds_rx_24_inst.r_data[21]
.sym 5068 lvds_rx_24_inst.r_data[18]
.sym 5072 lvds_rx_24_inst.r_data[19]
.sym 5085 lvds_rx_24_inst.r_data[17]
.sym 5090 lvds_rx_24_inst.r_data[18]
.sym 5104 lvds_rx_24_inst.r_data[19]
.sym 5134 lvds_rx_24_inst.r_data[17]
.sym 5136 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 5137 lvds_clock_$glb_clk
.sym 5140 w_rx_09_fifo_pulled_data[2]
.sym 5144 w_rx_09_fifo_pulled_data[3]
.sym 5151 w_rx_24_fifo_data[20]
.sym 5152 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 5157 w_rx_24_fifo_data[21]
.sym 5163 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 5167 rx_09_fifo.wr_addr[9]
.sym 5168 lvds_rx_24_inst.r_data[29]
.sym 5170 w_rx_24_fifo_pulled_data[3]
.sym 5171 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 5172 i_smi_a3$SB_IO_IN
.sym 5174 w_rx_24_fifo_data[19]
.sym 5180 lvds_rx_24_inst.r_data[20]
.sym 5182 lvds_rx_24_inst.r_data[17]
.sym 5187 lvds_rx_24_inst.r_data[19]
.sym 5193 lvds_rx_24_inst.r_data[14]
.sym 5199 lvds_rx_24_inst.r_data[18]
.sym 5208 lvds_rx_24_inst.r_data[22]
.sym 5209 lvds_rx_24_inst.r_data[24]
.sym 5214 lvds_rx_24_inst.r_data[18]
.sym 5220 lvds_rx_24_inst.r_data[24]
.sym 5233 lvds_rx_24_inst.r_data[19]
.sym 5237 lvds_rx_24_inst.r_data[20]
.sym 5245 lvds_rx_24_inst.r_data[22]
.sym 5251 lvds_rx_24_inst.r_data[14]
.sym 5256 lvds_rx_24_inst.r_data[17]
.sym 5259 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 5260 lvds_clock_$glb_clk
.sym 5261 w_soft_reset_$glb_sr
.sym 5263 w_rx_24_fifo_pulled_data[8]
.sym 5267 w_rx_24_fifo_pulled_data[9]
.sym 5274 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5275 rx_09_fifo.rd_addr[4]
.sym 5280 rx_09_fifo.rd_addr[8]
.sym 5284 rx_09_fifo.rd_addr[5]
.sym 5286 w_rx_24_fifo_pulled_data[17]
.sym 5288 w_rx_09_fifo_full
.sym 5289 w_rx_24_fifo_pulled_data[1]
.sym 5291 lvds_rx_24_inst.r_data[22]
.sym 5293 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 5297 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 5307 lvds_rx_24_inst.r_data[13]
.sym 5311 lvds_rx_24_inst.r_data[25]
.sym 5312 lvds_rx_24_inst.r_data[26]
.sym 5320 lvds_rx_24_inst.r_data[12]
.sym 5321 lvds_rx_24_inst.r_data[10]
.sym 5322 lvds_rx_24_inst.r_data[27]
.sym 5326 lvds_rx_24_inst.r_data[15]
.sym 5339 lvds_rx_24_inst.r_data[27]
.sym 5345 lvds_rx_24_inst.r_data[10]
.sym 5349 lvds_rx_24_inst.r_data[15]
.sym 5354 lvds_rx_24_inst.r_data[25]
.sym 5362 lvds_rx_24_inst.r_data[26]
.sym 5368 lvds_rx_24_inst.r_data[12]
.sym 5379 lvds_rx_24_inst.r_data[13]
.sym 5382 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 5383 lvds_clock_$glb_clk
.sym 5384 w_soft_reset_$glb_sr
.sym 5386 w_rx_24_fifo_pulled_data[10]
.sym 5390 w_rx_24_fifo_pulled_data[11]
.sym 5398 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 5401 lvds_rx_24_inst.r_data[12]
.sym 5402 rx_24_fifo.wr_addr[2]
.sym 5406 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 5408 rx_24_fifo.wr_addr[8]
.sym 5412 lvds_rx_24_inst.r_data[27]
.sym 5416 w_rx_24_fifo_pulled_data[19]
.sym 5417 w_rx_24_fifo_data[18]
.sym 5420 w_rx_24_fifo_pulled_data[27]
.sym 5426 smi_ctrl_ins.int_cnt_24[4]
.sym 5430 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5431 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5432 w_rx_24_fifo_pulled_data[19]
.sym 5433 lvds_rx_24_inst.r_data[15]
.sym 5434 smi_ctrl_ins.int_cnt_24[4]
.sym 5435 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5439 w_rx_24_fifo_pulled_data[9]
.sym 5440 w_rx_24_fifo_pulled_data[3]
.sym 5441 lvds_rx_24_inst.r_data[14]
.sym 5442 lvds_rx_24_inst.r_data[25]
.sym 5444 w_rx_24_fifo_pulled_data[27]
.sym 5446 w_rx_24_fifo_pulled_data[17]
.sym 5447 w_rx_24_fifo_pulled_data[11]
.sym 5449 w_rx_24_fifo_pulled_data[1]
.sym 5450 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5451 lvds_rx_24_inst.r_data[22]
.sym 5455 w_rx_24_fifo_pulled_data[25]
.sym 5459 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5460 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5461 w_rx_24_fifo_pulled_data[17]
.sym 5462 w_rx_24_fifo_pulled_data[1]
.sym 5465 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5466 w_rx_24_fifo_pulled_data[25]
.sym 5467 smi_ctrl_ins.int_cnt_24[4]
.sym 5468 w_rx_24_fifo_pulled_data[9]
.sym 5471 lvds_rx_24_inst.r_data[14]
.sym 5477 lvds_rx_24_inst.r_data[15]
.sym 5483 lvds_rx_24_inst.r_data[22]
.sym 5489 w_rx_24_fifo_pulled_data[11]
.sym 5490 smi_ctrl_ins.int_cnt_24[4]
.sym 5491 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5492 w_rx_24_fifo_pulled_data[27]
.sym 5497 lvds_rx_24_inst.r_data[25]
.sym 5501 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 5502 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 5503 w_rx_24_fifo_pulled_data[3]
.sym 5504 w_rx_24_fifo_pulled_data[19]
.sym 5505 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 5506 lvds_clock_$glb_clk
.sym 5509 w_rx_24_fifo_pulled_data[24]
.sym 5513 w_rx_24_fifo_pulled_data[25]
.sym 5521 w_soft_reset
.sym 5523 w_rx_24_fifo_data[22]
.sym 5524 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 5525 rx_24_fifo.rd_addr[3]
.sym 5528 w_rx_24_fifo_data[31]
.sym 5530 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 5532 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 5533 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 5535 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 5536 rx_24_fifo.wr_addr[6]
.sym 5537 w_rx_24_fifo_data[24]
.sym 5539 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 5540 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 5541 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 5542 i_smi_a3$SB_IO_IN
.sym 5543 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 5550 lvds_rx_09_inst.o_debug_state[0]
.sym 5560 w_rx_09_fifo_full
.sym 5572 lvds_rx_09_inst.o_debug_state[1]
.sym 5576 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 5624 lvds_rx_09_inst.o_debug_state[0]
.sym 5625 w_rx_09_fifo_full
.sym 5626 lvds_rx_09_inst.o_debug_state[1]
.sym 5628 lvds_rx_09_inst.r_push_SB_DFFESR_Q_E
.sym 5629 lvds_clock_$glb_clk
.sym 5630 w_soft_reset_$glb_sr
.sym 5632 w_rx_24_fifo_pulled_data[26]
.sym 5636 w_rx_24_fifo_pulled_data[27]
.sym 5644 lvds_rx_09_inst.o_debug_state[0]
.sym 5648 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 5650 rx_24_fifo.wr_addr[8]
.sym 5652 rx_24_fifo.wr_addr[6]
.sym 5654 rx_24_fifo.wr_addr[9]
.sym 5656 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 5658 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 5659 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 5660 rx_24_fifo.rd_addr[9]
.sym 5662 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 5663 w_rx_24_fifo_data[27]
.sym 5664 i_smi_a3$SB_IO_IN
.sym 5666 w_rx_24_fifo_pulled_data[3]
.sym 5673 lvds_rx_24_inst.r_data[1]
.sym 5674 lvds_rx_24_inst.r_data[26]
.sym 5675 lvds_rx_24_inst.r_data[10]
.sym 5676 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5679 w_lvds_rx_24_d1
.sym 5682 lvds_rx_24_inst.r_data[27]
.sym 5685 w_soft_reset
.sym 5698 lvds_rx_09_inst.o_debug_state[1]
.sym 5700 lvds_rx_09_inst.o_debug_state[0]
.sym 5705 w_soft_reset
.sym 5706 lvds_rx_09_inst.o_debug_state[0]
.sym 5707 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5708 lvds_rx_09_inst.o_debug_state[1]
.sym 5713 lvds_rx_24_inst.r_data[10]
.sym 5725 lvds_rx_24_inst.r_data[27]
.sym 5730 lvds_rx_24_inst.r_data[1]
.sym 5743 lvds_rx_24_inst.r_data[26]
.sym 5747 w_lvds_rx_24_d1
.sym 5751 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 5752 lvds_clock_$glb_clk
.sym 5755 w_rx_24_fifo_pulled_data[0]
.sym 5759 w_rx_24_fifo_pulled_data[1]
.sym 5766 w_rx_24_fifo_data[2]
.sym 5768 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 5769 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 5770 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 5771 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 5772 rx_24_fifo.rd_addr[9]
.sym 5773 w_soft_reset
.sym 5774 r_tx_data[1]
.sym 5775 rx_24_fifo.rd_addr[3]
.sym 5776 w_rx_24_fifo_data[6]
.sym 5779 lvds_rx_09_inst.o_debug_state[0]
.sym 5781 w_rx_24_fifo_pulled_data[1]
.sym 5785 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 5789 w_rx_24_fifo_pulled_data[17]
.sym 5797 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5800 lvds_rx_09_inst.r_phase_count[1]
.sym 5801 lvds_rx_09_inst.o_debug_state[0]
.sym 5804 lvds_rx_09_inst.o_debug_state[1]
.sym 5806 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E
.sym 5808 lvds_rx_09_inst.r_phase_count[0]
.sym 5809 lvds_rx_09_inst.o_debug_state[0]
.sym 5810 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 5812 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5814 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 5815 $PACKER_VCC_NET
.sym 5817 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5823 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5827 $nextpnr_ICESTORM_LC_12$O
.sym 5830 lvds_rx_09_inst.r_phase_count[0]
.sym 5833 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5835 $PACKER_VCC_NET
.sym 5836 lvds_rx_09_inst.r_phase_count[1]
.sym 5837 lvds_rx_09_inst.r_phase_count[0]
.sym 5840 $PACKER_VCC_NET
.sym 5841 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 5843 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 5846 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5847 lvds_rx_09_inst.o_debug_state[1]
.sym 5848 lvds_rx_09_inst.o_debug_state[0]
.sym 5849 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 5852 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 5853 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 5854 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5859 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 5864 lvds_rx_09_inst.o_debug_state[1]
.sym 5865 lvds_rx_09_inst.o_debug_state[0]
.sym 5866 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5867 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5870 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 5871 lvds_rx_09_inst.o_debug_state[1]
.sym 5872 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5873 lvds_rx_09_inst.o_debug_state[0]
.sym 5874 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E
.sym 5875 lvds_clock_$glb_clk
.sym 5876 w_soft_reset_$glb_sr
.sym 5878 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 5882 w_rx_24_fifo_pulled_data[3]
.sym 5890 rx_24_fifo.wr_addr[3]
.sym 5892 w_rx_24_fifo_data[29]
.sym 5894 rx_24_fifo.wr_addr[2]
.sym 5897 w_rx_24_fifo_full
.sym 5898 w_rx_24_fifo_data[28]
.sym 5901 $PACKER_VCC_NET
.sym 5912 w_rx_24_fifo_pulled_data[19]
.sym 5919 lvds_rx_09_inst.o_debug_state[1]
.sym 5920 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5923 w_lvds_rx_09_d0
.sym 5924 w_lvds_rx_09_d1
.sym 5927 w_soft_reset
.sym 5929 lvds_rx_24_inst.o_debug_state[0]
.sym 5931 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 5932 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5940 lvds_rx_09_inst.o_debug_state[0]
.sym 5941 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5943 lvds_rx_09_inst.o_debug_state[1]
.sym 5944 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5948 lvds_rx_09_inst.o_debug_state[0]
.sym 5951 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 5952 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 5953 w_soft_reset
.sym 5957 w_lvds_rx_09_d0
.sym 5958 lvds_rx_09_inst.o_debug_state[0]
.sym 5959 lvds_rx_09_inst.o_debug_state[1]
.sym 5960 w_lvds_rx_09_d1
.sym 5965 lvds_rx_24_inst.o_debug_state[0]
.sym 5966 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 5983 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 5987 w_lvds_rx_09_d1
.sym 5988 w_lvds_rx_09_d0
.sym 5989 lvds_rx_09_inst.o_debug_state[1]
.sym 5990 lvds_rx_09_inst.o_debug_state[0]
.sym 5997 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 5998 lvds_clock_$glb_clk
.sym 5999 w_soft_reset_$glb_sr
.sym 6001 w_rx_24_fifo_pulled_data[16]
.sym 6005 w_rx_24_fifo_pulled_data[17]
.sym 6012 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 6013 w_soft_reset
.sym 6014 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E
.sym 6015 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 6019 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 6020 rx_24_fifo.rd_addr[3]
.sym 6021 w_rx_24_fifo_data[26]
.sym 6025 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 6026 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 6028 lvds_rx_24_inst.o_debug_state[1]
.sym 6030 w_rx_24_fifo_data[11]
.sym 6033 i_smi_a3$SB_IO_IN
.sym 6034 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 6035 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 6044 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 6047 lvds_rx_24_inst.o_debug_state[1]
.sym 6052 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 6058 w_lvds_rx_24_d0
.sym 6059 w_rx_24_fifo_data[9]
.sym 6060 lvds_rx_24_inst.o_debug_state[0]
.sym 6068 w_lvds_rx_24_d1
.sym 6069 w_rx_24_fifo_data[8]
.sym 6076 w_rx_24_fifo_data[9]
.sym 6092 lvds_rx_24_inst.o_debug_state[0]
.sym 6093 w_lvds_rx_24_d1
.sym 6094 w_lvds_rx_24_d0
.sym 6095 lvds_rx_24_inst.o_debug_state[1]
.sym 6101 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 6106 w_rx_24_fifo_data[8]
.sym 6110 w_lvds_rx_24_d1
.sym 6111 lvds_rx_24_inst.o_debug_state[0]
.sym 6112 lvds_rx_24_inst.o_debug_state[1]
.sym 6113 w_lvds_rx_24_d0
.sym 6120 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 6121 lvds_clock_$glb_clk
.sym 6122 w_soft_reset_$glb_sr
.sym 6124 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 6128 w_rx_24_fifo_pulled_data[19]
.sym 6137 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 6138 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E
.sym 6139 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 6141 rx_24_fifo.wr_addr[8]
.sym 6143 lvds_rx_24_inst.o_debug_state[0]
.sym 6145 rx_24_fifo.wr_addr[9]
.sym 6148 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 6151 i_smi_a3$SB_IO_IN
.sym 6153 rx_24_fifo.rd_addr[9]
.sym 6155 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6255 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 6256 rx_24_fifo.rd_addr[3]
.sym 6258 rx_24_fifo.rd_addr[8]
.sym 6262 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 6264 w_rx_24_fifo_data[10]
.sym 6265 rx_24_fifo.rd_addr[6]
.sym 6273 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6312 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 w_rx_09_fifo_data[8]
.sym 6347 w_rx_09_fifo_data[11]
.sym 6348 w_rx_09_fifo_data[15]
.sym 6349 w_rx_09_fifo_data[9]
.sym 6350 w_rx_09_fifo_data[12]
.sym 6351 w_rx_09_fifo_data[13]
.sym 6352 w_rx_09_fifo_data[10]
.sym 6353 w_rx_09_fifo_data[14]
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6386 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6388 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6393 rx_09_fifo.wr_addr[9]
.sym 6395 rx_09_fifo.wr_addr[4]
.sym 6396 rx_09_fifo.wr_addr[3]
.sym 6397 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6398 rx_09_fifo.wr_addr[7]
.sym 6402 w_rx_09_fifo_data[8]
.sym 6404 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6407 rx_09_fifo.wr_addr[5]
.sym 6408 rx_09_fifo.wr_addr[6]
.sym 6413 w_rx_09_fifo_data[9]
.sym 6414 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6415 $PACKER_VCC_NET
.sym 6422 lvds_rx_09_inst.r_data[8]
.sym 6423 lvds_rx_09_inst.r_data[14]
.sym 6426 lvds_rx_09_inst.r_data[6]
.sym 6427 lvds_rx_09_inst.r_data[12]
.sym 6428 lvds_rx_09_inst.r_data[16]
.sym 6429 lvds_rx_09_inst.r_data[10]
.sym 6438 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6439 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6441 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6442 rx_09_fifo.wr_addr[3]
.sym 6443 rx_09_fifo.wr_addr[4]
.sym 6444 rx_09_fifo.wr_addr[5]
.sym 6445 rx_09_fifo.wr_addr[6]
.sym 6446 rx_09_fifo.wr_addr[7]
.sym 6447 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6448 rx_09_fifo.wr_addr[9]
.sym 6449 lvds_clock_$glb_clk
.sym 6450 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6452 w_rx_09_fifo_data[8]
.sym 6456 w_rx_09_fifo_data[9]
.sym 6459 $PACKER_VCC_NET
.sym 6465 rx_09_fifo.wr_addr[4]
.sym 6466 rx_09_fifo.wr_addr[3]
.sym 6467 rx_09_fifo.rd_addr[7]
.sym 6468 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6469 rx_09_fifo.rd_addr[3]
.sym 6470 rx_09_fifo.wr_addr[7]
.sym 6471 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6473 rx_09_fifo.rd_addr[5]
.sym 6474 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6478 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6482 w_rx_09_fifo_data[14]
.sym 6496 w_rx_09_fifo_pulled_data[17]
.sym 6500 w_rx_09_fifo_pulled_data[18]
.sym 6504 w_rx_09_fifo_data[11]
.sym 6505 w_rx_09_fifo_pulled_data[16]
.sym 6508 rx_09_fifo.wr_addr[6]
.sym 6509 rx_09_fifo.wr_addr[3]
.sym 6514 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6515 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6516 $PACKER_VCC_NET
.sym 6522 w_smi_data_output[6]
.sym 6528 rx_09_fifo.rd_addr[6]
.sym 6534 w_rx_09_fifo_data[10]
.sym 6535 rx_09_fifo.rd_addr[7]
.sym 6536 rx_09_fifo.rd_addr[9]
.sym 6537 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 6538 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6539 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6541 rx_09_fifo.rd_addr[8]
.sym 6542 rx_09_fifo.rd_addr[3]
.sym 6543 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 6548 $PACKER_VCC_NET
.sym 6553 rx_09_fifo.rd_addr[4]
.sym 6554 rx_09_fifo.rd_addr[5]
.sym 6559 w_rx_09_fifo_data[11]
.sym 6562 w_rx_09_fifo_data[16]
.sym 6564 $PACKER_VCC_NET
.sym 6566 w_rx_09_fifo_data[18]
.sym 6576 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 6577 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6579 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 6580 rx_09_fifo.rd_addr[3]
.sym 6581 rx_09_fifo.rd_addr[4]
.sym 6582 rx_09_fifo.rd_addr[5]
.sym 6583 rx_09_fifo.rd_addr[6]
.sym 6584 rx_09_fifo.rd_addr[7]
.sym 6585 rx_09_fifo.rd_addr[8]
.sym 6586 rx_09_fifo.rd_addr[9]
.sym 6587 r_counter_$glb_clk
.sym 6588 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6589 $PACKER_VCC_NET
.sym 6593 w_rx_09_fifo_data[11]
.sym 6597 w_rx_09_fifo_data[10]
.sym 6602 rx_09_fifo.rd_addr[6]
.sym 6603 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 6604 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6607 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6611 rx_09_fifo.rd_addr[7]
.sym 6612 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 6613 rx_09_fifo.wr_addr[9]
.sym 6614 lvds_rx_09_inst.r_data[4]
.sym 6619 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6621 w_rx_09_fifo_pulled_data[19]
.sym 6622 lvds_rx_09_inst.r_data[16]
.sym 6630 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6634 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6635 rx_09_fifo.wr_addr[7]
.sym 6636 w_rx_09_fifo_data[17]
.sym 6639 w_rx_09_fifo_data[16]
.sym 6640 rx_09_fifo.wr_addr[5]
.sym 6641 rx_09_fifo.wr_addr[4]
.sym 6648 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6652 rx_09_fifo.wr_addr[6]
.sym 6653 rx_09_fifo.wr_addr[3]
.sym 6654 rx_09_fifo.wr_addr[9]
.sym 6657 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6658 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6659 $PACKER_VCC_NET
.sym 6662 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 6663 lvds_rx_09_inst.r_data[20]
.sym 6664 lvds_rx_09_inst.r_data[22]
.sym 6665 lvds_rx_09_inst.r_data[24]
.sym 6666 lvds_rx_09_inst.r_data[18]
.sym 6667 lvds_rx_09_inst.r_data[29]
.sym 6668 lvds_rx_09_inst.r_data[4]
.sym 6669 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 6678 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6679 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6681 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6687 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6688 rx_09_fifo.wr_addr[9]
.sym 6689 lvds_clock_$glb_clk
.sym 6690 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6692 w_rx_09_fifo_data[16]
.sym 6696 w_rx_09_fifo_data[17]
.sym 6699 $PACKER_VCC_NET
.sym 6704 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6709 rx_09_fifo.wr_addr[4]
.sym 6713 w_rx_09_fifo_push
.sym 6714 rx_09_fifo.rd_addr[5]
.sym 6715 w_rx_09_fifo_data[16]
.sym 6716 $PACKER_VCC_NET
.sym 6721 rx_09_fifo.rd_addr[9]
.sym 6725 rx_09_fifo.rd_addr[8]
.sym 6727 rx_09_fifo.rd_addr[9]
.sym 6732 rx_09_fifo.rd_addr[6]
.sym 6733 rx_09_fifo.rd_addr[9]
.sym 6736 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 6738 w_rx_09_fifo_data[18]
.sym 6740 rx_09_fifo.rd_addr[7]
.sym 6741 rx_09_fifo.rd_addr[4]
.sym 6742 rx_09_fifo.rd_addr[5]
.sym 6743 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6744 rx_09_fifo.rd_addr[3]
.sym 6745 $PACKER_VCC_NET
.sym 6746 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6748 rx_09_fifo.rd_addr[8]
.sym 6757 w_rx_09_fifo_data[19]
.sym 6763 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 6765 smi_ctrl_ins.int_cnt_09[3]
.sym 6766 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6767 smi_ctrl_ins.int_cnt_09[4]
.sym 6768 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 6770 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 6771 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 6780 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 6781 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6783 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 rx_09_fifo.rd_addr[5]
.sym 6787 rx_09_fifo.rd_addr[6]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6789 rx_09_fifo.rd_addr[8]
.sym 6790 rx_09_fifo.rd_addr[9]
.sym 6791 r_counter_$glb_clk
.sym 6792 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6793 $PACKER_VCC_NET
.sym 6797 w_rx_09_fifo_data[19]
.sym 6801 w_rx_09_fifo_data[18]
.sym 6806 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 6807 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6808 w_rx_09_fifo_push
.sym 6809 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6810 w_rx_09_fifo_data[26]
.sym 6811 rx_09_fifo.wr_addr[7]
.sym 6813 $PACKER_VCC_NET
.sym 6815 rx_09_fifo.wr_addr[5]
.sym 6816 rx_09_fifo.rd_addr[6]
.sym 6817 rx_09_fifo.rd_addr[4]
.sym 6820 w_rx_09_fifo_pulled_data[17]
.sym 6821 w_rx_09_fifo_pulled_data[18]
.sym 6824 w_rx_09_fifo_pulled_data[16]
.sym 6826 lvds_rx_09_inst.r_data[4]
.sym 6834 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6836 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6837 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6840 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6842 rx_09_fifo.wr_addr[9]
.sym 6843 rx_09_fifo.wr_addr[4]
.sym 6844 rx_09_fifo.wr_addr[7]
.sym 6846 rx_09_fifo.wr_addr[3]
.sym 6852 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6854 $PACKER_VCC_NET
.sym 6856 rx_09_fifo.wr_addr[6]
.sym 6859 w_rx_09_fifo_data[0]
.sym 6862 rx_09_fifo.wr_addr[5]
.sym 6863 w_rx_09_fifo_data[1]
.sym 6866 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 6867 w_rx_09_fifo_data[6]
.sym 6869 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 6871 w_rx_09_fifo_data[4]
.sym 6872 w_rx_09_fifo_data[24]
.sym 6873 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 6882 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 6883 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 6885 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6886 rx_09_fifo.wr_addr[3]
.sym 6887 rx_09_fifo.wr_addr[4]
.sym 6888 rx_09_fifo.wr_addr[5]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 rx_09_fifo.wr_addr[7]
.sym 6891 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6892 rx_09_fifo.wr_addr[9]
.sym 6893 lvds_clock_$glb_clk
.sym 6894 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6896 w_rx_09_fifo_data[0]
.sym 6900 w_rx_09_fifo_data[1]
.sym 6903 $PACKER_VCC_NET
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6909 rx_09_fifo.wr_addr[4]
.sym 6910 rx_09_fifo.wr_addr[7]
.sym 6911 smi_ctrl_ins.int_cnt_09[4]
.sym 6912 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 6914 rx_09_fifo.wr_addr[3]
.sym 6916 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 6917 smi_ctrl_ins.int_cnt_09[3]
.sym 6918 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 6919 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 6920 smi_ctrl_ins.soe_and_reset
.sym 6922 rx_09_fifo.wr_addr[6]
.sym 6923 rx_09_fifo.wr_addr[3]
.sym 6924 smi_ctrl_ins.soe_and_reset
.sym 6925 $PACKER_VCC_NET
.sym 6929 $PACKER_VCC_NET
.sym 6930 w_rx_09_fifo_pulled_data[3]
.sym 6931 w_rx_09_fifo_data[6]
.sym 6936 rx_09_fifo.rd_addr[6]
.sym 6937 rx_09_fifo.rd_addr[3]
.sym 6938 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 6940 $PACKER_VCC_NET
.sym 6941 rx_09_fifo.rd_addr[5]
.sym 6943 rx_09_fifo.rd_addr[7]
.sym 6945 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 6946 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6947 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6948 rx_09_fifo.rd_addr[9]
.sym 6949 w_rx_09_fifo_data[2]
.sym 6951 w_rx_09_fifo_data[3]
.sym 6952 rx_09_fifo.rd_addr[8]
.sym 6961 rx_09_fifo.rd_addr[4]
.sym 6969 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 6970 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 6971 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 6972 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 6973 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 6974 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 6975 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 6984 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 6985 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 6987 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 6988 rx_09_fifo.rd_addr[3]
.sym 6989 rx_09_fifo.rd_addr[4]
.sym 6990 rx_09_fifo.rd_addr[5]
.sym 6991 rx_09_fifo.rd_addr[6]
.sym 6992 rx_09_fifo.rd_addr[7]
.sym 6993 rx_09_fifo.rd_addr[8]
.sym 6994 rx_09_fifo.rd_addr[9]
.sym 6995 r_counter_$glb_clk
.sym 6996 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 6997 $PACKER_VCC_NET
.sym 7001 w_rx_09_fifo_data[3]
.sym 7005 w_rx_09_fifo_data[2]
.sym 7010 rx_09_fifo.rd_addr[6]
.sym 7011 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 7013 i_smi_a1$SB_IO_IN
.sym 7015 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 7017 rx_09_fifo.wr_addr[9]
.sym 7019 rx_09_fifo.rd_addr[7]
.sym 7020 i_smi_a3$SB_IO_IN
.sym 7021 lvds_rx_09_inst.r_data[2]
.sym 7024 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 7029 w_rx_09_fifo_pulled_data[2]
.sym 7032 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 7040 rx_09_fifo.wr_addr[4]
.sym 7042 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7044 w_rx_09_fifo_data[24]
.sym 7046 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7049 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 7050 rx_09_fifo.wr_addr[5]
.sym 7051 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 7052 rx_09_fifo.wr_addr[7]
.sym 7054 w_rx_09_fifo_data[25]
.sym 7060 rx_09_fifo.wr_addr[6]
.sym 7061 rx_09_fifo.wr_addr[3]
.sym 7062 rx_09_fifo.wr_addr[9]
.sym 7065 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7067 $PACKER_VCC_NET
.sym 7070 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 7071 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 7072 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 7073 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 7074 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 7075 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 7076 smi_ctrl_ins.int_cnt_24[4]
.sym 7077 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 7086 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 7087 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7089 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 7090 rx_09_fifo.wr_addr[3]
.sym 7091 rx_09_fifo.wr_addr[4]
.sym 7092 rx_09_fifo.wr_addr[5]
.sym 7093 rx_09_fifo.wr_addr[6]
.sym 7094 rx_09_fifo.wr_addr[7]
.sym 7095 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 7096 rx_09_fifo.wr_addr[9]
.sym 7097 lvds_clock_$glb_clk
.sym 7098 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7100 w_rx_09_fifo_data[24]
.sym 7104 w_rx_09_fifo_data[25]
.sym 7107 $PACKER_VCC_NET
.sym 7114 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 7116 rx_09_fifo.wr_addr[4]
.sym 7117 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 7119 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 7122 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7123 w_rx_09_fifo_full
.sym 7124 $PACKER_VCC_NET
.sym 7126 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 7127 w_rx_24_fifo_pulled_data[0]
.sym 7131 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 7133 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7140 w_rx_09_fifo_data[26]
.sym 7142 rx_09_fifo.rd_addr[6]
.sym 7143 rx_09_fifo.rd_addr[3]
.sym 7144 rx_09_fifo.rd_addr[4]
.sym 7145 rx_09_fifo.rd_addr[5]
.sym 7146 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 7148 rx_09_fifo.rd_addr[9]
.sym 7149 rx_09_fifo.rd_addr[8]
.sym 7150 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7151 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 7154 rx_09_fifo.rd_addr[7]
.sym 7155 w_rx_09_fifo_data[27]
.sym 7165 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 7169 $PACKER_VCC_NET
.sym 7172 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 7173 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 7174 w_rx_24_fifo_data[14]
.sym 7175 w_rx_24_fifo_data[23]
.sym 7176 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 7178 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 7179 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 7188 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 7189 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 7191 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 7192 rx_09_fifo.rd_addr[3]
.sym 7193 rx_09_fifo.rd_addr[4]
.sym 7194 rx_09_fifo.rd_addr[5]
.sym 7195 rx_09_fifo.rd_addr[6]
.sym 7196 rx_09_fifo.rd_addr[7]
.sym 7197 rx_09_fifo.rd_addr[8]
.sym 7198 rx_09_fifo.rd_addr[9]
.sym 7199 r_counter_$glb_clk
.sym 7200 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 7201 $PACKER_VCC_NET
.sym 7205 w_rx_09_fifo_data[27]
.sym 7209 w_rx_09_fifo_data[26]
.sym 7214 rx_09_fifo.rd_addr[9]
.sym 7215 smi_ctrl_ins.int_cnt_24[4]
.sym 7217 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 7222 rx_09_fifo.rd_addr[7]
.sym 7226 $PACKER_VCC_NET
.sym 7228 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7230 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 7235 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7236 w_rx_24_fifo_pulled_data[16]
.sym 7243 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7244 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 7245 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7246 rx_24_fifo.wr_addr[8]
.sym 7248 rx_24_fifo.wr_addr[2]
.sym 7253 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7254 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 7255 rx_24_fifo.wr_addr[6]
.sym 7260 w_rx_24_fifo_data[16]
.sym 7262 $PACKER_VCC_NET
.sym 7268 rx_24_fifo.wr_addr[3]
.sym 7269 w_rx_24_fifo_data[17]
.sym 7270 rx_24_fifo.wr_addr[9]
.sym 7271 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7274 w_rx_24_fifo_data[7]
.sym 7276 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 7277 w_rx_24_fifo_data[5]
.sym 7278 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 7279 w_rx_24_fifo_data[30]
.sym 7280 rx_24_fifo.rd_addr[6]
.sym 7281 w_rx_24_fifo_data[31]
.sym 7290 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7291 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7293 rx_24_fifo.wr_addr[2]
.sym 7294 rx_24_fifo.wr_addr[3]
.sym 7295 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 7296 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7297 rx_24_fifo.wr_addr[6]
.sym 7298 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 7299 rx_24_fifo.wr_addr[8]
.sym 7300 rx_24_fifo.wr_addr[9]
.sym 7301 lvds_clock_$glb_clk
.sym 7302 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7304 w_rx_24_fifo_data[16]
.sym 7308 w_rx_24_fifo_data[17]
.sym 7311 $PACKER_VCC_NET
.sym 7312 rx_24_fifo.rd_addr[6]
.sym 7315 rx_24_fifo.rd_addr[6]
.sym 7316 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 7317 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 7318 lvds_rx_24_inst.r_data[21]
.sym 7320 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7321 i_smi_a1$SB_IO_IN
.sym 7322 i_smi_a3$SB_IO_IN
.sym 7323 rx_24_fifo.wr_addr[6]
.sym 7327 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7328 $PACKER_VCC_NET
.sym 7329 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7330 w_rx_24_fifo_pulled_data[26]
.sym 7337 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7338 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 7339 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7344 rx_24_fifo.rd_addr[8]
.sym 7346 w_rx_24_fifo_data[19]
.sym 7350 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 7351 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 7354 rx_24_fifo.rd_addr[9]
.sym 7355 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 7357 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 7358 rx_24_fifo.rd_addr[3]
.sym 7364 $PACKER_VCC_NET
.sym 7365 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7366 rx_24_fifo.rd_addr[6]
.sym 7369 w_rx_24_fifo_data[18]
.sym 7370 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 7373 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 7377 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 7378 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 7379 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 7380 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 7381 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 7382 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 7383 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 7392 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 7393 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 7395 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 7396 rx_24_fifo.rd_addr[3]
.sym 7397 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 7398 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7399 rx_24_fifo.rd_addr[6]
.sym 7400 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 7401 rx_24_fifo.rd_addr[8]
.sym 7402 rx_24_fifo.rd_addr[9]
.sym 7403 r_counter_$glb_clk
.sym 7404 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 7405 $PACKER_VCC_NET
.sym 7409 w_rx_24_fifo_data[19]
.sym 7413 w_rx_24_fifo_data[18]
.sym 7420 rx_24_fifo.rd_addr[9]
.sym 7422 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 7424 lvds_rx_24_inst.r_data[29]
.sym 7425 lvds_rx_24_inst.r_data[3]
.sym 7426 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 7428 rx_24_fifo.rd_addr[8]
.sym 7430 rx_24_fifo.rd_addr[6]
.sym 7431 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 7433 rx_24_fifo.wr_addr[3]
.sym 7434 lvds_rx_24_inst.r_data[28]
.sym 7435 rx_24_fifo.wr_addr[2]
.sym 7437 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 7438 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 7440 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 7441 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 7446 rx_24_fifo.wr_addr[8]
.sym 7448 rx_24_fifo.wr_addr[6]
.sym 7450 rx_24_fifo.wr_addr[2]
.sym 7452 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 7456 rx_24_fifo.wr_addr[3]
.sym 7457 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7458 rx_24_fifo.wr_addr[9]
.sym 7462 w_rx_24_fifo_data[0]
.sym 7463 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7466 $PACKER_VCC_NET
.sym 7470 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 7474 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7475 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7477 w_rx_24_fifo_data[1]
.sym 7478 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 7479 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 7480 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 7481 r_tx_data[3]
.sym 7482 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 7483 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7484 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 7485 r_tx_data[1]
.sym 7494 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7495 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7497 rx_24_fifo.wr_addr[2]
.sym 7498 rx_24_fifo.wr_addr[3]
.sym 7499 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 7500 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7501 rx_24_fifo.wr_addr[6]
.sym 7502 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 7503 rx_24_fifo.wr_addr[8]
.sym 7504 rx_24_fifo.wr_addr[9]
.sym 7505 lvds_clock_$glb_clk
.sym 7506 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7508 w_rx_24_fifo_data[0]
.sym 7512 w_rx_24_fifo_data[1]
.sym 7515 $PACKER_VCC_NET
.sym 7520 lvds_rx_09_inst.o_debug_state[0]
.sym 7524 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 7533 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 7534 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 7536 rx_24_fifo.rd_addr[8]
.sym 7539 w_rx_24_fifo_pulled_data[0]
.sym 7541 $PACKER_VCC_NET
.sym 7542 rx_24_fifo.rd_addr[8]
.sym 7548 rx_24_fifo.rd_addr[8]
.sym 7549 rx_24_fifo.rd_addr[9]
.sym 7552 w_rx_24_fifo_data[3]
.sym 7553 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7555 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 7558 rx_24_fifo.rd_addr[3]
.sym 7559 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 7561 w_rx_24_fifo_data[2]
.sym 7562 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 7564 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 7568 rx_24_fifo.rd_addr[6]
.sym 7570 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 7575 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 7577 $PACKER_VCC_NET
.sym 7581 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 7582 w_rx_24_fifo_push
.sym 7585 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 7586 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 7587 w_rx_24_fifo_full
.sym 7596 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 7597 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 7599 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 7600 rx_24_fifo.rd_addr[3]
.sym 7601 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 7602 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7603 rx_24_fifo.rd_addr[6]
.sym 7604 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 7605 rx_24_fifo.rd_addr[8]
.sym 7606 rx_24_fifo.rd_addr[9]
.sym 7607 r_counter_$glb_clk
.sym 7608 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 7609 $PACKER_VCC_NET
.sym 7613 w_rx_24_fifo_data[3]
.sym 7617 w_rx_24_fifo_data[2]
.sym 7619 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7622 w_soft_reset
.sym 7623 $PACKER_VCC_NET
.sym 7624 lvds_rx_24_inst.r_data[11]
.sym 7627 w_tx_data_smi[1]
.sym 7631 w_tx_data_smi[3]
.sym 7634 $PACKER_VCC_NET
.sym 7636 w_rx_24_fifo_pulled_data[16]
.sym 7637 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 7638 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7640 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7650 rx_24_fifo.wr_addr[6]
.sym 7651 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7652 rx_24_fifo.wr_addr[8]
.sym 7654 w_rx_24_fifo_data[24]
.sym 7656 rx_24_fifo.wr_addr[2]
.sym 7658 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 7659 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 7660 rx_24_fifo.wr_addr[9]
.sym 7662 rx_24_fifo.wr_addr[3]
.sym 7666 w_rx_24_fifo_data[25]
.sym 7670 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7674 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7677 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7679 $PACKER_VCC_NET
.sym 7682 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7683 rx_24_fifo.wr_addr[3]
.sym 7685 rx_24_fifo.wr_addr[2]
.sym 7686 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7698 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7699 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7701 rx_24_fifo.wr_addr[2]
.sym 7702 rx_24_fifo.wr_addr[3]
.sym 7703 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 7704 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7705 rx_24_fifo.wr_addr[6]
.sym 7706 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 7707 rx_24_fifo.wr_addr[8]
.sym 7708 rx_24_fifo.wr_addr[9]
.sym 7709 lvds_clock_$glb_clk
.sym 7710 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7712 w_rx_24_fifo_data[24]
.sym 7716 w_rx_24_fifo_data[25]
.sym 7719 $PACKER_VCC_NET
.sym 7724 rx_24_fifo.wr_addr[6]
.sym 7726 rx_24_fifo.wr_addr[8]
.sym 7728 rx_24_fifo.wr_addr[9]
.sym 7730 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7731 lvds_rx_24_inst.o_debug_state[1]
.sym 7734 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 7736 $PACKER_VCC_NET
.sym 7737 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7738 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 7743 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7752 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 7754 w_rx_24_fifo_data[26]
.sym 7755 rx_24_fifo.rd_addr[3]
.sym 7758 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 7760 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 7761 w_rx_24_fifo_data[27]
.sym 7762 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 7763 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 7764 rx_24_fifo.rd_addr[9]
.sym 7765 rx_24_fifo.rd_addr[8]
.sym 7772 $PACKER_VCC_NET
.sym 7775 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7781 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 7783 rx_24_fifo.rd_addr[6]
.sym 7785 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 7791 lvds_rx_24_inst.r_push
.sym 7800 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 7801 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 7803 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 7804 rx_24_fifo.rd_addr[3]
.sym 7805 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 7806 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7807 rx_24_fifo.rd_addr[6]
.sym 7808 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 7809 rx_24_fifo.rd_addr[8]
.sym 7810 rx_24_fifo.rd_addr[9]
.sym 7811 r_counter_$glb_clk
.sym 7812 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 7813 $PACKER_VCC_NET
.sym 7817 w_rx_24_fifo_data[27]
.sym 7821 w_rx_24_fifo_data[26]
.sym 7826 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 7833 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7845 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 7854 w_rx_24_fifo_data[9]
.sym 7855 rx_24_fifo.wr_addr[3]
.sym 7858 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7859 rx_24_fifo.wr_addr[9]
.sym 7861 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7862 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7863 rx_24_fifo.wr_addr[8]
.sym 7865 rx_24_fifo.wr_addr[2]
.sym 7867 w_rx_24_fifo_data[8]
.sym 7869 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 7870 rx_24_fifo.wr_addr[6]
.sym 7874 $PACKER_VCC_NET
.sym 7875 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 7881 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7902 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 7903 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 7905 rx_24_fifo.wr_addr[2]
.sym 7906 rx_24_fifo.wr_addr[3]
.sym 7907 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 7908 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 7909 rx_24_fifo.wr_addr[6]
.sym 7910 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 7911 rx_24_fifo.wr_addr[8]
.sym 7912 rx_24_fifo.wr_addr[9]
.sym 7913 lvds_clock_$glb_clk
.sym 7914 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 7916 w_rx_24_fifo_data[8]
.sym 7920 w_rx_24_fifo_data[9]
.sym 7923 $PACKER_VCC_NET
.sym 7936 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 7937 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 7946 o_shdn_rx_lna$SB_IO_OUT
.sym 7958 w_rx_24_fifo_data[11]
.sym 7959 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 7960 rx_24_fifo.rd_addr[6]
.sym 7962 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 7963 rx_24_fifo.rd_addr[3]
.sym 7968 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 7969 w_rx_24_fifo_data[10]
.sym 7970 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 7971 rx_24_fifo.rd_addr[8]
.sym 7976 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 7979 rx_24_fifo.rd_addr[9]
.sym 7981 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 7983 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 7985 $PACKER_VCC_NET
.sym 8000 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 8001 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 8003 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 8004 rx_24_fifo.rd_addr[3]
.sym 8005 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 8006 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 8007 rx_24_fifo.rd_addr[6]
.sym 8008 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 8009 rx_24_fifo.rd_addr[8]
.sym 8010 rx_24_fifo.rd_addr[9]
.sym 8011 r_counter_$glb_clk
.sym 8012 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 8013 $PACKER_VCC_NET
.sym 8017 w_rx_24_fifo_data[11]
.sym 8021 w_rx_24_fifo_data[10]
.sym 8047 $PACKER_VCC_NET
.sym 8093 w_smi_data_output[6]
.sym 8095 i_smi_a3$SB_IO_IN
.sym 8102 w_smi_data_output[6]
.sym 8114 i_smi_a3$SB_IO_IN
.sym 8120 lvds_rx_09_inst.r_data[13]
.sym 8123 lvds_rx_09_inst.r_data[9]
.sym 8124 lvds_rx_09_inst.r_data[11]
.sym 8142 $PACKER_VCC_NET
.sym 8164 lvds_rx_09_inst.r_data[6]
.sym 8165 lvds_rx_09_inst.r_data[12]
.sym 8167 lvds_rx_09_inst.r_data[10]
.sym 8168 lvds_rx_09_inst.r_data[8]
.sym 8176 lvds_rx_09_inst.r_data[7]
.sym 8178 lvds_rx_09_inst.r_data[13]
.sym 8182 lvds_rx_09_inst.r_data[11]
.sym 8189 lvds_rx_09_inst.r_data[9]
.sym 8195 lvds_rx_09_inst.r_data[6]
.sym 8200 lvds_rx_09_inst.r_data[9]
.sym 8205 lvds_rx_09_inst.r_data[13]
.sym 8214 lvds_rx_09_inst.r_data[7]
.sym 8218 lvds_rx_09_inst.r_data[10]
.sym 8224 lvds_rx_09_inst.r_data[11]
.sym 8230 lvds_rx_09_inst.r_data[8]
.sym 8235 lvds_rx_09_inst.r_data[12]
.sym 8239 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 8240 lvds_clock_$glb_clk
.sym 8246 lvds_rx_09_inst.r_data[7]
.sym 8250 lvds_rx_09_inst.r_data[26]
.sym 8252 lvds_rx_09_inst.r_data[28]
.sym 8253 lvds_rx_09_inst.r_data[5]
.sym 8254 w_rx_09_fifo_data[12]
.sym 8260 w_rx_09_fifo_data[13]
.sym 8262 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 8268 w_smi_data_output[6]
.sym 8284 w_rx_09_fifo_data[15]
.sym 8307 lvds_rx_09_inst.r_data[24]
.sym 8309 rx_09_fifo.wr_addr[4]
.sym 8327 lvds_rx_09_inst.r_data[6]
.sym 8328 lvds_rx_09_inst.r_data[12]
.sym 8330 lvds_rx_09_inst.r_data[10]
.sym 8339 lvds_rx_09_inst.r_data[8]
.sym 8340 lvds_rx_09_inst.r_data[14]
.sym 8351 lvds_rx_09_inst.r_data[4]
.sym 8358 lvds_rx_09_inst.r_data[6]
.sym 8364 lvds_rx_09_inst.r_data[12]
.sym 8381 lvds_rx_09_inst.r_data[4]
.sym 8388 lvds_rx_09_inst.r_data[10]
.sym 8395 lvds_rx_09_inst.r_data[14]
.sym 8401 lvds_rx_09_inst.r_data[8]
.sym 8402 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 8403 lvds_clock_$glb_clk
.sym 8404 w_soft_reset_$glb_sr
.sym 8406 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 8407 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 8408 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 8409 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 8410 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 8411 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 8412 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 8416 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8419 rx_09_fifo.rd_addr[9]
.sym 8422 w_rx_09_fifo_data[14]
.sym 8427 rx_09_fifo.rd_addr[8]
.sym 8433 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 8436 lvds_rx_09_inst.r_data[20]
.sym 8439 w_rx_09_fifo_data[20]
.sym 8455 lvds_rx_09_inst.r_data[14]
.sym 8460 lvds_rx_09_inst.r_data[16]
.sym 8465 $PACKER_VCC_NET
.sym 8491 lvds_rx_09_inst.r_data[14]
.sym 8504 $PACKER_VCC_NET
.sym 8518 lvds_rx_09_inst.r_data[16]
.sym 8525 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 8526 lvds_clock_$glb_clk
.sym 8528 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 8529 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 8530 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 8531 w_rx_09_fifo_data[20]
.sym 8532 w_rx_09_fifo_data[31]
.sym 8533 w_rx_09_fifo_data[26]
.sym 8534 w_rx_09_fifo_data[23]
.sym 8535 w_rx_09_fifo_data[7]
.sym 8539 w_rx_24_fifo_push
.sym 8548 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 8551 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 8558 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 8560 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 8570 smi_ctrl_ins.int_cnt_09[3]
.sym 8571 lvds_rx_09_inst.r_data[22]
.sym 8578 lvds_rx_09_inst.r_data[20]
.sym 8580 smi_ctrl_ins.int_cnt_09[4]
.sym 8581 lvds_rx_09_inst.r_data[16]
.sym 8586 w_rx_09_fifo_pulled_data[24]
.sym 8589 lvds_rx_09_inst.r_data[18]
.sym 8590 w_rx_09_fifo_pulled_data[9]
.sym 8592 lvds_rx_09_inst.r_data[2]
.sym 8594 w_rx_09_fifo_pulled_data[8]
.sym 8595 lvds_rx_09_inst.r_data[27]
.sym 8598 w_rx_09_fifo_pulled_data[25]
.sym 8602 smi_ctrl_ins.int_cnt_09[4]
.sym 8603 smi_ctrl_ins.int_cnt_09[3]
.sym 8604 w_rx_09_fifo_pulled_data[25]
.sym 8605 w_rx_09_fifo_pulled_data[9]
.sym 8611 lvds_rx_09_inst.r_data[18]
.sym 8614 lvds_rx_09_inst.r_data[20]
.sym 8621 lvds_rx_09_inst.r_data[22]
.sym 8629 lvds_rx_09_inst.r_data[16]
.sym 8634 lvds_rx_09_inst.r_data[27]
.sym 8641 lvds_rx_09_inst.r_data[2]
.sym 8644 smi_ctrl_ins.int_cnt_09[3]
.sym 8645 smi_ctrl_ins.int_cnt_09[4]
.sym 8646 w_rx_09_fifo_pulled_data[24]
.sym 8647 w_rx_09_fifo_pulled_data[8]
.sym 8648 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 8649 lvds_clock_$glb_clk
.sym 8650 w_soft_reset_$glb_sr
.sym 8653 w_smi_data_output[3]
.sym 8654 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8658 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8664 smi_ctrl_ins.soe_and_reset
.sym 8667 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 8668 rx_09_fifo.wr_addr[6]
.sym 8669 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8670 smi_ctrl_ins.soe_and_reset
.sym 8671 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 8673 rx_09_fifo.wr_addr[3]
.sym 8676 lvds_rx_09_inst.r_data[22]
.sym 8677 rx_24_fifo.wr_addr[6]
.sym 8682 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 8683 rx_24_fifo.wr_addr[8]
.sym 8685 smi_ctrl_ins.int_cnt_09[3]
.sym 8694 w_rx_09_fifo_push
.sym 8701 smi_ctrl_ins.int_cnt_09[3]
.sym 8706 w_rx_09_fifo_pulled_data[19]
.sym 8708 smi_ctrl_ins.soe_and_reset
.sym 8709 w_rx_09_fifo_pulled_data[10]
.sym 8711 smi_ctrl_ins.int_cnt_09[4]
.sym 8713 w_rx_09_fifo_pulled_data[27]
.sym 8714 w_rx_09_fifo_pulled_data[3]
.sym 8717 w_rx_09_fifo_pulled_data[26]
.sym 8719 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8721 w_rx_09_fifo_pulled_data[11]
.sym 8722 w_soft_reset
.sym 8734 smi_ctrl_ins.int_cnt_09[3]
.sym 8738 w_soft_reset
.sym 8739 w_rx_09_fifo_push
.sym 8744 smi_ctrl_ins.int_cnt_09[3]
.sym 8745 smi_ctrl_ins.int_cnt_09[4]
.sym 8749 smi_ctrl_ins.int_cnt_09[3]
.sym 8750 w_rx_09_fifo_pulled_data[10]
.sym 8751 w_rx_09_fifo_pulled_data[26]
.sym 8752 smi_ctrl_ins.int_cnt_09[4]
.sym 8761 w_rx_09_fifo_pulled_data[3]
.sym 8762 smi_ctrl_ins.int_cnt_09[4]
.sym 8763 smi_ctrl_ins.int_cnt_09[3]
.sym 8764 w_rx_09_fifo_pulled_data[19]
.sym 8767 smi_ctrl_ins.int_cnt_09[4]
.sym 8768 w_rx_09_fifo_pulled_data[11]
.sym 8769 w_rx_09_fifo_pulled_data[27]
.sym 8770 smi_ctrl_ins.int_cnt_09[3]
.sym 8771 smi_ctrl_ins.int_cnt_09_SB_DFFNESS_Q_E
.sym 8772 smi_ctrl_ins.soe_and_reset
.sym 8773 w_soft_reset_$glb_sr
.sym 8775 smi_ctrl_ins.r_fifo_09_pull_1
.sym 8776 i_smi_a2_SB_LUT4_I1_O
.sym 8781 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 8791 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 8794 smi_ctrl_ins.int_cnt_09[4]
.sym 8796 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 8799 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 8804 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8807 w_soft_reset
.sym 8808 w_soft_reset
.sym 8818 smi_ctrl_ins.int_cnt_09[4]
.sym 8819 lvds_rx_09_inst.r_data[2]
.sym 8822 w_rx_09_fifo_pulled_data[18]
.sym 8824 smi_ctrl_ins.int_cnt_09[3]
.sym 8825 w_rx_09_fifo_pulled_data[16]
.sym 8827 lvds_rx_09_inst.r_data[4]
.sym 8829 w_rx_09_fifo_pulled_data[17]
.sym 8836 lvds_rx_09_inst.r_data[22]
.sym 8840 w_rx_09_fifo_pulled_data[0]
.sym 8842 w_rx_09_fifo_pulled_data[2]
.sym 8844 w_rx_09_fifo_pulled_data[1]
.sym 8848 smi_ctrl_ins.int_cnt_09[3]
.sym 8849 smi_ctrl_ins.int_cnt_09[4]
.sym 8850 w_rx_09_fifo_pulled_data[1]
.sym 8851 w_rx_09_fifo_pulled_data[17]
.sym 8854 lvds_rx_09_inst.r_data[4]
.sym 8866 w_rx_09_fifo_pulled_data[18]
.sym 8867 smi_ctrl_ins.int_cnt_09[3]
.sym 8868 smi_ctrl_ins.int_cnt_09[4]
.sym 8869 w_rx_09_fifo_pulled_data[2]
.sym 8879 lvds_rx_09_inst.r_data[2]
.sym 8885 lvds_rx_09_inst.r_data[22]
.sym 8890 smi_ctrl_ins.int_cnt_09[4]
.sym 8891 smi_ctrl_ins.int_cnt_09[3]
.sym 8892 w_rx_09_fifo_pulled_data[16]
.sym 8893 w_rx_09_fifo_pulled_data[0]
.sym 8894 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 8895 lvds_clock_$glb_clk
.sym 8897 w_tx_data_smi[0]
.sym 8898 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 8901 w_tx_data_smi[2]
.sym 8908 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 8909 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 8914 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 8917 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 8919 $PACKER_VCC_NET
.sym 8920 i_smi_a2_SB_LUT4_I1_O
.sym 8921 rx_24_fifo.wr_addr[9]
.sym 8922 rx_24_fifo.wr_addr[3]
.sym 8923 w_rx_24_fifo_empty
.sym 8925 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_1_O
.sym 8927 i_smi_a2$SB_IO_IN
.sym 8931 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 8946 rx_24_fifo.wr_addr[3]
.sym 8949 rx_24_fifo.wr_addr[6]
.sym 8952 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 8955 rx_24_fifo.wr_addr[8]
.sym 8961 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8963 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 8964 rx_24_fifo.wr_addr[2]
.sym 8966 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 8969 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8970 $nextpnr_ICESTORM_LC_10$O
.sym 8972 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8976 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 8979 rx_24_fifo.wr_addr[2]
.sym 8980 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 8982 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 8984 rx_24_fifo.wr_addr[3]
.sym 8986 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 8988 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 8991 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 8992 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 8994 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 8996 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 8998 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 9000 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 9002 rx_24_fifo.wr_addr[6]
.sym 9004 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 9006 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 9009 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 9010 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 9012 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 9015 rx_24_fifo.wr_addr[8]
.sym 9016 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 9020 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_1_O
.sym 9021 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O[2]
.sym 9022 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O[3]
.sym 9023 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9024 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 9025 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 9026 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 9027 w_rx_24_fifo_empty
.sym 9039 w_tx_data_smi[0]
.sym 9044 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9047 rx_24_fifo.rd_addr[9]
.sym 9048 smi_ctrl_ins.int_cnt_24[4]
.sym 9049 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 9050 rx_24_fifo.wr_addr[2]
.sym 9052 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 9053 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_1_O
.sym 9055 w_rx_24_fifo_data[23]
.sym 9056 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 9061 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 9063 rx_24_fifo.rd_addr[9]
.sym 9065 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 9067 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 9068 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 9070 smi_ctrl_ins.soe_and_reset
.sym 9071 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 9072 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 9073 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9074 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 9075 smi_ctrl_ins.int_cnt_24[4]
.sym 9080 rx_24_fifo.rd_addr[3]
.sym 9081 rx_24_fifo.wr_addr[9]
.sym 9082 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9084 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 9085 rx_24_fifo.rd_addr[8]
.sym 9086 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 9088 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 9089 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 9091 rx_24_fifo.rd_addr[6]
.sym 9092 w_rx_24_fifo_push
.sym 9093 $nextpnr_ICESTORM_LC_11$I3
.sym 9096 rx_24_fifo.wr_addr[9]
.sym 9097 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 9103 $nextpnr_ICESTORM_LC_11$I3
.sym 9106 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 9107 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 9108 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 9109 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 9112 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 9113 w_rx_24_fifo_push
.sym 9114 rx_24_fifo.rd_addr[3]
.sym 9115 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 9119 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9124 rx_24_fifo.rd_addr[8]
.sym 9125 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 9126 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 9127 rx_24_fifo.rd_addr[9]
.sym 9131 smi_ctrl_ins.int_cnt_24[4]
.sym 9133 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9136 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9137 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 9138 rx_24_fifo.rd_addr[6]
.sym 9139 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 9140 smi_ctrl_ins.int_cnt_24_SB_DFFNESS_Q_E
.sym 9141 smi_ctrl_ins.soe_and_reset
.sym 9142 w_soft_reset_$glb_sr
.sym 9145 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9146 rx_24_fifo.rd_addr[3]
.sym 9147 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 9148 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9149 rx_24_fifo.rd_addr[6]
.sym 9150 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 9151 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9158 $PACKER_VCC_NET
.sym 9160 w_rx_24_fifo_empty
.sym 9161 w_rx_09_fifo_data[6]
.sym 9162 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 9165 $PACKER_VCC_NET
.sym 9168 rx_24_fifo.wr_addr[6]
.sym 9171 rx_24_fifo.rd_addr[8]
.sym 9172 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9173 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 9178 w_rx_24_fifo_data[5]
.sym 9185 i_smi_a3$SB_IO_IN
.sym 9186 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9187 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 9188 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9190 i_smi_a1$SB_IO_IN
.sym 9191 w_rx_24_fifo_pulled_data[0]
.sym 9193 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 9194 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 9196 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9197 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9198 smi_ctrl_ins.int_cnt_24[4]
.sym 9199 lvds_rx_24_inst.r_data[21]
.sym 9202 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9203 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9205 i_smi_a2$SB_IO_IN
.sym 9206 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 9209 w_rx_24_fifo_pulled_data[10]
.sym 9210 lvds_rx_24_inst.r_data[12]
.sym 9211 w_rx_24_fifo_pulled_data[16]
.sym 9213 w_soft_reset
.sym 9214 w_rx_24_fifo_pulled_data[26]
.sym 9217 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9218 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 9219 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 9220 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 9223 w_rx_24_fifo_pulled_data[26]
.sym 9224 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9225 smi_ctrl_ins.int_cnt_24[4]
.sym 9226 w_rx_24_fifo_pulled_data[10]
.sym 9232 lvds_rx_24_inst.r_data[12]
.sym 9238 lvds_rx_24_inst.r_data[21]
.sym 9241 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 9242 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9243 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 9244 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 9253 w_rx_24_fifo_pulled_data[16]
.sym 9254 w_rx_24_fifo_pulled_data[0]
.sym 9255 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 9256 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9259 i_smi_a2$SB_IO_IN
.sym 9260 i_smi_a1$SB_IO_IN
.sym 9261 i_smi_a3$SB_IO_IN
.sym 9262 w_soft_reset
.sym 9263 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 9264 lvds_clock_$glb_clk
.sym 9266 rx_24_fifo.rd_addr[8]
.sym 9267 rx_24_fifo.rd_addr[9]
.sym 9268 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 9271 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 9272 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 9273 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 9275 w_cs[3]
.sym 9278 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9279 rx_24_fifo.rd_addr[6]
.sym 9283 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 9288 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 9290 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9291 w_rx_24_fifo_data[14]
.sym 9292 rx_24_fifo.rd_addr[3]
.sym 9294 w_cs[0]
.sym 9295 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 9296 r_tx_data[3]
.sym 9297 $PACKER_VCC_NET
.sym 9298 w_rx_24_fifo_data[7]
.sym 9299 w_soft_reset
.sym 9300 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9301 rx_24_fifo.rd_addr[9]
.sym 9307 lvds_rx_24_inst.r_data[3]
.sym 9308 lvds_rx_24_inst.r_data[29]
.sym 9313 rx_24_fifo.rd_addr[6]
.sym 9315 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9320 smi_ctrl_ins.int_cnt_24[4]
.sym 9323 lvds_rx_24_inst.r_data[28]
.sym 9324 w_rx_24_fifo_pulled_data[24]
.sym 9326 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9332 w_rx_24_fifo_pulled_data[8]
.sym 9336 lvds_rx_24_inst.r_data[5]
.sym 9340 lvds_rx_24_inst.r_data[5]
.sym 9352 smi_ctrl_ins.int_cnt_24[4]
.sym 9353 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 9354 w_rx_24_fifo_pulled_data[8]
.sym 9355 w_rx_24_fifo_pulled_data[24]
.sym 9359 lvds_rx_24_inst.r_data[3]
.sym 9367 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9371 lvds_rx_24_inst.r_data[28]
.sym 9376 rx_24_fifo.rd_addr[6]
.sym 9382 lvds_rx_24_inst.r_data[29]
.sym 9386 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 9387 lvds_clock_$glb_clk
.sym 9390 sys_ctrl_ins.reset_cmd
.sym 9391 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 9392 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9393 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 9395 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 9396 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9403 w_rx_24_fifo_data[30]
.sym 9405 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 9408 rx_24_fifo.rd_addr[8]
.sym 9411 $PACKER_VCC_NET
.sym 9413 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 9414 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 9415 w_rx_24_fifo_empty
.sym 9417 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 9418 rx_24_fifo.wr_addr[3]
.sym 9419 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 9420 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9421 lvds_rx_24_inst.r_data[13]
.sym 9422 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 9423 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 9424 rx_24_fifo.wr_addr[9]
.sym 9430 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 9434 rx_24_fifo.wr_addr[3]
.sym 9438 rx_24_fifo.wr_addr[6]
.sym 9443 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9450 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 9459 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 9460 rx_24_fifo.wr_addr[2]
.sym 9461 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 9462 $nextpnr_ICESTORM_LC_5$O
.sym 9465 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9468 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 9470 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 9472 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9474 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 9476 rx_24_fifo.wr_addr[2]
.sym 9478 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 9480 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 9482 rx_24_fifo.wr_addr[3]
.sym 9484 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 9486 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 9489 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 9490 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 9492 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 9494 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 9496 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 9498 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 9500 rx_24_fifo.wr_addr[6]
.sym 9502 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 9504 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 9506 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 9508 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 9513 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 9514 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 9515 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9516 w_soft_reset
.sym 9517 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 9518 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 9519 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 9525 $PACKER_VCC_NET
.sym 9527 w_rx_24_fifo_data[4]
.sym 9528 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 9531 $PACKER_VCC_NET
.sym 9536 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 9537 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 9539 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 9541 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 9543 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 9544 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 9545 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 9546 rx_24_fifo.wr_addr[2]
.sym 9547 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 9548 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 9553 i_glob_clock$SB_IO_IN
.sym 9554 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 9555 w_rx_24_fifo_push
.sym 9556 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 9557 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 9559 w_tx_data_smi[1]
.sym 9560 w_rx_24_fifo_full
.sym 9562 w_tx_data_io[3]
.sym 9563 w_tx_data_smi[3]
.sym 9564 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 9566 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 9567 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9568 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9570 rx_24_fifo.wr_addr[8]
.sym 9571 rx_24_fifo.rd_addr[9]
.sym 9572 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9573 w_soft_reset
.sym 9574 rx_24_fifo.wr_addr[9]
.sym 9576 w_tx_data_io[1]
.sym 9578 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 9579 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 9580 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9582 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 9583 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9585 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 9587 rx_24_fifo.wr_addr[8]
.sym 9589 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 9592 rx_24_fifo.wr_addr[9]
.sym 9595 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 9598 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 9599 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 9600 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 9601 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 9604 w_tx_data_smi[3]
.sym 9605 w_tx_data_io[3]
.sym 9606 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 9607 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 9610 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 9611 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 9612 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 9613 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 9617 w_soft_reset
.sym 9619 w_rx_24_fifo_push
.sym 9622 rx_24_fifo.rd_addr[9]
.sym 9623 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 9624 w_rx_24_fifo_push
.sym 9625 w_rx_24_fifo_full
.sym 9628 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 9629 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 9630 w_tx_data_io[1]
.sym 9631 w_tx_data_smi[1]
.sym 9632 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9633 i_glob_clock$SB_IO_IN
.sym 9634 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 9635 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 9636 rx_24_fifo.wr_addr[8]
.sym 9637 rx_24_fifo.wr_addr[3]
.sym 9638 rx_24_fifo.wr_addr[2]
.sym 9639 rx_24_fifo.wr_addr[6]
.sym 9640 rx_24_fifo.wr_addr[9]
.sym 9641 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 9642 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 9643 $PACKER_VCC_NET
.sym 9647 i_glob_clock$SB_IO_IN
.sym 9648 w_tx_data_io[3]
.sym 9650 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 9656 $PACKER_VCC_NET
.sym 9657 $PACKER_VCC_NET
.sym 9660 rx_24_fifo.wr_addr[6]
.sym 9661 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9662 w_tx_data_io[1]
.sym 9663 w_soft_reset
.sym 9664 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 9665 w_rx_24_fifo_full
.sym 9666 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 9669 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 9676 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9678 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 9680 w_soft_reset
.sym 9681 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 9684 lvds_rx_24_inst.o_debug_state[1]
.sym 9686 w_rx_24_fifo_push
.sym 9688 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9690 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9695 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 9699 lvds_rx_24_inst.r_push
.sym 9704 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 9715 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 9717 lvds_rx_24_inst.o_debug_state[1]
.sym 9718 w_soft_reset
.sym 9724 lvds_rx_24_inst.r_push
.sym 9739 w_rx_24_fifo_push
.sym 9740 w_soft_reset
.sym 9746 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 9748 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9751 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9752 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 9753 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 9754 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 9756 lvds_clock_$glb_clk
.sym 9757 w_soft_reset_$glb_sr
.sym 9762 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 9763 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 9773 rx_24_fifo.wr_addr[2]
.sym 9781 rx_24_fifo.wr_addr[3]
.sym 9785 lvds_rx_24_inst.r_push
.sym 9787 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 9788 lvds_rx_24_inst.r_data[11]
.sym 9791 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9801 rx_24_fifo.wr_addr[3]
.sym 9802 rx_24_fifo.wr_addr[2]
.sym 9806 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 9819 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9826 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9833 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 9839 rx_24_fifo.wr_addr[3]
.sym 9852 rx_24_fifo.wr_addr[2]
.sym 9858 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 9878 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9879 lvds_clock_$glb_clk
.sym 9880 w_soft_reset_$glb_sr
.sym 9888 lvds_rx_24_inst.r_data[13]
.sym 9894 o_shdn_rx_lna$SB_IO_OUT
.sym 9898 $PACKER_VCC_NET
.sym 9900 o_shdn_tx_lna$SB_IO_OUT
.sym 9911 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 9912 lvds_rx_24_inst.r_data[13]
.sym 9924 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 9925 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9935 w_soft_reset
.sym 9937 w_rx_24_fifo_full
.sym 9942 lvds_rx_24_inst.o_debug_state[1]
.sym 9952 lvds_rx_24_inst.o_debug_state[0]
.sym 9961 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 9962 lvds_rx_24_inst.o_debug_state[1]
.sym 9963 lvds_rx_24_inst.o_debug_state[0]
.sym 9964 w_soft_reset
.sym 9998 w_rx_24_fifo_full
.sym 9999 lvds_rx_24_inst.o_debug_state[0]
.sym 10000 lvds_rx_24_inst.o_debug_state[1]
.sym 10001 lvds_rx_24_inst.r_push_SB_DFFESR_Q_E
.sym 10002 lvds_clock_$glb_clk
.sym 10003 w_soft_reset_$glb_sr
.sym 10026 $PACKER_VCC_NET
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10183 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 w_smi_data_output[2]
.sym 10203 i_smi_a3$SB_IO_IN
.sym 10204 w_smi_data_output[1]
.sym 10206 i_smi_a3$SB_IO_IN
.sym 10210 i_smi_a3$SB_IO_IN
.sym 10218 i_smi_a3$SB_IO_IN
.sym 10220 w_smi_data_output[1]
.sym 10221 w_smi_data_output[2]
.sym 10228 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 10229 rx_09_fifo.rd_addr[3]
.sym 10230 rx_09_fifo.rd_addr[4]
.sym 10231 rx_09_fifo.rd_addr[5]
.sym 10232 rx_09_fifo.rd_addr[6]
.sym 10233 rx_09_fifo.rd_addr[7]
.sym 10237 w_smi_data_output[2]
.sym 10258 i_sck$SB_IO_IN
.sym 10260 w_smi_data_output[1]
.sym 10268 lvds_rx_09_inst.r_data[7]
.sym 10289 lvds_rx_09_inst.r_data[9]
.sym 10290 lvds_rx_09_inst.r_data[11]
.sym 10315 lvds_rx_09_inst.r_data[11]
.sym 10332 lvds_rx_09_inst.r_data[7]
.sym 10338 lvds_rx_09_inst.r_data[9]
.sym 10347 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 10348 lvds_clock_$glb_clk
.sym 10349 w_soft_reset_$glb_sr
.sym 10354 rx_09_fifo.rd_addr[8]
.sym 10355 rx_09_fifo.rd_addr[9]
.sym 10356 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 10357 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 10365 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 10368 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 10379 w_smi_data_output[3]
.sym 10384 w_smi_data_output[7]
.sym 10391 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 10393 rx_09_fifo.rd_addr[3]
.sym 10395 rx_09_fifo.rd_addr[4]
.sym 10403 rx_09_fifo.rd_addr[9]
.sym 10404 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O
.sym 10408 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 10410 rx_09_fifo.rd_addr[3]
.sym 10411 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 10413 rx_09_fifo.rd_addr[4]
.sym 10414 lvds_rx_09_inst.r_data[27]
.sym 10415 rx_09_fifo.rd_addr[5]
.sym 10418 rx_09_fifo.rd_addr[8]
.sym 10419 rx_09_fifo.wr_addr[6]
.sym 10420 rx_09_fifo.rd_addr[9]
.sym 10438 lvds_rx_09_inst.r_data[5]
.sym 10451 lvds_rx_09_inst.r_data[26]
.sym 10454 lvds_rx_09_inst.r_data[24]
.sym 10462 lvds_rx_09_inst.r_data[3]
.sym 10467 lvds_rx_09_inst.r_data[5]
.sym 10489 lvds_rx_09_inst.r_data[24]
.sym 10500 lvds_rx_09_inst.r_data[26]
.sym 10507 lvds_rx_09_inst.r_data[3]
.sym 10510 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 10511 lvds_clock_$glb_clk
.sym 10512 w_soft_reset_$glb_sr
.sym 10513 w_rx_09_fifo_data[30]
.sym 10515 w_rx_09_fifo_data[29]
.sym 10516 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 10517 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 10518 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10519 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 10523 rx_24_fifo.wr_addr[8]
.sym 10529 w_rx_09_fifo_data[15]
.sym 10535 lvds_rx_09_inst.r_data[26]
.sym 10537 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10538 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 10539 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10540 w_rx_09_fifo_data[7]
.sym 10541 w_smi_data_output[3]
.sym 10548 lvds_rx_09_inst.r_data[5]
.sym 10558 rx_09_fifo.wr_addr[4]
.sym 10570 rx_09_fifo.wr_addr[3]
.sym 10572 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 10576 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10577 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 10581 rx_09_fifo.wr_addr[7]
.sym 10583 rx_09_fifo.wr_addr[5]
.sym 10584 rx_09_fifo.wr_addr[6]
.sym 10586 $nextpnr_ICESTORM_LC_13$O
.sym 10589 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10592 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 10595 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 10596 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10598 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 10601 rx_09_fifo.wr_addr[3]
.sym 10602 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 10604 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 10606 rx_09_fifo.wr_addr[4]
.sym 10608 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 10610 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 10613 rx_09_fifo.wr_addr[5]
.sym 10614 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 10616 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 10619 rx_09_fifo.wr_addr[6]
.sym 10620 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 10622 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 10625 rx_09_fifo.wr_addr[7]
.sym 10626 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 10628 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 10630 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 10632 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 10636 rx_09_fifo.wr_addr[3]
.sym 10637 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 10638 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 10639 rx_09_fifo.wr_addr[7]
.sym 10640 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 10641 rx_09_fifo.wr_addr[5]
.sym 10642 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10643 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 10651 smi_ctrl_ins.int_cnt_09[3]
.sym 10661 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 10664 w_rx_09_fifo_data[23]
.sym 10665 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10666 w_smi_data_output[7]
.sym 10669 rx_09_fifo.wr_addr[9]
.sym 10670 rx_09_fifo.rd_addr[3]
.sym 10671 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 10672 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 10680 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 10681 lvds_rx_09_inst.r_data[18]
.sym 10682 lvds_rx_09_inst.r_data[29]
.sym 10684 lvds_rx_09_inst.r_data[21]
.sym 10688 lvds_rx_09_inst.r_data[24]
.sym 10690 rx_09_fifo.rd_addr[4]
.sym 10693 rx_09_fifo.wr_addr[9]
.sym 10695 rx_09_fifo.rd_addr[9]
.sym 10701 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 10708 lvds_rx_09_inst.r_data[5]
.sym 10709 $nextpnr_ICESTORM_LC_14$I3
.sym 10712 rx_09_fifo.wr_addr[9]
.sym 10713 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 10719 $nextpnr_ICESTORM_LC_14$I3
.sym 10722 rx_09_fifo.rd_addr[9]
.sym 10723 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 10724 rx_09_fifo.rd_addr[4]
.sym 10725 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 10729 lvds_rx_09_inst.r_data[18]
.sym 10735 lvds_rx_09_inst.r_data[29]
.sym 10743 lvds_rx_09_inst.r_data[24]
.sym 10747 lvds_rx_09_inst.r_data[21]
.sym 10753 lvds_rx_09_inst.r_data[5]
.sym 10756 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 10757 lvds_clock_$glb_clk
.sym 10760 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 10761 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 10762 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 10763 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 10764 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 10765 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 10766 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 10767 w_rx_09_fifo_data[31]
.sym 10769 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 10777 rx_09_fifo.wr_addr[4]
.sym 10781 w_soft_reset
.sym 10783 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 10785 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 10791 smi_ctrl_ins.r_fifo_09_pull
.sym 10794 rx_09_fifo.rd_addr[9]
.sym 10800 smi_ctrl_ins.soe_and_reset
.sym 10802 i_smi_a2_SB_LUT4_I1_O
.sym 10806 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 10807 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 10810 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10811 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10814 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10815 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 10821 w_soft_reset
.sym 10830 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 10845 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 10846 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 10847 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 10848 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 10851 w_soft_reset
.sym 10852 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 10875 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 10876 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 10877 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10879 i_smi_a2_SB_LUT4_I1_O
.sym 10880 smi_ctrl_ins.soe_and_reset
.sym 10882 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 10883 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 10885 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 10886 rx_09_fifo.wr_addr[9]
.sym 10888 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 10889 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 10892 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 10894 lvds_rx_09_inst.r_data[20]
.sym 10897 w_rx_09_fifo_data[20]
.sym 10906 rx_09_fifo.rd_addr[4]
.sym 10908 rx_09_fifo.rd_addr[5]
.sym 10910 w_load
.sym 10911 rx_09_fifo.rd_addr[8]
.sym 10912 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 10913 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 10941 i_smi_a2$SB_IO_IN
.sym 10942 w_soft_reset
.sym 10947 i_smi_a3$SB_IO_IN
.sym 10950 i_smi_a1$SB_IO_IN
.sym 10951 smi_ctrl_ins.r_fifo_09_pull
.sym 10962 smi_ctrl_ins.r_fifo_09_pull
.sym 10968 i_smi_a1$SB_IO_IN
.sym 10969 i_smi_a3$SB_IO_IN
.sym 10970 i_smi_a2$SB_IO_IN
.sym 10971 w_soft_reset
.sym 10999 i_smi_a2$SB_IO_IN
.sym 11000 i_smi_a3$SB_IO_IN
.sym 11001 i_smi_a1$SB_IO_IN
.sym 11003 r_counter_$glb_clk
.sym 11004 w_soft_reset_$glb_sr
.sym 11005 w_load
.sym 11007 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 11013 w_smi_data_output[2]
.sym 11018 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 11023 lvds_rx_09_inst.r_data[3]
.sym 11027 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11028 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 11029 w_tx_data_smi[2]
.sym 11030 spi_if_ins.w_rx_data[4]
.sym 11034 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 11035 spi_if_ins.w_rx_data[1]
.sym 11036 rx_24_fifo.wr_addr[8]
.sym 11037 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 11038 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 11049 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11050 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 11051 w_soft_reset
.sym 11056 w_rx_09_fifo_empty
.sym 11057 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 11059 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 11061 w_rx_24_fifo_empty
.sym 11082 w_rx_09_fifo_empty
.sym 11085 w_soft_reset
.sym 11086 w_rx_24_fifo_empty
.sym 11087 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11088 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 11103 w_rx_24_fifo_empty
.sym 11125 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 11126 r_counter_$glb_clk
.sym 11127 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 11128 w_cs[0]
.sym 11130 w_ioc[2]
.sym 11131 w_ioc[4]
.sym 11132 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11133 w_ioc[3]
.sym 11134 w_ioc[1]
.sym 11135 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 11142 w_rx_09_fifo_empty
.sym 11144 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11150 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 11151 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 11153 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 11155 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11156 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11157 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[10]
.sym 11159 rx_24_fifo.wr_addr[2]
.sym 11160 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 11161 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11163 rx_24_fifo.rd_addr[3]
.sym 11169 w_soft_reset
.sym 11171 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O[3]
.sym 11173 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[10]
.sym 11174 rx_24_fifo.wr_addr[3]
.sym 11175 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 11176 w_rx_24_fifo_empty
.sym 11177 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 11182 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11183 rx_24_fifo.wr_addr[2]
.sym 11184 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11186 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11187 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11188 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11189 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 11190 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 11192 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 11194 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O[2]
.sym 11195 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 11196 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 11197 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11198 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 11202 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 11203 w_rx_24_fifo_empty
.sym 11204 w_soft_reset
.sym 11205 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11208 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 11209 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 11210 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 11211 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 11214 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 11215 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11216 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 11217 w_rx_24_fifo_empty
.sym 11222 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 11229 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 11232 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 11233 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O[2]
.sym 11234 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11235 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O[3]
.sym 11238 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 11239 rx_24_fifo.wr_addr[2]
.sym 11240 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11241 rx_24_fifo.wr_addr[3]
.sym 11244 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 11245 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 11247 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[10]
.sym 11249 r_counter_$glb_clk
.sym 11250 w_soft_reset_$glb_sr
.sym 11252 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 11253 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 11254 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 11255 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 11256 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 11257 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 11258 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 11263 r_tx_data[3]
.sym 11264 spi_if_ins.w_rx_data[3]
.sym 11266 w_ioc[4]
.sym 11270 w_cs[0]
.sym 11273 w_soft_reset
.sym 11275 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 11277 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 11279 rx_24_fifo.rd_addr[6]
.sym 11283 rx_24_fifo.wr_addr[6]
.sym 11285 w_fetch
.sym 11296 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 11297 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11299 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 11303 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_1_O
.sym 11305 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 11306 rx_24_fifo.rd_addr[6]
.sym 11318 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11319 rx_24_fifo.rd_addr[3]
.sym 11323 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11324 $nextpnr_ICESTORM_LC_0$O
.sym 11326 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 11330 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11333 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11336 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11338 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11340 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11342 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11344 rx_24_fifo.rd_addr[3]
.sym 11346 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11348 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11351 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 11352 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 11354 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11356 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 11358 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 11360 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11362 rx_24_fifo.rd_addr[6]
.sym 11364 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 11366 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11368 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11370 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 11371 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_1_O
.sym 11372 r_counter_$glb_clk
.sym 11373 w_soft_reset_$glb_sr
.sym 11374 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 11375 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 11376 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[10]
.sym 11381 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 11388 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11389 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_1_O
.sym 11391 rx_24_fifo.wr_addr[9]
.sym 11392 w_tx_data_sys[0]
.sym 11396 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 11397 rx_24_fifo.wr_addr[3]
.sym 11399 r_tx_data[1]
.sym 11400 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11401 rx_24_fifo.rd_addr[3]
.sym 11402 w_load
.sym 11403 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 11404 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 11405 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 11406 rx_24_fifo.rd_addr[8]
.sym 11407 rx_24_fifo.rd_addr[6]
.sym 11408 rx_24_fifo.rd_addr[9]
.sym 11409 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11410 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11416 rx_24_fifo.rd_addr[9]
.sym 11417 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_1_O
.sym 11419 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 11420 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 11422 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 11424 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 11426 rx_24_fifo.rd_addr[3]
.sym 11428 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11434 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 11438 rx_24_fifo.wr_addr[9]
.sym 11439 rx_24_fifo.rd_addr[8]
.sym 11440 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 11443 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 11447 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11449 rx_24_fifo.rd_addr[8]
.sym 11451 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 11456 rx_24_fifo.rd_addr[9]
.sym 11457 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 11460 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 11461 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 11462 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 11463 rx_24_fifo.wr_addr[9]
.sym 11478 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 11481 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11484 rx_24_fifo.rd_addr[3]
.sym 11485 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 11486 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 11487 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 11492 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 11494 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_1_O
.sym 11495 r_counter_$glb_clk
.sym 11496 w_soft_reset_$glb_sr
.sym 11497 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O
.sym 11500 io_ctrl_ins.o_pmod[0]
.sym 11501 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11502 io_ctrl_ins.o_pmod[1]
.sym 11503 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 11504 io_ctrl_ins.o_pmod[2]
.sym 11509 rx_24_fifo.rd_addr[8]
.sym 11510 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 11511 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11512 smi_ctrl_ins.int_cnt_24[4]
.sym 11513 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_1_O
.sym 11515 w_rx_24_fifo_data[23]
.sym 11516 smi_ctrl_ins.int_cnt_24[4]
.sym 11518 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 11521 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 11522 w_rx_24_fifo_full
.sym 11523 rx_24_fifo.wr_addr[8]
.sym 11527 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 11528 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11529 w_rx_data[0]
.sym 11530 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 11531 sys_ctrl_ins.reset_cmd
.sym 11532 w_rx_09_fifo_full
.sym 11538 rx_24_fifo.rd_addr[8]
.sym 11539 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 11540 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11541 $PACKER_VCC_NET
.sym 11542 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11543 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 11544 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11545 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 11546 w_cs[0]
.sym 11548 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11550 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11551 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11552 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 11556 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11558 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11562 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 11565 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 11567 rx_24_fifo.rd_addr[6]
.sym 11568 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11569 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11577 $PACKER_VCC_NET
.sym 11583 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 11584 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 11585 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11586 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 11589 w_cs[0]
.sym 11595 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11596 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 11597 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11598 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11607 rx_24_fifo.rd_addr[6]
.sym 11608 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 11609 rx_24_fifo.rd_addr[8]
.sym 11610 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 11613 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 11614 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 11615 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 11616 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 11617 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 11618 r_counter_$glb_clk
.sym 11619 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 11621 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 11622 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11623 w_tx_data_smi[1]
.sym 11624 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11625 w_tx_data_smi[3]
.sym 11626 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 11633 w_fetch
.sym 11634 w_rx_24_fifo_data[5]
.sym 11636 w_tx_data_io[1]
.sym 11638 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 11640 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11643 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 11644 w_soft_reset
.sym 11645 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11648 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11651 rx_24_fifo.rd_addr[3]
.sym 11652 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 11654 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11655 rx_24_fifo.wr_addr[2]
.sym 11661 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 11662 sys_ctrl_ins.reset_cmd
.sym 11663 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11664 rx_24_fifo.rd_addr[3]
.sym 11665 rx_24_fifo.wr_addr[6]
.sym 11666 rx_24_fifo.wr_addr[9]
.sym 11667 w_rx_24_fifo_empty
.sym 11669 $PACKER_GND_NET
.sym 11670 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11671 rx_24_fifo.wr_addr[3]
.sym 11672 rx_24_fifo.wr_addr[2]
.sym 11673 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 11676 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11677 rx_24_fifo.rd_addr[6]
.sym 11678 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 11680 rx_24_fifo.rd_addr[9]
.sym 11683 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 11684 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11687 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11689 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11690 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11700 rx_24_fifo.wr_addr[9]
.sym 11701 rx_24_fifo.wr_addr[2]
.sym 11702 rx_24_fifo.rd_addr[9]
.sym 11703 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 11706 w_rx_24_fifo_empty
.sym 11707 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 11708 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 11709 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 11714 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11719 $PACKER_GND_NET
.sym 11724 sys_ctrl_ins.reset_cmd
.sym 11730 rx_24_fifo.rd_addr[6]
.sym 11731 rx_24_fifo.wr_addr[3]
.sym 11732 rx_24_fifo.wr_addr[6]
.sym 11733 rx_24_fifo.rd_addr[3]
.sym 11736 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 11737 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 11738 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 11739 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 11740 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11741 r_counter_$glb_clk
.sym 11742 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11745 sys_ctrl_ins.reset_count[2]
.sym 11746 sys_ctrl_ins.reset_count[3]
.sym 11748 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11749 sys_ctrl_ins.reset_count[1]
.sym 11750 sys_ctrl_ins.reset_count[0]
.sym 11755 w_rx_24_fifo_data[14]
.sym 11756 $PACKER_VCC_NET
.sym 11757 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11760 w_rx_data[0]
.sym 11761 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 11762 $PACKER_VCC_NET
.sym 11765 w_soft_reset
.sym 11766 w_rx_24_fifo_data[7]
.sym 11767 rx_24_fifo.wr_addr[6]
.sym 11769 rx_24_fifo.wr_addr[9]
.sym 11771 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 11775 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 11777 rx_24_fifo.wr_addr[8]
.sym 11787 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 11789 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11793 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 11795 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 11796 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 11797 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 11799 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 11800 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 11808 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11809 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 11811 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 11817 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 11824 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 11831 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 11837 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 11843 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 11848 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 11854 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 11859 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 11860 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 11861 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11863 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 11864 lvds_clock_$glb_clk
.sym 11865 w_soft_reset_$glb_sr
.sym 11869 io_ctrl_ins.rf_pin_state[1]
.sym 11870 io_ctrl_ins.rf_pin_state[2]
.sym 11872 io_ctrl_ins.rf_pin_state[0]
.sym 11878 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 11880 rx_24_fifo.wr_addr[9]
.sym 11881 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 11882 rx_24_fifo.wr_addr[8]
.sym 11884 rx_24_fifo.wr_addr[3]
.sym 11886 rx_24_fifo.wr_addr[2]
.sym 11888 rx_24_fifo.wr_addr[6]
.sym 11890 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 11891 rx_24_fifo.wr_addr[3]
.sym 11893 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 11895 rx_24_fifo.rd_addr[6]
.sym 11897 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11898 rx_24_fifo.rd_addr[8]
.sym 11901 rx_24_fifo.rd_addr[3]
.sym 11909 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 11911 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11915 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 11919 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11925 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 11929 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 11964 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 11970 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 11971 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 11972 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 11973 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 11986 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 11987 lvds_clock_$glb_clk
.sym 11988 w_soft_reset_$glb_sr
.sym 11991 w_rx_24_fifo_data[15]
.sym 12001 w_rx_data[1]
.sym 12006 w_rx_data[2]
.sym 12010 w_rx_data[0]
.sym 12018 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 12040 lvds_rx_24_inst.r_data[11]
.sym 12105 lvds_rx_24_inst.r_data[11]
.sym 12109 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O_$glb_ce
.sym 12110 lvds_clock_$glb_clk
.sym 12111 w_soft_reset_$glb_sr
.sym 12116 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O
.sym 12126 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12132 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 12141 w_soft_reset
.sym 12144 w_soft_reset
.sym 12240 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 12265 lvds_rx_24_inst.o_debug_state[0]
.sym 12309 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O
.sym 12310 w_smi_data_output[0]
.sym 12312 i_smi_a3$SB_IO_IN
.sym 12313 w_smi_data_output[7]
.sym 12315 i_smi_a3$SB_IO_IN
.sym 12321 w_smi_data_output[0]
.sym 12323 i_smi_a3$SB_IO_IN
.sym 12327 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O
.sym 12331 i_smi_a3$SB_IO_IN
.sym 12333 w_smi_data_output[7]
.sym 12337 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 12338 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12339 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 12340 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 12341 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 12342 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 12345 w_smi_data_output[0]
.sym 12356 lvds_rx_09_inst.r_state_if_SB_LUT4_I3_O
.sym 12367 w_smi_data_output[3]
.sym 12380 rx_09_fifo.rd_addr[3]
.sym 12381 rx_09_fifo.rd_addr[4]
.sym 12382 rx_09_fifo.rd_addr[5]
.sym 12386 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12387 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12392 rx_09_fifo.rd_addr[7]
.sym 12395 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 12399 rx_09_fifo.rd_addr[6]
.sym 12403 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12409 $nextpnr_ICESTORM_LC_1$O
.sym 12411 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12415 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12417 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12421 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12423 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12425 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 12427 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12430 rx_09_fifo.rd_addr[3]
.sym 12431 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 12433 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12436 rx_09_fifo.rd_addr[4]
.sym 12437 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 12439 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12442 rx_09_fifo.rd_addr[5]
.sym 12443 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 12445 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12448 rx_09_fifo.rd_addr[6]
.sym 12449 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12451 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12453 rx_09_fifo.rd_addr[7]
.sym 12455 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 12456 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 12457 r_counter_$glb_clk
.sym 12458 w_soft_reset_$glb_sr
.sym 12463 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 12464 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 12465 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[10]
.sym 12467 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 12468 rx_09_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 12469 w_rx_09_fifo_data[28]
.sym 12470 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 12472 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12477 rx_09_fifo.rd_addr[5]
.sym 12480 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 12481 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12483 rx_09_fifo.rd_addr[3]
.sym 12485 rx_09_fifo.rd_addr[4]
.sym 12491 rx_09_fifo.rd_addr[8]
.sym 12492 rx_09_fifo.rd_addr[6]
.sym 12494 rx_09_fifo.rd_addr[7]
.sym 12495 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12501 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12503 rx_09_fifo.rd_addr[3]
.sym 12504 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12507 rx_09_fifo.rd_addr[5]
.sym 12508 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12511 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 12515 i_smi_a3$SB_IO_IN
.sym 12517 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 12518 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12519 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 12523 rx_09_fifo.rd_addr[4]
.sym 12524 rx_09_fifo.wr_addr[7]
.sym 12525 rx_09_fifo.rd_addr[5]
.sym 12527 rx_09_fifo.rd_addr[6]
.sym 12528 rx_09_fifo.rd_addr[9]
.sym 12529 rx_09_fifo.rd_addr[7]
.sym 12534 rx_09_fifo.rd_addr[4]
.sym 12535 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12540 rx_09_fifo.rd_addr[8]
.sym 12547 rx_09_fifo.rd_addr[7]
.sym 12550 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12557 rx_09_fifo.rd_addr[9]
.sym 12558 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 12562 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 12565 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12566 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12572 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12575 rx_09_fifo.rd_addr[8]
.sym 12576 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 12579 rx_09_fifo.rd_addr[9]
.sym 12582 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 12588 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12591 rx_09_fifo.rd_addr[7]
.sym 12592 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 12593 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12594 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 12619 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 12620 r_counter_$glb_clk
.sym 12621 w_soft_reset_$glb_sr
.sym 12622 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 12623 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 12624 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 12625 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 12626 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 12627 spi_if_ins.r_tx_data_valid
.sym 12629 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 12634 rx_09_fifo.rd_addr[8]
.sym 12635 w_rx_09_fifo_data[28]
.sym 12638 rx_09_fifo.rd_addr[9]
.sym 12639 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12640 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12644 rx_09_fifo.wr_addr[9]
.sym 12645 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12646 rx_09_fifo.wr_addr[4]
.sym 12647 rx_09_fifo.rd_addr[4]
.sym 12648 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 12649 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 12650 w_rx_09_fifo_full
.sym 12651 rx_09_fifo.wr_addr[3]
.sym 12654 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 12655 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 12657 rx_09_fifo.wr_addr[7]
.sym 12663 rx_09_fifo.rd_addr[8]
.sym 12664 lvds_rx_09_inst.r_data[27]
.sym 12665 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 12667 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 12668 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 12671 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12673 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12674 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 12677 rx_09_fifo.rd_addr[3]
.sym 12678 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 12680 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 12682 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 12683 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12685 lvds_rx_09_inst.r_data[28]
.sym 12689 w_rx_09_fifo_push
.sym 12690 rx_09_fifo.rd_addr[5]
.sym 12692 rx_09_fifo.rd_addr[6]
.sym 12693 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 12696 lvds_rx_09_inst.r_data[28]
.sym 12709 lvds_rx_09_inst.r_data[27]
.sym 12714 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12715 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 12716 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12717 rx_09_fifo.rd_addr[5]
.sym 12720 rx_09_fifo.rd_addr[8]
.sym 12721 w_rx_09_fifo_push
.sym 12722 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 12723 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 12726 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 12727 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 12728 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 12729 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 12732 rx_09_fifo.rd_addr[6]
.sym 12733 rx_09_fifo.rd_addr[3]
.sym 12734 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 12735 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 12742 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 12743 lvds_clock_$glb_clk
.sym 12745 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 12746 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 12747 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 12748 rx_09_fifo.wr_addr[6]
.sym 12749 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 12750 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 12751 rx_09_fifo.wr_addr[4]
.sym 12757 w_rx_09_fifo_data[30]
.sym 12763 w_rx_09_fifo_data[29]
.sym 12765 rx_09_fifo.rd_addr[4]
.sym 12767 w_rx_09_fifo_data[21]
.sym 12769 rx_09_fifo.rd_addr[8]
.sym 12770 rx_09_fifo.rd_addr[6]
.sym 12771 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12772 rx_09_fifo.rd_addr[7]
.sym 12773 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 12774 rx_09_fifo.wr_addr[4]
.sym 12775 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 12776 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 12777 rx_09_fifo.wr_addr[9]
.sym 12780 rx_09_fifo.rd_addr[3]
.sym 12786 rx_09_fifo.rd_addr[8]
.sym 12787 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12788 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12789 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 12794 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12797 rx_09_fifo.rd_addr[3]
.sym 12799 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12800 rx_09_fifo.rd_addr[5]
.sym 12801 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 12804 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 12810 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12822 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 12825 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12826 rx_09_fifo.rd_addr[8]
.sym 12827 rx_09_fifo.rd_addr[5]
.sym 12828 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12832 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 12838 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 12843 rx_09_fifo.rd_addr[3]
.sym 12844 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 12845 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12846 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 12852 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 12856 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 12864 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 12865 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 12866 lvds_clock_$glb_clk
.sym 12867 w_soft_reset_$glb_sr
.sym 12868 rx_09_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 12869 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 12870 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 12871 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 12873 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 12874 spi_if_ins.state_if[2]
.sym 12875 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 12879 w_cs[0]
.sym 12880 rx_09_fifo.wr_addr[3]
.sym 12881 rx_09_fifo.wr_addr[4]
.sym 12882 rx_09_fifo.wr_addr[5]
.sym 12883 rx_09_fifo.wr_addr[6]
.sym 12884 rx_09_fifo.rd_addr[8]
.sym 12886 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 12888 rx_09_fifo.wr_addr[7]
.sym 12889 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 12891 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 12892 w_load
.sym 12893 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12894 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 12895 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 12899 rx_09_fifo.rd_addr[5]
.sym 12900 rx_09_fifo.wr_addr[4]
.sym 12901 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12903 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 12909 rx_09_fifo.wr_addr[3]
.sym 12912 rx_09_fifo.wr_addr[6]
.sym 12914 rx_09_fifo.wr_addr[5]
.sym 12915 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12916 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 12918 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12920 rx_09_fifo.wr_addr[7]
.sym 12923 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12934 rx_09_fifo.wr_addr[4]
.sym 12941 $nextpnr_ICESTORM_LC_6$O
.sym 12943 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12947 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 12949 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 12951 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 12953 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 12955 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 12957 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 12959 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 12961 rx_09_fifo.wr_addr[3]
.sym 12963 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 12965 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 12968 rx_09_fifo.wr_addr[4]
.sym 12969 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 12971 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 12974 rx_09_fifo.wr_addr[5]
.sym 12975 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 12977 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 12979 rx_09_fifo.wr_addr[6]
.sym 12981 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 12983 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 12985 rx_09_fifo.wr_addr[7]
.sym 12987 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 12992 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 12994 rx_09_fifo.empty_o_SB_LUT4_I2_O[3]
.sym 12995 spi_if_ins.state_if[1]
.sym 12996 rx_09_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 12997 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 12998 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13001 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 13003 spi_if_ins.w_rx_data[4]
.sym 13004 spi_if_ins.w_rx_data[1]
.sym 13006 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 13012 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 13013 w_rx_09_fifo_data[7]
.sym 13014 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 13015 rx_09_fifo.rd_addr[7]
.sym 13018 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 13021 rx_09_fifo.rd_addr[9]
.sym 13023 w_soft_reset
.sym 13024 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 13025 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 13026 spi_if_ins.w_rx_data[2]
.sym 13027 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 13034 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 13038 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 13041 smi_ctrl_ins.r_fifo_09_pull_1
.sym 13042 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 13044 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 13047 rx_09_fifo.rd_addr[9]
.sym 13049 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 13057 w_rx_09_fifo_empty
.sym 13058 smi_ctrl_ins.r_fifo_09_pull
.sym 13060 rx_09_fifo.wr_addr[9]
.sym 13064 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 13066 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 13068 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 13073 rx_09_fifo.wr_addr[9]
.sym 13074 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 13083 smi_ctrl_ins.r_fifo_09_pull
.sym 13084 w_rx_09_fifo_empty
.sym 13086 smi_ctrl_ins.r_fifo_09_pull_1
.sym 13092 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 13103 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 13107 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 13108 rx_09_fifo.rd_addr[9]
.sym 13109 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 13110 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 13111 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 13112 lvds_clock_$glb_clk
.sym 13113 w_soft_reset_$glb_sr
.sym 13114 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13115 w_rx_09_fifo_empty
.sym 13116 smi_ctrl_ins.r_fifo_09_pull
.sym 13117 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13118 rx_09_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 13119 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13120 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 13122 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 13123 w_smi_data_output[0]
.sym 13129 w_rx_09_fifo_data[23]
.sym 13130 w_rx_09_fifo_data[4]
.sym 13134 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 13135 w_smi_data_output[7]
.sym 13136 rx_09_fifo.wr_addr[9]
.sym 13139 w_ioc[1]
.sym 13143 w_cs[0]
.sym 13147 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13149 w_ioc[4]
.sym 13163 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13171 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13175 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13182 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13191 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13202 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13234 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 13235 r_counter_$glb_clk
.sym 13236 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13239 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13240 spi_if_ins.r_tx_byte[0]
.sym 13241 spi_if_ins.r_tx_byte[3]
.sym 13242 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13243 spi_if_ins.r_tx_byte[1]
.sym 13244 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 13249 w_rx_24_fifo_data[20]
.sym 13254 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 13255 w_rx_24_fifo_data[21]
.sym 13256 w_fetch
.sym 13259 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13260 smi_ctrl_ins.r_fifo_09_pull
.sym 13261 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13265 i_smi_a1$SB_IO_IN
.sym 13267 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13268 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 13270 w_cs[2]
.sym 13280 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13281 rx_24_fifo.wr_addr[8]
.sym 13282 spi_if_ins.w_rx_data[3]
.sym 13285 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 13286 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13287 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 13288 spi_if_ins.w_rx_data[1]
.sym 13290 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 13291 spi_if_ins.w_rx_data[4]
.sym 13292 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 13294 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 13296 spi_if_ins.w_rx_data[2]
.sym 13298 rx_24_fifo.wr_addr[6]
.sym 13303 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 13312 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13325 spi_if_ins.w_rx_data[2]
.sym 13330 spi_if_ins.w_rx_data[4]
.sym 13335 rx_24_fifo.wr_addr[6]
.sym 13336 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 13337 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 13338 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 13342 spi_if_ins.w_rx_data[3]
.sym 13350 spi_if_ins.w_rx_data[1]
.sym 13353 rx_24_fifo.wr_addr[8]
.sym 13354 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 13355 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 13356 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 13357 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 13358 r_counter_$glb_clk
.sym 13360 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 13361 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13362 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 13363 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 13364 r_tx_data[0]
.sym 13365 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 13367 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 13379 r_tx_data[1]
.sym 13380 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 13382 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 13387 w_ioc[4]
.sym 13389 w_load
.sym 13390 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 13392 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 13393 w_ioc[1]
.sym 13394 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 13403 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 13412 rx_24_fifo.rd_addr[3]
.sym 13413 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 13414 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 13415 rx_24_fifo.rd_addr[6]
.sym 13416 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 13422 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 13432 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 13433 $nextpnr_ICESTORM_LC_2$O
.sym 13436 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 13439 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 13442 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 13443 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 13445 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 13448 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 13449 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 13451 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[4]
.sym 13453 rx_24_fifo.rd_addr[3]
.sym 13455 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 13457 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[5]
.sym 13459 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 13461 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[4]
.sym 13463 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[6]
.sym 13465 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 13467 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[5]
.sym 13469 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[7]
.sym 13471 rx_24_fifo.rd_addr[6]
.sym 13473 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[6]
.sym 13475 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[8]
.sym 13477 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 13479 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[7]
.sym 13483 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 13484 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13485 w_tx_data_io[2]
.sym 13486 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 13487 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13488 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 13489 i_button_SB_LUT4_I1_I0[0]
.sym 13490 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[1]
.sym 13496 w_tx_data_smi[2]
.sym 13497 w_rx_09_fifo_full
.sym 13498 w_cs[2]
.sym 13499 w_cs[3]
.sym 13500 w_rx_data[0]
.sym 13503 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 13505 rx_24_fifo.wr_addr[8]
.sym 13507 w_cs[1]
.sym 13508 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 13509 w_rx_data[2]
.sym 13511 w_rx_data[1]
.sym 13514 w_soft_reset
.sym 13515 w_rx_data[2]
.sym 13518 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13519 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[8]
.sym 13524 rx_24_fifo.rd_addr[8]
.sym 13525 w_soft_reset
.sym 13533 rx_24_fifo.rd_addr[9]
.sym 13538 w_fetch
.sym 13540 w_cs[2]
.sym 13555 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[1]
.sym 13556 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[9]
.sym 13559 rx_24_fifo.rd_addr[8]
.sym 13560 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[8]
.sym 13562 $nextpnr_ICESTORM_LC_3$I3
.sym 13564 rx_24_fifo.rd_addr[9]
.sym 13566 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[9]
.sym 13572 $nextpnr_ICESTORM_LC_3$I3
.sym 13599 w_soft_reset
.sym 13600 w_cs[2]
.sym 13601 w_fetch
.sym 13602 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[1]
.sym 13606 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 13607 w_tx_data_io[0]
.sym 13608 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 13609 i_button_SB_LUT4_I1_I0[2]
.sym 13610 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 13611 w_tx_data_io[1]
.sym 13612 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 13613 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13618 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 13619 w_soft_reset
.sym 13620 rx_24_fifo.wr_addr[2]
.sym 13621 w_rx_24_fifo_data[22]
.sym 13622 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 13624 rx_24_fifo.rd_addr[3]
.sym 13626 w_rx_24_fifo_data[31]
.sym 13628 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 13629 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 13630 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 13631 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 13632 i_smi_a1$SB_IO_IN
.sym 13634 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13635 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 13637 w_ioc[4]
.sym 13639 w_ioc[1]
.sym 13641 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 13647 w_load
.sym 13654 io_ctrl_ins.o_pmod[2]
.sym 13658 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13659 w_fetch
.sym 13666 w_cs[0]
.sym 13667 w_soft_reset
.sym 13668 lvds_rx_09_inst.o_debug_state[0]
.sym 13669 io_ctrl_ins.rf_mode[0]
.sym 13671 w_rx_data[1]
.sym 13672 w_rx_data[0]
.sym 13674 i_button_SB_LUT4_I1_I0[2]
.sym 13675 w_rx_data[2]
.sym 13677 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 13680 w_soft_reset
.sym 13681 lvds_rx_09_inst.o_debug_state[0]
.sym 13699 w_rx_data[0]
.sym 13704 w_load
.sym 13705 w_fetch
.sym 13706 i_button_SB_LUT4_I1_I0[2]
.sym 13707 w_cs[0]
.sym 13710 w_rx_data[1]
.sym 13716 i_button_SB_LUT4_I1_I0[2]
.sym 13717 io_ctrl_ins.o_pmod[2]
.sym 13718 io_ctrl_ins.rf_mode[0]
.sym 13719 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 13722 w_rx_data[2]
.sym 13726 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 13727 r_counter_$glb_clk
.sym 13729 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 13730 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 13731 io_ctrl_ins.pmod_dir_state[1]
.sym 13732 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 13733 io_ctrl_ins.pmod_dir_state[2]
.sym 13734 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 13735 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 13736 io_ctrl_ins.pmod_dir_state[0]
.sym 13742 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 13744 rx_24_fifo.rd_addr[6]
.sym 13745 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 13746 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13747 rx_24_fifo.wr_addr[8]
.sym 13748 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 13749 rx_24_fifo.wr_addr[6]
.sym 13751 rx_24_fifo.wr_addr[9]
.sym 13755 io_ctrl_ins.rf_mode[0]
.sym 13757 i_smi_a1$SB_IO_IN
.sym 13762 o_shdn_tx_lna$SB_IO_OUT
.sym 13763 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 13771 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 13772 rx_24_fifo.rd_addr[3]
.sym 13775 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13776 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 13777 w_rx_09_fifo_full
.sym 13778 rx_24_fifo.rd_addr[6]
.sym 13779 rx_24_fifo.rd_addr[8]
.sym 13781 rx_24_fifo.rd_addr[9]
.sym 13783 w_rx_24_fifo_full
.sym 13784 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 13787 sys_ctrl_ins.reset_cmd
.sym 13788 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 13790 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 13791 rx_24_fifo.wr_addr[9]
.sym 13792 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 13795 rx_24_fifo.wr_addr[8]
.sym 13796 rx_24_fifo.wr_addr[3]
.sym 13798 rx_24_fifo.wr_addr[6]
.sym 13809 rx_24_fifo.wr_addr[6]
.sym 13810 rx_24_fifo.wr_addr[8]
.sym 13811 rx_24_fifo.rd_addr[6]
.sym 13812 rx_24_fifo.rd_addr[8]
.sym 13815 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 13816 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 13817 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 13818 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 13821 w_rx_09_fifo_full
.sym 13828 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13830 sys_ctrl_ins.reset_cmd
.sym 13836 w_rx_24_fifo_full
.sym 13839 rx_24_fifo.rd_addr[9]
.sym 13840 rx_24_fifo.wr_addr[9]
.sym 13841 rx_24_fifo.rd_addr[3]
.sym 13842 rx_24_fifo.wr_addr[3]
.sym 13849 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 13850 r_counter_$glb_clk
.sym 13851 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 13852 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 13853 io_ctrl_ins.rf_mode[2]
.sym 13854 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 13856 io_ctrl_ins.debug_mode[0]
.sym 13857 io_ctrl_ins.rf_mode[1]
.sym 13858 io_ctrl_ins.debug_mode[1]
.sym 13859 io_ctrl_ins.rf_mode[0]
.sym 13864 rx_24_fifo.wr_addr[3]
.sym 13865 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 13866 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 13867 w_rx_24_fifo_data[6]
.sym 13868 rx_24_fifo.rd_addr[6]
.sym 13869 rx_24_fifo.rd_addr[8]
.sym 13870 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 13871 rx_24_fifo.rd_addr[9]
.sym 13872 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 13873 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 13874 rx_24_fifo.rd_addr[3]
.sym 13898 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13906 sys_ctrl_ins.reset_cmd
.sym 13912 sys_ctrl_ins.reset_count[3]
.sym 13915 sys_ctrl_ins.reset_count[1]
.sym 13919 sys_ctrl_ins.reset_count[2]
.sym 13920 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 13922 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13924 sys_ctrl_ins.reset_count[0]
.sym 13925 $nextpnr_ICESTORM_LC_4$O
.sym 13928 sys_ctrl_ins.reset_count[0]
.sym 13931 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13933 sys_ctrl_ins.reset_count[1]
.sym 13937 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13938 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13939 sys_ctrl_ins.reset_count[2]
.sym 13941 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 13944 sys_ctrl_ins.reset_count[3]
.sym 13946 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13947 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 13956 sys_ctrl_ins.reset_count[2]
.sym 13957 sys_ctrl_ins.reset_count[1]
.sym 13958 sys_ctrl_ins.reset_count[3]
.sym 13959 sys_ctrl_ins.reset_count[0]
.sym 13962 sys_ctrl_ins.reset_count[0]
.sym 13963 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13964 sys_ctrl_ins.reset_count[1]
.sym 13971 sys_ctrl_ins.reset_count[0]
.sym 13972 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 13973 r_counter_$glb_clk
.sym 13974 sys_ctrl_ins.reset_cmd
.sym 13976 io_ctrl_ins.mixer_en_state
.sym 13977 o_shdn_rx_lna$SB_IO_OUT
.sym 13978 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13979 o_shdn_tx_lna$SB_IO_OUT
.sym 13980 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 13981 o_tr_vc2$SB_IO_OUT
.sym 13982 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 13987 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 13989 w_rx_24_fifo_data[28]
.sym 13990 rx_24_fifo.wr_addr[2]
.sym 13992 w_rx_data[0]
.sym 13994 sys_ctrl_ins.reset_cmd
.sym 13996 w_rx_24_fifo_data[29]
.sym 14001 lvds_rx_24_inst.r_data[11]
.sym 14018 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 14026 w_rx_data[0]
.sym 14029 w_rx_data[1]
.sym 14030 w_rx_data[2]
.sym 14070 w_rx_data[1]
.sym 14076 w_rx_data[2]
.sym 14086 w_rx_data[0]
.sym 14095 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 14096 r_counter_$glb_clk
.sym 14101 w_rx_24_fifo_data[13]
.sym 14110 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14111 o_tr_vc2$SB_IO_OUT
.sym 14115 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 14123 i_smi_a1$SB_IO_IN
.sym 14154 lvds_rx_24_inst.r_data[13]
.sym 14184 lvds_rx_24_inst.r_data[13]
.sym 14218 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 14219 lvds_clock_$glb_clk
.sym 14236 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 14238 rx_24_fifo.wr_addr[9]
.sym 14239 w_rx_24_fifo_data[15]
.sym 14240 rx_24_fifo.wr_addr[8]
.sym 14242 rx_24_fifo.wr_addr[6]
.sym 14244 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 14249 i_smi_a1$SB_IO_IN
.sym 14284 lvds_rx_24_inst.o_debug_state[0]
.sym 14290 w_soft_reset
.sym 14321 lvds_rx_24_inst.o_debug_state[0]
.sym 14322 w_soft_reset
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14360 rx_24_fifo.wr_addr[3]
.sym 14388 w_soft_reset
.sym 14410 w_soft_reset
.sym 14418 i_sck$SB_IO_IN
.sym 14419 w_smi_data_output[3]
.sym 14421 i_smi_a3$SB_IO_IN
.sym 14432 w_smi_data_output[3]
.sym 14436 i_sck$SB_IO_IN
.sym 14438 i_smi_a3$SB_IO_IN
.sym 14451 o_miso_$_TBUF__Y_E
.sym 14454 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 14457 rx_09_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 14470 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14488 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 14493 rx_09_fifo.rd_addr[7]
.sym 14496 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14497 rx_09_fifo.rd_addr[3]
.sym 14498 rx_09_fifo.rd_addr[4]
.sym 14499 rx_09_fifo.rd_addr[5]
.sym 14500 rx_09_fifo.rd_addr[6]
.sym 14512 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 14518 $nextpnr_ICESTORM_LC_7$O
.sym 14520 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 14524 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 14527 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14530 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 14533 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 14534 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 14536 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 14538 rx_09_fifo.rd_addr[3]
.sym 14540 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 14542 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 14544 rx_09_fifo.rd_addr[4]
.sym 14546 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 14548 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 14550 rx_09_fifo.rd_addr[5]
.sym 14552 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 14554 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 14556 rx_09_fifo.rd_addr[6]
.sym 14558 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 14560 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 14563 rx_09_fifo.rd_addr[7]
.sym 14564 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 14572 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 14573 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 14574 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 14575 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 14576 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 14577 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 14578 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 14582 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 14588 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14589 o_miso_$_TBUF__Y_E
.sym 14592 rx_09_fifo.wr_addr[4]
.sym 14593 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 14594 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 14595 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 14601 i_mosi$SB_IO_IN
.sym 14620 o_miso_$_TBUF__Y_E
.sym 14635 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 14636 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 14644 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 14649 rx_09_fifo.rd_addr[8]
.sym 14650 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14651 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 14652 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 14653 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 14657 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 14658 rx_09_fifo.rd_addr[9]
.sym 14661 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 14662 rx_09_fifo.wr_addr[9]
.sym 14664 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 14666 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 14669 rx_09_fifo.wr_addr[4]
.sym 14672 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 14673 lvds_rx_09_inst.r_data[26]
.sym 14680 rx_09_fifo.wr_addr[7]
.sym 14681 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 14684 rx_09_fifo.rd_addr[8]
.sym 14685 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 14687 $nextpnr_ICESTORM_LC_8$I3
.sym 14689 rx_09_fifo.rd_addr[9]
.sym 14691 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 14697 $nextpnr_ICESTORM_LC_8$I3
.sym 14706 rx_09_fifo.wr_addr[7]
.sym 14707 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14708 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 14709 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 14712 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 14713 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 14714 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 14715 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 14721 lvds_rx_09_inst.r_data[26]
.sym 14724 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 14725 rx_09_fifo.wr_addr[4]
.sym 14726 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 14727 rx_09_fifo.wr_addr[9]
.sym 14728 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 14729 lvds_clock_$glb_clk
.sym 14731 spi_if_ins.spi.r_rx_byte[3]
.sym 14732 spi_if_ins.spi.r_rx_byte[4]
.sym 14733 spi_if_ins.spi.r_rx_byte[1]
.sym 14734 spi_if_ins.spi.r_rx_byte[0]
.sym 14735 spi_if_ins.spi.r_rx_byte[2]
.sym 14736 spi_if_ins.spi.r_rx_byte[6]
.sym 14737 spi_if_ins.spi.r_rx_byte[7]
.sym 14738 spi_if_ins.spi.r_rx_byte[5]
.sym 14743 rx_09_fifo.rd_addr[6]
.sym 14747 rx_09_fifo.rd_addr[7]
.sym 14749 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 14751 rx_09_fifo.rd_addr[6]
.sym 14752 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14753 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 14762 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 14764 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 14772 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 14774 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14775 rx_09_fifo.wr_addr[6]
.sym 14776 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14778 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 14780 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 14782 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[10]
.sym 14783 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 14784 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 14786 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14787 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 14788 rx_09_fifo.wr_addr[3]
.sym 14790 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 14791 rx_09_fifo.wr_addr[7]
.sym 14792 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 14793 rx_09_fifo.wr_addr[5]
.sym 14794 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 14796 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14798 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 14799 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 14801 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 14802 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14803 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 14806 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 14807 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 14808 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 14811 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 14812 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 14813 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[10]
.sym 14814 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14817 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 14818 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 14819 rx_09_fifo.wr_addr[3]
.sym 14820 rx_09_fifo.wr_addr[5]
.sym 14824 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 14826 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14829 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 14830 rx_09_fifo.wr_addr[7]
.sym 14831 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 14832 rx_09_fifo.wr_addr[6]
.sym 14836 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 14847 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14848 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 14849 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14850 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 14851 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 14852 r_counter_$glb_clk
.sym 14853 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 14854 spi_if_ins.spi.SCKr[2]
.sym 14856 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 14857 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 14860 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 14866 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 14867 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 14868 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 14870 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 14871 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 14873 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 14874 i_smi_a3$SB_IO_IN
.sym 14876 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 14877 i_mosi$SB_IO_IN
.sym 14880 w_rx_09_fifo_data[22]
.sym 14881 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 14895 w_rx_09_fifo_full
.sym 14896 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14897 rx_09_fifo.rd_addr[7]
.sym 14899 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14900 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14903 rx_09_fifo.rd_addr[6]
.sym 14904 w_rx_09_fifo_push
.sym 14907 rx_09_fifo.rd_addr[4]
.sym 14911 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 14913 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 14917 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 14918 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 14919 w_soft_reset
.sym 14923 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 14926 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 14928 rx_09_fifo.rd_addr[7]
.sym 14929 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 14930 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 14931 rx_09_fifo.rd_addr[6]
.sym 14934 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 14935 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 14936 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 14937 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 14942 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 14943 w_soft_reset
.sym 14947 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 14954 w_rx_09_fifo_push
.sym 14955 w_soft_reset
.sym 14958 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 14959 w_rx_09_fifo_full
.sym 14960 rx_09_fifo.rd_addr[4]
.sym 14961 w_rx_09_fifo_push
.sym 14967 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 14974 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 14975 lvds_clock_$glb_clk
.sym 14976 w_soft_reset_$glb_sr
.sym 14977 w_rx_09_fifo_data[5]
.sym 14979 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 14980 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 14982 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 14984 w_rx_09_fifo_data[22]
.sym 14989 spi_if_ins.w_rx_data[5]
.sym 14990 w_rx_09_fifo_push
.sym 14991 spi_if_ins.w_rx_data[2]
.sym 14993 rx_09_fifo.rd_addr[6]
.sym 14995 rx_09_fifo.rd_addr[7]
.sym 14999 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 15003 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15008 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 15009 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15012 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15018 rx_09_fifo.rd_addr[4]
.sym 15019 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15020 rx_09_fifo.wr_addr[7]
.sym 15021 rx_09_fifo.wr_addr[6]
.sym 15024 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 15025 rx_09_fifo.rd_addr[7]
.sym 15027 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 15029 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15030 rx_09_fifo.rd_addr[8]
.sym 15031 rx_09_fifo.rd_addr[6]
.sym 15032 rx_09_fifo.wr_addr[4]
.sym 15033 rx_09_fifo.rd_addr[3]
.sym 15036 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 15037 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 15038 w_soft_reset
.sym 15039 rx_09_fifo.wr_addr[5]
.sym 15040 rx_09_fifo.rd_addr[5]
.sym 15041 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15042 rx_09_fifo.wr_addr[3]
.sym 15043 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 15044 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 15045 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15047 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15051 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 15053 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 15054 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 15057 rx_09_fifo.wr_addr[5]
.sym 15058 rx_09_fifo.rd_addr[5]
.sym 15059 rx_09_fifo.wr_addr[6]
.sym 15060 rx_09_fifo.rd_addr[6]
.sym 15063 rx_09_fifo.rd_addr[4]
.sym 15064 rx_09_fifo.wr_addr[4]
.sym 15065 rx_09_fifo.rd_addr[3]
.sym 15066 rx_09_fifo.wr_addr[3]
.sym 15069 rx_09_fifo.rd_addr[7]
.sym 15070 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 15071 rx_09_fifo.rd_addr[8]
.sym 15072 rx_09_fifo.wr_addr[7]
.sym 15081 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 15083 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 15084 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 15087 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15094 w_soft_reset
.sym 15095 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 15097 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15098 r_counter_$glb_clk
.sym 15099 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15101 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15102 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 15103 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15104 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 15106 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15107 spi_if_ins.state_if[0]
.sym 15112 w_rx_09_fifo_full
.sym 15113 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 15114 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 15115 smi_ctrl_ins.int_cnt_09[4]
.sym 15116 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 15117 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 15119 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 15121 smi_ctrl_ins.int_cnt_09[3]
.sym 15122 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 15123 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 15124 spi_if_ins.w_rx_data[4]
.sym 15128 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15130 spi_if_ins.w_rx_data[2]
.sym 15133 spi_if_ins.state_if[2]
.sym 15135 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 15141 rx_09_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 15142 w_rx_09_fifo_empty
.sym 15144 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 15146 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 15147 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 15152 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15153 spi_if_ins.state_if[1]
.sym 15154 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15155 spi_if_ins.state_if[2]
.sym 15156 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 15160 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15161 spi_if_ins.state_if[1]
.sym 15163 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15164 spi_if_ins.state_if[0]
.sym 15171 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15172 spi_if_ins.state_if[0]
.sym 15180 spi_if_ins.state_if[1]
.sym 15181 spi_if_ins.state_if[0]
.sym 15182 spi_if_ins.state_if[2]
.sym 15183 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15192 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 15193 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 15194 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 15195 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 15198 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 15199 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 15200 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15201 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 15204 w_rx_09_fifo_empty
.sym 15205 rx_09_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 15206 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 15207 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 15211 spi_if_ins.state_if[2]
.sym 15212 spi_if_ins.state_if[1]
.sym 15213 spi_if_ins.state_if[0]
.sym 15216 spi_if_ins.state_if[2]
.sym 15217 spi_if_ins.state_if[1]
.sym 15218 spi_if_ins.state_if[0]
.sym 15220 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15221 r_counter_$glb_clk
.sym 15223 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15224 spi_if_ins.spi.r_tx_byte[0]
.sym 15225 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 15226 spi_if_ins.spi.r_tx_byte[3]
.sym 15228 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15230 spi_if_ins.spi.r_tx_byte[1]
.sym 15236 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15241 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 15244 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 15247 w_cs[1]
.sym 15249 w_cs[3]
.sym 15255 w_rx_data[3]
.sym 15257 w_rx_data[4]
.sym 15266 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 15267 rx_09_fifo.empty_o_SB_LUT4_I2_O[3]
.sym 15268 rx_09_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 15269 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 15270 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 15271 spi_if_ins.state_if[0]
.sym 15272 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 15274 rx_09_fifo.rd_addr[9]
.sym 15275 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15276 spi_if_ins.state_if[1]
.sym 15277 rx_09_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 15278 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 15279 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15281 rx_09_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 15284 rx_09_fifo.wr_addr[9]
.sym 15286 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 15288 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15293 spi_if_ins.state_if[2]
.sym 15297 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15298 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15299 spi_if_ins.state_if[2]
.sym 15303 rx_09_fifo.empty_o_SB_LUT4_I2_O[3]
.sym 15304 rx_09_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 15305 rx_09_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 15306 rx_09_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 15310 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 15315 spi_if_ins.state_if[1]
.sym 15316 spi_if_ins.state_if[2]
.sym 15317 spi_if_ins.state_if[0]
.sym 15318 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15321 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 15322 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 15323 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 15328 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 15330 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 15333 rx_09_fifo.wr_addr[9]
.sym 15334 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 15335 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 15336 rx_09_fifo.rd_addr[9]
.sym 15344 r_counter_$glb_clk
.sym 15345 w_soft_reset_$glb_sr
.sym 15346 w_rx_data[1]
.sym 15348 w_rx_data[3]
.sym 15349 w_rx_data[4]
.sym 15350 w_rx_data[7]
.sym 15353 w_rx_data[2]
.sym 15358 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 15359 w_rx_09_fifo_full
.sym 15360 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 15362 w_rx_09_fifo_empty
.sym 15364 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 15366 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 15368 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 15371 w_rx_data[7]
.sym 15372 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15377 w_rx_data[2]
.sym 15378 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15379 w_rx_data[1]
.sym 15390 w_ioc[4]
.sym 15391 r_tx_data[0]
.sym 15392 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15393 w_ioc[1]
.sym 15395 r_tx_data[1]
.sym 15397 w_ioc[2]
.sym 15400 w_ioc[3]
.sym 15403 r_tx_data[3]
.sym 15405 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15435 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15439 r_tx_data[0]
.sym 15446 r_tx_data[3]
.sym 15451 w_ioc[1]
.sym 15452 w_ioc[2]
.sym 15453 w_ioc[3]
.sym 15459 r_tx_data[1]
.sym 15462 w_ioc[2]
.sym 15463 w_ioc[3]
.sym 15464 w_ioc[4]
.sym 15465 w_ioc[1]
.sym 15466 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 15467 r_counter_$glb_clk
.sym 15469 r_tx_data[4]
.sym 15471 r_tx_data[5]
.sym 15473 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15474 r_tx_data[7]
.sym 15475 r_tx_data[6]
.sym 15476 r_tx_data[2]
.sym 15482 rx_09_fifo.rd_addr[9]
.sym 15486 w_rx_data[2]
.sym 15488 w_rx_data[1]
.sym 15490 rx_09_fifo.rd_addr[7]
.sym 15491 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 15492 smi_ctrl_ins.int_cnt_24[4]
.sym 15494 o_led1$SB_IO_OUT
.sym 15497 w_tx_data_smi[0]
.sym 15500 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 15502 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15503 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15504 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 15510 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15512 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15516 w_cs[3]
.sym 15517 w_cs[3]
.sym 15518 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15519 w_cs[1]
.sym 15520 w_tx_data_io[2]
.sym 15521 w_cs[3]
.sym 15522 w_tx_data_smi[2]
.sym 15523 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15524 w_cs[2]
.sym 15526 w_cs[0]
.sym 15528 w_ioc[2]
.sym 15530 w_tx_data_sys[0]
.sym 15531 w_ioc[3]
.sym 15534 w_cs[0]
.sym 15535 i_glob_clock$SB_IO_IN
.sym 15537 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15538 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15543 w_cs[1]
.sym 15544 w_cs[2]
.sym 15545 w_cs[0]
.sym 15546 w_cs[3]
.sym 15549 w_cs[2]
.sym 15550 w_cs[3]
.sym 15551 w_cs[0]
.sym 15552 w_cs[1]
.sym 15556 w_ioc[3]
.sym 15557 w_ioc[2]
.sym 15561 w_cs[3]
.sym 15562 w_cs[1]
.sym 15563 w_cs[2]
.sym 15564 w_cs[0]
.sym 15567 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15568 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 15569 w_tx_data_sys[0]
.sym 15570 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 15573 w_cs[0]
.sym 15574 w_cs[1]
.sym 15575 w_cs[2]
.sym 15576 w_cs[3]
.sym 15585 w_tx_data_smi[2]
.sym 15586 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15587 w_tx_data_io[2]
.sym 15588 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15589 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15590 i_glob_clock$SB_IO_IN
.sym 15593 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15594 w_tx_data_io[7]
.sym 15595 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 15596 w_tx_data_io[5]
.sym 15597 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 15598 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 15599 w_tx_data_io[6]
.sym 15604 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 15605 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 15608 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 15610 w_cs[0]
.sym 15611 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 15615 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 15616 w_tx_data_io[3]
.sym 15617 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15618 w_tx_data_io[4]
.sym 15619 i_button_SB_LUT4_I1_O[0]
.sym 15621 i_glob_clock$SB_IO_IN
.sym 15622 i_glob_clock$SB_IO_IN
.sym 15623 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15635 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15636 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15638 w_ioc[1]
.sym 15640 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15641 w_ioc[0]
.sym 15642 w_tx_data_io[0]
.sym 15643 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15644 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15646 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15647 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 15648 w_ioc[4]
.sym 15649 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 15655 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 15657 w_tx_data_smi[0]
.sym 15660 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15662 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 15663 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 15664 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[1]
.sym 15666 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 15667 w_tx_data_smi[0]
.sym 15668 w_tx_data_io[0]
.sym 15669 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 15672 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15673 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 15674 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 15675 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[1]
.sym 15678 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 15680 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 15684 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15687 w_ioc[4]
.sym 15691 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 15692 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[1]
.sym 15693 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 15696 w_ioc[0]
.sym 15697 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15698 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15699 w_ioc[4]
.sym 15702 w_ioc[4]
.sym 15703 w_ioc[0]
.sym 15704 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15705 w_ioc[1]
.sym 15708 w_ioc[1]
.sym 15709 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15711 w_ioc[4]
.sym 15712 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 15713 r_counter_$glb_clk
.sym 15714 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R
.sym 15715 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15716 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15717 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 15718 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 15719 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15720 i_button_SB_LUT4_I1_O[1]
.sym 15721 w_tx_data_io[3]
.sym 15722 w_tx_data_io[4]
.sym 15723 w_ioc[0]
.sym 15727 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 15729 rx_24_fifo.rd_addr[9]
.sym 15730 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 15731 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 15732 w_ioc[0]
.sym 15736 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 15737 w_cs[2]
.sym 15738 w_cs[1]
.sym 15739 w_rx_data[6]
.sym 15740 w_rx_data[3]
.sym 15741 i_config[3]$SB_IO_IN
.sym 15742 w_rx_data[4]
.sym 15743 w_rx_data[5]
.sym 15744 i_button$SB_IO_IN
.sym 15745 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15747 io_ctrl_ins.debug_mode[0]
.sym 15748 i_button_SB_LUT4_I1_I0[0]
.sym 15749 io_ctrl_ins.rf_mode[1]
.sym 15756 w_ioc[1]
.sym 15758 io_ctrl_ins.pmod_dir_state[1]
.sym 15759 io_ctrl_ins.o_pmod[0]
.sym 15760 w_cs[1]
.sym 15761 io_ctrl_ins.o_pmod[1]
.sym 15762 i_button_SB_LUT4_I1_I0[0]
.sym 15763 io_ctrl_ins.pmod_dir_state[0]
.sym 15764 o_led1$SB_IO_OUT
.sym 15765 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 15766 w_ioc[4]
.sym 15767 i_button_SB_LUT4_I1_I0[2]
.sym 15768 w_load
.sym 15769 w_ioc[0]
.sym 15770 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 15771 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15772 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 15773 io_ctrl_ins.debug_mode[0]
.sym 15774 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15776 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15777 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15778 io_ctrl_ins.mixer_en_state
.sym 15779 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15780 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 15781 w_fetch
.sym 15782 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 15783 o_led0$SB_IO_OUT
.sym 15786 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 15787 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15789 i_button_SB_LUT4_I1_I0[2]
.sym 15790 io_ctrl_ins.o_pmod[1]
.sym 15791 io_ctrl_ins.pmod_dir_state[1]
.sym 15792 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15795 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 15796 i_button_SB_LUT4_I1_I0[0]
.sym 15797 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 15798 o_led0$SB_IO_OUT
.sym 15801 io_ctrl_ins.mixer_en_state
.sym 15802 io_ctrl_ins.debug_mode[0]
.sym 15803 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 15804 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 15807 w_ioc[4]
.sym 15808 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15810 w_ioc[0]
.sym 15813 w_cs[1]
.sym 15815 w_fetch
.sym 15816 w_load
.sym 15819 o_led1$SB_IO_OUT
.sym 15820 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 15821 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 15822 i_button_SB_LUT4_I1_I0[0]
.sym 15825 i_button_SB_LUT4_I1_I0[2]
.sym 15826 io_ctrl_ins.pmod_dir_state[0]
.sym 15827 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15828 io_ctrl_ins.o_pmod[0]
.sym 15831 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15832 w_ioc[1]
.sym 15833 w_ioc[4]
.sym 15834 w_ioc[0]
.sym 15835 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15836 r_counter_$glb_clk
.sym 15837 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 15838 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15839 i_button_SB_LUT4_I1_O[0]
.sym 15840 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 15841 io_ctrl_ins.pmod_dir_state[4]
.sym 15842 io_ctrl_ins.pmod_dir_state[6]
.sym 15843 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 15844 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 15845 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 15857 w_ioc[0]
.sym 15858 i_button_SB_LUT4_I1_I0[2]
.sym 15860 w_ioc[4]
.sym 15862 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 15863 w_rx_data[7]
.sym 15864 io_ctrl_ins.mixer_en_state
.sym 15867 w_rx_data[1]
.sym 15868 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 15869 o_led0$SB_IO_OUT
.sym 15870 w_rx_data[2]
.sym 15871 i_config[0]$SB_IO_IN
.sym 15873 w_rx_24_fifo_data[30]
.sym 15879 w_ioc[0]
.sym 15881 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15882 w_rx_data[2]
.sym 15883 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15884 w_ioc[1]
.sym 15886 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15887 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15888 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 15890 w_ioc[4]
.sym 15891 io_ctrl_ins.pmod_dir_state[2]
.sym 15892 w_rx_data[1]
.sym 15895 o_shdn_tx_lna$SB_IO_OUT
.sym 15903 w_soft_reset
.sym 15905 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15906 w_rx_data[0]
.sym 15909 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 15912 o_shdn_tx_lna$SB_IO_OUT
.sym 15913 io_ctrl_ins.pmod_dir_state[2]
.sym 15914 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 15915 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 15918 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 15919 w_ioc[0]
.sym 15921 w_ioc[4]
.sym 15926 w_rx_data[1]
.sym 15930 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 15932 w_soft_reset
.sym 15933 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15939 w_rx_data[2]
.sym 15944 w_soft_reset
.sym 15945 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 15948 w_ioc[4]
.sym 15949 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 15950 w_ioc[0]
.sym 15951 w_ioc[1]
.sym 15955 w_rx_data[0]
.sym 15958 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15959 r_counter_$glb_clk
.sym 15961 io_ctrl_ins.rf_pin_state[3]
.sym 15962 io_ctrl_ins.rf_pin_state[7]
.sym 15963 io_ctrl_ins.rf_pin_state[5]
.sym 15964 io_ctrl_ins.rf_pin_state[4]
.sym 15966 io_ctrl_ins.rf_pin_state[6]
.sym 15967 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 15974 w_cs[1]
.sym 15975 w_rx_24_fifo_data[12]
.sym 15980 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15983 w_ioc[0]
.sym 15986 o_rx_h_tx_l_b$SB_IO_OUT
.sym 15987 io_ctrl_ins.rf_mode[1]
.sym 15988 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 15990 o_tr_vc1_b$SB_IO_OUT
.sym 15992 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 15993 o_led1$SB_IO_OUT
.sym 15994 o_rx_h_tx_l$SB_IO_OUT
.sym 15996 io_ctrl_ins.rf_pin_state[7]
.sym 16004 o_shdn_rx_lna$SB_IO_OUT
.sym 16008 w_rx_data[0]
.sym 16010 w_rx_data[3]
.sym 16011 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 16012 w_rx_data[4]
.sym 16013 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16015 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16016 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 16027 w_rx_data[1]
.sym 16030 w_rx_data[2]
.sym 16032 io_ctrl_ins.debug_mode[1]
.sym 16035 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 16036 io_ctrl_ins.debug_mode[1]
.sym 16037 o_shdn_rx_lna$SB_IO_OUT
.sym 16038 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 16041 w_rx_data[4]
.sym 16047 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 16049 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 16059 w_rx_data[0]
.sym 16067 w_rx_data[3]
.sym 16071 w_rx_data[1]
.sym 16079 w_rx_data[2]
.sym 16081 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I2_O
.sym 16082 r_counter_$glb_clk
.sym 16083 w_soft_reset_$glb_sr
.sym 16084 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16086 o_led1$SB_IO_OUT
.sym 16087 o_led0$SB_IO_OUT
.sym 16091 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 16102 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 16103 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 16108 io_ctrl_ins.rf_pin_state[5]
.sym 16110 io_ctrl_ins.rf_pin_state[4]
.sym 16112 o_tr_vc2$SB_IO_OUT
.sym 16126 io_ctrl_ins.rf_mode[2]
.sym 16128 io_ctrl_ins.rf_pin_state[1]
.sym 16129 io_ctrl_ins.debug_mode[0]
.sym 16130 io_ctrl_ins.rf_mode[1]
.sym 16131 io_ctrl_ins.rf_pin_state[0]
.sym 16133 io_ctrl_ins.rf_pin_state[3]
.sym 16134 io_ctrl_ins.rf_mode[2]
.sym 16137 io_ctrl_ins.rf_pin_state[2]
.sym 16138 io_ctrl_ins.rf_mode[1]
.sym 16139 io_ctrl_ins.debug_mode[1]
.sym 16140 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16152 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16154 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16164 io_ctrl_ins.rf_mode[1]
.sym 16165 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16166 io_ctrl_ins.rf_mode[2]
.sym 16167 io_ctrl_ins.rf_pin_state[0]
.sym 16171 io_ctrl_ins.rf_pin_state[1]
.sym 16172 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16173 io_ctrl_ins.rf_mode[1]
.sym 16179 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16182 io_ctrl_ins.rf_mode[1]
.sym 16183 io_ctrl_ins.rf_mode[2]
.sym 16184 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16185 io_ctrl_ins.rf_pin_state[2]
.sym 16188 io_ctrl_ins.debug_mode[1]
.sym 16189 io_ctrl_ins.debug_mode[0]
.sym 16194 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 16195 io_ctrl_ins.rf_mode[2]
.sym 16196 io_ctrl_ins.rf_mode[1]
.sym 16197 io_ctrl_ins.rf_pin_state[3]
.sym 16200 io_ctrl_ins.rf_mode[1]
.sym 16201 io_ctrl_ins.rf_mode[2]
.sym 16202 io_ctrl_ins.debug_mode[1]
.sym 16203 io_ctrl_ins.debug_mode[0]
.sym 16204 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16205 r_counter_$glb_clk
.sym 16207 o_rx_h_tx_l_b$SB_IO_OUT
.sym 16209 o_tr_vc1_b$SB_IO_OUT
.sym 16210 o_tr_vc1$SB_IO_OUT
.sym 16211 o_rx_h_tx_l$SB_IO_OUT
.sym 16219 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 16222 o_led0$SB_IO_OUT
.sym 16226 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 16231 o_led1$SB_IO_OUT
.sym 16232 i_config[3]$SB_IO_IN
.sym 16236 i_button$SB_IO_IN
.sym 16262 lvds_rx_24_inst.r_data[11]
.sym 16299 lvds_rx_24_inst.r_data[11]
.sym 16327 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 16328 lvds_clock_$glb_clk
.sym 16350 w_rx_24_fifo_data[13]
.sym 16355 i_config[0]$SB_IO_IN
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16497 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O
.sym 16519 lvds_rx_24_inst.r_state_if_SB_LUT4_I3_O
.sym 16555 spi_if_ins.spi.r_rx_bit_count[2]
.sym 16556 spi_if_ins.spi.r_rx_bit_count[0]
.sym 16559 spi_if_ins.spi.r_rx_bit_count[1]
.sym 16587 i_mosi$SB_IO_IN
.sym 16599 i_ss$SB_IO_IN
.sym 16673 i_ss$SB_IO_IN
.sym 16682 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 16683 spi_if_ins.spi.SCKr[1]
.sym 16684 spi_if_ins.spi.SCKr[0]
.sym 16685 spi_if_ins.spi.r3_rx_done
.sym 16686 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 16694 w_rx_09_fifo_data[13]
.sym 16699 i_ss$SB_IO_IN
.sym 16703 w_smi_data_output[6]
.sym 16704 i_ss$SB_IO_IN
.sym 16710 w_smi_data_output[1]
.sym 16723 i_sck$SB_IO_IN
.sym 16729 spi_if_ins.spi.r2_rx_done
.sym 16733 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16737 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16740 spi_if_ins.w_rx_data[3]
.sym 16758 i_mosi$SB_IO_IN
.sym 16759 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16760 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16769 o_miso_$_TBUF__Y_E
.sym 16770 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16774 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16777 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16788 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16791 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16800 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16806 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16809 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16818 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16821 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16829 i_mosi$SB_IO_IN
.sym 16837 o_miso_$_TBUF__Y_E
.sym 16838 i_sck$SB_IO_IN_$glb_clk
.sym 16840 spi_if_ins.w_rx_data[3]
.sym 16841 spi_if_ins.w_rx_data[0]
.sym 16844 spi_if_ins.w_rx_data[1]
.sym 16845 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16847 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 16856 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 16858 $PACKER_VCC_NET
.sym 16860 w_rx_09_fifo_data[14]
.sym 16863 i_ss$SB_IO_IN
.sym 16864 spi_if_ins.spi.SCKr[1]
.sym 16865 spi_if_ins.w_rx_data[1]
.sym 16873 spi_if_ins.w_rx_data[3]
.sym 16881 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16882 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16883 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16885 i_mosi$SB_IO_IN
.sym 16886 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16887 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16892 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16893 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16899 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16914 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 16921 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 16926 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 16935 i_mosi$SB_IO_IN
.sym 16941 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 16947 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 16953 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 16956 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 16960 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16961 i_sck$SB_IO_IN_$glb_clk
.sym 16963 spi_if_ins.w_rx_data[6]
.sym 16964 spi_if_ins.w_rx_data[2]
.sym 16966 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 16967 spi_if_ins.w_rx_data[5]
.sym 16969 spi_if_ins.w_rx_data[4]
.sym 16981 i_ss$SB_IO_IN
.sym 16982 $PACKER_VCC_NET
.sym 16984 spi_if_ins.w_rx_data[0]
.sym 16988 spi_if_ins.w_rx_data[5]
.sym 16989 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 16992 lvds_rx_09_inst.r_data[3]
.sym 16995 w_smi_data_output[1]
.sym 16996 spi_if_ins.w_rx_data[6]
.sym 17006 i_ss$SB_IO_IN
.sym 17011 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17024 spi_if_ins.spi.SCKr[1]
.sym 17033 spi_if_ins.r_tx_data_valid
.sym 17039 spi_if_ins.spi.SCKr[1]
.sym 17050 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17057 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17073 i_ss$SB_IO_IN
.sym 17075 spi_if_ins.r_tx_data_valid
.sym 17084 r_counter_$glb_clk
.sym 17088 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17089 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 17090 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17091 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 17092 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17093 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17099 spi_if_ins.w_rx_data[4]
.sym 17101 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17102 i_ss$SB_IO_IN
.sym 17103 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17104 $PACKER_VCC_NET
.sym 17105 smi_ctrl_ins.soe_and_reset
.sym 17107 spi_if_ins.w_rx_data[2]
.sym 17112 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17117 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17118 w_rx_09_fifo_data[5]
.sym 17119 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17138 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17141 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17147 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 17152 lvds_rx_09_inst.r_data[3]
.sym 17156 lvds_rx_09_inst.r_data[20]
.sym 17162 lvds_rx_09_inst.r_data[3]
.sym 17174 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 17180 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17191 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17205 lvds_rx_09_inst.r_data[20]
.sym 17206 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O_$glb_ce
.sym 17207 lvds_clock_$glb_clk
.sym 17209 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 17210 int_miso
.sym 17211 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17212 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17213 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17215 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 17216 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17221 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 17224 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 17225 smi_ctrl_ins.int_cnt_09[4]
.sym 17226 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 17233 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17234 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17237 w_rx_data[3]
.sym 17240 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17241 w_rx_data[7]
.sym 17242 spi_if_ins.w_rx_data[3]
.sym 17243 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17244 $PACKER_VCC_NET
.sym 17256 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17257 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17258 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17261 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17262 spi_if_ins.state_if[1]
.sym 17264 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17265 spi_if_ins.state_if[0]
.sym 17269 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17272 spi_if_ins.state_if[2]
.sym 17279 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17280 spi_if_ins.state_if[2]
.sym 17290 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17298 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 17301 spi_if_ins.state_if[1]
.sym 17302 spi_if_ins.state_if[0]
.sym 17304 spi_if_ins.state_if[2]
.sym 17308 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17309 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17310 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 17319 spi_if_ins.state_if[0]
.sym 17320 spi_if_ins.state_if[2]
.sym 17321 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17322 spi_if_ins.state_if[1]
.sym 17327 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 17329 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 17330 r_counter_$glb_clk
.sym 17331 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 17333 spi_if_ins.spi.r_tx_byte[6]
.sym 17334 spi_if_ins.spi.r_tx_byte[4]
.sym 17335 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 17336 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 17337 spi_if_ins.spi.r_tx_byte[5]
.sym 17338 spi_if_ins.spi.r_tx_byte[7]
.sym 17339 spi_if_ins.spi.r_tx_byte[2]
.sym 17344 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 17347 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 17348 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17349 w_rx_09_fifo_data[22]
.sym 17352 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 17354 $PACKER_VCC_NET
.sym 17355 i_smi_a2_SB_LUT4_I1_O
.sym 17358 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17361 spi_if_ins.w_rx_data[3]
.sym 17365 spi_if_ins.w_rx_data[1]
.sym 17367 w_rx_data[4]
.sym 17376 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17378 spi_if_ins.state_if[2]
.sym 17380 spi_if_ins.state_if[0]
.sym 17381 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 17384 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17385 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 17388 spi_if_ins.state_if[0]
.sym 17392 spi_if_ins.r_tx_byte[0]
.sym 17393 spi_if_ins.state_if[1]
.sym 17400 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17401 spi_if_ins.r_tx_byte[3]
.sym 17402 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17403 spi_if_ins.r_tx_byte[1]
.sym 17406 spi_if_ins.state_if[1]
.sym 17409 spi_if_ins.state_if[0]
.sym 17414 spi_if_ins.r_tx_byte[0]
.sym 17418 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17419 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 17421 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 17424 spi_if_ins.r_tx_byte[3]
.sym 17436 spi_if_ins.state_if[2]
.sym 17437 spi_if_ins.state_if[0]
.sym 17438 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 17439 spi_if_ins.state_if[1]
.sym 17448 spi_if_ins.r_tx_byte[1]
.sym 17452 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 17453 r_counter_$glb_clk
.sym 17454 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17456 spi_if_ins.r_tx_byte[4]
.sym 17457 spi_if_ins.r_tx_byte[6]
.sym 17458 spi_if_ins.r_tx_byte[7]
.sym 17460 spi_if_ins.r_tx_byte[5]
.sym 17461 spi_if_ins.r_tx_byte[2]
.sym 17467 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17470 w_smi_read_req
.sym 17473 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 17475 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 17478 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17480 spi_if_ins.w_rx_data[5]
.sym 17484 spi_if_ins.w_rx_data[6]
.sym 17485 w_rx_data[2]
.sym 17487 w_rx_data[1]
.sym 17489 w_rx_data[0]
.sym 17503 spi_if_ins.w_rx_data[2]
.sym 17505 spi_if_ins.w_rx_data[4]
.sym 17509 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17521 spi_if_ins.w_rx_data[3]
.sym 17523 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17525 spi_if_ins.w_rx_data[1]
.sym 17531 spi_if_ins.w_rx_data[1]
.sym 17543 spi_if_ins.w_rx_data[3]
.sym 17548 spi_if_ins.w_rx_data[4]
.sym 17555 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 17573 spi_if_ins.w_rx_data[2]
.sym 17575 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 17576 r_counter_$glb_clk
.sym 17578 w_rx_data[5]
.sym 17579 w_rx_data[6]
.sym 17581 w_rx_data[0]
.sym 17590 w_rx_09_fifo_data[6]
.sym 17592 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 17594 spi_if_ins.state_if[2]
.sym 17595 w_rx_24_fifo_empty
.sym 17596 i_glob_clock$SB_IO_IN
.sym 17599 i_glob_clock$SB_IO_IN
.sym 17600 $PACKER_VCC_NET
.sym 17601 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 17602 w_fetch
.sym 17603 w_rx_data[3]
.sym 17607 w_rx_data[7]
.sym 17608 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 17610 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 17620 w_cs[0]
.sym 17621 w_tx_data_io[7]
.sym 17622 w_cs[2]
.sym 17623 w_tx_data_io[5]
.sym 17624 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17626 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17628 w_cs[1]
.sym 17630 w_cs[3]
.sym 17632 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17634 w_tx_data_io[6]
.sym 17644 i_glob_clock$SB_IO_IN
.sym 17646 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17647 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17649 w_tx_data_io[4]
.sym 17653 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17655 w_tx_data_io[4]
.sym 17665 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17666 w_tx_data_io[5]
.sym 17667 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17676 w_cs[3]
.sym 17677 w_cs[0]
.sym 17678 w_cs[1]
.sym 17679 w_cs[2]
.sym 17682 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17683 w_tx_data_io[7]
.sym 17684 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17688 w_tx_data_io[6]
.sym 17689 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 17694 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 17696 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 17698 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 17699 i_glob_clock$SB_IO_IN
.sym 17700 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 17701 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 17702 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17703 io_ctrl_ins.o_pmod[6]
.sym 17704 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17705 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 17706 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 17707 i_button_SB_LUT4_I1_I0[3]
.sym 17708 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 17714 w_cs[1]
.sym 17716 w_cs[2]
.sym 17718 w_cs[3]
.sym 17719 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 17720 w_rx_data[5]
.sym 17722 w_rx_data[6]
.sym 17725 w_rx_data[3]
.sym 17727 w_rx_data[0]
.sym 17729 w_cs[0]
.sym 17730 w_ioc[4]
.sym 17732 o_tr_vc1$SB_IO_OUT
.sym 17733 w_rx_data[7]
.sym 17734 w_soft_reset
.sym 17735 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 17736 $PACKER_VCC_NET
.sym 17742 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 17744 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17745 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 17746 w_ioc[4]
.sym 17747 i_button_SB_LUT4_I1_O[1]
.sym 17748 w_ioc[0]
.sym 17752 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 17753 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 17754 w_cs[1]
.sym 17755 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17756 i_button_SB_LUT4_I1_I0[0]
.sym 17759 w_soft_reset
.sym 17760 i_button_SB_LUT4_I1_O[0]
.sym 17761 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 17762 w_fetch
.sym 17763 i_button_SB_LUT4_I1_I0[1]
.sym 17764 i_button_SB_LUT4_I1_I0[3]
.sym 17765 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17768 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17769 i_button_SB_LUT4_I1_I0[2]
.sym 17771 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 17772 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 17781 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17782 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 17783 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 17784 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 17788 i_button_SB_LUT4_I1_O[1]
.sym 17789 i_button_SB_LUT4_I1_O[0]
.sym 17793 i_button_SB_LUT4_I1_I0[1]
.sym 17794 i_button_SB_LUT4_I1_I0[3]
.sym 17795 i_button_SB_LUT4_I1_I0[0]
.sym 17796 i_button_SB_LUT4_I1_I0[2]
.sym 17800 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 17802 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 17806 w_ioc[0]
.sym 17807 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17808 w_ioc[4]
.sym 17812 w_cs[1]
.sym 17813 w_fetch
.sym 17814 w_soft_reset
.sym 17817 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 17818 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 17821 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_E
.sym 17822 r_counter_$glb_clk
.sym 17823 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17824 io_ctrl_ins.pmod_dir_state[7]
.sym 17826 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 17827 io_ctrl_ins.pmod_dir_state[3]
.sym 17829 io_ctrl_ins.pmod_dir_state[5]
.sym 17831 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 17836 $PACKER_VCC_NET
.sym 17843 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 17849 i_button_SB_LUT4_I1_I0[1]
.sym 17850 i_config[1]$SB_IO_IN
.sym 17851 rx_24_fifo.wr_addr[6]
.sym 17853 w_tx_data_sys[0]
.sym 17858 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 17859 w_rx_data[4]
.sym 17865 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17866 o_rx_h_tx_l$SB_IO_OUT
.sym 17867 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17868 i_button_SB_LUT4_I1_I0[2]
.sym 17869 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17870 w_ioc[4]
.sym 17871 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 17872 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17874 w_fetch
.sym 17875 io_ctrl_ins.o_pmod[6]
.sym 17876 i_config[1]$SB_IO_IN
.sym 17878 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17880 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 17881 io_ctrl_ins.pmod_dir_state[7]
.sym 17883 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 17884 io_ctrl_ins.rf_mode[1]
.sym 17885 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17886 io_ctrl_ins.pmod_dir_state[5]
.sym 17887 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 17888 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 17889 w_cs[0]
.sym 17890 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 17892 o_tr_vc1$SB_IO_OUT
.sym 17893 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 17894 w_soft_reset
.sym 17895 i_button_SB_LUT4_I1_I0[0]
.sym 17898 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 17899 i_button_SB_LUT4_I1_I0[0]
.sym 17900 w_soft_reset
.sym 17904 w_ioc[4]
.sym 17905 w_fetch
.sym 17906 w_cs[0]
.sym 17907 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 17910 o_rx_h_tx_l_b$SB_IO_OUT
.sym 17911 i_button_SB_LUT4_I1_I0[2]
.sym 17912 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 17913 io_ctrl_ins.o_pmod[6]
.sym 17916 io_ctrl_ins.pmod_dir_state[5]
.sym 17917 o_tr_vc1$SB_IO_OUT
.sym 17918 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17919 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 17922 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 17924 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 17928 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 17929 io_ctrl_ins.pmod_dir_state[7]
.sym 17930 o_rx_h_tx_l$SB_IO_OUT
.sym 17931 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 17934 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 17935 io_ctrl_ins.rf_mode[1]
.sym 17936 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 17937 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 17940 i_button_SB_LUT4_I1_I0[0]
.sym 17941 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 17942 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 17943 i_config[1]$SB_IO_IN
.sym 17944 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0_SB_LUT4_I2_O
.sym 17945 r_counter_$glb_clk
.sym 17946 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 17947 io_ctrl_ins.o_pmod[3]
.sym 17949 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17951 $PACKER_GND_NET
.sym 17952 io_ctrl_ins.o_pmod[7]
.sym 17954 io_ctrl_ins.o_pmod[4]
.sym 17959 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 17960 o_rx_h_tx_l$SB_IO_OUT
.sym 17966 $PACKER_VCC_NET
.sym 17968 w_rx_24_fifo_data[4]
.sym 17972 w_rx_data[1]
.sym 17973 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 17975 rx_24_fifo.rd_addr[8]
.sym 17977 w_rx_data[0]
.sym 17979 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17982 w_rx_data[2]
.sym 17989 i_button$SB_IO_IN
.sym 17990 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 17992 w_rx_data[6]
.sym 17993 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 17995 w_rx_data[4]
.sym 17997 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 17998 o_tr_vc2$SB_IO_OUT
.sym 18001 i_button_SB_LUT4_I1_I0[0]
.sym 18002 i_config[3]$SB_IO_IN
.sym 18007 i_button_SB_LUT4_I1_I0[2]
.sym 18008 io_ctrl_ins.pmod_dir_state[6]
.sym 18011 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 18012 i_config[0]$SB_IO_IN
.sym 18015 io_ctrl_ins.pmod_dir_state[4]
.sym 18017 io_ctrl_ins.o_pmod[7]
.sym 18019 io_ctrl_ins.o_pmod[4]
.sym 18022 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 18024 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18027 i_button_SB_LUT4_I1_I0[2]
.sym 18028 io_ctrl_ins.o_pmod[7]
.sym 18029 i_button$SB_IO_IN
.sym 18030 i_button_SB_LUT4_I1_I0[0]
.sym 18034 i_button_SB_LUT4_I1_I0[2]
.sym 18036 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 18039 w_rx_data[4]
.sym 18047 w_rx_data[6]
.sym 18051 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 18052 io_ctrl_ins.pmod_dir_state[6]
.sym 18053 i_config[3]$SB_IO_IN
.sym 18054 i_button_SB_LUT4_I1_I0[0]
.sym 18057 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 18058 o_tr_vc2$SB_IO_OUT
.sym 18059 i_button_SB_LUT4_I1_I0[0]
.sym 18060 i_config[0]$SB_IO_IN
.sym 18063 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 18064 io_ctrl_ins.pmod_dir_state[4]
.sym 18065 i_button_SB_LUT4_I1_I0[2]
.sym 18066 io_ctrl_ins.o_pmod[4]
.sym 18067 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18068 r_counter_$glb_clk
.sym 18072 w_tx_data_sys[0]
.sym 18084 o_tr_vc2$SB_IO_OUT
.sym 18085 $PACKER_VCC_NET
.sym 18088 $PACKER_VCC_NET
.sym 18092 $PACKER_VCC_NET
.sym 18095 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 18096 io_ctrl_ins.rf_pin_state[6]
.sym 18111 w_rx_data[3]
.sym 18112 w_rx_data[6]
.sym 18113 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18116 w_rx_data[7]
.sym 18120 io_ctrl_ins.rf_mode[2]
.sym 18121 w_rx_data[4]
.sym 18124 w_rx_data[5]
.sym 18128 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 18133 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 18139 o_tr_vc1_b$SB_IO_OUT
.sym 18144 w_rx_data[3]
.sym 18152 w_rx_data[7]
.sym 18156 w_rx_data[5]
.sym 18164 w_rx_data[4]
.sym 18176 w_rx_data[6]
.sym 18180 io_ctrl_ins.rf_mode[2]
.sym 18181 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 18182 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 18183 o_tr_vc1_b$SB_IO_OUT
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18191 r_counter_$glb_clk
.sym 18206 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 18218 w_rx_24_fifo_data[14]
.sym 18228 o_tr_vc1$SB_IO_OUT
.sym 18238 w_rx_data[1]
.sym 18239 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18245 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18249 w_rx_data[0]
.sym 18251 io_ctrl_ins.rf_mode[2]
.sym 18257 io_ctrl_ins.rf_mode[0]
.sym 18259 io_ctrl_ins.rf_mode[2]
.sym 18263 io_ctrl_ins.rf_mode[1]
.sym 18267 io_ctrl_ins.rf_mode[2]
.sym 18268 io_ctrl_ins.rf_mode[0]
.sym 18269 io_ctrl_ins.rf_mode[1]
.sym 18270 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18281 w_rx_data[1]
.sym 18286 w_rx_data[0]
.sym 18309 io_ctrl_ins.rf_mode[2]
.sym 18311 io_ctrl_ins.rf_mode[0]
.sym 18313 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 18314 r_counter_$glb_clk
.sym 18315 w_soft_reset_$glb_sr
.sym 18328 $PACKER_VCC_NET
.sym 18330 w_rx_24_fifo_data[30]
.sym 18335 $PACKER_VCC_NET
.sym 18340 o_rx_h_tx_l$SB_IO_OUT
.sym 18341 i_config[1]$SB_IO_IN
.sym 18345 i_button_SB_LUT4_I1_I0[1]
.sym 18357 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18359 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18360 io_ctrl_ins.rf_mode[1]
.sym 18361 io_ctrl_ins.rf_pin_state[5]
.sym 18363 io_ctrl_ins.rf_pin_state[4]
.sym 18364 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18367 io_ctrl_ins.rf_pin_state[7]
.sym 18368 io_ctrl_ins.rf_pin_state[6]
.sym 18372 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18378 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18386 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18390 io_ctrl_ins.rf_pin_state[6]
.sym 18392 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18393 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18402 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18403 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18404 io_ctrl_ins.rf_pin_state[4]
.sym 18405 io_ctrl_ins.rf_mode[1]
.sym 18408 io_ctrl_ins.rf_mode[1]
.sym 18409 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18410 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18411 io_ctrl_ins.rf_pin_state[5]
.sym 18415 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 18416 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 18417 io_ctrl_ins.rf_pin_state[7]
.sym 18436 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18437 r_counter_$glb_clk
.sym 18451 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18457 o_tr_vc1_b$SB_IO_OUT
.sym 18458 $PACKER_VCC_NET
.sym 18466 o_tr_vc1$SB_IO_OUT
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_button_SB_LUT4_I1_I0[1]
.sym 18631 o_led1$SB_IO_OUT
.sym 18633 i_config[0]$SB_IO_IN
.sym 18636 w_smi_data_output[4]
.sym 18638 i_smi_a3$SB_IO_IN
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18647 w_smi_data_output[4]
.sym 18653 i_smi_a3$SB_IO_IN
.sym 18662 w_rx_09_fifo_pulled_data[20]
.sym 18666 w_rx_09_fifo_pulled_data[21]
.sym 18684 spi_if_ins.w_rx_data[0]
.sym 18693 i_sck$SB_IO_IN
.sym 18694 w_smi_data_output[5]
.sym 18695 w_smi_data_output[4]
.sym 18707 i_ss$SB_IO_IN
.sym 18709 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18713 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18714 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18735 $nextpnr_ICESTORM_LC_15$O
.sym 18738 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18741 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18743 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18749 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18751 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18755 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18772 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18774 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18783 i_sck$SB_IO_IN_$glb_clk
.sym 18784 i_ss$SB_IO_IN
.sym 18785 i_smi_soe_se$SB_IO_IN
.sym 18790 w_rx_09_fifo_pulled_data[22]
.sym 18794 w_rx_09_fifo_pulled_data[23]
.sym 18801 $PACKER_VCC_NET
.sym 18809 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 18819 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 18824 int_miso
.sym 18827 rx_09_fifo.wr_addr[9]
.sym 18841 w_rx_09_fifo_data[29]
.sym 18843 rx_09_fifo.wr_addr[4]
.sym 18844 rx_09_fifo.wr_addr[7]
.sym 18848 i_smi_soe_se$SB_IO_IN
.sym 18849 rx_09_fifo.wr_addr[5]
.sym 18851 rx_09_fifo.wr_addr[3]
.sym 18854 rx_09_fifo.wr_addr[6]
.sym 18855 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 18856 i_smi_a3$SB_IO_IN
.sym 18869 spi_if_ins.spi.r2_rx_done
.sym 18870 i_sck$SB_IO_IN
.sym 18872 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18876 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18877 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18878 i_ss$SB_IO_IN
.sym 18885 spi_if_ins.spi.SCKr[0]
.sym 18906 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18907 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18908 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18912 spi_if_ins.spi.SCKr[0]
.sym 18918 i_sck$SB_IO_IN
.sym 18926 spi_if_ins.spi.r2_rx_done
.sym 18929 spi_if_ins.spi.r_rx_bit_count[2]
.sym 18930 spi_if_ins.spi.r_rx_bit_count[0]
.sym 18931 i_ss$SB_IO_IN
.sym 18932 spi_if_ins.spi.r_rx_bit_count[1]
.sym 18946 r_counter_$glb_clk
.sym 18949 w_rx_09_fifo_pulled_data[4]
.sym 18953 w_rx_09_fifo_pulled_data[5]
.sym 18962 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 18964 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18967 w_rx_09_fifo_data[15]
.sym 18972 spi_if_ins.w_rx_data[1]
.sym 18973 spi_if_ins.w_rx_data[4]
.sym 18974 rx_09_fifo.rd_addr[5]
.sym 18975 i_smi_a3$SB_IO_IN
.sym 18977 spi_if_ins.w_rx_data[6]
.sym 18978 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 18979 rx_09_fifo.rd_addr[3]
.sym 18980 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 18981 rx_09_fifo.rd_addr[4]
.sym 18982 rx_09_fifo.rd_addr[3]
.sym 18990 i_ss$SB_IO_IN
.sym 18992 spi_if_ins.spi.r_rx_byte[0]
.sym 18993 spi_if_ins.spi.r3_rx_done
.sym 18995 spi_if_ins.spi.r2_rx_done
.sym 18997 spi_if_ins.spi.r_rx_byte[3]
.sym 18998 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 18999 spi_if_ins.spi.r_rx_byte[1]
.sym 19007 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19025 spi_if_ins.spi.r_rx_byte[3]
.sym 19030 spi_if_ins.spi.r_rx_byte[0]
.sym 19049 spi_if_ins.spi.r_rx_byte[1]
.sym 19054 i_ss$SB_IO_IN
.sym 19055 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 19065 spi_if_ins.spi.r2_rx_done
.sym 19067 spi_if_ins.spi.r3_rx_done
.sym 19068 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19069 r_counter_$glb_clk
.sym 19072 w_rx_09_fifo_pulled_data[6]
.sym 19076 w_rx_09_fifo_pulled_data[7]
.sym 19087 smi_ctrl_ins.int_cnt_09[3]
.sym 19091 spi_if_ins.spi.r2_rx_done
.sym 19095 w_rx_09_fifo_data[28]
.sym 19096 rx_09_fifo.rd_addr[8]
.sym 19097 int_miso
.sym 19100 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 19101 rx_09_fifo.rd_addr[9]
.sym 19103 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 19104 rx_09_fifo.wr_addr[9]
.sym 19123 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19129 spi_if_ins.spi.r_rx_byte[4]
.sym 19135 spi_if_ins.spi.r_rx_byte[5]
.sym 19140 spi_if_ins.spi.r_rx_byte[2]
.sym 19141 spi_if_ins.spi.r_rx_byte[6]
.sym 19142 spi_if_ins.spi.r_rx_byte[7]
.sym 19145 spi_if_ins.spi.r_rx_byte[6]
.sym 19151 spi_if_ins.spi.r_rx_byte[2]
.sym 19165 spi_if_ins.spi.r_rx_byte[7]
.sym 19170 spi_if_ins.spi.r_rx_byte[5]
.sym 19184 spi_if_ins.spi.r_rx_byte[4]
.sym 19191 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 19192 r_counter_$glb_clk
.sym 19195 w_rx_09_fifo_pulled_data[12]
.sym 19199 w_rx_09_fifo_pulled_data[13]
.sym 19206 spi_if_ins.w_rx_data[6]
.sym 19212 w_soft_reset
.sym 19219 w_rx_09_fifo_data[30]
.sym 19227 w_rx_09_fifo_data[21]
.sym 19228 rx_09_fifo.rd_addr[4]
.sym 19236 spi_if_ins.spi.SCKr[1]
.sym 19237 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19239 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19246 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19251 spi_if_ins.spi.SCKr[2]
.sym 19253 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19257 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19258 $PACKER_VCC_NET
.sym 19259 spi_if_ins.spi.SCKr[2]
.sym 19265 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19267 $nextpnr_ICESTORM_LC_16$O
.sym 19270 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19273 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19275 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19276 $PACKER_VCC_NET
.sym 19281 $PACKER_VCC_NET
.sym 19282 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19283 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19286 $PACKER_VCC_NET
.sym 19287 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19289 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19293 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19298 spi_if_ins.spi.SCKr[2]
.sym 19299 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19300 spi_if_ins.spi.SCKr[1]
.sym 19301 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19304 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19310 spi_if_ins.spi.SCKr[1]
.sym 19312 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19313 spi_if_ins.spi.SCKr[2]
.sym 19314 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19315 r_counter_$glb_clk
.sym 19316 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 19318 w_rx_09_fifo_pulled_data[14]
.sym 19322 w_rx_09_fifo_pulled_data[15]
.sym 19333 w_rx_09_fifo_data[20]
.sym 19341 $PACKER_VCC_NET
.sym 19342 rx_09_fifo.wr_addr[3]
.sym 19343 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 19344 rx_09_fifo.rd_addr[8]
.sym 19345 $PACKER_VCC_NET
.sym 19346 rx_09_fifo.wr_addr[6]
.sym 19347 spi_if_ins.r_tx_byte[7]
.sym 19348 rx_09_fifo.wr_addr[4]
.sym 19349 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 19350 $PACKER_VCC_NET
.sym 19351 rx_09_fifo.wr_addr[7]
.sym 19352 rx_09_fifo.wr_addr[5]
.sym 19360 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19361 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19362 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19363 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19364 spi_if_ins.spi.r_tx_byte[7]
.sym 19365 spi_if_ins.r_tx_byte[7]
.sym 19367 spi_if_ins.spi.r_tx_byte[6]
.sym 19368 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19369 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19370 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19371 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19372 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19373 spi_if_ins.spi.r_tx_byte[2]
.sym 19374 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19376 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19377 spi_if_ins.spi.r_tx_byte[3]
.sym 19380 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19381 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19385 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19391 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 19392 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19393 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 19394 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 19397 spi_if_ins.r_tx_byte[7]
.sym 19398 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 19399 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19403 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19404 spi_if_ins.spi.r_tx_byte[3]
.sym 19405 spi_if_ins.spi.r_tx_byte[7]
.sym 19406 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19409 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19416 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19417 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 19418 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19427 spi_if_ins.spi.r_tx_byte[6]
.sym 19428 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19429 spi_if_ins.spi.r_tx_byte[2]
.sym 19430 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19433 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 19434 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 19435 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 19436 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 19437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 19438 r_counter_$glb_clk
.sym 19441 w_rx_09_fifo_pulled_data[28]
.sym 19445 w_rx_09_fifo_pulled_data[29]
.sym 19452 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 19453 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 19458 w_smi_data_output[1]
.sym 19464 w_rx_09_fifo_data[7]
.sym 19465 spi_if_ins.w_rx_data[6]
.sym 19468 w_rx_09_fifo_full
.sym 19469 rx_09_fifo.rd_addr[4]
.sym 19471 rx_09_fifo.rd_addr[5]
.sym 19474 rx_09_fifo.rd_addr[3]
.sym 19482 spi_if_ins.r_tx_byte[4]
.sym 19484 spi_if_ins.r_tx_byte[7]
.sym 19485 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19486 spi_if_ins.spi.r_tx_byte[5]
.sym 19487 spi_if_ins.r_tx_byte[2]
.sym 19490 spi_if_ins.spi.r_tx_byte[0]
.sym 19491 spi_if_ins.r_tx_byte[6]
.sym 19492 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19493 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19494 spi_if_ins.r_tx_byte[5]
.sym 19496 spi_if_ins.spi.r_tx_byte[1]
.sym 19507 spi_if_ins.spi.r_tx_byte[4]
.sym 19520 spi_if_ins.r_tx_byte[6]
.sym 19527 spi_if_ins.r_tx_byte[4]
.sym 19532 spi_if_ins.spi.r_tx_byte[4]
.sym 19534 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19535 spi_if_ins.spi.r_tx_byte[0]
.sym 19539 spi_if_ins.spi.r_tx_byte[5]
.sym 19540 spi_if_ins.spi.r_tx_byte[1]
.sym 19541 spi_if_ins.spi.r_tx_bit_count[2]
.sym 19547 spi_if_ins.r_tx_byte[5]
.sym 19551 spi_if_ins.r_tx_byte[7]
.sym 19559 spi_if_ins.r_tx_byte[2]
.sym 19560 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19561 r_counter_$glb_clk
.sym 19562 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 19564 w_rx_09_fifo_pulled_data[30]
.sym 19568 w_rx_09_fifo_pulled_data[31]
.sym 19575 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 19580 w_rx_09_fifo_data[5]
.sym 19584 w_fetch
.sym 19587 rx_09_fifo.wr_addr[9]
.sym 19588 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 19589 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 19590 w_rx_09_fifo_data[4]
.sym 19593 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 19594 w_rx_24_fifo_pulled_data[7]
.sym 19595 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 19596 w_rx_24_fifo_pulled_data[23]
.sym 19598 rx_24_fifo.wr_addr[2]
.sym 19622 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19625 r_tx_data[7]
.sym 19626 r_tx_data[6]
.sym 19627 r_tx_data[2]
.sym 19628 r_tx_data[4]
.sym 19630 r_tx_data[5]
.sym 19643 r_tx_data[4]
.sym 19651 r_tx_data[6]
.sym 19657 r_tx_data[7]
.sym 19669 r_tx_data[5]
.sym 19674 r_tx_data[2]
.sym 19683 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 19684 r_counter_$glb_clk
.sym 19687 w_rx_24_fifo_pulled_data[12]
.sym 19691 w_rx_24_fifo_pulled_data[13]
.sym 19701 w_soft_reset
.sym 19706 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 19710 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 19711 w_rx_24_fifo_data[20]
.sym 19714 w_rx_24_fifo_pulled_data[5]
.sym 19715 w_rx_24_fifo_data[21]
.sym 19716 w_rx_24_fifo_pulled_data[6]
.sym 19718 w_rx_data[5]
.sym 19720 rx_24_fifo.rd_addr[6]
.sym 19721 w_rx_24_fifo_pulled_data[21]
.sym 19732 spi_if_ins.w_rx_data[5]
.sym 19736 spi_if_ins.w_rx_data[6]
.sym 19738 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19749 spi_if_ins.w_rx_data[0]
.sym 19763 spi_if_ins.w_rx_data[5]
.sym 19769 spi_if_ins.w_rx_data[6]
.sym 19779 spi_if_ins.w_rx_data[0]
.sym 19806 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 19807 r_counter_$glb_clk
.sym 19810 w_rx_24_fifo_pulled_data[14]
.sym 19814 w_rx_24_fifo_pulled_data[15]
.sym 19828 rx_24_fifo.wr_addr[3]
.sym 19829 rx_24_fifo.wr_addr[9]
.sym 19830 rx_24_fifo.wr_addr[6]
.sym 19834 $PACKER_VCC_NET
.sym 19835 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 19836 w_rx_24_fifo_pulled_data[30]
.sym 19837 $PACKER_VCC_NET
.sym 19839 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 19840 rx_24_fifo.wr_addr[3]
.sym 19843 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 19844 w_rx_24_fifo_pulled_data[31]
.sym 19850 w_rx_data[5]
.sym 19852 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 19853 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19854 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19857 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19858 smi_ctrl_ins.int_cnt_24[4]
.sym 19859 w_rx_data[6]
.sym 19860 w_rx_24_fifo_pulled_data[30]
.sym 19861 smi_ctrl_ins.int_cnt_24[4]
.sym 19862 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19863 w_rx_24_fifo_pulled_data[13]
.sym 19864 w_rx_24_fifo_pulled_data[7]
.sym 19866 w_rx_24_fifo_pulled_data[23]
.sym 19867 w_rx_24_fifo_pulled_data[14]
.sym 19868 w_rx_24_fifo_pulled_data[31]
.sym 19871 w_rx_24_fifo_pulled_data[15]
.sym 19872 w_rx_24_fifo_pulled_data[22]
.sym 19874 w_rx_24_fifo_pulled_data[5]
.sym 19875 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19876 w_rx_24_fifo_pulled_data[6]
.sym 19879 w_rx_24_fifo_pulled_data[29]
.sym 19881 w_rx_24_fifo_pulled_data[21]
.sym 19883 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19884 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19885 w_rx_24_fifo_pulled_data[22]
.sym 19886 w_rx_24_fifo_pulled_data[6]
.sym 19889 smi_ctrl_ins.int_cnt_24[4]
.sym 19890 w_rx_24_fifo_pulled_data[29]
.sym 19891 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19892 w_rx_24_fifo_pulled_data[13]
.sym 19895 w_rx_data[6]
.sym 19901 w_rx_24_fifo_pulled_data[14]
.sym 19902 smi_ctrl_ins.int_cnt_24[4]
.sym 19903 w_rx_24_fifo_pulled_data[30]
.sym 19904 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19907 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19908 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19909 w_rx_24_fifo_pulled_data[23]
.sym 19910 w_rx_24_fifo_pulled_data[7]
.sym 19913 w_rx_24_fifo_pulled_data[5]
.sym 19914 w_rx_24_fifo_pulled_data[21]
.sym 19915 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19916 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 19921 w_rx_data[5]
.sym 19925 w_rx_24_fifo_pulled_data[15]
.sym 19926 w_rx_24_fifo_pulled_data[31]
.sym 19927 smi_ctrl_ins.int_cnt_24[4]
.sym 19928 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19929 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 19930 r_counter_$glb_clk
.sym 19933 w_rx_24_fifo_pulled_data[28]
.sym 19937 w_rx_24_fifo_pulled_data[29]
.sym 19944 rx_24_fifo.rd_addr[8]
.sym 19946 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19947 smi_ctrl_ins.int_cnt_24[4]
.sym 19949 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 19950 w_rx_24_fifo_data[23]
.sym 19952 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 19954 smi_ctrl_ins.int_cnt_24[4]
.sym 19958 w_rx_24_fifo_pulled_data[22]
.sym 19961 w_rx_24_fifo_data[28]
.sym 19963 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 19966 rx_24_fifo.wr_addr[2]
.sym 19973 io_ctrl_ins.o_pmod[3]
.sym 19975 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 19977 w_rx_data[7]
.sym 19981 w_rx_data[3]
.sym 19990 w_rx_data[5]
.sym 19991 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 19992 io_ctrl_ins.pmod_dir_state[3]
.sym 19995 i_button_SB_LUT4_I1_I0[2]
.sym 20003 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 20008 w_rx_data[7]
.sym 20020 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20024 w_rx_data[3]
.sym 20036 w_rx_data[5]
.sym 20048 io_ctrl_ins.pmod_dir_state[3]
.sym 20049 io_ctrl_ins.o_pmod[3]
.sym 20050 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 20051 i_button_SB_LUT4_I1_I0[2]
.sym 20052 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 20053 r_counter_$glb_clk
.sym 20056 w_rx_24_fifo_pulled_data[30]
.sym 20060 w_rx_24_fifo_pulled_data[31]
.sym 20067 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 20069 w_rx_24_fifo_data[5]
.sym 20078 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20081 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 20083 w_rx_24_fifo_pulled_data[23]
.sym 20087 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 20088 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 20089 w_rx_24_fifo_data[31]
.sym 20090 w_rx_24_fifo_pulled_data[7]
.sym 20097 w_rx_data[3]
.sym 20098 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20104 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 20105 w_rx_data[7]
.sym 20111 w_rx_data[4]
.sym 20130 w_rx_data[3]
.sym 20144 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 20162 w_rx_data[7]
.sym 20172 w_rx_data[4]
.sym 20175 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 20176 r_counter_$glb_clk
.sym 20179 w_rx_24_fifo_pulled_data[4]
.sym 20183 w_rx_24_fifo_pulled_data[5]
.sym 20190 w_rx_24_fifo_data[7]
.sym 20197 $PACKER_VCC_NET
.sym 20200 $PACKER_GND_NET
.sym 20205 w_rx_24_fifo_pulled_data[5]
.sym 20208 w_rx_24_fifo_pulled_data[6]
.sym 20213 w_rx_24_fifo_pulled_data[21]
.sym 20223 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 20230 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 20264 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 20298 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 20299 r_counter_$glb_clk
.sym 20302 w_rx_24_fifo_pulled_data[6]
.sym 20306 w_rx_24_fifo_pulled_data[7]
.sym 20313 rx_24_fifo.wr_addr[3]
.sym 20314 o_rx_h_tx_l$SB_IO_OUT
.sym 20317 rx_24_fifo.wr_addr[2]
.sym 20319 rx_24_fifo.wr_addr[6]
.sym 20320 rx_24_fifo.wr_addr[8]
.sym 20321 rx_24_fifo.wr_addr[9]
.sym 20323 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 20325 rx_24_fifo.rd_addr[3]
.sym 20326 rx_24_fifo.wr_addr[3]
.sym 20327 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 20329 $PACKER_VCC_NET
.sym 20330 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 20331 rx_24_fifo.rd_addr[6]
.sym 20332 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 20333 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 20334 rx_24_fifo.rd_addr[8]
.sym 20336 rx_24_fifo.rd_addr[9]
.sym 20425 w_rx_24_fifo_pulled_data[20]
.sym 20429 w_rx_24_fifo_pulled_data[21]
.sym 20439 rx_24_fifo.rd_addr[8]
.sym 20440 o_tr_vc1$SB_IO_OUT
.sym 20447 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 20452 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 20453 rx_24_fifo.wr_addr[2]
.sym 20454 w_rx_24_fifo_pulled_data[22]
.sym 20548 w_rx_24_fifo_pulled_data[22]
.sym 20552 w_rx_24_fifo_pulled_data[23]
.sym 20560 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20567 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20574 w_rx_24_fifo_pulled_data[23]
.sym 20575 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 20581 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 20672 i_config[0]$SB_IO_IN
.sym 20686 w_rx_24_fifo_data[14]
.sym 20698 w_rx_24_fifo_data[15]
.sym 20748 w_smi_data_output[5]
.sym 20750 i_smi_a3$SB_IO_IN
.sym 20759 w_smi_data_output[5]
.sym 20767 i_smi_a3$SB_IO_IN
.sym 20771 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20805 int_miso
.sym 20810 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 20814 w_rx_09_fifo_data[12]
.sym 20815 rx_09_fifo.wr_addr[9]
.sym 20821 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20823 $PACKER_VCC_NET
.sym 20824 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20827 rx_09_fifo.wr_addr[5]
.sym 20828 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 20829 rx_09_fifo.wr_addr[3]
.sym 20831 rx_09_fifo.wr_addr[7]
.sym 20832 rx_09_fifo.wr_addr[6]
.sym 20835 w_rx_09_fifo_data[13]
.sym 20837 rx_09_fifo.wr_addr[4]
.sym 20839 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 20844 i_mosi$SB_IO_IN
.sym 20847 spi_if_ins.spi.r_rx_done
.sym 20862 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 20863 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 20865 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 20866 rx_09_fifo.wr_addr[3]
.sym 20867 rx_09_fifo.wr_addr[4]
.sym 20868 rx_09_fifo.wr_addr[5]
.sym 20869 rx_09_fifo.wr_addr[6]
.sym 20870 rx_09_fifo.wr_addr[7]
.sym 20871 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 20872 rx_09_fifo.wr_addr[9]
.sym 20873 lvds_clock_$glb_clk
.sym 20874 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 20876 w_rx_09_fifo_data[12]
.sym 20880 w_rx_09_fifo_data[13]
.sym 20883 $PACKER_VCC_NET
.sym 20897 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20910 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20916 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 20917 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 20920 w_rx_09_fifo_pulled_data[21]
.sym 20921 i_mosi$SB_IO_IN
.sym 20923 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 20928 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20929 w_rx_09_fifo_pulled_data[20]
.sym 20940 smi_ctrl_ins.soe_and_reset
.sym 20947 o_miso_$_TBUF__Y_E
.sym 20952 w_rx_09_fifo_data[15]
.sym 20953 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 20958 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 20962 rx_09_fifo.rd_addr[9]
.sym 20963 rx_09_fifo.rd_addr[8]
.sym 20967 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 20970 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 20971 rx_09_fifo.rd_addr[3]
.sym 20972 $PACKER_VCC_NET
.sym 20974 w_rx_09_fifo_data[14]
.sym 20975 rx_09_fifo.rd_addr[7]
.sym 20979 rx_09_fifo.rd_addr[6]
.sym 20981 rx_09_fifo.rd_addr[4]
.sym 20982 rx_09_fifo.rd_addr[5]
.sym 20984 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 20987 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 20988 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 20990 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 20991 spi_if_ins.spi.r2_rx_done
.sym 21000 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21001 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21003 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 21004 rx_09_fifo.rd_addr[3]
.sym 21005 rx_09_fifo.rd_addr[4]
.sym 21006 rx_09_fifo.rd_addr[5]
.sym 21007 rx_09_fifo.rd_addr[6]
.sym 21008 rx_09_fifo.rd_addr[7]
.sym 21009 rx_09_fifo.rd_addr[8]
.sym 21010 rx_09_fifo.rd_addr[9]
.sym 21011 r_counter_$glb_clk
.sym 21012 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 21013 $PACKER_VCC_NET
.sym 21017 w_rx_09_fifo_data[15]
.sym 21021 w_rx_09_fifo_data[14]
.sym 21028 rx_09_fifo.rd_addr[9]
.sym 21031 rx_09_fifo.rd_addr[8]
.sym 21034 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 21035 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21040 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21047 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21048 smi_ctrl_ins.int_cnt_09[4]
.sym 21055 rx_09_fifo.wr_addr[5]
.sym 21056 w_rx_09_fifo_data[29]
.sym 21057 rx_09_fifo.wr_addr[3]
.sym 21058 rx_09_fifo.wr_addr[4]
.sym 21059 rx_09_fifo.wr_addr[7]
.sym 21060 rx_09_fifo.wr_addr[6]
.sym 21065 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21069 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 21070 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21074 w_rx_09_fifo_data[28]
.sym 21075 rx_09_fifo.wr_addr[9]
.sym 21076 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21082 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21083 $PACKER_VCC_NET
.sym 21086 w_smi_data_output[4]
.sym 21087 w_smi_data_output[5]
.sym 21088 w_smi_data_output[6]
.sym 21090 smi_ctrl_ins.soe_and_reset
.sym 21102 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21103 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21105 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21106 rx_09_fifo.wr_addr[3]
.sym 21107 rx_09_fifo.wr_addr[4]
.sym 21108 rx_09_fifo.wr_addr[5]
.sym 21109 rx_09_fifo.wr_addr[6]
.sym 21110 rx_09_fifo.wr_addr[7]
.sym 21111 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 21112 rx_09_fifo.wr_addr[9]
.sym 21113 lvds_clock_$glb_clk
.sym 21114 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21116 w_rx_09_fifo_data[28]
.sym 21120 w_rx_09_fifo_data[29]
.sym 21123 $PACKER_VCC_NET
.sym 21140 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 21141 smi_ctrl_ins.soe_and_reset
.sym 21143 rx_09_fifo.rd_addr[7]
.sym 21144 rx_09_fifo.rd_addr[6]
.sym 21159 rx_09_fifo.rd_addr[3]
.sym 21160 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 21166 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21167 w_rx_09_fifo_data[31]
.sym 21169 rx_09_fifo.rd_addr[4]
.sym 21170 rx_09_fifo.rd_addr[5]
.sym 21172 rx_09_fifo.rd_addr[8]
.sym 21173 rx_09_fifo.rd_addr[7]
.sym 21176 $PACKER_VCC_NET
.sym 21179 rx_09_fifo.rd_addr[9]
.sym 21181 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21183 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 21185 w_rx_09_fifo_data[30]
.sym 21187 rx_09_fifo.rd_addr[6]
.sym 21188 w_rx_09_fifo_full
.sym 21190 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 21192 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 21194 smi_ctrl_ins.soe_and_reset
.sym 21195 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 21204 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21205 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21207 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 21208 rx_09_fifo.rd_addr[3]
.sym 21209 rx_09_fifo.rd_addr[4]
.sym 21210 rx_09_fifo.rd_addr[5]
.sym 21211 rx_09_fifo.rd_addr[6]
.sym 21212 rx_09_fifo.rd_addr[7]
.sym 21213 rx_09_fifo.rd_addr[8]
.sym 21214 rx_09_fifo.rd_addr[9]
.sym 21215 r_counter_$glb_clk
.sym 21216 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 21217 $PACKER_VCC_NET
.sym 21221 w_rx_09_fifo_data[31]
.sym 21225 w_rx_09_fifo_data[30]
.sym 21232 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 21233 i_smi_soe_se$SB_IO_IN
.sym 21235 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 21239 w_smi_data_output[5]
.sym 21242 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21244 w_rx_09_fifo_pulled_data[28]
.sym 21246 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21249 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 21251 w_rx_09_fifo_full
.sym 21252 w_rx_09_fifo_pulled_data[29]
.sym 21258 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21261 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21263 rx_09_fifo.wr_addr[9]
.sym 21269 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21273 w_rx_09_fifo_data[20]
.sym 21274 w_rx_09_fifo_data[21]
.sym 21278 $PACKER_VCC_NET
.sym 21279 rx_09_fifo.wr_addr[3]
.sym 21281 rx_09_fifo.wr_addr[5]
.sym 21283 rx_09_fifo.wr_addr[6]
.sym 21285 rx_09_fifo.wr_addr[4]
.sym 21287 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21288 rx_09_fifo.wr_addr[7]
.sym 21289 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 21291 w_smi_data_output[0]
.sym 21292 w_smi_data_output[2]
.sym 21293 w_smi_data_output[7]
.sym 21295 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 21296 w_smi_data_output[1]
.sym 21306 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21307 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21309 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21310 rx_09_fifo.wr_addr[3]
.sym 21311 rx_09_fifo.wr_addr[4]
.sym 21312 rx_09_fifo.wr_addr[5]
.sym 21313 rx_09_fifo.wr_addr[6]
.sym 21314 rx_09_fifo.wr_addr[7]
.sym 21315 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 21316 rx_09_fifo.wr_addr[9]
.sym 21317 lvds_clock_$glb_clk
.sym 21318 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21320 w_rx_09_fifo_data[20]
.sym 21324 w_rx_09_fifo_data[21]
.sym 21327 $PACKER_VCC_NET
.sym 21332 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21337 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21339 w_rx_09_fifo_full
.sym 21343 i_smi_a3$SB_IO_IN
.sym 21345 spi_if_ins.w_rx_data[5]
.sym 21346 w_rx_09_fifo_pulled_data[30]
.sym 21349 smi_ctrl_ins.soe_and_reset
.sym 21350 rx_09_fifo.rd_addr[6]
.sym 21354 w_rx_09_fifo_pulled_data[31]
.sym 21360 rx_09_fifo.rd_addr[8]
.sym 21364 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21366 rx_09_fifo.rd_addr[4]
.sym 21367 rx_09_fifo.rd_addr[9]
.sym 21369 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 21370 rx_09_fifo.rd_addr[7]
.sym 21373 rx_09_fifo.rd_addr[6]
.sym 21375 w_rx_09_fifo_data[23]
.sym 21378 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 21379 rx_09_fifo.rd_addr[5]
.sym 21384 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21387 w_rx_09_fifo_data[22]
.sym 21389 $PACKER_VCC_NET
.sym 21390 rx_09_fifo.rd_addr[3]
.sym 21393 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 21399 w_smi_read_req
.sym 21408 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21409 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21411 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 21412 rx_09_fifo.rd_addr[3]
.sym 21413 rx_09_fifo.rd_addr[4]
.sym 21414 rx_09_fifo.rd_addr[5]
.sym 21415 rx_09_fifo.rd_addr[6]
.sym 21416 rx_09_fifo.rd_addr[7]
.sym 21417 rx_09_fifo.rd_addr[8]
.sym 21418 rx_09_fifo.rd_addr[9]
.sym 21419 r_counter_$glb_clk
.sym 21420 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 21421 $PACKER_VCC_NET
.sym 21425 w_rx_09_fifo_data[23]
.sym 21429 w_rx_09_fifo_data[22]
.sym 21437 w_smi_data_output[7]
.sym 21438 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 21443 w_rx_09_fifo_data[23]
.sym 21445 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 21447 smi_ctrl_ins.int_cnt_09[3]
.sym 21452 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 21456 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21457 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21466 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 21467 rx_09_fifo.wr_addr[3]
.sym 21468 w_rx_09_fifo_data[5]
.sym 21469 rx_09_fifo.wr_addr[5]
.sym 21471 rx_09_fifo.wr_addr[6]
.sym 21473 rx_09_fifo.wr_addr[4]
.sym 21475 $PACKER_VCC_NET
.sym 21476 rx_09_fifo.wr_addr[7]
.sym 21480 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21483 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21487 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21490 rx_09_fifo.wr_addr[9]
.sym 21491 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21493 w_rx_09_fifo_data[4]
.sym 21494 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 21499 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 21500 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 21510 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 21511 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21513 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 21514 rx_09_fifo.wr_addr[3]
.sym 21515 rx_09_fifo.wr_addr[4]
.sym 21516 rx_09_fifo.wr_addr[5]
.sym 21517 rx_09_fifo.wr_addr[6]
.sym 21518 rx_09_fifo.wr_addr[7]
.sym 21519 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 21520 rx_09_fifo.wr_addr[9]
.sym 21521 lvds_clock_$glb_clk
.sym 21522 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21524 w_rx_09_fifo_data[4]
.sym 21528 w_rx_09_fifo_data[5]
.sym 21531 $PACKER_VCC_NET
.sym 21540 w_fetch
.sym 21545 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 21550 w_cs[2]
.sym 21552 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21556 w_cs[1]
.sym 21557 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 21566 rx_09_fifo.rd_addr[8]
.sym 21567 rx_09_fifo.rd_addr[5]
.sym 21568 w_rx_09_fifo_data[7]
.sym 21573 rx_09_fifo.rd_addr[4]
.sym 21577 $PACKER_VCC_NET
.sym 21578 rx_09_fifo.rd_addr[3]
.sym 21579 rx_09_fifo.rd_addr[6]
.sym 21580 w_rx_09_fifo_data[6]
.sym 21582 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 21590 rx_09_fifo.rd_addr[7]
.sym 21592 rx_09_fifo.rd_addr[9]
.sym 21593 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 21594 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21595 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21598 w_cs[1]
.sym 21599 w_cs[3]
.sym 21603 w_cs[2]
.sym 21612 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 21613 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 21615 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 21616 rx_09_fifo.rd_addr[3]
.sym 21617 rx_09_fifo.rd_addr[4]
.sym 21618 rx_09_fifo.rd_addr[5]
.sym 21619 rx_09_fifo.rd_addr[6]
.sym 21620 rx_09_fifo.rd_addr[7]
.sym 21621 rx_09_fifo.rd_addr[8]
.sym 21622 rx_09_fifo.rd_addr[9]
.sym 21623 r_counter_$glb_clk
.sym 21624 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I3_O
.sym 21625 $PACKER_VCC_NET
.sym 21629 w_rx_09_fifo_data[7]
.sym 21633 w_rx_09_fifo_data[6]
.sym 21645 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 21652 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 21654 w_ioc[0]
.sym 21660 w_rx_24_fifo_pulled_data[20]
.sym 21661 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 21668 rx_24_fifo.wr_addr[6]
.sym 21669 rx_24_fifo.wr_addr[9]
.sym 21670 rx_24_fifo.wr_addr[8]
.sym 21674 rx_24_fifo.wr_addr[3]
.sym 21675 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 21679 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21680 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 21681 rx_24_fifo.wr_addr[2]
.sym 21682 w_rx_24_fifo_data[20]
.sym 21684 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21686 w_rx_24_fifo_data[21]
.sym 21690 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21694 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 21695 $PACKER_VCC_NET
.sym 21698 w_ioc[0]
.sym 21704 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 21705 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 21714 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21715 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21717 rx_24_fifo.wr_addr[2]
.sym 21718 rx_24_fifo.wr_addr[3]
.sym 21719 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 21720 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 21721 rx_24_fifo.wr_addr[6]
.sym 21722 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 21723 rx_24_fifo.wr_addr[8]
.sym 21724 rx_24_fifo.wr_addr[9]
.sym 21725 lvds_clock_$glb_clk
.sym 21726 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21728 w_rx_24_fifo_data[20]
.sym 21732 w_rx_24_fifo_data[21]
.sym 21735 $PACKER_VCC_NET
.sym 21743 w_cs[3]
.sym 21745 w_cs[2]
.sym 21746 rx_24_fifo.wr_addr[8]
.sym 21748 spi_if_ins.w_rx_data[6]
.sym 21751 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 21752 w_cs[1]
.sym 21754 spi_if_ins.w_rx_data[5]
.sym 21761 w_ioc[0]
.sym 21768 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 21771 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21772 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 21773 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 21774 rx_24_fifo.rd_addr[6]
.sym 21777 w_rx_24_fifo_data[23]
.sym 21780 rx_24_fifo.rd_addr[3]
.sym 21781 rx_24_fifo.rd_addr[8]
.sym 21783 w_rx_24_fifo_data[22]
.sym 21791 rx_24_fifo.rd_addr[9]
.sym 21792 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 21795 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 21797 $PACKER_VCC_NET
.sym 21799 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 21816 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 21817 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21819 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 21820 rx_24_fifo.rd_addr[3]
.sym 21821 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 21822 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 21823 rx_24_fifo.rd_addr[6]
.sym 21824 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 21825 rx_24_fifo.rd_addr[8]
.sym 21826 rx_24_fifo.rd_addr[9]
.sym 21827 r_counter_$glb_clk
.sym 21828 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 21829 $PACKER_VCC_NET
.sym 21833 w_rx_24_fifo_data[23]
.sym 21837 w_rx_24_fifo_data[22]
.sym 21848 rx_24_fifo.rd_addr[3]
.sym 21849 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 21851 w_rx_24_fifo_data[22]
.sym 21852 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 21856 w_rx_24_fifo_pulled_data[4]
.sym 21858 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 21860 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 21871 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 21872 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 21873 rx_24_fifo.wr_addr[3]
.sym 21874 rx_24_fifo.wr_addr[8]
.sym 21878 rx_24_fifo.wr_addr[9]
.sym 21879 rx_24_fifo.wr_addr[6]
.sym 21882 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21883 $PACKER_VCC_NET
.sym 21885 w_rx_24_fifo_data[5]
.sym 21888 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21892 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21897 rx_24_fifo.wr_addr[2]
.sym 21898 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 21901 w_rx_24_fifo_data[4]
.sym 21904 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21918 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 21919 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21921 rx_24_fifo.wr_addr[2]
.sym 21922 rx_24_fifo.wr_addr[3]
.sym 21923 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 21924 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 21925 rx_24_fifo.wr_addr[6]
.sym 21926 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 21927 rx_24_fifo.wr_addr[8]
.sym 21928 rx_24_fifo.wr_addr[9]
.sym 21929 lvds_clock_$glb_clk
.sym 21930 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 21932 w_rx_24_fifo_data[4]
.sym 21936 w_rx_24_fifo_data[5]
.sym 21939 $PACKER_VCC_NET
.sym 21945 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 21948 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 21950 rx_24_fifo.wr_addr[8]
.sym 21954 rx_24_fifo.wr_addr[9]
.sym 21955 rx_24_fifo.wr_addr[6]
.sym 21957 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 21959 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 21962 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 21966 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 21973 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 21974 rx_24_fifo.rd_addr[6]
.sym 21975 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 21976 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 21977 rx_24_fifo.rd_addr[9]
.sym 21978 rx_24_fifo.rd_addr[8]
.sym 21980 rx_24_fifo.rd_addr[3]
.sym 21981 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 21982 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 21983 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 21985 w_rx_24_fifo_data[7]
.sym 21987 w_rx_24_fifo_data[6]
.sym 21988 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 21992 $PACKER_VCC_NET
.sym 22009 $PACKER_VCC_NET
.sym 22020 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 22021 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22023 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 22024 rx_24_fifo.rd_addr[3]
.sym 22025 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 22026 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 22027 rx_24_fifo.rd_addr[6]
.sym 22028 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 22029 rx_24_fifo.rd_addr[8]
.sym 22030 rx_24_fifo.rd_addr[9]
.sym 22031 r_counter_$glb_clk
.sym 22032 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 22033 $PACKER_VCC_NET
.sym 22037 w_rx_24_fifo_data[7]
.sym 22041 w_rx_24_fifo_data[6]
.sym 22046 $PACKER_VCC_NET
.sym 22047 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 22048 rx_24_fifo.rd_addr[6]
.sym 22050 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 22052 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 22053 rx_24_fifo.rd_addr[9]
.sym 22054 rx_24_fifo.rd_addr[8]
.sym 22055 w_rx_24_fifo_data[6]
.sym 22056 rx_24_fifo.rd_addr[3]
.sym 22057 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 22060 w_rx_24_fifo_pulled_data[20]
.sym 22065 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 22074 rx_24_fifo.wr_addr[8]
.sym 22076 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22077 rx_24_fifo.wr_addr[9]
.sym 22078 w_rx_24_fifo_data[28]
.sym 22079 rx_24_fifo.wr_addr[3]
.sym 22080 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 22083 rx_24_fifo.wr_addr[6]
.sym 22085 w_rx_24_fifo_data[29]
.sym 22087 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 22089 rx_24_fifo.wr_addr[2]
.sym 22091 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 22095 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 22103 $PACKER_VCC_NET
.sym 22104 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 22122 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 22123 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 22125 rx_24_fifo.wr_addr[2]
.sym 22126 rx_24_fifo.wr_addr[3]
.sym 22127 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 22128 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 22129 rx_24_fifo.wr_addr[6]
.sym 22130 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 22131 rx_24_fifo.wr_addr[8]
.sym 22132 rx_24_fifo.wr_addr[9]
.sym 22133 lvds_clock_$glb_clk
.sym 22134 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22136 w_rx_24_fifo_data[28]
.sym 22140 w_rx_24_fifo_data[29]
.sym 22143 $PACKER_VCC_NET
.sym 22153 w_rx_24_fifo_data[29]
.sym 22162 w_rx_24_fifo_data[12]
.sym 22176 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 22182 rx_24_fifo.rd_addr[8]
.sym 22187 w_rx_24_fifo_data[31]
.sym 22188 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22191 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 22193 rx_24_fifo.rd_addr[3]
.sym 22194 w_rx_24_fifo_data[30]
.sym 22195 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 22201 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 22202 rx_24_fifo.rd_addr[9]
.sym 22203 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 22205 $PACKER_VCC_NET
.sym 22206 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 22207 rx_24_fifo.rd_addr[6]
.sym 22224 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 22225 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22227 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 22228 rx_24_fifo.rd_addr[3]
.sym 22229 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 22230 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 22231 rx_24_fifo.rd_addr[6]
.sym 22232 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 22233 rx_24_fifo.rd_addr[8]
.sym 22234 rx_24_fifo.rd_addr[9]
.sym 22235 r_counter_$glb_clk
.sym 22236 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 22237 $PACKER_VCC_NET
.sym 22241 w_rx_24_fifo_data[31]
.sym 22245 w_rx_24_fifo_data[30]
.sym 22251 o_tr_vc2$SB_IO_OUT
.sym 22280 rx_24_fifo.wr_addr[6]
.sym 22281 rx_24_fifo.wr_addr[9]
.sym 22283 rx_24_fifo.wr_addr[3]
.sym 22285 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 22287 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 22289 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22290 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 22291 rx_24_fifo.wr_addr[8]
.sym 22294 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 22298 rx_24_fifo.wr_addr[2]
.sym 22300 w_rx_24_fifo_data[12]
.sym 22302 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 22305 w_rx_24_fifo_data[13]
.sym 22307 $PACKER_VCC_NET
.sym 22326 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 22327 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 22329 rx_24_fifo.wr_addr[2]
.sym 22330 rx_24_fifo.wr_addr[3]
.sym 22331 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 22332 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 22333 rx_24_fifo.wr_addr[6]
.sym 22334 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 22335 rx_24_fifo.wr_addr[8]
.sym 22336 rx_24_fifo.wr_addr[9]
.sym 22337 lvds_clock_$glb_clk
.sym 22338 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 22340 w_rx_24_fifo_data[12]
.sym 22344 w_rx_24_fifo_data[13]
.sym 22347 $PACKER_VCC_NET
.sym 22354 rx_24_fifo.wr_addr[6]
.sym 22355 rx_24_fifo.wr_addr[9]
.sym 22359 rx_24_fifo.wr_addr[8]
.sym 22361 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 22363 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 22368 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 22369 o_led0$SB_IO_OUT
.sym 22375 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 22380 rx_24_fifo.rd_addr[8]
.sym 22381 rx_24_fifo.rd_addr[3]
.sym 22382 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 22383 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 22384 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 22388 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22390 rx_24_fifo.rd_addr[9]
.sym 22391 w_rx_24_fifo_data[14]
.sym 22393 $PACKER_VCC_NET
.sym 22394 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 22395 rx_24_fifo.rd_addr[6]
.sym 22398 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 22400 w_rx_24_fifo_data[15]
.sym 22407 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 22424 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 22425 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22427 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 22428 rx_24_fifo.rd_addr[3]
.sym 22429 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 22430 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 22431 rx_24_fifo.rd_addr[6]
.sym 22432 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 22433 rx_24_fifo.rd_addr[8]
.sym 22434 rx_24_fifo.rd_addr[9]
.sym 22435 r_counter_$glb_clk
.sym 22436 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I1_O
.sym 22437 $PACKER_VCC_NET
.sym 22441 w_rx_24_fifo_data[15]
.sym 22445 w_rx_24_fifo_data[14]
.sym 22487 o_led1$SB_IO_OUT
.sym 22496 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22527 o_miso_$_TBUF__Y_E
.sym 22541 int_miso
.sym 22557 smi_ctrl_ins.soe_and_reset
.sym 22560 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22591 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 22593 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22595 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 22624 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22625 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 22663 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_I2_1_O
.sym 22664 r_counter_$glb_clk
.sym 22665 w_soft_reset_$glb_sr
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22686 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 22707 i_ss$SB_IO_IN
.sym 22715 i_ss$SB_IO_IN
.sym 22725 $PACKER_VCC_NET
.sym 22728 i_ss$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22765 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22767 i_ss$SB_IO_IN
.sym 22773 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 22786 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 22826 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 22827 i_sck$SB_IO_IN_$glb_clk
.sym 22828 i_ss$SB_IO_IN
.sym 22862 w_smi_data_output[6]
.sym 22871 spi_if_ins.spi.r_rx_done
.sym 22873 w_rx_09_fifo_pulled_data[20]
.sym 22875 w_rx_09_fifo_pulled_data[5]
.sym 22879 w_rx_09_fifo_pulled_data[4]
.sym 22881 w_rx_09_fifo_pulled_data[21]
.sym 22887 w_rx_09_fifo_pulled_data[22]
.sym 22888 smi_ctrl_ins.int_cnt_09[3]
.sym 22889 smi_ctrl_ins.int_cnt_09[4]
.sym 22891 w_rx_09_fifo_pulled_data[23]
.sym 22895 w_rx_09_fifo_pulled_data[6]
.sym 22896 smi_ctrl_ins.int_cnt_09[3]
.sym 22897 smi_ctrl_ins.int_cnt_09[4]
.sym 22899 w_rx_09_fifo_pulled_data[7]
.sym 22903 w_rx_09_fifo_pulled_data[6]
.sym 22904 w_rx_09_fifo_pulled_data[22]
.sym 22905 smi_ctrl_ins.int_cnt_09[3]
.sym 22906 smi_ctrl_ins.int_cnt_09[4]
.sym 22921 smi_ctrl_ins.int_cnt_09[3]
.sym 22922 smi_ctrl_ins.int_cnt_09[4]
.sym 22923 w_rx_09_fifo_pulled_data[5]
.sym 22924 w_rx_09_fifo_pulled_data[21]
.sym 22927 w_rx_09_fifo_pulled_data[4]
.sym 22928 w_rx_09_fifo_pulled_data[20]
.sym 22929 smi_ctrl_ins.int_cnt_09[4]
.sym 22930 smi_ctrl_ins.int_cnt_09[3]
.sym 22939 smi_ctrl_ins.int_cnt_09[3]
.sym 22940 smi_ctrl_ins.int_cnt_09[4]
.sym 22941 w_rx_09_fifo_pulled_data[7]
.sym 22942 w_rx_09_fifo_pulled_data[23]
.sym 22945 spi_if_ins.spi.r_rx_done
.sym 22950 r_counter_$glb_clk
.sym 22972 i_smi_a3$SB_IO_IN
.sym 22976 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 22978 i_smi_a2_SB_LUT4_I1_O
.sym 22980 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 22984 i_smi_a2_SB_LUT4_I1_O
.sym 22985 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 22987 $PACKER_VCC_NET
.sym 22993 smi_ctrl_ins.soe_and_reset
.sym 22995 i_smi_a2_SB_LUT4_I1_O
.sym 22997 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 22999 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 23000 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23001 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 23002 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 23003 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 23004 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 23005 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 23006 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23007 i_smi_soe_se$SB_IO_IN
.sym 23008 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 23012 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 23013 w_soft_reset
.sym 23026 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 23027 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 23028 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23029 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 23032 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23033 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 23034 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 23035 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 23038 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 23039 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 23040 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 23041 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23051 i_smi_soe_se$SB_IO_IN
.sym 23052 w_soft_reset
.sym 23072 i_smi_a2_SB_LUT4_I1_O
.sym 23073 smi_ctrl_ins.soe_and_reset
.sym 23087 w_smi_data_output[4]
.sym 23097 smi_ctrl_ins.soe_and_reset
.sym 23100 spi_if_ins.w_rx_data[0]
.sym 23103 $PACKER_VCC_NET
.sym 23109 w_smi_read_req
.sym 23110 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 23117 w_rx_09_fifo_pulled_data[12]
.sym 23119 smi_ctrl_ins.int_cnt_09[4]
.sym 23120 smi_ctrl_ins.soe_and_reset
.sym 23123 smi_ctrl_ins.int_cnt_09[3]
.sym 23126 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 23127 smi_ctrl_ins.int_cnt_09[4]
.sym 23129 w_rx_09_fifo_pulled_data[13]
.sym 23130 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 23131 smi_ctrl_ins.int_cnt_09[3]
.sym 23135 w_rx_09_fifo_pulled_data[28]
.sym 23138 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 23139 smi_ctrl_ins.int_cnt_09[4]
.sym 23141 w_rx_09_fifo_pulled_data[14]
.sym 23143 w_rx_09_fifo_pulled_data[29]
.sym 23145 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 23146 w_rx_09_fifo_pulled_data[30]
.sym 23149 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 23150 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 23151 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 23152 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 23161 smi_ctrl_ins.int_cnt_09[3]
.sym 23162 w_rx_09_fifo_pulled_data[12]
.sym 23163 smi_ctrl_ins.int_cnt_09[4]
.sym 23164 w_rx_09_fifo_pulled_data[28]
.sym 23173 w_rx_09_fifo_pulled_data[29]
.sym 23174 smi_ctrl_ins.int_cnt_09[4]
.sym 23175 w_rx_09_fifo_pulled_data[13]
.sym 23176 smi_ctrl_ins.int_cnt_09[3]
.sym 23185 smi_ctrl_ins.soe_and_reset
.sym 23191 smi_ctrl_ins.int_cnt_09[4]
.sym 23192 w_rx_09_fifo_pulled_data[14]
.sym 23193 w_rx_09_fifo_pulled_data[30]
.sym 23194 smi_ctrl_ins.int_cnt_09[3]
.sym 23196 lvds_clock_$glb_clk
.sym 23197 w_soft_reset_$glb_sr
.sym 23210 w_rx_09_fifo_full
.sym 23212 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 23213 smi_ctrl_ins.int_cnt_09[4]
.sym 23218 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 23219 smi_ctrl_ins.int_cnt_09[3]
.sym 23225 spi_if_ins.state_if[2]
.sym 23227 $PACKER_VCC_NET
.sym 23230 w_rx_24_fifo_empty
.sym 23239 smi_ctrl_ins.soe_and_reset
.sym 23243 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 23244 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 23246 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 23250 i_smi_a2_SB_LUT4_I1_O
.sym 23252 w_rx_09_fifo_pulled_data[15]
.sym 23254 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 23255 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 23256 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 23258 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 23260 smi_ctrl_ins.int_cnt_09[3]
.sym 23261 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23262 smi_ctrl_ins.int_cnt_09[4]
.sym 23263 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 23264 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 23265 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 23266 w_rx_09_fifo_pulled_data[31]
.sym 23268 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 23269 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23270 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 23278 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 23279 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 23280 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 23281 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23284 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 23285 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23286 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 23287 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 23290 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 23291 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 23292 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23293 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 23302 smi_ctrl_ins.int_cnt_09[4]
.sym 23303 w_rx_09_fifo_pulled_data[31]
.sym 23304 smi_ctrl_ins.int_cnt_09[3]
.sym 23305 w_rx_09_fifo_pulled_data[15]
.sym 23308 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 23309 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 23310 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 23311 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 23318 i_smi_a2_SB_LUT4_I1_O
.sym 23319 smi_ctrl_ins.soe_and_reset
.sym 23326 w_fetch
.sym 23342 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 23348 smi_ctrl_ins.int_cnt_09[4]
.sym 23350 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 23356 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 23364 w_rx_09_fifo_empty
.sym 23371 smi_ctrl_ins.soe_and_reset
.sym 23372 smi_ctrl_ins.int_cnt_09[4]
.sym 23386 smi_ctrl_ins.int_cnt_09[3]
.sym 23389 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 23390 w_rx_24_fifo_empty
.sym 23401 smi_ctrl_ins.int_cnt_09[4]
.sym 23403 smi_ctrl_ins.int_cnt_09[3]
.sym 23404 w_rx_09_fifo_empty
.sym 23437 w_rx_24_fifo_empty
.sym 23440 w_rx_09_fifo_empty
.sym 23441 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 23442 smi_ctrl_ins.soe_and_reset
.sym 23460 w_rx_09_fifo_empty
.sym 23472 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 23477 $PACKER_VCC_NET
.sym 23485 spi_if_ins.w_rx_data[6]
.sym 23487 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 23493 spi_if_ins.w_rx_data[5]
.sym 23494 smi_ctrl_ins.int_cnt_24[4]
.sym 23500 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 23501 smi_ctrl_ins.soe_and_reset
.sym 23512 w_soft_reset
.sym 23515 w_rx_24_fifo_empty
.sym 23520 spi_if_ins.w_rx_data[6]
.sym 23521 spi_if_ins.w_rx_data[5]
.sym 23549 w_soft_reset
.sym 23554 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 23555 w_rx_24_fifo_empty
.sym 23556 smi_ctrl_ins.int_cnt_24[4]
.sym 23564 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 23565 smi_ctrl_ins.soe_and_reset
.sym 23573 r_counter
.sym 23579 spi_if_ins.w_rx_data[6]
.sym 23581 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 23590 smi_ctrl_ins.int_cnt_24[4]
.sym 23595 $PACKER_VCC_NET
.sym 23598 smi_ctrl_ins.w_fifo_24_pull_trigger_SB_DFFNE_Q_E
.sym 23600 spi_if_ins.w_rx_data[0]
.sym 23610 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 23619 spi_if_ins.w_rx_data[6]
.sym 23621 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23638 spi_if_ins.w_rx_data[5]
.sym 23655 spi_if_ins.w_rx_data[6]
.sym 23656 spi_if_ins.w_rx_data[5]
.sym 23659 spi_if_ins.w_rx_data[5]
.sym 23660 spi_if_ins.w_rx_data[6]
.sym 23685 spi_if_ins.w_rx_data[5]
.sym 23686 spi_if_ins.w_rx_data[6]
.sym 23687 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 23688 r_counter_$glb_clk
.sym 23689 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 23692 $PACKER_VCC_NET
.sym 23704 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 23719 i_glob_clock$SB_IO_IN
.sym 23723 $PACKER_VCC_NET
.sym 23745 w_rx_24_fifo_pulled_data[20]
.sym 23747 smi_ctrl_ins.int_cnt_24[4]
.sym 23748 w_rx_24_fifo_pulled_data[12]
.sym 23749 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 23753 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23756 w_rx_24_fifo_pulled_data[28]
.sym 23757 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 23758 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 23760 spi_if_ins.w_rx_data[0]
.sym 23761 w_rx_24_fifo_pulled_data[4]
.sym 23764 spi_if_ins.w_rx_data[0]
.sym 23800 smi_ctrl_ins.int_cnt_24[4]
.sym 23801 w_rx_24_fifo_pulled_data[12]
.sym 23802 w_rx_24_fifo_pulled_data[28]
.sym 23803 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 23806 w_rx_24_fifo_pulled_data[4]
.sym 23807 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 23808 w_rx_24_fifo_pulled_data[20]
.sym 23809 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 23810 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 23811 r_counter_$glb_clk
.sym 23825 w_ioc[0]
.sym 23940 $PACKER_VCC_NET
.sym 23961 $PACKER_VCC_NET
.sym 23986 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 24022 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 24087 $PACKER_VCC_NET
.sym 24104 $PACKER_VCC_NET
.sym 24164 $PACKER_VCC_NET
.sym 24596 o_led0$SB_IO_OUT
.sym 24614 o_led0$SB_IO_OUT
.sym 24677 $PACKER_VCC_NET
.sym 25100 w_smi_read_req
.sym 25251 $PACKER_VCC_NET
.sym 25629 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 25630 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 25642 spi_if_ins.state_if[2]
.sym 25656 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 25691 spi_if_ins.state_if[2]
.sym 25692 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 25706 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 25707 r_counter_$glb_clk
.sym 25708 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25722 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 25878 i_glob_clock$SB_IO_IN
.sym 25951 r_counter
.sym 25962 i_glob_clock$SB_IO_IN
.sym 26009 r_counter
.sym 26017 i_glob_clock$SB_IO_IN
.sym 26116 $PACKER_VCC_NET
.sym 26138 $PACKER_VCC_NET
.sym 26502 $PACKER_VCC_NET
.sym 26957 o_tr_vc1_b$SB_IO_OUT
.sym 26962 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27283 w_smi_read_req
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27292 w_smi_read_req
.sym 27300 i_smi_a3$SB_IO_IN
.sym 27337 spi_if_ins.w_rx_data[6]
.sym 27427 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27429 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27453 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O
.sym 27459 r_counter
.sym 27460 $PACKER_VCC_NET
.sym 27471 $PACKER_VCC_NET
.sym 27483 r_counter
.sym 27552 $PACKER_GND_NET
.sym 27563 $PACKER_GND_NET
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27600 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27615 o_tr_vc2$SB_IO_OUT
.sym 27629 o_tr_vc1$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27648 o_tr_vc1_b$SB_IO_OUT
.sym 27651 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27810 lvds_rx_09_inst.r_data[1]
.sym 27834 lvds_rx_09_inst.r_data[0]
.sym 27846 w_lvds_rx_09_d1
.sym 27850 lvds_rx_09_inst.r_data[1]
.sym 27866 w_lvds_rx_09_d0
.sym 27870 lvds_rx_09_inst.r_data[0]
.sym 27886 lvds_rx_24_inst.r_data[16]
.sym 27910 lvds_rx_24_inst.r_data[20]
.sym 27930 lvds_rx_24_inst.r_data[16]
.sym 27934 lvds_rx_24_inst.r_data[24]
.sym 27938 lvds_rx_24_inst.r_data[23]
.sym 27946 lvds_rx_24_inst.r_data[21]
.sym 27970 w_lvds_rx_24_d1
.sym 27974 lvds_rx_24_inst.r_data[0]
.sym 27978 lvds_rx_24_inst.r_data[5]
.sym 27982 w_lvds_rx_24_d0
.sym 27986 lvds_rx_24_inst.r_data[3]
.sym 27990 lvds_rx_24_inst.r_data[1]
.sym 27999 w_soft_reset
.sym 28000 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 28001 lvds_rx_09_inst.o_debug_state[1]
.sym 28002 lvds_rx_24_inst.r_data[23]
.sym 28006 lvds_rx_24_inst.r_data[0]
.sym 28010 lvds_rx_24_inst.r_data[4]
.sym 28014 lvds_rx_24_inst.r_data[2]
.sym 28018 w_lvds_rx_24_d0
.sym 28034 lvds_rx_09_inst.o_debug_state[1]
.sym 28035 lvds_rx_09_inst.o_debug_state[0]
.sym 28036 w_lvds_rx_09_d0
.sym 28037 w_lvds_rx_09_d1
.sym 28038 lvds_rx_24_inst.r_data[9]
.sym 28042 w_lvds_rx_09_d1
.sym 28043 w_lvds_rx_09_d0
.sym 28044 lvds_rx_09_inst.o_debug_state[0]
.sym 28045 lvds_rx_09_inst.o_debug_state[1]
.sym 28046 lvds_rx_24_inst.r_data[8]
.sym 28050 lvds_rx_24_inst.r_data[6]
.sym 28054 lvds_rx_24_inst.r_data[2]
.sym 28058 lvds_rx_24_inst.r_data[4]
.sym 28062 lvds_rx_24_inst.r_data[7]
.sym 28067 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 28068 lvds_rx_09_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28069 w_soft_reset
.sym 28076 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28077 lvds_rx_09_inst.o_debug_state[0]
.sym 28082 lvds_rx_09_inst.o_debug_state[0]
.sym 28083 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28084 w_soft_reset
.sym 28085 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 28086 lvds_rx_24_inst.r_data[9]
.sym 28090 lvds_rx_24_inst.r_data[8]
.sym 28098 lvds_rx_24_inst.o_debug_state[0]
.sym 28099 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28100 w_soft_reset
.sym 28101 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[3]
.sym 28106 lvds_rx_24_inst.r_data[7]
.sym 28113 w_lvds_rx_24_d1
.sym 28114 lvds_rx_24_inst.r_data[6]
.sym 28118 lvds_rx_24_inst.o_debug_state[1]
.sym 28119 lvds_rx_24_inst.o_debug_state[0]
.sym 28120 w_lvds_rx_24_d0
.sym 28121 w_lvds_rx_24_d1
.sym 28126 w_lvds_rx_24_d1
.sym 28127 w_lvds_rx_24_d0
.sym 28128 lvds_rx_24_inst.o_debug_state[0]
.sym 28129 lvds_rx_24_inst.o_debug_state[1]
.sym 28131 lvds_rx_24_inst.r_phase_count[0]
.sym 28135 lvds_rx_24_inst.r_phase_count[1]
.sym 28136 $PACKER_VCC_NET
.sym 28137 lvds_rx_24_inst.r_phase_count[0]
.sym 28138 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28140 $PACKER_VCC_NET
.sym 28141 lvds_rx_24_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28142 lvds_rx_24_inst.o_debug_state[1]
.sym 28143 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28144 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28145 lvds_rx_24_inst.o_debug_state[0]
.sym 28149 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28150 lvds_rx_24_inst.o_debug_state[1]
.sym 28151 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28152 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28153 lvds_rx_24_inst.o_debug_state[0]
.sym 28154 lvds_rx_24_inst.o_debug_state[1]
.sym 28155 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28156 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28157 lvds_rx_24_inst.o_debug_state[0]
.sym 28159 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28160 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28161 lvds_rx_24_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28222 lvds_rx_09_inst.r_data[13]
.sym 28246 lvds_rx_09_inst.r_data[17]
.sym 28254 lvds_rx_09_inst.r_data[15]
.sym 28262 lvds_rx_09_inst.r_data[17]
.sym 28274 lvds_rx_09_inst.r_data[19]
.sym 28282 lvds_rx_09_inst.r_data[15]
.sym 28290 lvds_rx_09_inst.r_data[21]
.sym 28298 lvds_rx_09_inst.r_data[23]
.sym 28306 lvds_rx_09_inst.r_data[19]
.sym 28310 lvds_rx_09_inst.r_data[25]
.sym 28350 lvds_rx_09_inst.r_push
.sym 28354 lvds_rx_09_inst.r_data[23]
.sym 28358 w_lvds_rx_09_d0
.sym 28374 w_lvds_rx_09_d1
.sym 28382 lvds_rx_09_inst.r_data[25]
.sym 28386 lvds_rx_24_inst.r_data[18]
.sym 28394 lvds_rx_24_inst.r_data[19]
.sym 28414 lvds_rx_24_inst.r_data[17]
.sym 28418 lvds_rx_24_inst.r_data[18]
.sym 28422 lvds_rx_24_inst.r_data[24]
.sym 28430 lvds_rx_24_inst.r_data[19]
.sym 28434 lvds_rx_24_inst.r_data[20]
.sym 28438 lvds_rx_24_inst.r_data[22]
.sym 28442 lvds_rx_24_inst.r_data[14]
.sym 28446 lvds_rx_24_inst.r_data[17]
.sym 28450 lvds_rx_24_inst.r_data[27]
.sym 28454 lvds_rx_24_inst.r_data[10]
.sym 28458 lvds_rx_24_inst.r_data[15]
.sym 28462 lvds_rx_24_inst.r_data[25]
.sym 28466 lvds_rx_24_inst.r_data[26]
.sym 28470 lvds_rx_24_inst.r_data[12]
.sym 28478 lvds_rx_24_inst.r_data[13]
.sym 28482 w_rx_24_fifo_pulled_data[1]
.sym 28483 w_rx_24_fifo_pulled_data[17]
.sym 28484 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28485 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28486 w_rx_24_fifo_pulled_data[9]
.sym 28487 w_rx_24_fifo_pulled_data[25]
.sym 28488 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28489 smi_ctrl_ins.int_cnt_24[4]
.sym 28490 lvds_rx_24_inst.r_data[14]
.sym 28494 lvds_rx_24_inst.r_data[15]
.sym 28498 lvds_rx_24_inst.r_data[22]
.sym 28502 w_rx_24_fifo_pulled_data[11]
.sym 28503 w_rx_24_fifo_pulled_data[27]
.sym 28504 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28505 smi_ctrl_ins.int_cnt_24[4]
.sym 28506 lvds_rx_24_inst.r_data[25]
.sym 28510 w_rx_24_fifo_pulled_data[3]
.sym 28511 w_rx_24_fifo_pulled_data[19]
.sym 28512 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28513 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28543 w_rx_09_fifo_full
.sym 28544 lvds_rx_09_inst.o_debug_state[0]
.sym 28545 lvds_rx_09_inst.o_debug_state[1]
.sym 28546 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28547 w_soft_reset
.sym 28548 lvds_rx_09_inst.o_debug_state[1]
.sym 28549 lvds_rx_09_inst.o_debug_state[0]
.sym 28550 lvds_rx_24_inst.r_data[10]
.sym 28558 lvds_rx_24_inst.r_data[27]
.sym 28562 lvds_rx_24_inst.r_data[1]
.sym 28570 lvds_rx_24_inst.r_data[26]
.sym 28574 w_lvds_rx_24_d1
.sym 28579 lvds_rx_09_inst.r_phase_count[0]
.sym 28583 lvds_rx_09_inst.r_phase_count[1]
.sym 28584 $PACKER_VCC_NET
.sym 28585 lvds_rx_09_inst.r_phase_count[0]
.sym 28586 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28588 $PACKER_VCC_NET
.sym 28589 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 28590 lvds_rx_09_inst.o_debug_state[1]
.sym 28591 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28592 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 28593 lvds_rx_09_inst.o_debug_state[0]
.sym 28595 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28596 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28597 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 28601 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 28602 lvds_rx_09_inst.o_debug_state[1]
.sym 28603 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28604 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28605 lvds_rx_09_inst.o_debug_state[0]
.sym 28606 lvds_rx_09_inst.o_debug_state[1]
.sym 28607 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28608 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 28609 lvds_rx_09_inst.o_debug_state[0]
.sym 28611 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28612 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 28613 w_soft_reset
.sym 28614 lvds_rx_09_inst.o_debug_state[1]
.sym 28615 w_lvds_rx_09_d1
.sym 28616 w_lvds_rx_09_d0
.sym 28617 lvds_rx_09_inst.o_debug_state[0]
.sym 28620 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 28621 lvds_rx_24_inst.o_debug_state[0]
.sym 28633 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28634 lvds_rx_09_inst.o_debug_state[1]
.sym 28635 w_lvds_rx_09_d1
.sym 28636 w_lvds_rx_09_d0
.sym 28637 lvds_rx_09_inst.o_debug_state[0]
.sym 28645 w_rx_24_fifo_data[9]
.sym 28654 lvds_rx_24_inst.o_debug_state[1]
.sym 28655 w_lvds_rx_24_d1
.sym 28656 w_lvds_rx_24_d0
.sym 28657 lvds_rx_24_inst.o_debug_state[0]
.sym 28661 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 28665 w_rx_24_fifo_data[8]
.sym 28666 lvds_rx_24_inst.o_debug_state[1]
.sym 28667 w_lvds_rx_24_d1
.sym 28668 w_lvds_rx_24_d0
.sym 28669 lvds_rx_24_inst.o_debug_state[0]
.sym 28706 lvds_rx_09_inst.r_data[6]
.sym 28710 lvds_rx_09_inst.r_data[9]
.sym 28714 lvds_rx_09_inst.r_data[13]
.sym 28718 lvds_rx_09_inst.r_data[7]
.sym 28722 lvds_rx_09_inst.r_data[10]
.sym 28726 lvds_rx_09_inst.r_data[11]
.sym 28730 lvds_rx_09_inst.r_data[8]
.sym 28734 lvds_rx_09_inst.r_data[12]
.sym 28738 lvds_rx_09_inst.r_data[6]
.sym 28742 lvds_rx_09_inst.r_data[12]
.sym 28754 lvds_rx_09_inst.r_data[4]
.sym 28758 lvds_rx_09_inst.r_data[10]
.sym 28762 lvds_rx_09_inst.r_data[14]
.sym 28766 lvds_rx_09_inst.r_data[8]
.sym 28778 lvds_rx_09_inst.r_data[14]
.sym 28789 $PACKER_VCC_NET
.sym 28794 lvds_rx_09_inst.r_data[16]
.sym 28802 w_rx_09_fifo_pulled_data[9]
.sym 28803 w_rx_09_fifo_pulled_data[25]
.sym 28804 smi_ctrl_ins.int_cnt_09[4]
.sym 28805 smi_ctrl_ins.int_cnt_09[3]
.sym 28806 lvds_rx_09_inst.r_data[18]
.sym 28810 lvds_rx_09_inst.r_data[20]
.sym 28814 lvds_rx_09_inst.r_data[22]
.sym 28818 lvds_rx_09_inst.r_data[16]
.sym 28822 lvds_rx_09_inst.r_data[27]
.sym 28826 lvds_rx_09_inst.r_data[2]
.sym 28830 w_rx_09_fifo_pulled_data[8]
.sym 28831 w_rx_09_fifo_pulled_data[24]
.sym 28832 smi_ctrl_ins.int_cnt_09[4]
.sym 28833 smi_ctrl_ins.int_cnt_09[3]
.sym 28841 smi_ctrl_ins.int_cnt_09[3]
.sym 28844 w_soft_reset
.sym 28845 w_rx_09_fifo_push
.sym 28848 smi_ctrl_ins.int_cnt_09[4]
.sym 28849 smi_ctrl_ins.int_cnt_09[3]
.sym 28850 w_rx_09_fifo_pulled_data[10]
.sym 28851 w_rx_09_fifo_pulled_data[26]
.sym 28852 smi_ctrl_ins.int_cnt_09[4]
.sym 28853 smi_ctrl_ins.int_cnt_09[3]
.sym 28858 w_rx_09_fifo_pulled_data[3]
.sym 28859 w_rx_09_fifo_pulled_data[19]
.sym 28860 smi_ctrl_ins.int_cnt_09[3]
.sym 28861 smi_ctrl_ins.int_cnt_09[4]
.sym 28862 w_rx_09_fifo_pulled_data[11]
.sym 28863 w_rx_09_fifo_pulled_data[27]
.sym 28864 smi_ctrl_ins.int_cnt_09[4]
.sym 28865 smi_ctrl_ins.int_cnt_09[3]
.sym 28866 w_rx_09_fifo_pulled_data[1]
.sym 28867 w_rx_09_fifo_pulled_data[17]
.sym 28868 smi_ctrl_ins.int_cnt_09[3]
.sym 28869 smi_ctrl_ins.int_cnt_09[4]
.sym 28870 lvds_rx_09_inst.r_data[4]
.sym 28878 w_rx_09_fifo_pulled_data[2]
.sym 28879 w_rx_09_fifo_pulled_data[18]
.sym 28880 smi_ctrl_ins.int_cnt_09[3]
.sym 28881 smi_ctrl_ins.int_cnt_09[4]
.sym 28886 lvds_rx_09_inst.r_data[2]
.sym 28890 lvds_rx_09_inst.r_data[22]
.sym 28894 w_rx_09_fifo_pulled_data[0]
.sym 28895 w_rx_09_fifo_pulled_data[16]
.sym 28896 smi_ctrl_ins.int_cnt_09[3]
.sym 28897 smi_ctrl_ins.int_cnt_09[4]
.sym 28899 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28904 rx_24_fifo.wr_addr[2]
.sym 28905 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 28908 rx_24_fifo.wr_addr[3]
.sym 28909 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 28912 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 28913 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 28916 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 28917 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 28920 rx_24_fifo.wr_addr[6]
.sym 28921 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 28924 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 28925 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 28928 rx_24_fifo.wr_addr[8]
.sym 28929 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 28932 rx_24_fifo.wr_addr[9]
.sym 28933 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 28937 $nextpnr_ICESTORM_LC_11$I3
.sym 28938 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 28939 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 28940 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 28941 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 28942 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 28943 rx_24_fifo.rd_addr[3]
.sym 28944 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 28945 w_rx_24_fifo_push
.sym 28949 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28950 rx_24_fifo.rd_addr[8]
.sym 28951 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 28952 rx_24_fifo.rd_addr[9]
.sym 28953 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 28956 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28957 smi_ctrl_ins.int_cnt_24[4]
.sym 28958 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 28959 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 28960 rx_24_fifo.rd_addr[6]
.sym 28961 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 28962 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 28963 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 28964 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]
.sym 28965 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]
.sym 28966 w_rx_24_fifo_pulled_data[10]
.sym 28967 w_rx_24_fifo_pulled_data[26]
.sym 28968 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28969 smi_ctrl_ins.int_cnt_24[4]
.sym 28970 lvds_rx_24_inst.r_data[12]
.sym 28974 lvds_rx_24_inst.r_data[21]
.sym 28978 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0]
.sym 28979 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[1]
.sym 28980 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28981 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[3]
.sym 28986 w_rx_24_fifo_pulled_data[0]
.sym 28987 w_rx_24_fifo_pulled_data[16]
.sym 28988 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 28989 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 28990 i_smi_a1$SB_IO_IN
.sym 28991 i_smi_a3$SB_IO_IN
.sym 28992 i_smi_a2$SB_IO_IN
.sym 28993 w_soft_reset
.sym 28994 lvds_rx_24_inst.r_data[5]
.sym 29002 w_rx_24_fifo_pulled_data[8]
.sym 29003 w_rx_24_fifo_pulled_data[24]
.sym 29004 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 29005 smi_ctrl_ins.int_cnt_24[4]
.sym 29006 lvds_rx_24_inst.r_data[3]
.sym 29013 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 29014 lvds_rx_24_inst.r_data[28]
.sym 29021 rx_24_fifo.rd_addr[6]
.sym 29022 lvds_rx_24_inst.r_data[29]
.sym 29027 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29032 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29033 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29036 rx_24_fifo.wr_addr[2]
.sym 29037 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29040 rx_24_fifo.wr_addr[3]
.sym 29041 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 29044 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 29045 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 29048 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 29049 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 29052 rx_24_fifo.wr_addr[6]
.sym 29053 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 29056 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 29057 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 29060 rx_24_fifo.wr_addr[8]
.sym 29061 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 29064 rx_24_fifo.wr_addr[9]
.sym 29065 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 29066 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29067 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29068 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 29069 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 29070 w_tx_data_smi[3]
.sym 29071 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29072 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29073 w_tx_data_io[3]
.sym 29074 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29075 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 29076 rx_24_fifo.full_o_SB_LUT4_I3_O[2]
.sym 29077 rx_24_fifo.full_o_SB_LUT4_I3_O[3]
.sym 29080 w_soft_reset
.sym 29081 w_rx_24_fifo_push
.sym 29082 w_rx_24_fifo_push
.sym 29083 rx_24_fifo.rd_addr[9]
.sym 29084 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 29085 w_rx_24_fifo_full
.sym 29086 w_tx_data_smi[1]
.sym 29087 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 29088 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 29089 w_tx_data_io[1]
.sym 29095 w_soft_reset
.sym 29096 lvds_rx_24_inst.r_state_if_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 29097 lvds_rx_24_inst.o_debug_state[1]
.sym 29098 lvds_rx_24_inst.r_push
.sym 29112 w_soft_reset
.sym 29113 w_rx_24_fifo_push
.sym 29116 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29117 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 29118 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[0]
.sym 29119 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 29120 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 29121 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29122 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29129 rx_24_fifo.wr_addr[3]
.sym 29137 rx_24_fifo.wr_addr[2]
.sym 29141 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29158 lvds_rx_24_inst.r_phase_count_SB_LUT4_I1_O_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 29159 w_soft_reset
.sym 29160 lvds_rx_24_inst.o_debug_state[1]
.sym 29161 lvds_rx_24_inst.o_debug_state[0]
.sym 29183 w_rx_24_fifo_full
.sym 29184 lvds_rx_24_inst.o_debug_state[0]
.sym 29185 lvds_rx_24_inst.o_debug_state[1]
.sym 29226 lvds_rx_09_inst.r_data[11]
.sym 29238 lvds_rx_09_inst.r_data[7]
.sym 29242 lvds_rx_09_inst.r_data[9]
.sym 29250 lvds_rx_09_inst.r_data[5]
.sym 29266 lvds_rx_09_inst.r_data[24]
.sym 29274 lvds_rx_09_inst.r_data[26]
.sym 29278 lvds_rx_09_inst.r_data[3]
.sym 29283 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29288 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 29289 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29292 rx_09_fifo.wr_addr[3]
.sym 29293 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[2]
.sym 29296 rx_09_fifo.wr_addr[4]
.sym 29297 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[3]
.sym 29300 rx_09_fifo.wr_addr[5]
.sym 29301 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[4]
.sym 29304 rx_09_fifo.wr_addr[6]
.sym 29305 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[5]
.sym 29308 rx_09_fifo.wr_addr[7]
.sym 29309 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[6]
.sym 29312 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29313 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[7]
.sym 29316 rx_09_fifo.wr_addr[9]
.sym 29317 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[8]
.sym 29321 $nextpnr_ICESTORM_LC_14$I3
.sym 29322 rx_09_fifo.rd_addr[4]
.sym 29323 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[3]
.sym 29324 rx_09_fifo.rd_addr[9]
.sym 29325 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[8]
.sym 29326 lvds_rx_09_inst.r_data[18]
.sym 29330 lvds_rx_09_inst.r_data[29]
.sym 29334 lvds_rx_09_inst.r_data[24]
.sym 29338 lvds_rx_09_inst.r_data[21]
.sym 29342 lvds_rx_09_inst.r_data[5]
.sym 29354 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[0]
.sym 29355 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[1]
.sym 29356 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_4_D_SB_LUT4_O_I0[2]
.sym 29357 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 29360 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 29361 w_soft_reset
.sym 29375 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29376 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29377 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 29382 smi_ctrl_ins.r_fifo_09_pull
.sym 29386 w_soft_reset
.sym 29387 i_smi_a2$SB_IO_IN
.sym 29388 i_smi_a1$SB_IO_IN
.sym 29389 i_smi_a3$SB_IO_IN
.sym 29407 i_smi_a2$SB_IO_IN
.sym 29408 i_smi_a3$SB_IO_IN
.sym 29409 i_smi_a1$SB_IO_IN
.sym 29410 w_rx_09_fifo_empty
.sym 29414 w_soft_reset
.sym 29415 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29416 w_rx_24_fifo_empty
.sym 29417 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29426 w_rx_24_fifo_empty
.sym 29442 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29443 w_rx_24_fifo_empty
.sym 29444 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29445 w_soft_reset
.sym 29446 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]
.sym 29447 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 29448 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 29449 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 29450 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 29451 w_rx_24_fifo_empty
.sym 29452 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29453 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29454 smi_ctrl_ins.w_fifo_24_pull_trigger
.sym 29458 rx_24_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 29462 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29463 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29464 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O[2]
.sym 29465 smi_ctrl_ins.r_fifo_24_pull_1_SB_LUT4_I0_O[3]
.sym 29466 rx_24_fifo.wr_addr[2]
.sym 29467 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 29468 rx_24_fifo.wr_addr[3]
.sym 29469 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 29471 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[10]
.sym 29472 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[1]
.sym 29473 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2[2]
.sym 29475 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 29480 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29484 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29485 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29488 rx_24_fifo.rd_addr[3]
.sym 29489 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29492 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 29493 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29496 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 29497 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29500 rx_24_fifo.rd_addr[6]
.sym 29501 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29504 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 29505 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29508 rx_24_fifo.rd_addr[8]
.sym 29509 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29512 rx_24_fifo.rd_addr[9]
.sym 29513 rx_24_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29514 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 29515 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[5]
.sym 29516 rx_24_fifo.wr_addr[9]
.sym 29517 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[9]
.sym 29528 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29529 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 29530 rx_24_fifo.rd_addr[3]
.sym 29531 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29532 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 29533 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29537 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 29542 $PACKER_VCC_NET
.sym 29546 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 29547 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29548 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 29549 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29553 w_cs[0]
.sym 29554 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29555 rx_24_fifo.full_o_SB_LUT4_I3_I2[1]
.sym 29556 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29557 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29562 rx_24_fifo.rd_addr[6]
.sym 29563 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29564 rx_24_fifo.rd_addr[8]
.sym 29565 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29566 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 29567 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 29568 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 29569 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 29574 rx_24_fifo.wr_addr[9]
.sym 29575 rx_24_fifo.rd_addr[9]
.sym 29576 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29577 rx_24_fifo.wr_addr[2]
.sym 29578 w_rx_24_fifo_empty
.sym 29579 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]
.sym 29580 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 29581 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 29585 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 29586 $PACKER_GND_NET
.sym 29593 sys_ctrl_ins.reset_cmd
.sym 29594 rx_24_fifo.wr_addr[6]
.sym 29595 rx_24_fifo.rd_addr[6]
.sym 29596 rx_24_fifo.rd_addr[3]
.sym 29597 rx_24_fifo.wr_addr[3]
.sym 29598 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 29599 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 29600 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[2]
.sym 29601 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[3]
.sym 29602 rx_24_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 29606 rx_24_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29610 rx_24_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29614 rx_24_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29618 rx_24_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 29622 rx_24_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 29626 rx_24_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29631 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 29632 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 29633 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[2]
.sym 29650 rx_24_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29654 rx_24_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]
.sym 29655 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 29656 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29657 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29694 lvds_rx_24_inst.r_data[11]
.sym 29731 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 29736 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 29740 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 29741 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29744 rx_09_fifo.rd_addr[3]
.sym 29745 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29748 rx_09_fifo.rd_addr[4]
.sym 29749 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 29752 rx_09_fifo.rd_addr[5]
.sym 29753 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 29756 rx_09_fifo.rd_addr[6]
.sym 29757 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 29760 rx_09_fifo.rd_addr[7]
.sym 29761 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 29764 rx_09_fifo.rd_addr[8]
.sym 29765 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 29768 rx_09_fifo.rd_addr[9]
.sym 29769 rx_09_fifo.rd_addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[9]
.sym 29773 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 29774 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 29775 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[1]
.sym 29776 rx_09_fifo.rd_addr[7]
.sym 29777 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[6]
.sym 29794 lvds_rx_09_inst.r_data[28]
.sym 29802 lvds_rx_09_inst.r_data[27]
.sym 29806 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 29807 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 29808 rx_09_fifo.rd_addr[5]
.sym 29809 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[4]
.sym 29810 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[9]
.sym 29811 rx_09_fifo.rd_addr[8]
.sym 29812 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[7]
.sym 29813 w_rx_09_fifo_push
.sym 29814 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[0]
.sym 29815 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[1]
.sym 29816 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[2]
.sym 29817 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_O[3]
.sym 29818 rx_09_fifo.rd_addr[3]
.sym 29819 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[2]
.sym 29820 rx_09_fifo.rd_addr[6]
.sym 29821 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I2[5]
.sym 29826 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29830 rx_09_fifo.rd_addr[5]
.sym 29831 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29832 rx_09_fifo.rd_addr[8]
.sym 29833 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29834 rx_09_fifo.full_o_SB_LUT4_I3_I2[8]
.sym 29838 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 29842 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 29843 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29844 rx_09_fifo.rd_addr[3]
.sym 29845 rx_09_fifo.full_o_SB_LUT4_I3_I2[3]
.sym 29846 rx_09_fifo.full_o_SB_LUT4_I3_I2[5]
.sym 29850 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 29854 rx_09_fifo.full_o_SB_LUT4_I3_I2[2]
.sym 29859 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 29864 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 29865 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 29868 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 29869 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]
.sym 29872 rx_09_fifo.wr_addr[3]
.sym 29873 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]
.sym 29876 rx_09_fifo.wr_addr[4]
.sym 29877 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[4]
.sym 29880 rx_09_fifo.wr_addr[5]
.sym 29881 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[5]
.sym 29884 rx_09_fifo.wr_addr[6]
.sym 29885 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[6]
.sym 29888 rx_09_fifo.wr_addr[7]
.sym 29889 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[7]
.sym 29892 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 29893 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[8]
.sym 29896 rx_09_fifo.wr_addr[9]
.sym 29897 rx_09_fifo.full_o_SB_LUT4_I3_I2_SB_LUT4_O_I3[9]
.sym 29903 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29904 w_rx_09_fifo_empty
.sym 29905 smi_ctrl_ins.r_fifo_09_pull
.sym 29906 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 29917 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 29918 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 29919 rx_09_fifo.rd_addr[9]
.sym 29920 rx_09_fifo.full_o_SB_LUT4_I3_I2[9]
.sym 29921 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 29922 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29933 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 29954 sys_ctrl_ins.i_cs_SB_DFFE_Q_D[0]
.sym 29962 spi_if_ins.w_rx_data[2]
.sym 29966 spi_if_ins.w_rx_data[4]
.sym 29970 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]
.sym 29971 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[4]
.sym 29972 rx_24_fifo.wr_addr[6]
.sym 29973 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[6]
.sym 29974 spi_if_ins.w_rx_data[3]
.sym 29978 spi_if_ins.w_rx_data[1]
.sym 29982 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[1]
.sym 29983 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[7]
.sym 29984 rx_24_fifo.wr_addr[8]
.sym 29985 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[8]
.sym 29987 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 29992 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 29993 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[1]
.sym 29996 rx_24_fifo.full_o_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]
.sym 29997 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[2]
.sym 30000 rx_24_fifo.rd_addr[3]
.sym 30001 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[3]
.sym 30004 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0]
.sym 30005 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[4]
.sym 30008 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 30009 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[5]
.sym 30012 rx_24_fifo.rd_addr[6]
.sym 30013 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[6]
.sym 30016 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3[0]
.sym 30017 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[7]
.sym 30020 rx_24_fifo.rd_addr[8]
.sym 30021 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[8]
.sym 30024 rx_24_fifo.rd_addr[9]
.sym 30025 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I1[9]
.sym 30029 $nextpnr_ICESTORM_LC_3$I3
.sym 30046 w_soft_reset
.sym 30047 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[1]
.sym 30048 w_cs[2]
.sym 30049 w_fetch
.sym 30052 w_soft_reset
.sym 30053 lvds_rx_09_inst.o_debug_state[0]
.sym 30062 w_rx_data[0]
.sym 30066 w_fetch
.sym 30067 i_button_SB_LUT4_I1_I0[2]
.sym 30068 w_load
.sym 30069 w_cs[0]
.sym 30070 w_rx_data[1]
.sym 30074 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 30075 io_ctrl_ins.rf_mode[0]
.sym 30076 i_button_SB_LUT4_I1_I0[2]
.sym 30077 io_ctrl_ins.o_pmod[2]
.sym 30078 w_rx_data[2]
.sym 30086 rx_24_fifo.rd_addr[6]
.sym 30087 rx_24_fifo.wr_addr[6]
.sym 30088 rx_24_fifo.rd_addr[8]
.sym 30089 rx_24_fifo.wr_addr[8]
.sym 30090 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0]
.sym 30091 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]
.sym 30092 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]
.sym 30093 rx_24_fifo.empty_o_SB_DFFSS_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[3]
.sym 30094 w_rx_09_fifo_full
.sym 30100 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30101 sys_ctrl_ins.reset_cmd
.sym 30102 w_rx_24_fifo_full
.sym 30106 rx_24_fifo.rd_addr[9]
.sym 30107 rx_24_fifo.wr_addr[9]
.sym 30108 rx_24_fifo.wr_addr[3]
.sym 30109 rx_24_fifo.rd_addr[3]
.sym 30115 sys_ctrl_ins.reset_count[0]
.sym 30120 sys_ctrl_ins.reset_count[1]
.sym 30122 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30124 sys_ctrl_ins.reset_count[2]
.sym 30125 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30126 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30128 sys_ctrl_ins.reset_count[3]
.sym 30129 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 30134 sys_ctrl_ins.reset_count[3]
.sym 30135 sys_ctrl_ins.reset_count[1]
.sym 30136 sys_ctrl_ins.reset_count[2]
.sym 30137 sys_ctrl_ins.reset_count[0]
.sym 30138 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 30140 sys_ctrl_ins.reset_count[1]
.sym 30141 sys_ctrl_ins.reset_count[0]
.sym 30145 sys_ctrl_ins.reset_count[0]
.sym 30158 w_rx_data[1]
.sym 30162 w_rx_data[2]
.sym 30170 w_rx_data[0]
.sym 30186 lvds_rx_24_inst.r_data[13]
.sym 30228 w_soft_reset
.sym 30229 lvds_rx_24_inst.o_debug_state[0]
.sym 30243 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 30248 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 30252 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 30253 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 30256 rx_09_fifo.rd_addr[3]
.sym 30257 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 30260 rx_09_fifo.rd_addr[4]
.sym 30261 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[4]
.sym 30264 rx_09_fifo.rd_addr[5]
.sym 30265 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[5]
.sym 30268 rx_09_fifo.rd_addr[6]
.sym 30269 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[6]
.sym 30272 rx_09_fifo.rd_addr[7]
.sym 30273 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[7]
.sym 30276 rx_09_fifo.rd_addr[8]
.sym 30277 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[8]
.sym 30280 rx_09_fifo.rd_addr[9]
.sym 30281 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I2[9]
.sym 30285 $nextpnr_ICESTORM_LC_8$I3
.sym 30290 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 30291 rx_09_fifo.wr_addr[7]
.sym 30292 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 30293 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 30294 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 30295 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 30296 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 30297 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 30298 lvds_rx_09_inst.r_data[26]
.sym 30302 rx_09_fifo.wr_addr[4]
.sym 30303 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[4]
.sym 30304 rx_09_fifo.wr_addr[9]
.sym 30305 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[9]
.sym 30307 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 30308 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 30309 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 30310 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30311 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 30312 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[10]
.sym 30313 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 30314 rx_09_fifo.wr_addr[3]
.sym 30315 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 30316 rx_09_fifo.wr_addr[5]
.sym 30317 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[5]
.sym 30320 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 30321 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 30322 rx_09_fifo.wr_addr[7]
.sym 30323 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[7]
.sym 30324 rx_09_fifo.wr_addr[6]
.sym 30325 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[6]
.sym 30326 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30334 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 30335 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 30336 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 30337 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 30338 rx_09_fifo.rd_addr[6]
.sym 30339 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 30340 rx_09_fifo.rd_addr[7]
.sym 30341 rx_09_fifo.full_o_SB_LUT4_I3_I2[7]
.sym 30342 rx_09_fifo.full_o_SB_LUT4_I3_O[0]
.sym 30343 rx_09_fifo.full_o_SB_LUT4_I3_O[1]
.sym 30344 rx_09_fifo.full_o_SB_LUT4_I3_O[2]
.sym 30345 rx_09_fifo.full_o_SB_LUT4_I3_O[3]
.sym 30348 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 30349 w_soft_reset
.sym 30350 rx_09_fifo.full_o_SB_LUT4_I3_I2[6]
.sym 30356 w_soft_reset
.sym 30357 w_rx_09_fifo_push
.sym 30358 w_rx_09_fifo_push
.sym 30359 rx_09_fifo.rd_addr[4]
.sym 30360 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 30361 w_rx_09_fifo_full
.sym 30362 rx_09_fifo.full_o_SB_LUT4_I3_I2[4]
.sym 30371 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[0]
.sym 30372 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[1]
.sym 30373 rx_09_fifo.empty_o_SB_LUT4_I2_I3_SB_LUT4_O_I1[2]
.sym 30374 rx_09_fifo.rd_addr[5]
.sym 30375 rx_09_fifo.wr_addr[5]
.sym 30376 rx_09_fifo.rd_addr[6]
.sym 30377 rx_09_fifo.wr_addr[6]
.sym 30378 rx_09_fifo.rd_addr[3]
.sym 30379 rx_09_fifo.wr_addr[3]
.sym 30380 rx_09_fifo.rd_addr[4]
.sym 30381 rx_09_fifo.wr_addr[4]
.sym 30382 rx_09_fifo.rd_addr[7]
.sym 30383 rx_09_fifo.wr_addr[7]
.sym 30384 rx_09_fifo.rd_addr[8]
.sym 30385 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_3_I3[0]
.sym 30391 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 30392 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30393 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30394 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30400 w_soft_reset
.sym 30401 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 30406 spi_if_ins.state_if[0]
.sym 30407 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30408 spi_if_ins.state_if[2]
.sym 30409 spi_if_ins.state_if[1]
.sym 30414 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 30415 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 30416 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[2]
.sym 30417 smi_ctrl_ins.r_fifo_09_pull_1_SB_LUT4_I1_O[3]
.sym 30418 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30419 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30420 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30421 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30422 rx_09_fifo.empty_o_SB_LUT4_I2_I3[0]
.sym 30423 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 30424 w_rx_09_fifo_empty
.sym 30425 rx_09_fifo.empty_o_SB_LUT4_I2_I3[3]
.sym 30427 spi_if_ins.state_if[2]
.sym 30428 spi_if_ins.state_if[0]
.sym 30429 spi_if_ins.state_if[1]
.sym 30431 spi_if_ins.state_if[2]
.sym 30432 spi_if_ins.state_if[0]
.sym 30433 spi_if_ins.state_if[1]
.sym 30435 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30436 spi_if_ins.state_if[2]
.sym 30437 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30438 rx_09_fifo.empty_o_SB_LUT4_I2_O[0]
.sym 30439 rx_09_fifo.empty_o_SB_LUT4_I2_O[1]
.sym 30440 rx_09_fifo.empty_o_SB_LUT4_I2_O[2]
.sym 30441 rx_09_fifo.empty_o_SB_LUT4_I2_O[3]
.sym 30442 smi_ctrl_ins.w_fifo_09_pull_trigger
.sym 30446 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30447 spi_if_ins.state_if[2]
.sym 30448 spi_if_ins.state_if[0]
.sym 30449 spi_if_ins.state_if[1]
.sym 30451 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[0]
.sym 30452 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[1]
.sym 30453 rx_09_fifo.empty_o_SB_LUT4_I2_O_SB_LUT4_O_1_I3[2]
.sym 30456 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30457 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30458 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_I0[1]
.sym 30459 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 30460 rx_09_fifo.rd_addr[9]
.sym 30461 rx_09_fifo.wr_addr[9]
.sym 30477 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 30478 r_tx_data[0]
.sym 30482 r_tx_data[3]
.sym 30487 w_ioc[1]
.sym 30488 w_ioc[3]
.sym 30489 w_ioc[2]
.sym 30490 r_tx_data[1]
.sym 30494 w_ioc[4]
.sym 30495 w_ioc[3]
.sym 30496 w_ioc[2]
.sym 30497 w_ioc[1]
.sym 30498 w_cs[1]
.sym 30499 w_cs[2]
.sym 30500 w_cs[3]
.sym 30501 w_cs[0]
.sym 30502 w_cs[0]
.sym 30503 w_cs[1]
.sym 30504 w_cs[2]
.sym 30505 w_cs[3]
.sym 30508 w_ioc[2]
.sym 30509 w_ioc[3]
.sym 30510 w_cs[0]
.sym 30511 w_cs[1]
.sym 30512 w_cs[3]
.sym 30513 w_cs[2]
.sym 30514 w_tx_data_sys[0]
.sym 30515 spi_if_ins.o_cs_SB_LUT4_I2_2_O[1]
.sym 30516 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 30517 spi_if_ins.o_cs_SB_LUT4_I2_2_O[3]
.sym 30518 w_cs[0]
.sym 30519 w_cs[2]
.sym 30520 w_cs[3]
.sym 30521 w_cs[1]
.sym 30526 w_tx_data_smi[2]
.sym 30527 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30528 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30529 w_tx_data_io[2]
.sym 30530 w_tx_data_smi[0]
.sym 30531 spi_if_ins.o_cs_SB_LUT4_I2_O[1]
.sym 30532 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 30533 w_tx_data_io[0]
.sym 30534 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[1]
.sym 30535 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 30536 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30537 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 30540 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 30541 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 30544 w_ioc[4]
.sym 30545 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30547 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 30548 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E_SB_LUT4_O_I0[1]
.sym 30549 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 30550 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30551 w_ioc[0]
.sym 30552 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30553 w_ioc[4]
.sym 30554 w_ioc[0]
.sym 30555 w_ioc[4]
.sym 30556 w_ioc[1]
.sym 30557 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30559 w_ioc[1]
.sym 30560 w_ioc[4]
.sym 30561 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30562 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30563 io_ctrl_ins.pmod_dir_state[1]
.sym 30564 i_button_SB_LUT4_I1_I0[2]
.sym 30565 io_ctrl_ins.o_pmod[1]
.sym 30566 o_led0$SB_IO_OUT
.sym 30567 i_button_SB_LUT4_I1_I0[0]
.sym 30568 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[2]
.sym 30569 io_ctrl_ins.mixer_en_state_SB_LUT4_I3_O[3]
.sym 30570 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 30571 io_ctrl_ins.debug_mode[0]
.sym 30572 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 30573 io_ctrl_ins.mixer_en_state
.sym 30575 w_ioc[0]
.sym 30576 w_ioc[4]
.sym 30577 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30579 w_fetch
.sym 30580 w_cs[1]
.sym 30581 w_load
.sym 30582 o_led1$SB_IO_OUT
.sym 30583 i_button_SB_LUT4_I1_I0[0]
.sym 30584 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[2]
.sym 30585 io_ctrl_ins.led1_state_SB_LUT4_I0_I2[3]
.sym 30586 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30587 io_ctrl_ins.pmod_dir_state[0]
.sym 30588 i_button_SB_LUT4_I1_I0[2]
.sym 30589 io_ctrl_ins.o_pmod[0]
.sym 30590 w_ioc[4]
.sym 30591 w_ioc[0]
.sym 30592 w_ioc[1]
.sym 30593 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30594 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30595 io_ctrl_ins.pmod_dir_state[2]
.sym 30596 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 30597 o_shdn_tx_lna$SB_IO_OUT
.sym 30599 w_ioc[4]
.sym 30600 w_ioc[0]
.sym 30601 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 30602 w_rx_data[1]
.sym 30607 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 30608 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30609 w_soft_reset
.sym 30610 w_rx_data[2]
.sym 30616 w_soft_reset
.sym 30617 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 30618 w_ioc[1]
.sym 30619 w_ioc[4]
.sym 30620 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 30621 w_ioc[0]
.sym 30622 w_rx_data[0]
.sym 30626 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 30627 io_ctrl_ins.debug_mode[1]
.sym 30628 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 30629 o_shdn_rx_lna$SB_IO_OUT
.sym 30630 w_rx_data[4]
.sym 30636 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 30637 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 30642 w_rx_data[0]
.sym 30646 w_rx_data[3]
.sym 30650 w_rx_data[1]
.sym 30654 w_rx_data[2]
.sym 30662 io_ctrl_ins.rf_pin_state[0]
.sym 30663 io_ctrl_ins.rf_mode[1]
.sym 30664 io_ctrl_ins.rf_mode[2]
.sym 30665 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30667 io_ctrl_ins.rf_pin_state[1]
.sym 30668 io_ctrl_ins.rf_mode[1]
.sym 30669 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30673 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 30674 io_ctrl_ins.rf_mode[1]
.sym 30675 io_ctrl_ins.rf_mode[2]
.sym 30676 io_ctrl_ins.rf_pin_state[2]
.sym 30677 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30680 io_ctrl_ins.debug_mode[0]
.sym 30681 io_ctrl_ins.debug_mode[1]
.sym 30682 io_ctrl_ins.rf_pin_state[3]
.sym 30683 io_ctrl_ins.rf_mode[1]
.sym 30684 io_ctrl_ins.rf_mode[2]
.sym 30685 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 30686 io_ctrl_ins.debug_mode[0]
.sym 30687 io_ctrl_ins.rf_mode[2]
.sym 30688 io_ctrl_ins.rf_mode[1]
.sym 30689 io_ctrl_ins.debug_mode[1]
.sym 30702 lvds_rx_24_inst.r_data[11]
.sym 30785 i_ss$SB_IO_IN
.sym 30786 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30790 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30794 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30798 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30802 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30806 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30810 i_mosi$SB_IO_IN
.sym 30818 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 30822 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 30826 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 30830 i_mosi$SB_IO_IN
.sym 30834 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 30838 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 30842 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 30846 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 30850 spi_if_ins.spi.SCKr[1]
.sym 30861 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30862 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30876 i_ss$SB_IO_IN
.sym 30877 spi_if_ins.r_tx_data_valid
.sym 30882 lvds_rx_09_inst.r_data[3]
.sym 30893 lvds_rx_09_inst.o_fifo_push_SB_LUT4_I3_2_O
.sym 30897 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 30905 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30910 lvds_rx_09_inst.r_data[20]
.sym 30921 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30925 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_E
.sym 30927 spi_if_ins.state_if[2]
.sym 30928 spi_if_ins.state_if[1]
.sym 30929 spi_if_ins.state_if[0]
.sym 30931 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30932 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30933 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30938 spi_if_ins.state_if[2]
.sym 30939 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30940 spi_if_ins.state_if[0]
.sym 30941 spi_if_ins.state_if[1]
.sym 30942 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 30948 spi_if_ins.state_if[0]
.sym 30949 spi_if_ins.state_if[1]
.sym 30950 spi_if_ins.r_tx_byte[0]
.sym 30955 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 30956 spi_if_ins.o_ioc_SB_DFFE_Q_E[1]
.sym 30957 spi_if_ins.o_ioc_SB_DFFE_Q_E[2]
.sym 30958 spi_if_ins.r_tx_byte[3]
.sym 30966 spi_if_ins.state_if[2]
.sym 30967 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[2]
.sym 30968 spi_if_ins.state_if[0]
.sym 30969 spi_if_ins.state_if[1]
.sym 30974 spi_if_ins.r_tx_byte[1]
.sym 30978 spi_if_ins.w_rx_data[1]
.sym 30986 spi_if_ins.w_rx_data[3]
.sym 30990 spi_if_ins.w_rx_data[4]
.sym 30994 spi_if_ins.o_ioc_SB_DFFE_Q_E[0]
.sym 31006 spi_if_ins.w_rx_data[2]
.sym 31012 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31013 w_tx_data_io[4]
.sym 31019 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31020 w_tx_data_io[5]
.sym 31021 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31026 w_cs[0]
.sym 31027 w_cs[1]
.sym 31028 w_cs[2]
.sym 31029 w_cs[3]
.sym 31031 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31032 w_tx_data_io[7]
.sym 31033 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31036 spi_if_ins.o_cs_SB_LUT4_I2_O[2]
.sym 31037 w_tx_data_io[6]
.sym 31040 spi_if_ins.o_cs_SB_LUT4_I2_2_O[2]
.sym 31041 spi_if_ins.o_cs_SB_LUT4_I3_O[1]
.sym 31046 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[0]
.sym 31047 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[1]
.sym 31048 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31049 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[2]
.sym 31052 i_button_SB_LUT4_I1_O[0]
.sym 31053 i_button_SB_LUT4_I1_O[1]
.sym 31054 i_button_SB_LUT4_I1_I0[0]
.sym 31055 i_button_SB_LUT4_I1_I0[1]
.sym 31056 i_button_SB_LUT4_I1_I0[2]
.sym 31057 i_button_SB_LUT4_I1_I0[3]
.sym 31060 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[0]
.sym 31061 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[1]
.sym 31063 w_ioc[0]
.sym 31064 w_ioc[4]
.sym 31065 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31067 w_soft_reset
.sym 31068 w_cs[1]
.sym 31069 w_fetch
.sym 31072 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[0]
.sym 31073 io_ctrl_ins.rx_h_b_state_SB_LUT4_I3_O[1]
.sym 31075 spi_if_ins.o_load_cmd_SB_LUT4_I3_O[1]
.sym 31076 i_button_SB_LUT4_I1_I0[0]
.sym 31077 w_soft_reset
.sym 31078 w_ioc[4]
.sym 31079 w_cs[0]
.sym 31080 w_fetch
.sym 31081 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 31082 i_button_SB_LUT4_I1_I0[2]
.sym 31083 io_ctrl_ins.o_pmod[6]
.sym 31084 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 31085 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31086 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31087 io_ctrl_ins.pmod_dir_state[5]
.sym 31088 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 31089 o_tr_vc1$SB_IO_OUT
.sym 31092 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 31093 io_ctrl_ins.o_data_out_SB_DFFESR_Q_6_R[0]
.sym 31094 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31095 io_ctrl_ins.pmod_dir_state[7]
.sym 31096 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 31097 o_rx_h_tx_l$SB_IO_OUT
.sym 31098 io_ctrl_ins.rf_mode[1]
.sym 31099 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 31100 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[2]
.sym 31101 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[3]
.sym 31102 i_config[1]$SB_IO_IN
.sym 31103 i_button_SB_LUT4_I1_I0[0]
.sym 31104 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[2]
.sym 31105 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I3_O[3]
.sym 31108 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31109 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31110 i_button_SB_LUT4_I1_I0[0]
.sym 31111 i_button$SB_IO_IN
.sym 31112 i_button_SB_LUT4_I1_I0[2]
.sym 31113 io_ctrl_ins.o_pmod[7]
.sym 31116 i_button_SB_LUT4_I1_I0[2]
.sym 31117 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[1]
.sym 31118 w_rx_data[4]
.sym 31122 w_rx_data[6]
.sym 31126 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31127 io_ctrl_ins.pmod_dir_state[6]
.sym 31128 i_button_SB_LUT4_I1_I0[0]
.sym 31129 i_config[3]$SB_IO_IN
.sym 31130 i_button_SB_LUT4_I1_I0[0]
.sym 31131 i_config[0]$SB_IO_IN
.sym 31132 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 31133 o_tr_vc2$SB_IO_OUT
.sym 31134 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31135 io_ctrl_ins.pmod_dir_state[4]
.sym 31136 i_button_SB_LUT4_I1_I0[2]
.sym 31137 io_ctrl_ins.o_pmod[4]
.sym 31138 w_rx_data[3]
.sym 31142 w_rx_data[7]
.sym 31146 w_rx_data[5]
.sym 31150 w_rx_data[4]
.sym 31158 w_rx_data[6]
.sym 31162 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I3_O[1]
.sym 31163 io_ctrl_ins.rf_mode[2]
.sym 31164 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_S[2]
.sym 31165 o_tr_vc1_b$SB_IO_OUT
.sym 31170 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31171 io_ctrl_ins.rf_mode[1]
.sym 31172 io_ctrl_ins.rf_mode[0]
.sym 31173 io_ctrl_ins.rf_mode[2]
.sym 31178 w_rx_data[1]
.sym 31182 w_rx_data[0]
.sym 31200 io_ctrl_ins.rf_mode[0]
.sym 31201 io_ctrl_ins.rf_mode[2]
.sym 31203 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31204 io_ctrl_ins.rf_pin_state[6]
.sym 31205 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31210 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31211 io_ctrl_ins.rf_mode[1]
.sym 31212 io_ctrl_ins.rf_pin_state[4]
.sym 31213 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31214 io_ctrl_ins.tr_vc_1_state_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 31215 io_ctrl_ins.rf_mode[1]
.sym 31216 io_ctrl_ins.rf_pin_state[5]
.sym 31217 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31219 io_ctrl_ins.rf_pin_state[7]
.sym 31220 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 31221 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31267 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31272 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31276 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31277 spi_if_ins.spi.r_rx_bit_count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31281 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31292 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31293 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31303 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31304 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31305 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31306 spi_if_ins.spi.SCKr[0]
.sym 31310 i_sck$SB_IO_IN
.sym 31314 spi_if_ins.spi.r2_rx_done
.sym 31318 i_ss$SB_IO_IN
.sym 31319 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31320 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31321 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31330 spi_if_ins.spi.r_rx_byte[3]
.sym 31334 spi_if_ins.spi.r_rx_byte[0]
.sym 31346 spi_if_ins.spi.r_rx_byte[1]
.sym 31352 i_ss$SB_IO_IN
.sym 31353 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31360 spi_if_ins.spi.r3_rx_done
.sym 31361 spi_if_ins.spi.r2_rx_done
.sym 31362 spi_if_ins.spi.r_rx_byte[6]
.sym 31366 spi_if_ins.spi.r_rx_byte[2]
.sym 31374 spi_if_ins.spi.r_rx_byte[7]
.sym 31378 spi_if_ins.spi.r_rx_byte[5]
.sym 31386 spi_if_ins.spi.r_rx_byte[4]
.sym 31395 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31399 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31400 $PACKER_VCC_NET
.sym 31403 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31404 $PACKER_VCC_NET
.sym 31405 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31407 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31408 $PACKER_VCC_NET
.sym 31409 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31413 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31414 spi_if_ins.spi.SCKr[2]
.sym 31415 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31416 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31417 spi_if_ins.spi.SCKr[1]
.sym 31421 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31423 spi_if_ins.spi.SCKr[2]
.sym 31424 spi_if_ins.spi.SCKr[1]
.sym 31425 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31426 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 31427 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 31428 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31429 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 31431 spi_if_ins.r_tx_byte[7]
.sym 31432 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 31433 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31434 spi_if_ins.spi.r_tx_byte[3]
.sym 31435 spi_if_ins.spi.r_tx_byte[7]
.sym 31436 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31437 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31441 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 31443 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31444 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[1]
.sym 31445 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 31450 spi_if_ins.spi.r_tx_byte[2]
.sym 31451 spi_if_ins.spi.r_tx_byte[6]
.sym 31452 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31453 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31454 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 31455 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 31456 spi_if_ins.spi.SCKr_SB_LUT4_I0_O[0]
.sym 31457 spi_if_ins.spi.o_spi_miso_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31462 spi_if_ins.r_tx_byte[6]
.sym 31466 spi_if_ins.r_tx_byte[4]
.sym 31471 spi_if_ins.spi.r_tx_byte[0]
.sym 31472 spi_if_ins.spi.r_tx_byte[4]
.sym 31473 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31475 spi_if_ins.spi.r_tx_byte[1]
.sym 31476 spi_if_ins.spi.r_tx_byte[5]
.sym 31477 spi_if_ins.spi.r_tx_bit_count[2]
.sym 31478 spi_if_ins.r_tx_byte[5]
.sym 31482 spi_if_ins.r_tx_byte[7]
.sym 31486 spi_if_ins.r_tx_byte[2]
.sym 31494 r_tx_data[4]
.sym 31498 r_tx_data[6]
.sym 31502 r_tx_data[7]
.sym 31510 r_tx_data[5]
.sym 31514 r_tx_data[2]
.sym 31522 spi_if_ins.w_rx_data[5]
.sym 31526 spi_if_ins.w_rx_data[6]
.sym 31534 spi_if_ins.w_rx_data[0]
.sym 31554 w_rx_24_fifo_pulled_data[6]
.sym 31555 w_rx_24_fifo_pulled_data[22]
.sym 31556 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 31557 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31558 w_rx_24_fifo_pulled_data[13]
.sym 31559 w_rx_24_fifo_pulled_data[29]
.sym 31560 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 31561 smi_ctrl_ins.int_cnt_24[4]
.sym 31562 w_rx_data[6]
.sym 31566 w_rx_24_fifo_pulled_data[14]
.sym 31567 w_rx_24_fifo_pulled_data[30]
.sym 31568 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 31569 smi_ctrl_ins.int_cnt_24[4]
.sym 31570 w_rx_24_fifo_pulled_data[7]
.sym 31571 w_rx_24_fifo_pulled_data[23]
.sym 31572 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 31573 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31574 w_rx_24_fifo_pulled_data[5]
.sym 31575 w_rx_24_fifo_pulled_data[21]
.sym 31576 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 31577 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 31578 w_rx_data[5]
.sym 31582 w_rx_24_fifo_pulled_data[15]
.sym 31583 w_rx_24_fifo_pulled_data[31]
.sym 31584 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 31585 smi_ctrl_ins.int_cnt_24[4]
.sym 31586 w_rx_data[7]
.sym 31597 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 31598 w_rx_data[3]
.sym 31606 w_rx_data[5]
.sym 31614 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31615 io_ctrl_ins.pmod_dir_state[3]
.sym 31616 i_button_SB_LUT4_I1_I0[2]
.sym 31617 io_ctrl_ins.o_pmod[3]
.sym 31618 w_rx_data[3]
.sym 31629 spi_if_ins.o_load_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 31638 w_rx_data[7]
.sym 31646 w_rx_data[4]
.sym 31658 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 31784 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 31785 rx_09_fifo.empty_o_SB_LUT4_I2_I3[1]
.sym 31814 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_D[1]
.sym 31842 w_rx_09_fifo_pulled_data[6]
.sym 31843 w_rx_09_fifo_pulled_data[22]
.sym 31844 smi_ctrl_ins.int_cnt_09[3]
.sym 31845 smi_ctrl_ins.int_cnt_09[4]
.sym 31854 w_rx_09_fifo_pulled_data[5]
.sym 31855 w_rx_09_fifo_pulled_data[21]
.sym 31856 smi_ctrl_ins.int_cnt_09[3]
.sym 31857 smi_ctrl_ins.int_cnt_09[4]
.sym 31858 w_rx_09_fifo_pulled_data[4]
.sym 31859 w_rx_09_fifo_pulled_data[20]
.sym 31860 smi_ctrl_ins.int_cnt_09[3]
.sym 31861 smi_ctrl_ins.int_cnt_09[4]
.sym 31866 w_rx_09_fifo_pulled_data[7]
.sym 31867 w_rx_09_fifo_pulled_data[23]
.sym 31868 smi_ctrl_ins.int_cnt_09[3]
.sym 31869 smi_ctrl_ins.int_cnt_09[4]
.sym 31870 spi_if_ins.spi.r_rx_done
.sym 31874 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[0]
.sym 31875 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[1]
.sym 31876 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0[2]
.sym 31877 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 31878 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[0]
.sym 31879 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[1]
.sym 31880 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_2_D_SB_LUT4_O_I0[2]
.sym 31881 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 31882 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[0]
.sym 31883 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[1]
.sym 31884 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_1_D_SB_LUT4_O_I0[2]
.sym 31885 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 31892 w_soft_reset
.sym 31893 i_smi_soe_se$SB_IO_IN
.sym 31906 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[0]
.sym 31907 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[1]
.sym 31908 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 31909 rx_09_fifo.full_o_SB_DFFSR_Q_D_SB_LUT4_O_I0[3]
.sym 31914 w_rx_09_fifo_pulled_data[12]
.sym 31915 w_rx_09_fifo_pulled_data[28]
.sym 31916 smi_ctrl_ins.int_cnt_09[4]
.sym 31917 smi_ctrl_ins.int_cnt_09[3]
.sym 31922 w_rx_09_fifo_pulled_data[13]
.sym 31923 w_rx_09_fifo_pulled_data[29]
.sym 31924 smi_ctrl_ins.int_cnt_09[4]
.sym 31925 smi_ctrl_ins.int_cnt_09[3]
.sym 31933 smi_ctrl_ins.soe_and_reset
.sym 31934 w_rx_09_fifo_pulled_data[14]
.sym 31935 w_rx_09_fifo_pulled_data[30]
.sym 31936 smi_ctrl_ins.int_cnt_09[4]
.sym 31937 smi_ctrl_ins.int_cnt_09[3]
.sym 31942 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[0]
.sym 31943 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[1]
.sym 31944 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_7_D_SB_LUT4_O_I0[2]
.sym 31945 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 31946 i_smi_a2_SB_LUT4_I1_1_O[0]
.sym 31947 i_smi_a2_SB_LUT4_I1_1_O[1]
.sym 31948 i_smi_a2_SB_LUT4_I1_1_O[2]
.sym 31949 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 31950 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[0]
.sym 31951 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[1]
.sym 31952 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I0[2]
.sym 31953 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 31958 w_rx_09_fifo_pulled_data[15]
.sym 31959 w_rx_09_fifo_pulled_data[31]
.sym 31960 smi_ctrl_ins.int_cnt_09[4]
.sym 31961 smi_ctrl_ins.int_cnt_09[3]
.sym 31962 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[0]
.sym 31963 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[1]
.sym 31964 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_6_D_SB_LUT4_O_I0[2]
.sym 31965 i_smi_a2_SB_LUT4_I1_1_O[3]
.sym 31975 smi_ctrl_ins.int_cnt_09[4]
.sym 31976 smi_ctrl_ins.int_cnt_09[3]
.sym 31977 w_rx_09_fifo_empty
.sym 32000 w_rx_24_fifo_empty
.sym 32001 w_rx_09_fifo_empty
.sym 32004 spi_if_ins.w_rx_data[5]
.sym 32005 spi_if_ins.w_rx_data[6]
.sym 32025 w_soft_reset
.sym 32027 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 32028 smi_ctrl_ins.int_cnt_24[4]
.sym 32029 w_rx_24_fifo_empty
.sym 32044 spi_if_ins.w_rx_data[6]
.sym 32045 spi_if_ins.w_rx_data[5]
.sym 32048 spi_if_ins.w_rx_data[5]
.sym 32049 spi_if_ins.w_rx_data[6]
.sym 32064 spi_if_ins.w_rx_data[5]
.sym 32065 spi_if_ins.w_rx_data[6]
.sym 32066 spi_if_ins.w_rx_data[0]
.sym 32090 w_rx_24_fifo_pulled_data[12]
.sym 32091 w_rx_24_fifo_pulled_data[28]
.sym 32092 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 32093 smi_ctrl_ins.int_cnt_24[4]
.sym 32094 w_rx_24_fifo_pulled_data[4]
.sym 32095 w_rx_24_fifo_pulled_data[20]
.sym 32096 i_smi_a2_SB_LUT4_I1_1_O_SB_LUT4_O_I3[2]
.sym 32097 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_3_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 32141 lvds_rx_24_inst.o_fifo_push_SB_LUT4_I3_1_O
.sym 32185 $PACKER_VCC_NET
.sym 32504 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 32505 spi_if_ins.state_if[2]
.sym 32573 r_counter
.sym 32589 $PACKER_VCC_NET
