# compile vhdl design source files
vhdl mblite  \
"../../../../masterthesis6.srcs/sources_1/imports/vhdl/dpram_rtl.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/vhdl/gen_control_reg.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/vhdl/gen_event_reg.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/i2s_codec.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/i2s_version.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/rx_i2s_pack.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/rx_i2s_topm.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/rx_i2s_tops.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/rx_i2s_wbd.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/vhdl/wb_tb_pack.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/tx_i2s_pack.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/tx_i2s_topm.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/tx_i2s_tops.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/rtl/vhdl/tx_i2s_wbd.vhd" \
"../../../../masterthesis6.srcs/sources_1/imports/trunk/bench/vhdl/tb_i2s.vhd" \

# Do not sort compile order
nosort
