## Luke Nelson

<a href="https://www.linkedin.com/in/nelsonluke"><img height="40" width="40" src="./img/linkedin.jpg"></a>&nbsp;&nbsp;
<a href="https://www.lukednelson.com"><img height="40" width="40" src="./img/mywebsite.png"></a>&nbsp;&nbsp;
<a href="mailto:ldnelson16@gmail.com"><img height="40" width="40" src="./img/email.jpg"></a>&nbsp;&nbsp;

Intern @ Keysight

Computer Engineering Student @ [University of Michigan, Ann Arbor - College of Engineering](https://www.engin.umich.edu/) 

Software Engineering @ [SPARK](https://spark.engin.umich.edu/) 

Coder @ [CANTOR](https://michigancantor.com/) 

### Organizations

<a href="https://www.engin.umich.edu/"><img height="40" width="40" src="./img/michigan.jpg">&nbsp;&nbsp;</a>
<a href="https://spark.engin.umich.edu/"><img height="40" width="40" src="./img/spark.jpeg">&nbsp;&nbsp;</a>
<a href="https://michigancantor.com/"><img height="40" width="40" src="./img/cantor.png">&nbsp;&nbsp;</a>

Computer Science Student with extensive experience in various programming, hardware, and software fields.
Actively seeking to learn about and explore career opportunities such as RTL design, Hardware design and verification, Network engineering. 

## Notable Projects
- [PRKR](https::/github.com/ldnelson16/parker-language) - My own object oriented programming language, which compiles down to my own custom instruction set. Will be complete by the end of 2024, when I will also design in System Verilog a operational RISC-V-esque core which can run my instruction language. 
- [UART Transceiver for the FPGA](https://github.com/ldnelson16/uart-controller) - UART Transceiver Controller. Downloadable to FPGA board, can send traffic at up to 50 MBps using SystemVerilog. 
- [www.lukednelson.com](https://www.lukednelson.com) - My website which features a Python backend for scraping college football recruiting data from four major sources, constructing an interactive database, and planning to add a task planner and a portfolio of GitHub projects.

## Skills

<img height="50" width="50" src="./img/tensorflow.png">&nbsp;&nbsp;
<img height="50" width="50" src="./img/pandas.png">&nbsp;&nbsp;
<img height="50" width="50" src="./img/git.png">&nbsp;&nbsp;
<img height="50" width="50" src="./img/github.png">&nbsp;&nbsp;
<img height="50" width="50" src="./img/nextjs.jpg">&nbsp;&nbsp;

<img height="50" width="50" src="./img/nodejs.jpg">&nbsp;&nbsp;
<img height="50" width="50" src="./img/sql.png">&nbsp;&nbsp;
<img height="50" width="50" src="./img/html.png">&nbsp;&nbsp;
<img height="50" width="50" src="./img/css.png">&nbsp;&nbsp;
<img height="50" width="50" src="./img/r.jpg">&nbsp;&nbsp;

<img height="50" width="50" src="./img/matlab.jpg">&nbsp;&nbsp;
<img height="50" width="50" src="./img/nodeprojectmanager.jpg">&nbsp;&nbsp;
<img height="50" width="50" src="./img/vscode.jpg">&nbsp;&nbsp;

## Top Languages

<img height="50" width="50" src="./img/cpp.jpg">&nbsp;&nbsp;
<img height="50" width="50" src="./img/python.jpg">&nbsp;&nbsp;
<img height="50" width="50" src="./img/javascript.png">&nbsp;&nbsp;

[![Time Stats](https://github-readme-stats.vercel.app/api/wakatime?username=ldnelson16&v=0)](https://github-readme-stats.vercel.app/api/wakatime?username=ldnelson16&v=0)
