$date
	Tue Mar 29 10:52:29 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module iordmux_TB $end
$var wire 32 ! out_TB [31:0] $end
$var reg 3 " controlSingal_TB [2:0] $end
$var reg 32 # entry0_TB [31:0] $end
$var reg 32 $ entry1_TB [31:0] $end
$var reg 32 % entry2_TB [31:0] $end
$var reg 32 & entry3_TB [31:0] $end
$var reg 32 ' entry4_TB [31:0] $end
$scope module DUT $end
$var wire 3 ( controlSingal [2:0] $end
$var wire 32 ) entry0 [31:0] $end
$var wire 32 * entry1 [31:0] $end
$var wire 32 + entry2 [31:0] $end
$var wire 32 , entry3 [31:0] $end
$var wire 32 - entry4 [31:0] $end
$var wire 32 . out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111 .
b0 -
b1 ,
b11111 +
b111111111 *
b1111111111111111 )
b0 (
b0 '
b1 &
b11111 %
b111111111 $
b1111111111111111 #
b0 "
b1111111111111111 !
$end
#10000000
b111111111 !
b111111111 .
b1 "
b1 (
#20000000
b11111 !
b11111 .
b10 "
b10 (
#30000000
b1 !
b1 .
b11 "
b11 (
#40000000
b0 !
b0 .
b100 "
b100 (
#50000000
b1111111111111111 !
b1111111111111111 .
b0 "
b0 (
