# //  Questa Intel Starter FPGA Edition-64
# //  Version 2022.1 linux_x86_64 Jan 29 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
source compil_romain
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 09:16:21 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/regfile.sv 
# -- Compiling module riscv_regfile
# 
# Top level modules:
# 	riscv_regfile
# End time: 09:16:21 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 09:16:21 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/three_dff.sv 
# ** Error: (vlog-7) Failed to open design unit file "/home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/three_dff.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 09:16:21 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/romain/intelFPGA_pro/22.4/questa_fse/linux_x86_64/vlog failed.
source compil_romain
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 09:17:19 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/regfile.sv 
# -- Compiling module riscv_regfile
# 
# Top level modules:
# 	riscv_regfile
# End time: 09:17:19 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 09:17:20 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/rtl/3dff.sv 
# -- Compiling module three_dff
# 
# Top level modules:
# 	three_dff
# End time: 09:17:20 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2022.1 Compiler 2022.01 Jan 29 2022
# Start time: 09:17:20 on Apr 07,2023
# vlog -reportprogress 300 "+acc" -work lib_verilog /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_regfile.sv 
# -- Compiling module bench_regfile
# 
# Top level modules:
# 	bench_regfile
# End time: 09:17:20 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc lib_verilog.bench_regfile
# vsim -voptargs="+acc" lib_verilog.bench_regfile 
# Start time: 09:17:56 on Apr 07,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.bench_regfile(fast)
# Loading work.riscv_regfile(fast)
# Loading work.three_dff(fast)
add wave sim:/bench_regfile/*
run
# time=0ns, RegWEn=x, reset=1, AddrA= x, AddrB= x, AddrD= x, DataD=         x, DataA=         x, DataB=         x
# time=10ns, RegWEn=x, reset=1, AddrA= x, AddrB= x, AddrD= x, DataD=         x, DataA=         0, DataB=         0
# time=21ns, RegWEn=x, reset=0, AddrA= x, AddrB= x, AddrD= x, DataD=         x, DataA=         0, DataB=         0
# time=30ns, RegWEn=0, reset=0, AddrA= 0, AddrB= 1, AddrD= 2, DataD=        20, DataA=         0, DataB=         0
# ATOMIC TEST PASSED
# ATOMIC TEST PASSED
# time=50ns, RegWEn=0, reset=0, AddrA= 0, AddrB= 1, AddrD= 3, DataD=        21, DataA=         0, DataB=         0
# ATOMIC TEST PASSED
# ATOMIC TEST PASSED
# time=70ns, RegWEn=0, reset=0, AddrA= 0, AddrB= 1, AddrD= 8, DataD=        21, DataA=         0, DataB=         0
# ATOMIC TEST PASSED
# ATOMIC TEST PASSED
# time=90ns, RegWEn=1, reset=0, AddrA= 0, AddrB= 1, AddrD= 4, DataD=        22, DataA=         0, DataB=         0
# ATOMIC TEST PASSED
# ATOMIC TEST PASSED
# time=110ns, RegWEn=0, reset=0, AddrA= 2, AddrB= 1, AddrD= 3, DataD=        23, DataA=         0, DataB=         0
# ATOMIC TEST PASSED
# ATOMIC TEST PASSED
# time=130ns, RegWEn=1, reset=0, AddrA= 2, AddrB= 1, AddrD= 5, DataD=        24, DataA=        22, DataB=         0
# ATOMIC TEST PASSED
# ATOMIC TEST PASSED
# time=150ns, RegWEn=0, reset=0, AddrA= 2, AddrB= 8, AddrD= 3, DataD=        20, DataA=        22, DataB=         0
# ATOMIC TEST PASSED
# --------------------------------------------------------------
# DataB is          0 and should be         24
# REGFILE TEST FAILED ON B
# --------------------------------------------------------------
# ** Note: $stop    : /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_regfile.sv(79)
#    Time: 163 ns  Iteration: 0  Instance: /bench_regfile
# Break in Task xpect at /home/romain/Documents/2022_2023/Phelma/Miniprojet_RISC_V/bench/bench_regfile.sv line 79
# End time: 09:18:47 on Apr 07,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 1
