#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002705390 .scope module, "test" "test" 2 7;
 .timescale -9 -11;
v000000000275ba30_0 .net "addsub", 0 0, v0000000002758940_0;  1 drivers
v000000000275adb0_0 .var "clk", 0 0;
v000000000275b210_0 .net "clrA", 0 0, v0000000002759d40_0;  1 drivers
v000000000275b850_0 .net "clrQ", 0 0, v000000000275a560_0;  1 drivers
v000000000275b2b0_0 .net "clrff", 0 0, v000000000275a600_0;  1 drivers
v000000000275ae50_0 .var "data_in", 7 0;
v000000000275c070_0 .net "decount", 0 0, v0000000002759de0_0;  1 drivers
v000000000275b350_0 .net "done", 0 0, v00000000027589e0_0;  1 drivers
v000000000275b7b0_0 .net "ldA", 0 0, v0000000002759fc0_0;  1 drivers
v000000000275b0d0_0 .net "ldM", 0 0, v0000000002759e80_0;  1 drivers
v000000000275c390_0 .net "ldQ", 0 0, v0000000002758c60_0;  1 drivers
v000000000275c6b0_0 .net "ldcount", 0 0, v0000000002758bc0_0;  1 drivers
v000000000275c430_0 .net "q0", 0 0, L_000000000275b990;  1 drivers
v000000000275b530_0 .net "qd", 0 0, v0000000002758ee0_0;  1 drivers
v000000000275a810_0 .net "result", 15 0, L_000000000275b670;  1 drivers
v000000000275c4d0_0 .net "sftA", 0 0, v000000000275a100_0;  1 drivers
v000000000275c250_0 .net "sftQ", 0 0, v0000000002758d00_0;  1 drivers
v000000000275aef0_0 .var "start", 0 0;
v000000000275c570_0 .net "stop", 0 0, L_000000000275aa90;  1 drivers
L_000000000275b670 .concat [ 8 8 0 0], v0000000002759340_0, v00000000026fa700_0;
S_00000000026e0a30 .scope module, "dut1" "data_path" 2 14, 3 9 0, S_0000000002705390;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "stop"
    .port_info 1 /OUTPUT 1 "q0"
    .port_info 2 /OUTPUT 1 "qd"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 8 "data_in"
    .port_info 5 /INPUT 1 "ldA"
    .port_info 6 /INPUT 1 "clrA"
    .port_info 7 /INPUT 1 "sftA"
    .port_info 8 /INPUT 1 "ldQ"
    .port_info 9 /INPUT 1 "clrQ"
    .port_info 10 /INPUT 1 "sftQ"
    .port_info 11 /INPUT 1 "clrff"
    .port_info 12 /INPUT 1 "ldM"
    .port_info 13 /INPUT 1 "addsub"
    .port_info 14 /INPUT 1 "ldcount"
    .port_info 15 /INPUT 1 "decount"
P_0000000002701a90 .param/l "N" 0 3 28, +C4<00000000000000000000000000001000>;
v00000000027593e0_0 .net "A", 7 0, v00000000026fa700_0;  1 drivers
v0000000002758b20_0 .net "M", 7 0, v000000000275a6a0_0;  1 drivers
v0000000002759c00_0 .net "Q", 7 0, v0000000002759340_0;  1 drivers
v0000000002759160_0 .net "Z", 7 0, v00000000026fb380_0;  1 drivers
v0000000002759980_0 .net "addsub", 0 0, v0000000002758940_0;  alias, 1 drivers
v000000000275a240_0 .net "clk", 0 0, v000000000275adb0_0;  1 drivers
v0000000002759a20_0 .net "clrA", 0 0, v0000000002759d40_0;  alias, 1 drivers
v000000000275a2e0_0 .net "clrQ", 0 0, v000000000275a560_0;  alias, 1 drivers
v0000000002759480_0 .net "clrff", 0 0, v000000000275a600_0;  alias, 1 drivers
v0000000002759200_0 .net "count", 3 0, v00000000026faa20_0;  1 drivers
v000000000275a420_0 .net "data_in", 7 0, v000000000275ae50_0;  1 drivers
v0000000002759ac0_0 .net "decount", 0 0, v0000000002759de0_0;  alias, 1 drivers
v0000000002759520_0 .net "ldA", 0 0, v0000000002759fc0_0;  alias, 1 drivers
v0000000002758f80_0 .net "ldM", 0 0, v0000000002759e80_0;  alias, 1 drivers
v00000000027597a0_0 .net "ldQ", 0 0, v0000000002758c60_0;  alias, 1 drivers
v00000000027595c0_0 .net "ldcount", 0 0, v0000000002758bc0_0;  alias, 1 drivers
v0000000002759020_0 .net "q0", 0 0, L_000000000275b990;  alias, 1 drivers
v00000000027588a0_0 .net "qd", 0 0, v0000000002758ee0_0;  alias, 1 drivers
v0000000002758a80_0 .net "sftA", 0 0, v000000000275a100_0;  alias, 1 drivers
v0000000002759700_0 .net "sftQ", 0 0, v0000000002758d00_0;  alias, 1 drivers
v000000000275a4c0_0 .net "stop", 0 0, L_000000000275aa90;  alias, 1 drivers
L_000000000275aa90 .reduce/nor v00000000026faa20_0;
L_000000000275b990 .part v0000000002759340_0, 0, 1;
L_000000000275ac70 .part v00000000026fa700_0, 7, 1;
L_000000000275bb70 .part v00000000026fa700_0, 0, 1;
L_000000000275b3f0 .part v0000000002759340_0, 0, 1;
S_00000000026cb5e0 .scope module, "AR" "shiftreg" 3 43, 4 3 0, S_00000000026e0a30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /INPUT 1 "serial_in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /INPUT 1 "clear"
    .port_info 6 /INPUT 1 "shift"
P_0000000002701e50 .param/l "N" 0 4 13, +C4<00000000000000000000000000001000>;
v00000000026fad40_0 .net "clear", 0 0, v0000000002759d40_0;  alias, 1 drivers
v00000000026fafc0_0 .net "clk", 0 0, v000000000275adb0_0;  alias, 1 drivers
v00000000026fb420_0 .net "data_in", 7 0, v00000000026fb380_0;  alias, 1 drivers
v00000000026fa700_0 .var "data_out", 7 0;
v00000000026fa7a0_0 .net "load", 0 0, v0000000002759fc0_0;  alias, 1 drivers
v00000000026fa840_0 .net "serial_in", 0 0, L_000000000275ac70;  1 drivers
v00000000026fade0_0 .net "shift", 0 0, v000000000275a100_0;  alias, 1 drivers
E_0000000002701f90 .event negedge, v00000000026fafc0_0;
S_00000000026cb760 .scope module, "CR" "counter" 3 48, 5 3 0, S_00000000026e0a30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 4 "count"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "dec"
P_00000000026dce40 .param/l "M" 0 5 11, +C4<00000000000000000000000000001000>;
P_00000000026dce78 .param/l "N" 0 5 10, +C4<00000000000000000000000000000011>;
v00000000026fb1a0_0 .net "clk", 0 0, v000000000275adb0_0;  alias, 1 drivers
v00000000026faa20_0 .var "count", 3 0;
v00000000026fb240_0 .net "dec", 0 0, v0000000002759de0_0;  alias, 1 drivers
v00000000026fa980_0 .net "load", 0 0, v0000000002758bc0_0;  alias, 1 drivers
S_00000000026c9da0 .scope module, "DUT" "ALU" 3 47, 6 5 0, S_00000000026e0a30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "out"
    .port_info 1 /INPUT 8 "in1"
    .port_info 2 /INPUT 8 "in2"
    .port_info 3 /INPUT 1 "addsub"
P_0000000002701490 .param/l "N" 0 6 12, +C4<00000000000000000000000000001000>;
v00000000026fb2e0_0 .net "addsub", 0 0, v0000000002758940_0;  alias, 1 drivers
v00000000026fb4c0_0 .net "in1", 7 0, v00000000026fa700_0;  alias, 1 drivers
v00000000026faac0_0 .net "in2", 7 0, v000000000275a6a0_0;  alias, 1 drivers
v00000000026fb380_0 .var "out", 7 0;
E_00000000027012d0 .event edge, v00000000026fb2e0_0, v00000000026fa700_0, v00000000026faac0_0;
S_00000000026c9f20 .scope module, "MR" "PIPO_reg" 3 45, 7 4 0, S_00000000026e0a30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "load"
P_0000000002701ad0 .param/l "N" 0 7 11, +C4<00000000000000000000000000001000>;
v00000000026fab60_0 .net "clk", 0 0, v000000000275adb0_0;  alias, 1 drivers
v00000000026fa8e0_0 .net "data_in", 7 0, v000000000275ae50_0;  alias, 1 drivers
v000000000275a6a0_0 .var "data_out", 7 0;
v0000000002758800_0 .net "load", 0 0, v0000000002759e80_0;  alias, 1 drivers
S_00000000026d2fa0 .scope module, "QR" "shiftreg" 3 44, 4 3 0, S_00000000026e0a30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "data_out"
    .port_info 1 /INPUT 8 "data_in"
    .port_info 2 /INPUT 1 "serial_in"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "load"
    .port_info 5 /INPUT 1 "clear"
    .port_info 6 /INPUT 1 "shift"
P_0000000002701350 .param/l "N" 0 4 13, +C4<00000000000000000000000000001000>;
v00000000027598e0_0 .net "clear", 0 0, v000000000275a560_0;  alias, 1 drivers
v0000000002759840_0 .net "clk", 0 0, v000000000275adb0_0;  alias, 1 drivers
v0000000002759b60_0 .net "data_in", 7 0, v000000000275ae50_0;  alias, 1 drivers
v0000000002759340_0 .var "data_out", 7 0;
v0000000002759660_0 .net "load", 0 0, v0000000002758c60_0;  alias, 1 drivers
v000000000275a380_0 .net "serial_in", 0 0, L_000000000275bb70;  1 drivers
v000000000275a1a0_0 .net "shift", 0 0, v0000000002758d00_0;  alias, 1 drivers
S_00000000026d3120 .scope module, "dff" "d_flop" 3 46, 8 3 0, S_00000000026e0a30;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "q"
    .port_info 1 /INPUT 1 "d"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "clr"
v00000000027590c0_0 .net "clk", 0 0, v000000000275adb0_0;  alias, 1 drivers
v00000000027592a0_0 .net "clr", 0 0, v000000000275a600_0;  alias, 1 drivers
v0000000002758e40_0 .net "d", 0 0, L_000000000275b3f0;  1 drivers
v0000000002758ee0_0 .var "q", 0 0;
S_00000000026c6a80 .scope module, "dut2" "controller" 2 15, 9 3 0, S_0000000002705390;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "ldA"
    .port_info 1 /OUTPUT 1 "clrA"
    .port_info 2 /OUTPUT 1 "sftA"
    .port_info 3 /OUTPUT 1 "ldQ"
    .port_info 4 /OUTPUT 1 "clrQ"
    .port_info 5 /OUTPUT 1 "sftQ"
    .port_info 6 /OUTPUT 1 "clrff"
    .port_info 7 /OUTPUT 1 "ldM"
    .port_info 8 /OUTPUT 1 "addsub"
    .port_info 9 /OUTPUT 1 "ldcount"
    .port_info 10 /OUTPUT 1 "decount"
    .port_info 11 /OUTPUT 1 "done"
    .port_info 12 /INPUT 1 "clk"
    .port_info 13 /INPUT 1 "q0"
    .port_info 14 /INPUT 1 "qd"
    .port_info 15 /INPUT 1 "stop"
    .port_info 16 /INPUT 1 "start"
P_00000000026c6c00 .param/l "S0" 0 9 29, C4<000>;
P_00000000026c6c38 .param/l "S1" 0 9 29, C4<001>;
P_00000000026c6c70 .param/l "S2" 0 9 29, C4<010>;
P_00000000026c6ca8 .param/l "S3" 0 9 29, C4<011>;
P_00000000026c6ce0 .param/l "S4" 0 9 30, C4<100>;
P_00000000026c6d18 .param/l "S5" 0 9 30, C4<101>;
P_00000000026c6d50 .param/l "S6" 0 9 30, C4<110>;
v0000000002758940_0 .var "addsub", 0 0;
v0000000002759ca0_0 .net "clk", 0 0, v000000000275adb0_0;  alias, 1 drivers
v0000000002759d40_0 .var "clrA", 0 0;
v000000000275a560_0 .var "clrQ", 0 0;
v000000000275a600_0 .var "clrff", 0 0;
v0000000002759de0_0 .var "decount", 0 0;
v00000000027589e0_0 .var "done", 0 0;
v0000000002759fc0_0 .var "ldA", 0 0;
v0000000002759e80_0 .var "ldM", 0 0;
v0000000002758c60_0 .var "ldQ", 0 0;
v0000000002758bc0_0 .var "ldcount", 0 0;
v0000000002759f20_0 .net "q0", 0 0, L_000000000275b990;  alias, 1 drivers
v000000000275a060_0 .net "qd", 0 0, v0000000002758ee0_0;  alias, 1 drivers
v000000000275a100_0 .var "sftA", 0 0;
v0000000002758d00_0 .var "sftQ", 0 0;
v0000000002758da0_0 .net "start", 0 0, v000000000275aef0_0;  1 drivers
v000000000275c2f0_0 .var "state", 2 0;
v000000000275b170_0 .net "stop", 0 0, L_000000000275aa90;  alias, 1 drivers
E_0000000002701bd0 .event edge, v000000000275c2f0_0;
E_0000000002701390 .event posedge, v00000000026fafc0_0;
    .scope S_00000000026cb5e0;
T_0 ;
    %wait E_0000000002701f90;
    %load/vec4 v00000000026fad40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000026fa700_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000026fa7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000026fb420_0;
    %assign/vec4 v00000000026fa700_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000026fade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000026fa840_0;
    %load/vec4 v00000000026fa700_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000026fa700_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000026d2fa0;
T_1 ;
    %wait E_0000000002701f90;
    %load/vec4 v00000000027598e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002759340_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000002759660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000002759b60_0;
    %assign/vec4 v0000000002759340_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000000000275a1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000000000275a380_0;
    %load/vec4 v0000000002759340_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000002759340_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000026c9f20;
T_2 ;
    %wait E_0000000002701f90;
    %load/vec4 v0000000002758800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v00000000026fa8e0_0;
    %assign/vec4 v000000000275a6a0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000026d3120;
T_3 ;
    %wait E_0000000002701f90;
    %load/vec4 v00000000027592a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000002758ee0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002758e40_0;
    %assign/vec4 v0000000002758ee0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000026c9da0;
T_4 ;
    %wait E_00000000027012d0;
    %load/vec4 v00000000026fb2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000000026fb4c0_0;
    %load/vec4 v00000000026faac0_0;
    %sub;
    %store/vec4 v00000000026fb380_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000026fb2e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v00000000026fb4c0_0;
    %load/vec4 v00000000026faac0_0;
    %add;
    %store/vec4 v00000000026fb380_0, 0, 8;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000000026cb760;
T_5 ;
    %wait E_0000000002701f90;
    %load/vec4 v00000000026fa980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000026faa20_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000026fb240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000026faa20_0;
    %subi 1, 0, 4;
    %assign/vec4 v00000000026faa20_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000026c6a80;
T_6 ;
    %wait E_0000000002701390;
    %load/vec4 v000000000275c2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
    %jmp T_6.8;
T_6.0 ;
    %load/vec4 v0000000002758da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
T_6.9 ;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
    %jmp T_6.8;
T_6.2 ;
    %load/vec4 v0000000002759f20_0;
    %load/vec4 v000000000275a060_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_6.11, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
    %jmp T_6.12;
T_6.11 ;
    %load/vec4 v0000000002759f20_0;
    %load/vec4 v000000000275a060_0;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_6.13, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
    %jmp T_6.14;
T_6.13 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
T_6.14 ;
T_6.12 ;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0000000002759f20_0;
    %load/vec4 v000000000275a060_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000275b170_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.15, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
    %jmp T_6.16;
T_6.15 ;
    %load/vec4 v0000000002759f20_0;
    %load/vec4 v000000000275a060_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000275b170_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.17, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
    %jmp T_6.18;
T_6.17 ;
    %load/vec4 v000000000275b170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.19, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
T_6.19 ;
T_6.18 ;
T_6.16 ;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000000000275c2f0_0, 0;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000026c6a80;
T_7 ;
    %wait E_0000000002701bd0;
    %load/vec4 v000000000275c2f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275a100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758d00_0, 0, 1;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275a100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275a560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275a600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027589e0_0, 0, 1;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002759d40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000275a600_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002758bc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002759e80_0, 0, 1;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275a600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759e80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002758c60_0, 0, 1;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002759fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002758940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275a100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759de0_0, 0, 1;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002759fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758c60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275a100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759de0_0, 0, 1;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758c60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000275a100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002758d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002759de0_0, 0, 1;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027589e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002759de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275a100_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002758d00_0, 0, 1;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002705390;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275adb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000275aef0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000000002705390;
T_9 ;
    %delay 500, 0;
    %load/vec4 v000000000275adb0_0;
    %inv;
    %store/vec4 v000000000275adb0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000002705390;
T_10 ;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000275aef0_0, 0, 1;
    %delay 1500, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v000000000275ae50_0, 0, 8;
    %delay 1000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v000000000275ae50_0, 0, 8;
    %end;
    .thread T_10;
    .scope S_0000000002705390;
T_11 ;
    %vpi_call 2 38 "$dumpfile", "plot.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000002705390 {0 0 0};
    %vpi_call 2 41 "$monitor", $time, " Result : %b", v000000000275a810_0 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "test.v";
    "./data_path.v";
    "./shiftregister.v";
    "./counter.v";
    "./alu.v";
    "./PIPO_reg.v";
    "./d_flop.v";
    "./controller.v";
