I will primarily use SystemVerilog for my upcoming studies.
https://www.asic-world.com/systemverilog/index.html
