<stg><name>master_fix_Pipeline_VITIS_LOOP_324_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %m_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %m_V_1_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V_1_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %m_V_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V_1_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %m_V_1_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m_V_1_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %den2_V_0_3_08_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %den2_V_0_3_08

]]></Node>
<StgValue><ssdm name="den2_V_0_3_08_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %den2_V_0_2_07_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %den2_V_0_2_07

]]></Node>
<StgValue><ssdm name="den2_V_0_2_07_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %den2_V_0_1_06_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %den2_V_0_1_06

]]></Node>
<StgValue><ssdm name="den2_V_0_1_06_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %den2_V_0_0_05_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %den2_V_0_0_05

]]></Node>
<StgValue><ssdm name="den2_V_0_0_05_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i3 0, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit:0 %i_2 = load i3 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit:2 %icmp_ln324 = icmp_eq  i3 %i_2, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln324"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit:4 %add_ln324 = add i3 %i_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln324"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit:5 %br_ln324 = br i1 %icmp_ln324, void %.split, void %_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln324"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln323 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln323"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="2" op_0_bw="3">
<![CDATA[
.split:1 %trunc_ln712 = trunc i3 %i_2

]]></Node>
<StgValue><ssdm name="trunc_ln712"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
.split:2 %m_V_1_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %den2_V_0_0_05_read, i32 %den2_V_0_1_06_read, i32 %den2_V_0_2_07_read, i32 %den2_V_0_3_08_read, i2 %trunc_ln712

]]></Node>
<StgValue><ssdm name="m_V_1_5"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:3 %switch_ln325 = switch i2 %trunc_ln712, void %branch3, i2 0, void %.split..split43_crit_edge, i2 1, void %.split..split43_crit_edge5, i2 2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln325"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="trunc_ln712" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln325 = store i32 %m_V_1_5, i32 %m_V_1_2

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="trunc_ln712" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln325 = br void %.split43

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="trunc_ln712" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split..split43_crit_edge5:0 %store_ln325 = store i32 %m_V_1_5, i32 %m_V_1_1

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="trunc_ln712" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
.split..split43_crit_edge5:1 %br_ln325 = br void %.split43

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="trunc_ln712" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split..split43_crit_edge:0 %store_ln325 = store i32 %m_V_1_5, i32 %m_V_1

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="trunc_ln712" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0">
<![CDATA[
.split..split43_crit_edge:1 %br_ln325 = br void %.split43

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="trunc_ln712" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch3:0 %store_ln325 = store i32 %m_V_1_5, i32 %m_V_1_3

]]></Node>
<StgValue><ssdm name="store_ln325"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
<literal name="trunc_ln712" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln325 = br void %.split43

]]></Node>
<StgValue><ssdm name="br_ln325"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split43:0 %store_ln324 = store i3 %add_ln324, i3 %i

]]></Node>
<StgValue><ssdm name="store_ln324"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln0 = br void %_Z10dense2_fixiPK8ap_fixedILi32ELi13EL9ap_q_mode4EL9ap_o_mode3ELi0EEiPA16_S2_S4_PS2_.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub:0 %m_V_1_load = load i32 %m_V_1

]]></Node>
<StgValue><ssdm name="m_V_1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub:1 %m_V_1_1_load = load i32 %m_V_1_1

]]></Node>
<StgValue><ssdm name="m_V_1_1_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub:2 %m_V_1_2_load = load i32 %m_V_1_2

]]></Node>
<StgValue><ssdm name="m_V_1_2_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub:3 %m_V_1_3_load = load i32 %m_V_1_3

]]></Node>
<StgValue><ssdm name="m_V_1_3_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m_V_3_04_out, i32 %m_V_1_3_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m_V_2_03_out, i32 %m_V_1_2_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m_V_1_02_out, i32 %m_V_1_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub:7 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %m_V_0_01_out, i32 %m_V_1_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln324" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi14ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi13ELb1ELS0_4ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.preheader.exitStub:8 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="den2_V_0_0_05" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="den2_V_0_0_05"/></StgValue>
</port>
<port id="51" name="den2_V_0_1_06" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="den2_V_0_1_06"/></StgValue>
</port>
<port id="52" name="den2_V_0_2_07" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="den2_V_0_2_07"/></StgValue>
</port>
<port id="53" name="den2_V_0_3_08" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="den2_V_0_3_08"/></StgValue>
</port>
<port id="54" name="m_V_3_04_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_V_3_04_out"/></StgValue>
</port>
<port id="55" name="m_V_2_03_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_V_2_03_out"/></StgValue>
</port>
<port id="56" name="m_V_1_02_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_V_1_02_out"/></StgValue>
</port>
<port id="57" name="m_V_0_01_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="m_V_0_01_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="59" from="StgValue_58" to="i" fromId="58" toId="4">
</dataflow>
<dataflow id="60" from="StgValue_58" to="m_V_1" fromId="58" toId="5">
</dataflow>
<dataflow id="61" from="StgValue_58" to="m_V_1_1" fromId="58" toId="6">
</dataflow>
<dataflow id="62" from="StgValue_58" to="m_V_1_2" fromId="58" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_58" to="m_V_1_3" fromId="58" toId="8">
</dataflow>
<dataflow id="65" from="_ssdm_op_Read.ap_auto.i32" to="den2_V_0_3_08_read" fromId="64" toId="9">
</dataflow>
<dataflow id="66" from="den2_V_0_3_08" to="den2_V_0_3_08_read" fromId="53" toId="9">
</dataflow>
<dataflow id="67" from="_ssdm_op_Read.ap_auto.i32" to="den2_V_0_2_07_read" fromId="64" toId="10">
</dataflow>
<dataflow id="68" from="den2_V_0_2_07" to="den2_V_0_2_07_read" fromId="52" toId="10">
</dataflow>
<dataflow id="69" from="_ssdm_op_Read.ap_auto.i32" to="den2_V_0_1_06_read" fromId="64" toId="11">
</dataflow>
<dataflow id="70" from="den2_V_0_1_06" to="den2_V_0_1_06_read" fromId="51" toId="11">
</dataflow>
<dataflow id="71" from="_ssdm_op_Read.ap_auto.i32" to="den2_V_0_0_05_read" fromId="64" toId="12">
</dataflow>
<dataflow id="72" from="den2_V_0_0_05" to="den2_V_0_0_05_read" fromId="50" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_73" to="store_ln0" fromId="73" toId="13">
</dataflow>
<dataflow id="75" from="i" to="store_ln0" fromId="4" toId="13">
</dataflow>
<dataflow id="76" from="i" to="i_2" fromId="4" toId="15">
</dataflow>
<dataflow id="78" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="77" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specpipeline_ln0" fromId="79" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_58" to="specpipeline_ln0" fromId="58" toId="16">
</dataflow>
<dataflow id="84" from="StgValue_81" to="specpipeline_ln0" fromId="81" toId="16">
</dataflow>
<dataflow id="86" from="p_str" to="specpipeline_ln0" fromId="85" toId="16">
</dataflow>
<dataflow id="87" from="i_2" to="icmp_ln324" fromId="15" toId="17">
</dataflow>
<dataflow id="89" from="StgValue_88" to="icmp_ln324" fromId="88" toId="17">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="90" toId="18">
</dataflow>
<dataflow id="93" from="StgValue_92" to="empty" fromId="92" toId="18">
</dataflow>
<dataflow id="94" from="StgValue_92" to="empty" fromId="92" toId="18">
</dataflow>
<dataflow id="95" from="StgValue_92" to="empty" fromId="92" toId="18">
</dataflow>
<dataflow id="96" from="i_2" to="add_ln324" fromId="15" toId="19">
</dataflow>
<dataflow id="98" from="StgValue_97" to="add_ln324" fromId="97" toId="19">
</dataflow>
<dataflow id="99" from="icmp_ln324" to="br_ln324" fromId="17" toId="20">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopName" to="specloopname_ln323" fromId="100" toId="21">
</dataflow>
<dataflow id="103" from="empty_13" to="specloopname_ln323" fromId="102" toId="21">
</dataflow>
<dataflow id="104" from="i_2" to="trunc_ln712" fromId="15" toId="22">
</dataflow>
<dataflow id="106" from="_ssdm_op_Mux.ap_auto.4i32.i2" to="m_V_1_5" fromId="105" toId="23">
</dataflow>
<dataflow id="107" from="den2_V_0_0_05_read" to="m_V_1_5" fromId="12" toId="23">
</dataflow>
<dataflow id="108" from="den2_V_0_1_06_read" to="m_V_1_5" fromId="11" toId="23">
</dataflow>
<dataflow id="109" from="den2_V_0_2_07_read" to="m_V_1_5" fromId="10" toId="23">
</dataflow>
<dataflow id="110" from="den2_V_0_3_08_read" to="m_V_1_5" fromId="9" toId="23">
</dataflow>
<dataflow id="111" from="trunc_ln712" to="m_V_1_5" fromId="22" toId="23">
</dataflow>
<dataflow id="112" from="trunc_ln712" to="switch_ln325" fromId="22" toId="24">
</dataflow>
<dataflow id="114" from="StgValue_113" to="switch_ln325" fromId="113" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_115" to="switch_ln325" fromId="115" toId="24">
</dataflow>
<dataflow id="118" from="StgValue_117" to="switch_ln325" fromId="117" toId="24">
</dataflow>
<dataflow id="119" from="m_V_1_5" to="store_ln325" fromId="23" toId="25">
</dataflow>
<dataflow id="120" from="m_V_1_2" to="store_ln325" fromId="7" toId="25">
</dataflow>
<dataflow id="121" from="m_V_1_5" to="store_ln325" fromId="23" toId="27">
</dataflow>
<dataflow id="122" from="m_V_1_1" to="store_ln325" fromId="6" toId="27">
</dataflow>
<dataflow id="123" from="m_V_1_5" to="store_ln325" fromId="23" toId="29">
</dataflow>
<dataflow id="124" from="m_V_1" to="store_ln325" fromId="5" toId="29">
</dataflow>
<dataflow id="125" from="m_V_1_5" to="store_ln325" fromId="23" toId="31">
</dataflow>
<dataflow id="126" from="m_V_1_3" to="store_ln325" fromId="8" toId="31">
</dataflow>
<dataflow id="127" from="add_ln324" to="store_ln324" fromId="19" toId="33">
</dataflow>
<dataflow id="128" from="i" to="store_ln324" fromId="4" toId="33">
</dataflow>
<dataflow id="129" from="m_V_1" to="m_V_1_load" fromId="5" toId="35">
</dataflow>
<dataflow id="130" from="m_V_1_1" to="m_V_1_1_load" fromId="6" toId="36">
</dataflow>
<dataflow id="131" from="m_V_1_2" to="m_V_1_2_load" fromId="7" toId="37">
</dataflow>
<dataflow id="132" from="m_V_1_3" to="m_V_1_3_load" fromId="8" toId="38">
</dataflow>
<dataflow id="134" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="133" toId="39">
</dataflow>
<dataflow id="135" from="m_V_3_04_out" to="write_ln0" fromId="54" toId="39">
</dataflow>
<dataflow id="136" from="m_V_1_3_load" to="write_ln0" fromId="38" toId="39">
</dataflow>
<dataflow id="137" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="133" toId="40">
</dataflow>
<dataflow id="138" from="m_V_2_03_out" to="write_ln0" fromId="55" toId="40">
</dataflow>
<dataflow id="139" from="m_V_1_2_load" to="write_ln0" fromId="37" toId="40">
</dataflow>
<dataflow id="140" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="133" toId="41">
</dataflow>
<dataflow id="141" from="m_V_1_02_out" to="write_ln0" fromId="56" toId="41">
</dataflow>
<dataflow id="142" from="m_V_1_1_load" to="write_ln0" fromId="36" toId="41">
</dataflow>
<dataflow id="143" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="133" toId="42">
</dataflow>
<dataflow id="144" from="m_V_0_01_out" to="write_ln0" fromId="57" toId="42">
</dataflow>
<dataflow id="145" from="m_V_1_load" to="write_ln0" fromId="35" toId="42">
</dataflow>
<dataflow id="146" from="icmp_ln324" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="147" from="trunc_ln712" to="StgValue_2" fromId="22" toId="2">
</dataflow>
</dataflows>


</stg>
