# NASSCOM RISC-V Based MYTH Program
This repository documents the work done during the RISC-V based MYTH program conducted by NASSCOM from 16/04/25 to 25/04/25.

## Day1: Introduction to RISC-V ISA and GNU compiler toolchain


## Day2: Introduction to ABI and basic verification flow



## Day3: Digital Logic with TL-Verilog and Makerchip

![alt text](images/calc_diagram.png)


## Day4: Basic RISC-V CPU micro-architecture

![alt text](images/riscv_unpipelined.png)


[comment]: <> (## Day5: Complete Pipelined RISC-V CPU micro-architecture)