
load ./implicit.so

verilog
implicit  i1  (1,0);
spice

v1 1 0 1

.print dc v(nodes) i(v1) X(i1) i(i1) v(i1)
.dc trace=i

.end
