INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.sim/sim_1/impl/func/top_tb_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module top_c_counter_binary_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_calculator
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_calculator_complement_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_calculator_complement_1_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_calculator_complement_2_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_calculator_full_adder_4_bit_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement__xdcDup__1
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement__xdcDup__2
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_full_adder_4_bit_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_full_adder_4_bit_0_0__xdcDup__1
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_full_adder_4_bit_0_0__xdcDup__2
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_0_0__3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_0_0__4
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_1_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_1_0__3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_1_0__4
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_2_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_2_0__3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_2_0__4
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_3_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_complement_xup_xor2_3_0__3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__1
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__10
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__11
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__12
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__13
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__14
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__15
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__2
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__4
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__5
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__6
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__7
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit__xdcDup__9
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__17
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__18
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__19
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__21
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__22
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__25
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__26
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__27
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__29
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_inv_0_0__30
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_0_0__17
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_0_0__18
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_0_0__21
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_0_0__25
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_0_0__26
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_0_0__29
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_0_0__30
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__16
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__17
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__18
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__20
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__21
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__24
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__25
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__26
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__28
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__29
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_1_0__30
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_2_0__16
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_2_0__20
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_2_0__24
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_2_0__28
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_2_0__29
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_nand2_2_0__30
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__16
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__17
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__18
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__19
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__20
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__21
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__22
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__24
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__25
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__26
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__27
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__28
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__29
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xnor2_0_0__30
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__16
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__17
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__18
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__19
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__20
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__21
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__22
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__24
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__25
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__26
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__27
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__28
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__29
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_1_bit_xup_xor2_0_0__30
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit__xdcDup__1
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit__xdcDup__2
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit__xdcDup__3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_0
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__1
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__2
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_0__xdcDup__3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_1
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__1
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__2
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_1__xdcDup__3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_2
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__1
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__2
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_2__xdcDup__3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_3
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__1
INFO: [VRFC 10-311] analyzing module top_calculator_0_0_full_adder_4_bit_full_adder_1_bit_0_3__xdcDup__3
INFO: [VRFC 10-311] analyzing module top_display
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0_two_four_decoder
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0_two_four_decoder_xlslice_0_0
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0_two_four_decoder_xlslice_1_0
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0_two_four_decoder_xup_and2_0_0
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0_two_four_decoder_xup_and2_0_1
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0_two_four_decoder_xup_and2_0_2
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0_two_four_decoder_xup_and2_1_0
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0_two_four_decoder_xup_inv_0_0
INFO: [VRFC 10-311] analyzing module top_two_four_decoder_0_0_two_four_decoder_xup_inv_1_0
INFO: [VRFC 10-311] analyzing module top_ver
INFO: [VRFC 10-311] analyzing module top_xlconcat_0_0
INFO: [VRFC 10-311] analyzing module top_xlconcat_0_1
INFO: [VRFC 10-311] analyzing module top_xlconcat_1_0
INFO: [VRFC 10-311] analyzing module top_xlconcat_2_0
INFO: [VRFC 10-311] analyzing module top_xup_4_to_1_mux_vector_0_0
INFO: [VRFC 10-311] analyzing module top_xup_4_to_1_mux_vector_0_0_xup_4_to_1_mux_vector
INFO: [VRFC 10-311] analyzing module top_c_counter_binary_0_0_c_counter_binary_v12_0_10
INFO: [VRFC 10-311] analyzing module top_c_counter_binary_0_0_c_addsub_v12_0_10_fabric_legacy
INFO: [VRFC 10-311] analyzing module top_c_counter_binary_0_0_c_addsub_v12_0_10_legacy
INFO: [VRFC 10-311] analyzing module top_c_counter_binary_0_0_c_addsub_v12_0_10_lut6_legacy
INFO: [VRFC 10-311] analyzing module top_c_counter_binary_0_0_c_counter_binary_v12_0_10_legacy
INFO: [VRFC 10-311] analyzing module top_c_counter_binary_0_0_c_counter_binary_v12_0_10_viv
INFO: [VRFC 10-311] analyzing module top_c_counter_binary_0_0_c_reg_fd_v12_0_3_viv
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.srcs/sources_1/new/top_ver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_ver
WARNING: [VRFC 10-1195] overwriting previous definition of module top_ver [C:/Users/peter/adder/adder.srcs/sources_1/new/top_ver.v:23]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/peter/adder/adder.srcs/sources_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
