
*** Running vivado
    with args -log operating_system.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source operating_system.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Oct  4 23:34:16 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source operating_system.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 657.523 ; gain = 202.559
Command: read_checkpoint -auto_incremental -incremental C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/utils_1/imports/synth_1/operating_system.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/utils_1/imports/synth_1/operating_system.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top operating_system -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Device 21-9227] Part: xc7a35ticpg236-1L does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25824
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1508.480 ; gain = 449.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'operating_system' [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/operating_system.sv:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/operating_system.sv:11]
INFO: [Synth 8-6157] synthesizing module 'CPU' [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'program_memory' [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/program_memory.sv:3]
	Parameter MEMORY_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'program_memory' (0#1) [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/program_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instruction_decoder' [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/instruction_decoder.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'instruction_decoder' (0#1) [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/instruction_decoder.sv:2]
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/ALU.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/ALU.sv:16]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/ALU.sv:27]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/ALU.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/ALU.sv:5]
INFO: [Synth 8-6157] synthesizing module 'data_memory' [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/data_memory.sv:3]
	Parameter MEMORY_DEPTH bound to: 1024 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_memory' (0#1) [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/data_memory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv:119]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv:126]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv:111]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'serial_receiver' [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_receiver.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'serial_receiver' (0#1) [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_receiver.sv:3]
INFO: [Synth 8-6157] synthesizing module 'serial_transmitter' [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_transmitter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'serial_transmitter' (0#1) [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/serial_transmitter.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'operating_system' (0#1) [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/operating_system.sv:3]
WARNING: [Synth 8-87] always_comb on 'result_reg' did not result in combinational logic [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/ALU.sv:17]
WARNING: [Synth 8-6014] Unused sequential element writeback_accessed_reg was removed.  [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv:109]
WARNING: [Synth 8-4767] Trying to implement RAM 'register_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Invalid write to RAM. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "register_reg" dissolved into registers
WARNING: [Synth 8-3848] Net flags in module/entity CPU does not have driver. [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/CPU.sv:11]
WARNING: [Synth 8-7129] Port data_in[47] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[46] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[45] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[44] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[43] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[42] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[41] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[40] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[39] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[38] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[37] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[36] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[35] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[34] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[33] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[32] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[31] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[30] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[29] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[28] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[27] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[26] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[25] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[24] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[23] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[22] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[21] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[20] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[19] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[18] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[17] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[16] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[15] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[14] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[13] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[12] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[11] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[10] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[9] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data_in[8] in module serial_transmitter is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[5] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[4] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[3] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[2] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[1] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port data[0] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[31] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[30] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[29] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[28] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[27] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[26] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[25] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[24] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[23] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[22] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[21] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[20] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[19] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[18] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[17] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[16] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[15] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[14] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[13] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[12] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[11] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[10] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[9] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[8] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[7] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[6] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[5] in module data_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port address[4] in module data_memory is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1624.961 ; gain = 565.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1624.961 ; gain = 565.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1624.961 ; gain = 565.480
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1624.961 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/operating_system_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/operating_system_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1720.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1720.059 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'system_state_reg' in module 'operating_system'
WARNING: [Synth 8-327] inferring latch for variable 'result_reg' [C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.srcs/sources_1/new/ALU.sv:17]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   RESET |                               00 |                              000
  INIT_HANDSHAKE_WAITING |                               01 |                              010
INIT_HANDSHAKE_RECEIVING |                               10 |                              001
INIT_HANDSHAKE_START_TRANSMITTING |                               11 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'system_state_reg' using encoding 'sequential' in module 'operating_system'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 24    
	               16 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 11    
	                1 Bit    Registers := 7     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	  14 Input  512 Bit        Muxes := 1     
	   6 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 43    
	  14 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 2     
	  14 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 26    
	   8 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: Generating DSP result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator result0 is absorbed into DSP result0.
DSP Report: operator result0 is absorbed into DSP result0.
WARNING: [Synth 8-3332] Sequential element (result_reg[31]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[30]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[29]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[28]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[27]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[26]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[25]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[24]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[23]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[22]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[21]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[20]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[19]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[18]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[17]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[16]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[15]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[14]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[13]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[12]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[11]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[10]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[9]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[8]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[7]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[6]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[5]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[4]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[3]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[2]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[1]) is unused and will be removed from module ALU.
WARNING: [Synth 8-3332] Sequential element (result_reg[0]) is unused and will be removed from module ALU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
 Sort Area is  result0_0 : 0 0 : 3101 5879 : Used 1 time 0
 Sort Area is  result0_0 : 0 1 : 2778 5879 : Used 1 time 0
 Sort Area is  result0_3 : 0 0 : 2759 5418 : Used 1 time 0
 Sort Area is  result0_3 : 0 1 : 2659 5418 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    24|
|4     |LUT2   |    33|
|5     |LUT3   |     7|
|6     |LUT4   |    10|
|7     |LUT5   |    13|
|8     |LUT6   |    29|
|9     |FDRE   |   152|
|10    |FDSE   |     3|
|11    |IBUF   |     3|
|12    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1720.059 ; gain = 660.578
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1720.059 ; gain = 565.480
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1720.059 ; gain = 660.578
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1720.059 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1720.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 613b6d17
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1720.059 ; gain = 1058.145
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1720.059 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/eddie/FPGA_CPU/FPGA_CPU_Vivado/FPGA_CPU.runs/synth_1/operating_system.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file operating_system_utilization_synth.rpt -pb operating_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct  4 23:35:00 2024...
