

================================================================
== Vitis HLS Report for 'AES_Encrypt_Pipeline_VITIS_LOOP_90_1'
================================================================
* Date:           Fri Sep 13 04:05:10 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        hlsc_aes
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.409 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       81|       81|  0.810 us|  0.810 us|   81|   81|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_90_1  |       79|       79|         9|          8|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     46|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    252|    -|
|Register         |        -|   -|    128|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    128|    298|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln90_fu_417_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln90_fu_351_p2  |      icmp|   0|  0|  13|           4|           4|
    |empty_24_fu_389_p2   |        or|   0|  0|   6|           6|           2|
    |empty_25_fu_399_p2   |        or|   0|  0|   6|           6|           2|
    |empty_fu_370_p2      |        or|   0|  0|   6|           6|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  46|          27|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  37|          9|    1|          9|
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_round_1  |   9|          2|    4|          8|
    |round_fu_80               |   9|          2|    4|          8|
    |state_address0            |  37|          9|    4|         36|
    |state_address1            |  37|          9|    4|         36|
    |state_d0                  |  37|          9|    8|         72|
    |state_d1                  |  33|          8|    8|         64|
    |w_address0                |  13|          3|    6|         18|
    |w_address1                |  13|          3|    6|         18|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 252|         60|   48|        275|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+---+----+-----+-----------+
    |             Name            | FF| LUT| Bits| Const Bits|
    +-----------------------------+---+----+-----+-----------+
    |ap_CS_fsm                    |  8|   0|    8|          0|
    |ap_done_reg                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |  1|   0|    1|          0|
    |icmp_ln90_reg_439            |  1|   0|    1|          0|
    |reg_338                      |  8|   0|    8|          0|
    |round_1_reg_434              |  4|   0|    4|          0|
    |round_fu_80                  |  4|   0|    4|          0|
    |tmp_1_reg_443                |  4|   0|    6|          2|
    |trunc_ln77_10_reg_504        |  8|   0|    8|          0|
    |trunc_ln77_11_reg_509        |  8|   0|    8|          0|
    |trunc_ln77_12_reg_514        |  8|   0|    8|          0|
    |trunc_ln77_13_reg_519        |  8|   0|    8|          0|
    |trunc_ln77_14_reg_524        |  8|   0|    8|          0|
    |trunc_ln77_1_reg_479         |  8|   0|    8|          0|
    |trunc_ln77_2_reg_494         |  8|   0|    8|          0|
    |trunc_ln77_3_reg_499         |  8|   0|    8|          0|
    |trunc_ln77_8_reg_464         |  8|   0|    8|          0|
    |trunc_ln77_9_reg_469         |  8|   0|    8|          0|
    |trunc_ln77_reg_459           |  8|   0|    8|          0|
    |trunc_ln77_s_reg_474         |  8|   0|    8|          0|
    +-----------------------------+---+----+-----+-----------+
    |Total                        |128|   0|  130|          2|
    +-----------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_90_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_90_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_90_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_90_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_90_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  AES_Encrypt_Pipeline_VITIS_LOOP_90_1|  return value|
|state_address0  |  out|    4|   ap_memory|                                 state|         array|
|state_ce0       |  out|    1|   ap_memory|                                 state|         array|
|state_we0       |  out|    1|   ap_memory|                                 state|         array|
|state_d0        |  out|    8|   ap_memory|                                 state|         array|
|state_address1  |  out|    4|   ap_memory|                                 state|         array|
|state_ce1       |  out|    1|   ap_memory|                                 state|         array|
|state_we1       |  out|    1|   ap_memory|                                 state|         array|
|state_d1        |  out|    8|   ap_memory|                                 state|         array|
|w_address0      |  out|    6|   ap_memory|                                     w|         array|
|w_ce0           |  out|    1|   ap_memory|                                     w|         array|
|w_q0            |   in|   32|   ap_memory|                                     w|         array|
|w_address1      |  out|    6|   ap_memory|                                     w|         array|
|w_ce1           |  out|    1|   ap_memory|                                     w|         array|
|w_q1            |   in|   32|   ap_memory|                                     w|         array|
+----------------+-----+-----+------------+--------------------------------------+--------------+

