Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue May 14 12:12:25 2024
| Host         : XPS-Tommy running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    61 |
|    Minimum number of control sets                        |    61 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   163 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    61 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             411 |          106 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             294 |           92 |
| Yes          | No                    | No                     |             489 |          104 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             227 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                             Clock Signal                            |                                                                                     Enable Signal                                                                                    |                                                                               Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                 |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                              | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                        |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                         |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                      | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                            | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_1_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_1_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_1_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                1 |              4 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                       | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                1 |              5 |         5.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_i/connection_embedded/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                         | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                               | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                1 |              8 |         8.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                             |                                                                                                                                                                             |                3 |             11 |         3.67 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                2 |             11 |         5.50 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/rsa_comunictie/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].reg3[31]_i_1_n_0                                                           |                3 |             12 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                             |                3 |             12 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                             |                5 |             12 |         2.40 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                             |                2 |             12 |         6.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                3 |             13 |         4.33 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                6 |             13 |         2.17 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                             |                2 |             14 |         7.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                             |                2 |             14 |         7.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en_0[0]                                                                       |                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/buttons_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                      |                8 |             20 |         2.50 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]                                                                             |                                                                                                                                                                             |                5 |             20 |         4.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                 | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                4 |             21 |         5.25 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                                             |                8 |             21 |         2.62 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                           | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |                4 |             21 |         5.25 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/status_led_RnM/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                8 |             22 |         2.75 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             23 |         2.88 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                                             |                9 |             24 |         2.67 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[31].reg1[31]_i_1_n_0                                                 |               10 |             32 |         3.20 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                          | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                5 |             32 |         6.40 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                         | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |                5 |             32 |         6.40 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                             |                9 |             34 |         3.78 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                                             |                6 |             35 |         5.83 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                             |                7 |             47 |         6.71 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                             |                8 |             47 |         5.88 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                             |                9 |             48 |         5.33 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                             |               10 |             48 |         4.80 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                             |                8 |             48 |         6.00 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 | design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                             |                9 |             48 |         5.33 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/rsa_comunictie/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |               18 |             59 |         3.28 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      | design_1_i/connection_embedded/rsa_versleuteld_karakter/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                         |               26 |             94 |         3.62 |
|  design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                      |                                                                                                                                                                             |              107 |            412 |         3.85 |
+---------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


