// testbench for the top-level module

`timescale 1 ps / 1 ps
module task2_top_tb ();
	logic CLOCK_50;
	logic [9:0] SW;
	logic [3:0] KEY;
	logic [9:0] LEDR;
	logic [6:0] HEX0, HEX1;
	
	task2_top task2 (.*);

    parameter CLOCK_PERIOD = 100;
    initial begin
        CLOCK_50 <= 0;
        forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;
    end

    logic reset;
    logic start;
    logic [9:0] A;

    assign SW[9:0] = A;

    assign KEY[0] = ~reset;
    assign KEY[3] = ~start;

    integer i;
    initial begin
        reset <= 1; A <= 19;        @(posedge CLOCK_50);
        reset <= 0;                 @(posedge CLOCK_50);
                    start <= 1;     @(posedge CLOCK_50);
                        @(posedge CLOCK_50);

        for (i = 0; i < 13; i++) begin
                            @(posedge CLOCK_50);
        end
                    start <= 0;     @(posedge CLOCK_50);
                    start <= 1;
                    A <= 230;        @(posedge CLOCK_50);
        for (i = 0; i < 11; i++) begin
                            @(posedge CLOCK_50);
        end

                    start <= 0;     @(posedge CLOCK_50);
                    start <= 1;
                    A <= 225;        @(posedge CLOCK_50);

        for (i = 0; i < 20; i++) begin
                            @(posedge CLOCK_50);
        end
        $stop;
    end
endmodule