/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  reg [24:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [9:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire [8:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~((in_data[23] | in_data[81]) & in_data[71]);
  assign celloutsig_1_8z = ~((celloutsig_1_3z[1] | celloutsig_1_5z) & celloutsig_1_3z[5]);
  assign celloutsig_1_18z = ~((celloutsig_1_8z | celloutsig_1_0z) & celloutsig_1_10z);
  assign celloutsig_0_21z = ~((celloutsig_0_10z | celloutsig_0_11z[1]) & celloutsig_0_5z);
  assign celloutsig_0_5z = ~((celloutsig_0_0z | celloutsig_0_1z) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_6z = ~((celloutsig_0_3z | in_data[56]) & (celloutsig_0_1z | in_data[52]));
  assign celloutsig_1_5z = ~((in_data[132] | celloutsig_1_3z[2]) & (celloutsig_1_3z[2] | in_data[131]));
  assign celloutsig_0_4z = ~(celloutsig_0_1z ^ celloutsig_0_0z);
  always_ff @(negedge clkin_data[32], negedge out_data[96])
    if (!out_data[96]) _00_ <= 18'h00000;
    else _00_ <= { in_data[25:14], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_0z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 25'h0000000;
    else _01_ <= { in_data[139:116], celloutsig_1_0z };
  assign celloutsig_1_1z = { in_data[149:148], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } & in_data[166:158];
  assign celloutsig_0_3z = in_data[58:54] === { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_6z } === { _00_[4], celloutsig_0_4z };
  assign celloutsig_1_0z = in_data[161:158] === in_data[118:115];
  assign celloutsig_0_22z = { in_data[31:30], celloutsig_0_21z, celloutsig_0_4z } % { 1'h1, celloutsig_0_11z };
  assign celloutsig_0_13z = in_data[18:13] * { _00_[5:2], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_3z = ~ in_data[173:168];
  assign celloutsig_1_4z = ~ _01_[23:8];
  assign celloutsig_0_7z = & { celloutsig_0_1z, in_data[65:56] };
  assign celloutsig_0_9z = & { _00_[14], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_15z = | { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_13z };
  assign celloutsig_0_1z = | { in_data[16:6], celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_0z } >> { in_data[68:67], celloutsig_0_3z };
  assign celloutsig_1_6z = { celloutsig_1_4z[15:13], celloutsig_1_3z } >>> { celloutsig_1_4z[14:12], celloutsig_1_3z };
  assign celloutsig_1_10z = ~((celloutsig_1_6z[3] & in_data[137]) | celloutsig_1_1z[7]);
  assign { celloutsig_0_18z[8:2], celloutsig_0_18z[9] } = ~ { celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_7z };
  assign { out_data[105], out_data[107:106], out_data[102:96] } = ~ { celloutsig_1_5z, celloutsig_1_1z };
  assign { out_data[14:11], out_data[16:15], out_data[0], out_data[9:3], out_data[10] } = ~ { celloutsig_0_22z, celloutsig_0_11z[1:0], celloutsig_0_10z, celloutsig_0_18z[8:2], celloutsig_0_18z[9] };
  assign celloutsig_0_18z[1:0] = { celloutsig_0_18z[8], celloutsig_0_18z[8] };
  assign { out_data[128], out_data[104:103], out_data[35:32], out_data[2:1] } = { celloutsig_1_18z, out_data[107:106], celloutsig_0_22z, out_data[9], out_data[9] };
endmodule
