# Create work library
vlib work

# Compile Verilog
#     All Verilog files that are part of this design should have
#     their own "vlog" line below.


vlog halfAdder.sv dedALU4.sv pcAdder4_tb.sv program_counter.sv




# Call vsim to invoke simulator
#     Make sure the last item on the line is the name of the
#     testbench module you want to execute.
vsim -voptargs="+acc" -t 1ps -lib work pcAdder4_tb


# Source the wave do file
#     This should be the file that sets up the signal window for
#     the module you are testing.
add wave *

# Set the window types
view wave
view structure
view signals


# Run the simulation
run -all

# End
