#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Jun 14 17:19:23 2016
# Process ID: 8336
# Log file: C:/Users/pc/Desktop/lab45/lab5_1_3/vivado.log
# Journal file: C:/Users/pc/Desktop/lab45/lab5_1_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 735.973 ; gain = 157.656
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
ERROR: [VRFC 10-91] INPUT is not declared [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:33]
ERROR: [VRFC 10-91] INPUT is not declared [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:49]
ERROR: [VRFC 10-1040] module counter_rom_tb ignored due to previous errors [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
ERROR: [VRFC 10-91] INPUT is not declared [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:33]
ERROR: [VRFC 10-91] INPUT is not declared [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:49]
ERROR: [VRFC 10-1040] module counter_rom_tb ignored due to previous errors [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
ERROR: [VRFC 10-1412] syntax error near endmodule [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:47]
ERROR: [VRFC 10-1040] module counter_rom_tb ignored due to previous errors [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v:23]
ERROR: [USF-XSim-62] 'compile' step failed with error(s) while executing 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/compile.bat' script. Please check that the file has the correct 'read/write/execute' permissions and the Tcl console output for any other possible errors or warnings.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 14 17:27:14 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.703 ; gain = 0.020
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 14 17:27:14 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 761.164 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
WARNING: Index 15 is out of bounds
WARNING: Index 15 is out of bounds
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 765.023 ; gain = 3.859
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 775.855 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 14 17:28:29 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.578 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 14 17:28:29 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 775.855 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 775.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 775.855 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 14 17:30:43 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 61.430 ; gain = 0.043
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 14 17:30:43 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 775.855 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 785.516 ; gain = 9.660
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 785.516 ; gain = 0.000
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'counter_rom_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
"xvlog -m64 --relax -prj counter_rom_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/next_out_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module next_out_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom
WARNING: [VRFC 10-1315] redeclaration of ansi port state is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port nextstate is not allowed [C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sources_1/new/counter_rom.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.srcs/sim_1/new/counter_rom_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_rom_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 8ff7907d1fef4b3b8ec099e5caef3ec3 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_rom_tb_behav xil_defaultlib.counter_rom_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.next_out_rom
Compiling module xil_defaultlib.counter_rom
Compiling module xil_defaultlib.counter_rom_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot counter_rom_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav/xsim.dir/counter_rom_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jun 14 17:34:08 2016. For additional details about this file, please refer to the WebTalk help file at D:/xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 61.539 ; gain = 0.016
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 14 17:34:08 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 785.516 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pc/Desktop/lab45/lab5_1_3/lab5_1_3.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "counter_rom_tb_behav -key {Behavioral:sim_1:Functional:counter_rom_tb} -tclbatch {counter_rom_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source counter_rom_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 300ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'counter_rom_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 300ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 785.516 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 803.645 ; gain = 0.000
exit
