// Seed: 3895243263
module module_0;
  logic id_1;
  ;
  always @(negedge 1'b0) id_1 = 1'b0;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output supply0 id_2
);
  logic id_4[1 : 1 'b0];
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output logic [7:0] id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output reg id_2;
  output tri0 id_1;
  assign id_4 = id_3;
  logic id_7;
  assign id_7 = id_4;
  assign id_6[-1] = id_3 == id_7[1 :-1'b0];
  parameter id_8 = 1;
  module_0 modCall_1 ();
  parameter id_9 = id_8[1];
  always @(posedge 1 == 1 or negedge id_4) begin : LABEL_0
    id_2 <= -1;
  end
  localparam id_10 = 1;
  always id_2 <= #1 id_8;
  assign id_1 = -1;
endmodule
