{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347306548575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347306548576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 15:49:08 2012 " "Processing started: Mon Sep 10 15:49:08 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347306548576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347306548576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347306548576 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1347306548788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flop " "Found entity 1: d_flop" {  } { { "d_flop.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/d_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347306548894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347306548894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1347306548895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1347306548895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1347306548976 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state top.v(20) " "Verilog HDL Always Construct warning at top.v(20): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1347306548978 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.I top.v(20) " "Inferred latch for \"next_state.I\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347306548978 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.H top.v(20) " "Inferred latch for \"next_state.H\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347306548978 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.G top.v(20) " "Inferred latch for \"next_state.G\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347306548978 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.F top.v(20) " "Inferred latch for \"next_state.F\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347306548978 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.E top.v(20) " "Inferred latch for \"next_state.E\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347306548979 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.D top.v(20) " "Inferred latch for \"next_state.D\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347306548979 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.C top.v(20) " "Inferred latch for \"next_state.C\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347306548979 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.B top.v(20) " "Inferred latch for \"next_state.B\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347306548979 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.A top.v(20) " "Inferred latch for \"next_state.A\" at top.v(20)" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1347306548979 "|top"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.I_171 " "Latch next_state.I_171 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1347306549431 ""}  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1347306549431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.H_181 " "Latch next_state.H_181 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1347306549431 ""}  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1347306549431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.F_201 " "Latch next_state.F_201 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cur_state~2 " "Ports D and ENA on the latch are fed by the same signal cur_state~2" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1347306549431 ""}  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1347306549431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.D_221 " "Latch next_state.D_221 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1347306549431 ""}  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1347306549431 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.B_241 " "Latch next_state.B_241 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cur_state~5 " "Ports D and ENA on the latch are fed by the same signal cur_state~5" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1347306549432 ""}  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1347306549432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.G_191 " "Latch next_state.G_191 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1347306549432 ""}  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1347306549432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.C_231 " "Latch next_state.C_231 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1347306549432 ""}  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1347306549432 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "next_state.E_211 " "Latch next_state.E_211 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1347306549432 ""}  } { { "top.v" "" { Text "/home/user/school/emb_sys/lab_7/part_2/top.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1347306549432 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1347306549711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1347306549711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1347306549731 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1347306549731 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1347306549731 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1347306549731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347306549744 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 10 15:49:09 2012 " "Processing ended: Mon Sep 10 15:49:09 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347306549744 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347306549744 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347306549744 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347306549744 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1347306567799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1347306567800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 10 15:49:27 2012 " "Processing started: Mon Sep 10 15:49:27 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1347306567800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1347306567800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp fsm -c top --netlist_type=state_machine " "Command: quartus_rpp fsm -c top --netlist_type=state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1347306567800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "270 " "Peak virtual memory: 270 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1347306567855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 10 15:49:27 2012 " "Processing ended: Mon Sep 10 15:49:27 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1347306567855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1347306567855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1347306567855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1347306567855 ""}
