--------------------------------------------------------------------------------
Release 13.2 Trace  (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/home/david/Xilinx/ISE13.2/ISE_DS/ISE/bin/lin/unwrapped/trce
/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/sim/ise_project/smartxplorer_results/run3/asip_top.ncd
/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/sim/ise_project/smartxplorer_results/run3/asip_top.pcf
-xml
/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/sim/ise_project/smartxplorer_results/run3/asip_top.twx
-v 3 -s 3 -n 3 -fastpaths -ucf asip_top.ucf -o
/home/david/Dropbox/NiederreiterCryptoprocessor/ASIP/sim/ise_project/smartxplorer_results/run3/asip_top.twr

Design file:              asip_top.ncd
Physical constraint file: asip_top.pcf
Device,package,speed:     xc6vlx240t,ff784,C,-3 (PRODUCTION 1.15 2011-06-20, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 4 ns HIGH 50%;

 288304 paths analyzed, 50683 endpoints analyzed, 8 failing endpoints
 8 timing errors detected. (8 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.108ns.
--------------------------------------------------------------------------------

Paths for end point asip_syn/pc_if/mv_PC_4 (SLICE_X84Y107.CE), 69 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram (RAM)
  Destination:          asip_syn/pc_if/mv_PC_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (1.296 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram to asip_syn/pc_if/mv_PC_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADO1  Trcko_DOA_REG         0.593   ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
                                                       ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
    SLICE_X57Y100.D1     net (fanout=2)        0.769   imem_Q<1>
    SLICE_X57Y100.D      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.C6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
    SLICE_X57Y100.C      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.B6     net (fanout=1)        0.263   asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.B      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X57Y100.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.A      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.B6     net (fanout=1)        0.521   asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X65Y101.B      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X65Y101.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.A      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005718
    SLICE_X71Y106.D5     net (fanout=1)        0.460   asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X71Y106.D      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n0057111
    SLICE_X71Y106.C6     net (fanout=1)        0.086   asip_syn/lock_rq
    SLICE_X71Y106.C      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/pc_if/_n0042_inv1
    SLICE_X84Y107.CE     net (fanout=2)        0.425   asip_syn/pc_if/_n0042_inv
    SLICE_X84Y107.CLK    Tceck                 0.164   asip_syn/pc_if/mv_PC<6>
                                                       asip_syn/pc_if/mv_PC_4
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.181ns logic, 2.782ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram (RAM)
  Destination:          asip_syn/pc_if/mv_PC_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (1.296 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram to asip_syn/pc_if/mv_PC_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADO0  Trcko_DOA_REG         0.593   ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
                                                       ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
    SLICE_X57Y100.D2     net (fanout=2)        0.699   imem_Q<0>
    SLICE_X57Y100.D      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.C6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
    SLICE_X57Y100.C      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.B6     net (fanout=1)        0.263   asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.B      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X57Y100.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.A      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.B6     net (fanout=1)        0.521   asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X65Y101.B      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X65Y101.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.A      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005718
    SLICE_X71Y106.D5     net (fanout=1)        0.460   asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X71Y106.D      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n0057111
    SLICE_X71Y106.C6     net (fanout=1)        0.086   asip_syn/lock_rq
    SLICE_X71Y106.C      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/pc_if/_n0042_inv1
    SLICE_X84Y107.CE     net (fanout=2)        0.425   asip_syn/pc_if/_n0042_inv
    SLICE_X84Y107.CLK    Tceck                 0.164   asip_syn/pc_if/mv_PC<6>
                                                       asip_syn/pc_if/mv_PC_4
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.181ns logic, 2.712ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram (RAM)
  Destination:          asip_syn/pc_if/mv_PC_4 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (1.296 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram to asip_syn/pc_if/mv_PC_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADO7  Trcko_DOA_REG         0.593   ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
                                                       ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
    SLICE_X57Y100.C2     net (fanout=2)        0.781   imem_Q<7>
    SLICE_X57Y100.C      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.B6     net (fanout=1)        0.263   asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.B      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X57Y100.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.A      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.B6     net (fanout=1)        0.521   asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X65Y101.B      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X65Y101.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.A      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005718
    SLICE_X71Y106.D5     net (fanout=1)        0.460   asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X71Y106.D      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n0057111
    SLICE_X71Y106.C6     net (fanout=1)        0.086   asip_syn/lock_rq
    SLICE_X71Y106.C      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/pc_if/_n0042_inv1
    SLICE_X84Y107.CE     net (fanout=2)        0.425   asip_syn/pc_if/_n0042_inv
    SLICE_X84Y107.CLK    Tceck                 0.164   asip_syn/pc_if/mv_PC<6>
                                                       asip_syn/pc_if/mv_PC_4
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (1.128ns logic, 2.708ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point asip_syn/pc_if/mv_PC_5 (SLICE_X84Y107.CE), 69 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram (RAM)
  Destination:          asip_syn/pc_if/mv_PC_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (1.296 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram to asip_syn/pc_if/mv_PC_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADO1  Trcko_DOA_REG         0.593   ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
                                                       ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
    SLICE_X57Y100.D1     net (fanout=2)        0.769   imem_Q<1>
    SLICE_X57Y100.D      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.C6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
    SLICE_X57Y100.C      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.B6     net (fanout=1)        0.263   asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.B      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X57Y100.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.A      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.B6     net (fanout=1)        0.521   asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X65Y101.B      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X65Y101.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.A      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005718
    SLICE_X71Y106.D5     net (fanout=1)        0.460   asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X71Y106.D      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n0057111
    SLICE_X71Y106.C6     net (fanout=1)        0.086   asip_syn/lock_rq
    SLICE_X71Y106.C      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/pc_if/_n0042_inv1
    SLICE_X84Y107.CE     net (fanout=2)        0.425   asip_syn/pc_if/_n0042_inv
    SLICE_X84Y107.CLK    Tceck                 0.164   asip_syn/pc_if/mv_PC<6>
                                                       asip_syn/pc_if/mv_PC_5
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.181ns logic, 2.782ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram (RAM)
  Destination:          asip_syn/pc_if/mv_PC_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (1.296 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram to asip_syn/pc_if/mv_PC_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADO0  Trcko_DOA_REG         0.593   ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
                                                       ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
    SLICE_X57Y100.D2     net (fanout=2)        0.699   imem_Q<0>
    SLICE_X57Y100.D      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.C6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
    SLICE_X57Y100.C      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.B6     net (fanout=1)        0.263   asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.B      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X57Y100.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.A      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.B6     net (fanout=1)        0.521   asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X65Y101.B      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X65Y101.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.A      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005718
    SLICE_X71Y106.D5     net (fanout=1)        0.460   asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X71Y106.D      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n0057111
    SLICE_X71Y106.C6     net (fanout=1)        0.086   asip_syn/lock_rq
    SLICE_X71Y106.C      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/pc_if/_n0042_inv1
    SLICE_X84Y107.CE     net (fanout=2)        0.425   asip_syn/pc_if/_n0042_inv
    SLICE_X84Y107.CLK    Tceck                 0.164   asip_syn/pc_if/mv_PC<6>
                                                       asip_syn/pc_if/mv_PC_5
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.181ns logic, 2.712ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram (RAM)
  Destination:          asip_syn/pc_if/mv_PC_5 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (1.296 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram to asip_syn/pc_if/mv_PC_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADO7  Trcko_DOA_REG         0.593   ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
                                                       ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
    SLICE_X57Y100.C2     net (fanout=2)        0.781   imem_Q<7>
    SLICE_X57Y100.C      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.B6     net (fanout=1)        0.263   asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.B      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X57Y100.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.A      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.B6     net (fanout=1)        0.521   asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X65Y101.B      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X65Y101.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.A      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005718
    SLICE_X71Y106.D5     net (fanout=1)        0.460   asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X71Y106.D      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n0057111
    SLICE_X71Y106.C6     net (fanout=1)        0.086   asip_syn/lock_rq
    SLICE_X71Y106.C      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/pc_if/_n0042_inv1
    SLICE_X84Y107.CE     net (fanout=2)        0.425   asip_syn/pc_if/_n0042_inv
    SLICE_X84Y107.CLK    Tceck                 0.164   asip_syn/pc_if/mv_PC<6>
                                                       asip_syn/pc_if/mv_PC_5
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (1.128ns logic, 2.708ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Paths for end point asip_syn/pc_if/mv_PC_6 (SLICE_X84Y107.CE), 69 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram (RAM)
  Destination:          asip_syn/pc_if/mv_PC_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.963ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (1.296 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram to asip_syn/pc_if/mv_PC_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADO1  Trcko_DOA_REG         0.593   ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
                                                       ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
    SLICE_X57Y100.D1     net (fanout=2)        0.769   imem_Q<1>
    SLICE_X57Y100.D      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.C6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
    SLICE_X57Y100.C      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.B6     net (fanout=1)        0.263   asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.B      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X57Y100.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.A      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.B6     net (fanout=1)        0.521   asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X65Y101.B      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X65Y101.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.A      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005718
    SLICE_X71Y106.D5     net (fanout=1)        0.460   asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X71Y106.D      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n0057111
    SLICE_X71Y106.C6     net (fanout=1)        0.086   asip_syn/lock_rq
    SLICE_X71Y106.C      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/pc_if/_n0042_inv1
    SLICE_X84Y107.CE     net (fanout=2)        0.425   asip_syn/pc_if/_n0042_inv
    SLICE_X84Y107.CLK    Tceck                 0.164   asip_syn/pc_if/mv_PC<6>
                                                       asip_syn/pc_if/mv_PC_6
    -------------------------------------------------  ---------------------------
    Total                                      3.963ns (1.181ns logic, 2.782ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram (RAM)
  Destination:          asip_syn/pc_if/mv_PC_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 8)
  Clock Path Skew:      -0.110ns (1.296 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram to asip_syn/pc_if/mv_PC_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADO0  Trcko_DOA_REG         0.593   ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
                                                       ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
    SLICE_X57Y100.D2     net (fanout=2)        0.699   imem_Q<0>
    SLICE_X57Y100.D      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.C6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
    SLICE_X57Y100.C      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.B6     net (fanout=1)        0.263   asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.B      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X57Y100.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.A      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.B6     net (fanout=1)        0.521   asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X65Y101.B      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X65Y101.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.A      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005718
    SLICE_X71Y106.D5     net (fanout=1)        0.460   asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X71Y106.D      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n0057111
    SLICE_X71Y106.C6     net (fanout=1)        0.086   asip_syn/lock_rq
    SLICE_X71Y106.C      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/pc_if/_n0042_inv1
    SLICE_X84Y107.CE     net (fanout=2)        0.425   asip_syn/pc_if/_n0042_inv
    SLICE_X84Y107.CLK    Tceck                 0.164   asip_syn/pc_if/mv_PC<6>
                                                       asip_syn/pc_if/mv_PC_6
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (1.181ns logic, 2.712ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram (RAM)
  Destination:          asip_syn/pc_if/mv_PC_6 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.836ns (Levels of Logic = 7)
  Clock Path Skew:      -0.110ns (1.296 - 1.406)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram to asip_syn/pc_if/mv_PC_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y20.DOADO7  Trcko_DOA_REG         0.593   ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
                                                       ins_sram/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.WIDE_PRIM36.ram
    SLICE_X57Y100.C2     net (fanout=2)        0.781   imem_Q<7>
    SLICE_X57Y100.C      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.B6     net (fanout=1)        0.263   asip_syn/wrapper_top/imem_wrapper/Mmux_n005713
    SLICE_X57Y100.B      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X57Y100.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005714
    SLICE_X57Y100.A      Tilo                  0.053   asip_syn/wrapper_top/imem_wrapper/Mmux_n005712
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.B6     net (fanout=1)        0.521   asip_syn/wrapper_top/imem_wrapper/Mmux_n005715
    SLICE_X65Y101.B      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X65Y101.A6     net (fanout=1)        0.086   asip_syn/wrapper_top/imem_wrapper/Mmux_n005716
    SLICE_X65Y101.A      Tilo                  0.053   asip_syn/gprf/r_6_15
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n005718
    SLICE_X71Y106.D5     net (fanout=1)        0.460   asip_syn/wrapper_top/imem_wrapper/Mmux_n005717
    SLICE_X71Y106.D      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/wrapper_top/imem_wrapper/Mmux_n0057111
    SLICE_X71Y106.C6     net (fanout=1)        0.086   asip_syn/lock_rq
    SLICE_X71Y106.C      Tilo                  0.053   asip_syn/pc_if/lock_rq_tmp1
                                                       asip_syn/pc_if/_n0042_inv1
    SLICE_X84Y107.CE     net (fanout=2)        0.425   asip_syn/pc_if/_n0042_inv
    SLICE_X84Y107.CLK    Tceck                 0.164   asip_syn/pc_if/mv_PC<6>
                                                       asip_syn/pc_if/mv_PC_6
    -------------------------------------------------  ---------------------------
    Total                                      3.836ns (1.128ns logic, 2.708ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAMB36_X2Y32.DIADI8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dat_sram/data_in_tmp1_81 (FF)
  Destination:          dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.189ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.825 - 0.640)
  Source Clock:         clk_BUFGP rising at 4.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dat_sram/data_in_tmp1_81 to dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y157.BQ        Tcko                  0.098   dat_sram/data_in_tmp1<83>
                                                          dat_sram/data_in_tmp1_81
    RAMB36_X2Y32.DIADI8     net (fanout=36)       0.289   dat_sram/data_in_tmp1<81>
    RAMB36_X2Y32.CLKARDCLKL Trckd_DIA   (-Th)     0.198   dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
                                                          dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.189ns (-0.100ns logic, 0.289ns route)
                                                          (-52.9% logic, 152.9% route)

--------------------------------------------------------------------------------

Paths for end point dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAMB36_X2Y32.DIPADIP0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.006ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dat_sram/data_in_tmp1_80 (FF)
  Destination:          dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.191ns (Levels of Logic = 0)
  Clock Path Skew:      0.185ns (0.825 - 0.640)
  Source Clock:         clk_BUFGP rising at 4.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dat_sram/data_in_tmp1_80 to dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y157.AQ        Tcko                  0.098   dat_sram/data_in_tmp1<83>
                                                          dat_sram/data_in_tmp1_80
    RAMB36_X2Y32.DIPADIP0   net (fanout=36)       0.291   dat_sram/data_in_tmp1<80>
    RAMB36_X2Y32.CLKARDCLKL Trckd_DIPA  (-Th)     0.198   dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
                                                          dat_sram/dat_sram14/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.191ns (-0.100ns logic, 0.291ns route)
                                                          (-52.4% logic, 152.4% route)

--------------------------------------------------------------------------------

Paths for end point dat_sram/dat_sram25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAMB36_X4Y22.DIADI15), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dat_sram/data_in_tmp1_16 (FF)
  Destination:          dat_sram/dat_sram25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 0)
  Clock Path Skew:      0.121ns (0.595 - 0.474)
  Source Clock:         clk_BUFGP rising at 4.000ns
  Destination Clock:    clk_BUFGP rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dat_sram/data_in_tmp1_16 to dat_sram/dat_sram25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y112.DQ        Tcko                  0.098   dat_sram/data_in_tmp1<16>
                                                          dat_sram/data_in_tmp1_16
    RAMB36_X4Y22.DIADI15    net (fanout=36)       0.237   dat_sram/data_in_tmp1<16>
    RAMB36_X4Y22.CLKARDCLKL Trckd_DIA   (-Th)     0.198   dat_sram/dat_sram25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
                                                          dat_sram/dat_sram25/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.137ns (-0.100ns logic, 0.237ns route)
                                                          (-73.0% logic, 173.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 4 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.333ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X8Y22.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.333ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKB)
  Physical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X8Y22.CLKBWRCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 2.333ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.667ns (599.880MHz) (Trper_CLKA)
  Physical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: dat_sram/dat_sram9/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X6Y22.CLKARDCLKL
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.108|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 8  Score: 431  (Setup/Max: 431, Hold: 0)

Constraints cover 288304 paths, 0 nets, and 73932 connections

Design statistics:
   Minimum period:   4.108ns{1}   (Maximum frequency: 243.427MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct  7 18:13:49 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 621 MB



