Source Block: hdl/library/axi_dmac/address_generator.v@129:144@HdlStmProcess
			end
		end
	end
end

always @(posedge clk) begin
	if (resetn == 1'b0) begin
		id <='h0;
	end else begin
		if ((addr_valid && addr_ready) ||
			(sync_id && id != request_id))
			id <= inc_id(id);
	end
end

endmodule

Diff Content:
- 138 		if ((addr_valid && addr_ready) ||
+ 136     addr_valid_d1 <= 1'b0;
+ 138     addr_valid_d1 <= addr_valid;
+ 138     if (( addr_valid && ~addr_valid_d1) ||

Clone Blocks:
