INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ashish Meena/Verilog/mst_project/mst_project.srcs/sources_1/new/priorityq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module QueueSwap
INFO: [VRFC 10-311] analyzing module priorityq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Ashish Meena/Verilog/mst_project/mst_project.srcs/sim_1/new/priorityq_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priorityq_tb
