
MESC_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000affc  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  0800b18c  0800b18c  0001b18c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b208  0800b208  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  0800b208  0800b208  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b208  0800b208  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b208  0800b208  0001b208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b20c  0800b20c  0001b20c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  0800b210  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000de0  20000010  0800b220  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000df0  0800b220  00020df0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002273a  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000415b  00000000  00000000  0004277a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001ba8  00000000  00000000  000468d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000019d0  00000000  00000000  00048480  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001f969  00000000  00000000  00049e50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000189d2  00000000  00000000  000697b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b9e02  00000000  00000000  0008218b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013bf8d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007440  00000000  00000000  0013c008  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000010 	.word	0x20000010
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b174 	.word	0x0800b174

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000014 	.word	0x20000014
 80001cc:	0800b174 	.word	0x0800b174

080001d0 <BLDCInit>:
#include "MESChw_setup.h"

extern TIM_HandleTypeDef htim1;


void BLDCInit(){
 80001d0:	b580      	push	{r7, lr}
 80001d2:	af00      	add	r7, sp, #0
	BLDCVars.ReqCurrent=0;					//Start the motor at 0 current
 80001d4:	4b14      	ldr	r3, [pc, #80]	; (8000228 <BLDCInit+0x58>)
 80001d6:	f04f 0200 	mov.w	r2, #0
 80001da:	601a      	str	r2, [r3, #0]
	BLDCVars.BLDCduty=0;
 80001dc:	4b12      	ldr	r3, [pc, #72]	; (8000228 <BLDCInit+0x58>)
 80001de:	2200      	movs	r2, #0
 80001e0:	605a      	str	r2, [r3, #4]
	BLDCVars.CurrentChannel=0;
 80001e2:	4b11      	ldr	r3, [pc, #68]	; (8000228 <BLDCInit+0x58>)
 80001e4:	2200      	movs	r2, #0
 80001e6:	60da      	str	r2, [r3, #12]
	BLDCVars.pGain=1023*motor.Rphase/48; 	//wtf should I set the gain as by default... V/Amp error...Perhaps base it on Rphase and the bus voltage (nominally 48V)? But we don;t know the exact bus voltage yet...
 80001e8:	4b10      	ldr	r3, [pc, #64]	; (800022c <BLDCInit+0x5c>)
 80001ea:	edd3 7a00 	vldr	s15, [r3]
 80001ee:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8000230 <BLDCInit+0x60>
 80001f2:	ee27 7a87 	vmul.f32	s14, s15, s14
 80001f6:	eddf 6a0f 	vldr	s13, [pc, #60]	; 8000234 <BLDCInit+0x64>
 80001fa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80001fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000202:	ee17 2a90 	vmov	r2, s15
 8000206:	4b08      	ldr	r3, [pc, #32]	; (8000228 <BLDCInit+0x58>)
 8000208:	611a      	str	r2, [r3, #16]
	BLDCVars.iGain=BLDCVars.pGain;			//Initially, let's just make the iGain the same as the pGain, so after 1 second their contributions will be equal.
 800020a:	4b07      	ldr	r3, [pc, #28]	; (8000228 <BLDCInit+0x58>)
 800020c:	691b      	ldr	r3, [r3, #16]
 800020e:	4a06      	ldr	r2, [pc, #24]	; (8000228 <BLDCInit+0x58>)
 8000210:	6153      	str	r3, [r2, #20]
	BLDCVars.BLDCEstate=GetHallState();
 8000212:	f000 f941 	bl	8000498 <GetHallState>
 8000216:	4602      	mov	r2, r0
 8000218:	4b03      	ldr	r3, [pc, #12]	; (8000228 <BLDCInit+0x58>)
 800021a:	609a      	str	r2, [r3, #8]
	BLDCState=BLDC_FORWARDS;
 800021c:	4b06      	ldr	r3, [pc, #24]	; (8000238 <BLDCInit+0x68>)
 800021e:	2201      	movs	r2, #1
 8000220:	701a      	strb	r2, [r3, #0]

}
 8000222:	bf00      	nop
 8000224:	bd80      	pop	{r7, pc}
 8000226:	bf00      	nop
 8000228:	20000528 	.word	0x20000528
 800022c:	20000544 	.word	0x20000544
 8000230:	447fc000 	.word	0x447fc000
 8000234:	42400000 	.word	0x42400000
 8000238:	20000541 	.word	0x20000541

0800023c <BLDCCommuteHall>:


void BLDCCommuteHall(){
 800023c:	b580      	push	{r7, lr}
 800023e:	b082      	sub	sp, #8
 8000240:	af00      	add	r7, sp, #0
int CurrentHallState=GetHallState(); //Borrow the hall state detection from the FOC system
 8000242:	f000 f929 	bl	8000498 <GetHallState>
 8000246:	6078      	str	r0, [r7, #4]

static int LastHallState=7;	//Initialise the LastHallState at a value that means it will call the commutation and correctly set the current measurement channel, avoiding a runaway on the PI loop

if(BLDCState==BLDC_FORWARDS){
 8000248:	4b48      	ldr	r3, [pc, #288]	; (800036c <BLDCCommuteHall+0x130>)
 800024a:	781b      	ldrb	r3, [r3, #0]
 800024c:	2b01      	cmp	r3, #1
 800024e:	d119      	bne.n	8000284 <BLDCCommuteHall+0x48>
	if(!(LastHallState==CurrentHallState)){
 8000250:	4b47      	ldr	r3, [pc, #284]	; (8000370 <BLDCCommuteHall+0x134>)
 8000252:	681b      	ldr	r3, [r3, #0]
 8000254:	687a      	ldr	r2, [r7, #4]
 8000256:	429a      	cmp	r2, r3
 8000258:	f000 8084 	beq.w	8000364 <BLDCCommuteHall+0x128>
		BLDCVars.BLDCEstate=(CurrentHallState+1)%6;
 800025c:	687b      	ldr	r3, [r7, #4]
 800025e:	1c59      	adds	r1, r3, #1
 8000260:	4b44      	ldr	r3, [pc, #272]	; (8000374 <BLDCCommuteHall+0x138>)
 8000262:	fb83 3201 	smull	r3, r2, r3, r1
 8000266:	17cb      	asrs	r3, r1, #31
 8000268:	1ad2      	subs	r2, r2, r3
 800026a:	4613      	mov	r3, r2
 800026c:	005b      	lsls	r3, r3, #1
 800026e:	4413      	add	r3, r2
 8000270:	005b      	lsls	r3, r3, #1
 8000272:	1aca      	subs	r2, r1, r3
 8000274:	4b40      	ldr	r3, [pc, #256]	; (8000378 <BLDCCommuteHall+0x13c>)
 8000276:	609a      	str	r2, [r3, #8]
		writeBLDC();	//Write the PWM values for the next state to generate forward torque
 8000278:	f000 f880 	bl	800037c <writeBLDC>
		LastHallState=CurrentHallState;		//Avoid repeatedly writing the registers
 800027c:	4a3c      	ldr	r2, [pc, #240]	; (8000370 <BLDCCommuteHall+0x134>)
 800027e:	687b      	ldr	r3, [r7, #4]
 8000280:	6013      	str	r3, [r2, #0]
//Disable the drivers, freewheel
phU_Break();
phV_Break();
phW_Break();
}
}
 8000282:	e06f      	b.n	8000364 <BLDCCommuteHall+0x128>
else if(BLDCState==BLDC_BACKWARDS){
 8000284:	4b39      	ldr	r3, [pc, #228]	; (800036c <BLDCCommuteHall+0x130>)
 8000286:	781b      	ldrb	r3, [r3, #0]
 8000288:	2b02      	cmp	r3, #2
 800028a:	d118      	bne.n	80002be <BLDCCommuteHall+0x82>
	if(!(LastHallState==CurrentHallState)){
 800028c:	4b38      	ldr	r3, [pc, #224]	; (8000370 <BLDCCommuteHall+0x134>)
 800028e:	681b      	ldr	r3, [r3, #0]
 8000290:	687a      	ldr	r2, [r7, #4]
 8000292:	429a      	cmp	r2, r3
 8000294:	d066      	beq.n	8000364 <BLDCCommuteHall+0x128>
		BLDCVars.BLDCEstate=(CurrentHallState+5)%6;
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	1d59      	adds	r1, r3, #5
 800029a:	4b36      	ldr	r3, [pc, #216]	; (8000374 <BLDCCommuteHall+0x138>)
 800029c:	fb83 3201 	smull	r3, r2, r3, r1
 80002a0:	17cb      	asrs	r3, r1, #31
 80002a2:	1ad2      	subs	r2, r2, r3
 80002a4:	4613      	mov	r3, r2
 80002a6:	005b      	lsls	r3, r3, #1
 80002a8:	4413      	add	r3, r2
 80002aa:	005b      	lsls	r3, r3, #1
 80002ac:	1aca      	subs	r2, r1, r3
 80002ae:	4b32      	ldr	r3, [pc, #200]	; (8000378 <BLDCCommuteHall+0x13c>)
 80002b0:	609a      	str	r2, [r3, #8]
		writeBLDC();	//Write the PWM values for the previous state to generate reverse torque
 80002b2:	f000 f863 	bl	800037c <writeBLDC>
		LastHallState=CurrentHallState;
 80002b6:	4a2e      	ldr	r2, [pc, #184]	; (8000370 <BLDCCommuteHall+0x134>)
 80002b8:	687b      	ldr	r3, [r7, #4]
 80002ba:	6013      	str	r3, [r2, #0]
}
 80002bc:	e052      	b.n	8000364 <BLDCCommuteHall+0x128>
else if(BLDCState==BLDC_BRAKE){
 80002be:	4b2b      	ldr	r3, [pc, #172]	; (800036c <BLDCCommuteHall+0x130>)
 80002c0:	781b      	ldrb	r3, [r3, #0]
 80002c2:	2b04      	cmp	r3, #4
 80002c4:	d148      	bne.n	8000358 <BLDCCommuteHall+0x11c>
		if(((CurrentHallState-LastHallState)%6)>1){
 80002c6:	4b2a      	ldr	r3, [pc, #168]	; (8000370 <BLDCCommuteHall+0x134>)
 80002c8:	681b      	ldr	r3, [r3, #0]
 80002ca:	687a      	ldr	r2, [r7, #4]
 80002cc:	1ad1      	subs	r1, r2, r3
 80002ce:	4b29      	ldr	r3, [pc, #164]	; (8000374 <BLDCCommuteHall+0x138>)
 80002d0:	fb83 3201 	smull	r3, r2, r3, r1
 80002d4:	17cb      	asrs	r3, r1, #31
 80002d6:	1ad2      	subs	r2, r2, r3
 80002d8:	4613      	mov	r3, r2
 80002da:	005b      	lsls	r3, r3, #1
 80002dc:	4413      	add	r3, r2
 80002de:	005b      	lsls	r3, r3, #1
 80002e0:	1aca      	subs	r2, r1, r3
 80002e2:	2a01      	cmp	r2, #1
 80002e4:	dd13      	ble.n	800030e <BLDCCommuteHall+0xd2>
			BLDCVars.BLDCEstate=(CurrentHallState-1)%6;
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	1e59      	subs	r1, r3, #1
 80002ea:	4b22      	ldr	r3, [pc, #136]	; (8000374 <BLDCCommuteHall+0x138>)
 80002ec:	fb83 3201 	smull	r3, r2, r3, r1
 80002f0:	17cb      	asrs	r3, r1, #31
 80002f2:	1ad2      	subs	r2, r2, r3
 80002f4:	4613      	mov	r3, r2
 80002f6:	005b      	lsls	r3, r3, #1
 80002f8:	4413      	add	r3, r2
 80002fa:	005b      	lsls	r3, r3, #1
 80002fc:	1aca      	subs	r2, r1, r3
 80002fe:	4b1e      	ldr	r3, [pc, #120]	; (8000378 <BLDCCommuteHall+0x13c>)
 8000300:	609a      	str	r2, [r3, #8]
			writeBLDC();
 8000302:	f000 f83b 	bl	800037c <writeBLDC>
			LastHallState=CurrentHallState;
 8000306:	4a1a      	ldr	r2, [pc, #104]	; (8000370 <BLDCCommuteHall+0x134>)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	6013      	str	r3, [r2, #0]
}
 800030c:	e02a      	b.n	8000364 <BLDCCommuteHall+0x128>
		else if(((CurrentHallState-LastHallState)%6)<-1){
 800030e:	4b18      	ldr	r3, [pc, #96]	; (8000370 <BLDCCommuteHall+0x134>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	687a      	ldr	r2, [r7, #4]
 8000314:	1ad1      	subs	r1, r2, r3
 8000316:	4b17      	ldr	r3, [pc, #92]	; (8000374 <BLDCCommuteHall+0x138>)
 8000318:	fb83 3201 	smull	r3, r2, r3, r1
 800031c:	17cb      	asrs	r3, r1, #31
 800031e:	1ad2      	subs	r2, r2, r3
 8000320:	4613      	mov	r3, r2
 8000322:	005b      	lsls	r3, r3, #1
 8000324:	4413      	add	r3, r2
 8000326:	005b      	lsls	r3, r3, #1
 8000328:	1aca      	subs	r2, r1, r3
 800032a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800032e:	da19      	bge.n	8000364 <BLDCCommuteHall+0x128>
			BLDCVars.BLDCEstate=(CurrentHallState+1)%6;
 8000330:	687b      	ldr	r3, [r7, #4]
 8000332:	1c59      	adds	r1, r3, #1
 8000334:	4b0f      	ldr	r3, [pc, #60]	; (8000374 <BLDCCommuteHall+0x138>)
 8000336:	fb83 3201 	smull	r3, r2, r3, r1
 800033a:	17cb      	asrs	r3, r1, #31
 800033c:	1ad2      	subs	r2, r2, r3
 800033e:	4613      	mov	r3, r2
 8000340:	005b      	lsls	r3, r3, #1
 8000342:	4413      	add	r3, r2
 8000344:	005b      	lsls	r3, r3, #1
 8000346:	1aca      	subs	r2, r1, r3
 8000348:	4b0b      	ldr	r3, [pc, #44]	; (8000378 <BLDCCommuteHall+0x13c>)
 800034a:	609a      	str	r2, [r3, #8]
			writeBLDC();
 800034c:	f000 f816 	bl	800037c <writeBLDC>
			LastHallState=CurrentHallState;
 8000350:	4a07      	ldr	r2, [pc, #28]	; (8000370 <BLDCCommuteHall+0x134>)
 8000352:	687b      	ldr	r3, [r7, #4]
 8000354:	6013      	str	r3, [r2, #0]
}
 8000356:	e005      	b.n	8000364 <BLDCCommuteHall+0x128>
phU_Break();
 8000358:	f000 f8e8 	bl	800052c <phU_Break>
phV_Break();
 800035c:	f000 f95a 	bl	8000614 <phV_Break>
phW_Break();
 8000360:	f000 f9cc 	bl	80006fc <phW_Break>
}
 8000364:	bf00      	nop
 8000366:	3708      	adds	r7, #8
 8000368:	46bd      	mov	sp, r7
 800036a:	bd80      	pop	{r7, pc}
 800036c:	20000541 	.word	0x20000541
 8000370:	20000000 	.word	0x20000000
 8000374:	2aaaaaab 	.word	0x2aaaaaab
 8000378:	20000528 	.word	0x20000528

0800037c <writeBLDC>:

	BLDCVars.BLDCduty=Duty;

}

void writeBLDC(){
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
	switch(BLDCVars.BLDCEstate){
 8000380:	4b43      	ldr	r3, [pc, #268]	; (8000490 <writeBLDC+0x114>)
 8000382:	689b      	ldr	r3, [r3, #8]
 8000384:	2b05      	cmp	r3, #5
 8000386:	f200 8081 	bhi.w	800048c <writeBLDC+0x110>
 800038a:	a201      	add	r2, pc, #4	; (adr r2, 8000390 <writeBLDC+0x14>)
 800038c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000390:	080003a9 	.word	0x080003a9
 8000394:	080003cf 	.word	0x080003cf
 8000398:	080003f5 	.word	0x080003f5
 800039c:	0800041b 	.word	0x0800041b
 80003a0:	08000441 	.word	0x08000441
 80003a4:	08000467 	.word	0x08000467
	case 0:
		//disable phase first
		phW_Break();
 80003a8:	f000 f9a8 	bl	80006fc <phW_Break>
		//WritePWM values
		htim1.Instance->CCR1=BLDCVars.BLDCduty;
 80003ac:	4b38      	ldr	r3, [pc, #224]	; (8000490 <writeBLDC+0x114>)
 80003ae:	685a      	ldr	r2, [r3, #4]
 80003b0:	4b38      	ldr	r3, [pc, #224]	; (8000494 <writeBLDC+0x118>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	635a      	str	r2, [r3, #52]	; 0x34
		htim1.Instance->CCR2=0;
 80003b6:	4b37      	ldr	r3, [pc, #220]	; (8000494 <writeBLDC+0x118>)
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	2200      	movs	r2, #0
 80003bc:	639a      	str	r2, [r3, #56]	; 0x38
		phU_Enable();
 80003be:	f000 f8ef 	bl	80005a0 <phU_Enable>
		phV_Enable();
 80003c2:	f000 f961 	bl	8000688 <phV_Enable>
		BLDCVars.CurrentChannel=1; //Write the field into which the lowside current will flow, to be retrieved from the FOC_measurement_vars
 80003c6:	4b32      	ldr	r3, [pc, #200]	; (8000490 <writeBLDC+0x114>)
 80003c8:	2201      	movs	r2, #1
 80003ca:	60da      	str	r2, [r3, #12]
		break;
 80003cc:	e05e      	b.n	800048c <writeBLDC+0x110>

	case 1:
		phV_Break();
 80003ce:	f000 f921 	bl	8000614 <phV_Break>
		htim1.Instance->CCR1=BLDCVars.BLDCduty;
 80003d2:	4b2f      	ldr	r3, [pc, #188]	; (8000490 <writeBLDC+0x114>)
 80003d4:	685a      	ldr	r2, [r3, #4]
 80003d6:	4b2f      	ldr	r3, [pc, #188]	; (8000494 <writeBLDC+0x118>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	635a      	str	r2, [r3, #52]	; 0x34
		htim1.Instance->CCR3=0;
 80003dc:	4b2d      	ldr	r3, [pc, #180]	; (8000494 <writeBLDC+0x118>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	2200      	movs	r2, #0
 80003e2:	63da      	str	r2, [r3, #60]	; 0x3c
		phU_Enable();
 80003e4:	f000 f8dc 	bl	80005a0 <phU_Enable>
		phW_Enable();
 80003e8:	f000 f9c2 	bl	8000770 <phW_Enable>
		BLDCVars.CurrentChannel=2;
 80003ec:	4b28      	ldr	r3, [pc, #160]	; (8000490 <writeBLDC+0x114>)
 80003ee:	2202      	movs	r2, #2
 80003f0:	60da      	str	r2, [r3, #12]
		break;
 80003f2:	e04b      	b.n	800048c <writeBLDC+0x110>

	case 2:
		phU_Break();
 80003f4:	f000 f89a 	bl	800052c <phU_Break>
		htim1.Instance->CCR2=BLDCVars.BLDCduty;
 80003f8:	4b25      	ldr	r3, [pc, #148]	; (8000490 <writeBLDC+0x114>)
 80003fa:	685a      	ldr	r2, [r3, #4]
 80003fc:	4b25      	ldr	r3, [pc, #148]	; (8000494 <writeBLDC+0x118>)
 80003fe:	681b      	ldr	r3, [r3, #0]
 8000400:	639a      	str	r2, [r3, #56]	; 0x38
		htim1.Instance->CCR3=0;
 8000402:	4b24      	ldr	r3, [pc, #144]	; (8000494 <writeBLDC+0x118>)
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	2200      	movs	r2, #0
 8000408:	63da      	str	r2, [r3, #60]	; 0x3c
		phV_Enable();
 800040a:	f000 f93d 	bl	8000688 <phV_Enable>
		phW_Enable();
 800040e:	f000 f9af 	bl	8000770 <phW_Enable>
		BLDCVars.CurrentChannel=2;
 8000412:	4b1f      	ldr	r3, [pc, #124]	; (8000490 <writeBLDC+0x114>)
 8000414:	2202      	movs	r2, #2
 8000416:	60da      	str	r2, [r3, #12]
		break;
 8000418:	e038      	b.n	800048c <writeBLDC+0x110>

	case 3:
		phW_Break();
 800041a:	f000 f96f 	bl	80006fc <phW_Break>
		htim1.Instance->CCR1=0;
 800041e:	4b1d      	ldr	r3, [pc, #116]	; (8000494 <writeBLDC+0x118>)
 8000420:	681b      	ldr	r3, [r3, #0]
 8000422:	2200      	movs	r2, #0
 8000424:	635a      	str	r2, [r3, #52]	; 0x34
		htim1.Instance->CCR2=BLDCVars.BLDCduty;
 8000426:	4b1a      	ldr	r3, [pc, #104]	; (8000490 <writeBLDC+0x114>)
 8000428:	685a      	ldr	r2, [r3, #4]
 800042a:	4b1a      	ldr	r3, [pc, #104]	; (8000494 <writeBLDC+0x118>)
 800042c:	681b      	ldr	r3, [r3, #0]
 800042e:	639a      	str	r2, [r3, #56]	; 0x38
		phU_Enable();
 8000430:	f000 f8b6 	bl	80005a0 <phU_Enable>
		phV_Enable();
 8000434:	f000 f928 	bl	8000688 <phV_Enable>
		BLDCVars.CurrentChannel=0;
 8000438:	4b15      	ldr	r3, [pc, #84]	; (8000490 <writeBLDC+0x114>)
 800043a:	2200      	movs	r2, #0
 800043c:	60da      	str	r2, [r3, #12]
		break;
 800043e:	e025      	b.n	800048c <writeBLDC+0x110>

	case 4:
		phV_Break();
 8000440:	f000 f8e8 	bl	8000614 <phV_Break>
		htim1.Instance->CCR1=0;
 8000444:	4b13      	ldr	r3, [pc, #76]	; (8000494 <writeBLDC+0x118>)
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	2200      	movs	r2, #0
 800044a:	635a      	str	r2, [r3, #52]	; 0x34
		htim1.Instance->CCR3=BLDCVars.BLDCduty;
 800044c:	4b10      	ldr	r3, [pc, #64]	; (8000490 <writeBLDC+0x114>)
 800044e:	685a      	ldr	r2, [r3, #4]
 8000450:	4b10      	ldr	r3, [pc, #64]	; (8000494 <writeBLDC+0x118>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	63da      	str	r2, [r3, #60]	; 0x3c
		phU_Enable();
 8000456:	f000 f8a3 	bl	80005a0 <phU_Enable>
		phW_Enable();
 800045a:	f000 f989 	bl	8000770 <phW_Enable>
		BLDCVars.CurrentChannel=0;
 800045e:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <writeBLDC+0x114>)
 8000460:	2200      	movs	r2, #0
 8000462:	60da      	str	r2, [r3, #12]
		break;
 8000464:	e012      	b.n	800048c <writeBLDC+0x110>

	case 5:
		phU_Break();
 8000466:	f000 f861 	bl	800052c <phU_Break>
		htim1.Instance->CCR2=0;
 800046a:	4b0a      	ldr	r3, [pc, #40]	; (8000494 <writeBLDC+0x118>)
 800046c:	681b      	ldr	r3, [r3, #0]
 800046e:	2200      	movs	r2, #0
 8000470:	639a      	str	r2, [r3, #56]	; 0x38
		htim1.Instance->CCR3=BLDCVars.BLDCduty;
 8000472:	4b07      	ldr	r3, [pc, #28]	; (8000490 <writeBLDC+0x114>)
 8000474:	685a      	ldr	r2, [r3, #4]
 8000476:	4b07      	ldr	r3, [pc, #28]	; (8000494 <writeBLDC+0x118>)
 8000478:	681b      	ldr	r3, [r3, #0]
 800047a:	63da      	str	r2, [r3, #60]	; 0x3c
		phV_Enable();
 800047c:	f000 f904 	bl	8000688 <phV_Enable>
		phW_Enable();
 8000480:	f000 f976 	bl	8000770 <phW_Enable>
		BLDCVars.CurrentChannel=1;
 8000484:	4b02      	ldr	r3, [pc, #8]	; (8000490 <writeBLDC+0x114>)
 8000486:	2201      	movs	r2, #1
 8000488:	60da      	str	r2, [r3, #12]
		break;
 800048a:	bf00      	nop

	}
}
 800048c:	bf00      	nop
 800048e:	bd80      	pop	{r7, pc}
 8000490:	20000528 	.word	0x20000528
 8000494:	20000a44 	.word	0x20000a44

08000498 <GetHallState>:
	phU_Break();
	phV_Break();
	phW_Break();
}

int GetHallState(){
 8000498:	b590      	push	{r4, r7, lr}
 800049a:	b083      	sub	sp, #12
 800049c:	af00      	add	r7, sp, #0


	int hallState=0;
 800049e:	2300      	movs	r3, #0
 80004a0:	607b      	str	r3, [r7, #4]
	hallState=((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_6))|((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7))<<1)|((HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8))<<2));
 80004a2:	2140      	movs	r1, #64	; 0x40
 80004a4:	4820      	ldr	r0, [pc, #128]	; (8000528 <GetHallState+0x90>)
 80004a6:	f004 f855 	bl	8004554 <HAL_GPIO_ReadPin>
 80004aa:	4603      	mov	r3, r0
 80004ac:	461c      	mov	r4, r3
 80004ae:	2180      	movs	r1, #128	; 0x80
 80004b0:	481d      	ldr	r0, [pc, #116]	; (8000528 <GetHallState+0x90>)
 80004b2:	f004 f84f 	bl	8004554 <HAL_GPIO_ReadPin>
 80004b6:	4603      	mov	r3, r0
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	431c      	orrs	r4, r3
 80004bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004c0:	4819      	ldr	r0, [pc, #100]	; (8000528 <GetHallState+0x90>)
 80004c2:	f004 f847 	bl	8004554 <HAL_GPIO_ReadPin>
 80004c6:	4603      	mov	r3, r0
 80004c8:	009b      	lsls	r3, r3, #2
 80004ca:	4323      	orrs	r3, r4
 80004cc:	607b      	str	r3, [r7, #4]
	//ToDo Using these HAL_GPIO_ReadPin functions is very computationally expensive, should replace with a register read->byte mask->rightshift
	switch(hallState)
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	2b07      	cmp	r3, #7
 80004d2:	d823      	bhi.n	800051c <GetHallState+0x84>
 80004d4:	a201      	add	r2, pc, #4	; (adr r2, 80004dc <GetHallState+0x44>)
 80004d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004da:	bf00      	nop
 80004dc:	080004fd 	.word	0x080004fd
 80004e0:	08000505 	.word	0x08000505
 80004e4:	0800050d 	.word	0x0800050d
 80004e8:	08000509 	.word	0x08000509
 80004ec:	08000515 	.word	0x08000515
 80004f0:	08000519 	.word	0x08000519
 80004f4:	08000511 	.word	0x08000511
 80004f8:	08000501 	.word	0x08000501
		{
			case 0:
				return 7; //7 is the no hall sensor detected state (all low)
 80004fc:	2307      	movs	r3, #7
 80004fe:	e00e      	b.n	800051e <GetHallState+0x86>
				break;
			case 7:
				return 6; //6 is the no hall sensor detected state (all high)
 8000500:	2306      	movs	r3, #6
 8000502:	e00c      	b.n	800051e <GetHallState+0x86>
				break;
//Implement the hall table order here, depending how the hall sensors are configured
			case 1:
				return 0;
 8000504:	2300      	movs	r3, #0
 8000506:	e00a      	b.n	800051e <GetHallState+0x86>
				break;
			case 3:
				return 1;
 8000508:	2301      	movs	r3, #1
 800050a:	e008      	b.n	800051e <GetHallState+0x86>
				break;
			case 2:
				return 2;
 800050c:	2302      	movs	r3, #2
 800050e:	e006      	b.n	800051e <GetHallState+0x86>
				break;
			case 6:
				return 3;
 8000510:	2303      	movs	r3, #3
 8000512:	e004      	b.n	800051e <GetHallState+0x86>
				break;
			case 4:
				return 4;
 8000514:	2304      	movs	r3, #4
 8000516:	e002      	b.n	800051e <GetHallState+0x86>
				break;
			case 5:
				return 5;
 8000518:	2305      	movs	r3, #5
 800051a:	e000      	b.n	800051e <GetHallState+0x86>
				break;
			default:
				return 8;
 800051c:	2308      	movs	r3, #8
				break;
		}
}
 800051e:	4618      	mov	r0, r3
 8000520:	370c      	adds	r7, #12
 8000522:	46bd      	mov	sp, r7
 8000524:	bd90      	pop	{r4, r7, pc}
 8000526:	bf00      	nop
 8000528:	48000400 	.word	0x48000400

0800052c <phU_Break>:


uint32_t tmpccmrx;	//Temporary buffer which is used to turn on/off phase PWMs
//Turn all phase U FETs off, Tristate the HBridge output - For BLDC mode mainly, but also used for measuring, software fault detection and recovery
//ToDo TEST THOROUGHLY The register manipulations for the break functions were used previously on an STM32F042K6 for my first BLDC drive, on TIM1, which should be identical, but definitely needs checking
void phU_Break(){
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0
	tmpccmrx = htim1.Instance->CCMR1;
 8000530:	4b19      	ldr	r3, [pc, #100]	; (8000598 <phU_Break+0x6c>)
 8000532:	681b      	ldr	r3, [r3, #0]
 8000534:	699b      	ldr	r3, [r3, #24]
 8000536:	4a19      	ldr	r2, [pc, #100]	; (800059c <phU_Break+0x70>)
 8000538:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_OC1M;
 800053a:	4b18      	ldr	r3, [pc, #96]	; (800059c <phU_Break+0x70>)
 800053c:	681b      	ldr	r3, [r3, #0]
 800053e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000542:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000546:	4a15      	ldr	r2, [pc, #84]	; (800059c <phU_Break+0x70>)
 8000548:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_CC1S;
 800054a:	4b14      	ldr	r3, [pc, #80]	; (800059c <phU_Break+0x70>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	f023 0303 	bic.w	r3, r3, #3
 8000552:	4a12      	ldr	r2, [pc, #72]	; (800059c <phU_Break+0x70>)
 8000554:	6013      	str	r3, [r2, #0]
	tmpccmrx |= TIM_OCMODE_FORCED_INACTIVE;
 8000556:	4b11      	ldr	r3, [pc, #68]	; (800059c <phU_Break+0x70>)
 8000558:	681b      	ldr	r3, [r3, #0]
 800055a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800055e:	4a0f      	ldr	r2, [pc, #60]	; (800059c <phU_Break+0x70>)
 8000560:	6013      	str	r3, [r2, #0]
	htim1.Instance->CCMR1 = tmpccmrx;
 8000562:	4b0d      	ldr	r3, [pc, #52]	; (8000598 <phU_Break+0x6c>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	4a0d      	ldr	r2, [pc, #52]	; (800059c <phU_Break+0x70>)
 8000568:	6812      	ldr	r2, [r2, #0]
 800056a:	619a      	str	r2, [r3, #24]
	htim1.Instance->CCER &= ~TIM_CCER_CC1E;  //disable
 800056c:	4b0a      	ldr	r3, [pc, #40]	; (8000598 <phU_Break+0x6c>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	6a1a      	ldr	r2, [r3, #32]
 8000572:	4b09      	ldr	r3, [pc, #36]	; (8000598 <phU_Break+0x6c>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	f022 0201 	bic.w	r2, r2, #1
 800057a:	621a      	str	r2, [r3, #32]
	htim1.Instance->CCER &= ~TIM_CCER_CC1NE;  //disable
 800057c:	4b06      	ldr	r3, [pc, #24]	; (8000598 <phU_Break+0x6c>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	6a1a      	ldr	r2, [r3, #32]
 8000582:	4b05      	ldr	r3, [pc, #20]	; (8000598 <phU_Break+0x6c>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	f022 0204 	bic.w	r2, r2, #4
 800058a:	621a      	str	r2, [r3, #32]
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000a44 	.word	0x20000a44
 800059c:	20000578 	.word	0x20000578

080005a0 <phU_Enable>:
//Basically un-break phase U, opposite of above...
void phU_Enable(){
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
	tmpccmrx = htim1.Instance->CCMR1;
 80005a4:	4b19      	ldr	r3, [pc, #100]	; (800060c <phU_Enable+0x6c>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	699b      	ldr	r3, [r3, #24]
 80005aa:	4a19      	ldr	r2, [pc, #100]	; (8000610 <phU_Enable+0x70>)
 80005ac:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_OC1M;
 80005ae:	4b18      	ldr	r3, [pc, #96]	; (8000610 <phU_Enable+0x70>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80005ba:	4a15      	ldr	r2, [pc, #84]	; (8000610 <phU_Enable+0x70>)
 80005bc:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_CC1S;
 80005be:	4b14      	ldr	r3, [pc, #80]	; (8000610 <phU_Enable+0x70>)
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	f023 0303 	bic.w	r3, r3, #3
 80005c6:	4a12      	ldr	r2, [pc, #72]	; (8000610 <phU_Enable+0x70>)
 80005c8:	6013      	str	r3, [r2, #0]
	tmpccmrx |= TIM_OCMODE_PWM1;
 80005ca:	4b11      	ldr	r3, [pc, #68]	; (8000610 <phU_Enable+0x70>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80005d2:	4a0f      	ldr	r2, [pc, #60]	; (8000610 <phU_Enable+0x70>)
 80005d4:	6013      	str	r3, [r2, #0]
	htim1.Instance->CCMR1 = tmpccmrx;
 80005d6:	4b0d      	ldr	r3, [pc, #52]	; (800060c <phU_Enable+0x6c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a0d      	ldr	r2, [pc, #52]	; (8000610 <phU_Enable+0x70>)
 80005dc:	6812      	ldr	r2, [r2, #0]
 80005de:	619a      	str	r2, [r3, #24]
	htim1.Instance->CCER |= TIM_CCER_CC1E;   //enable
 80005e0:	4b0a      	ldr	r3, [pc, #40]	; (800060c <phU_Enable+0x6c>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	6a1a      	ldr	r2, [r3, #32]
 80005e6:	4b09      	ldr	r3, [pc, #36]	; (800060c <phU_Enable+0x6c>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	f042 0201 	orr.w	r2, r2, #1
 80005ee:	621a      	str	r2, [r3, #32]
	htim1.Instance->CCER |= TIM_CCER_CC1NE;   //enable
 80005f0:	4b06      	ldr	r3, [pc, #24]	; (800060c <phU_Enable+0x6c>)
 80005f2:	681b      	ldr	r3, [r3, #0]
 80005f4:	6a1a      	ldr	r2, [r3, #32]
 80005f6:	4b05      	ldr	r3, [pc, #20]	; (800060c <phU_Enable+0x6c>)
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	f042 0204 	orr.w	r2, r2, #4
 80005fe:	621a      	str	r2, [r3, #32]
}
 8000600:	bf00      	nop
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	20000a44 	.word	0x20000a44
 8000610:	20000578 	.word	0x20000578

08000614 <phV_Break>:

void phV_Break(){
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
	tmpccmrx = htim1.Instance->CCMR1;
 8000618:	4b19      	ldr	r3, [pc, #100]	; (8000680 <phV_Break+0x6c>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	699b      	ldr	r3, [r3, #24]
 800061e:	4a19      	ldr	r2, [pc, #100]	; (8000684 <phV_Break+0x70>)
 8000620:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_OC2M;
 8000622:	4b18      	ldr	r3, [pc, #96]	; (8000684 <phV_Break+0x70>)
 8000624:	681b      	ldr	r3, [r3, #0]
 8000626:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800062a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800062e:	4a15      	ldr	r2, [pc, #84]	; (8000684 <phV_Break+0x70>)
 8000630:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000632:	4b14      	ldr	r3, [pc, #80]	; (8000684 <phV_Break+0x70>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800063a:	4a12      	ldr	r2, [pc, #72]	; (8000684 <phV_Break+0x70>)
 800063c:	6013      	str	r3, [r2, #0]
	tmpccmrx |= TIM_OCMODE_FORCED_INACTIVE<<8;
 800063e:	4b11      	ldr	r3, [pc, #68]	; (8000684 <phV_Break+0x70>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000646:	4a0f      	ldr	r2, [pc, #60]	; (8000684 <phV_Break+0x70>)
 8000648:	6013      	str	r3, [r2, #0]
	htim1.Instance->CCMR1 = tmpccmrx;
 800064a:	4b0d      	ldr	r3, [pc, #52]	; (8000680 <phV_Break+0x6c>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	4a0d      	ldr	r2, [pc, #52]	; (8000684 <phV_Break+0x70>)
 8000650:	6812      	ldr	r2, [r2, #0]
 8000652:	619a      	str	r2, [r3, #24]
	htim1.Instance->CCER &= ~TIM_CCER_CC2E;  //disable
 8000654:	4b0a      	ldr	r3, [pc, #40]	; (8000680 <phV_Break+0x6c>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	6a1a      	ldr	r2, [r3, #32]
 800065a:	4b09      	ldr	r3, [pc, #36]	; (8000680 <phV_Break+0x6c>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	f022 0210 	bic.w	r2, r2, #16
 8000662:	621a      	str	r2, [r3, #32]
	htim1.Instance->CCER &= ~TIM_CCER_CC2NE;  //disable
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <phV_Break+0x6c>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	6a1a      	ldr	r2, [r3, #32]
 800066a:	4b05      	ldr	r3, [pc, #20]	; (8000680 <phV_Break+0x6c>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000672:	621a      	str	r2, [r3, #32]
}
 8000674:	bf00      	nop
 8000676:	46bd      	mov	sp, r7
 8000678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067c:	4770      	bx	lr
 800067e:	bf00      	nop
 8000680:	20000a44 	.word	0x20000a44
 8000684:	20000578 	.word	0x20000578

08000688 <phV_Enable>:

void phV_Enable(){
 8000688:	b480      	push	{r7}
 800068a:	af00      	add	r7, sp, #0
	tmpccmrx = htim1.Instance->CCMR1;
 800068c:	4b19      	ldr	r3, [pc, #100]	; (80006f4 <phV_Enable+0x6c>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	4a19      	ldr	r2, [pc, #100]	; (80006f8 <phV_Enable+0x70>)
 8000694:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_OC2M;
 8000696:	4b18      	ldr	r3, [pc, #96]	; (80006f8 <phV_Enable+0x70>)
 8000698:	681b      	ldr	r3, [r3, #0]
 800069a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800069e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80006a2:	4a15      	ldr	r2, [pc, #84]	; (80006f8 <phV_Enable+0x70>)
 80006a4:	6013      	str	r3, [r2, #0]
	tmpccmrx &= ~TIM_CCMR1_CC2S;
 80006a6:	4b14      	ldr	r3, [pc, #80]	; (80006f8 <phV_Enable+0x70>)
 80006a8:	681b      	ldr	r3, [r3, #0]
 80006aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80006ae:	4a12      	ldr	r2, [pc, #72]	; (80006f8 <phV_Enable+0x70>)
 80006b0:	6013      	str	r3, [r2, #0]
	tmpccmrx |= TIM_OCMODE_PWM1<<8;
 80006b2:	4b11      	ldr	r3, [pc, #68]	; (80006f8 <phV_Enable+0x70>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 80006ba:	4a0f      	ldr	r2, [pc, #60]	; (80006f8 <phV_Enable+0x70>)
 80006bc:	6013      	str	r3, [r2, #0]
htim1.Instance->CCMR1 = tmpccmrx;
 80006be:	4b0d      	ldr	r3, [pc, #52]	; (80006f4 <phV_Enable+0x6c>)
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	4a0d      	ldr	r2, [pc, #52]	; (80006f8 <phV_Enable+0x70>)
 80006c4:	6812      	ldr	r2, [r2, #0]
 80006c6:	619a      	str	r2, [r3, #24]
htim1.Instance->CCER |= TIM_CCER_CC2E;   //enable
 80006c8:	4b0a      	ldr	r3, [pc, #40]	; (80006f4 <phV_Enable+0x6c>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	6a1a      	ldr	r2, [r3, #32]
 80006ce:	4b09      	ldr	r3, [pc, #36]	; (80006f4 <phV_Enable+0x6c>)
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	f042 0210 	orr.w	r2, r2, #16
 80006d6:	621a      	str	r2, [r3, #32]
htim1.Instance->CCER |= TIM_CCER_CC2NE;   //enable
 80006d8:	4b06      	ldr	r3, [pc, #24]	; (80006f4 <phV_Enable+0x6c>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	6a1a      	ldr	r2, [r3, #32]
 80006de:	4b05      	ldr	r3, [pc, #20]	; (80006f4 <phV_Enable+0x6c>)
 80006e0:	681b      	ldr	r3, [r3, #0]
 80006e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80006e6:	621a      	str	r2, [r3, #32]
}
 80006e8:	bf00      	nop
 80006ea:	46bd      	mov	sp, r7
 80006ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f0:	4770      	bx	lr
 80006f2:	bf00      	nop
 80006f4:	20000a44 	.word	0x20000a44
 80006f8:	20000578 	.word	0x20000578

080006fc <phW_Break>:

void phW_Break(){
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
	   tmpccmrx = htim1.Instance->CCMR2;
 8000700:	4b19      	ldr	r3, [pc, #100]	; (8000768 <phW_Break+0x6c>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	69db      	ldr	r3, [r3, #28]
 8000706:	4a19      	ldr	r2, [pc, #100]	; (800076c <phW_Break+0x70>)
 8000708:	6013      	str	r3, [r2, #0]
	   tmpccmrx &= ~TIM_CCMR2_OC3M;
 800070a:	4b18      	ldr	r3, [pc, #96]	; (800076c <phW_Break+0x70>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000712:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000716:	4a15      	ldr	r2, [pc, #84]	; (800076c <phW_Break+0x70>)
 8000718:	6013      	str	r3, [r2, #0]
	   tmpccmrx &= ~TIM_CCMR2_CC3S;
 800071a:	4b14      	ldr	r3, [pc, #80]	; (800076c <phW_Break+0x70>)
 800071c:	681b      	ldr	r3, [r3, #0]
 800071e:	f023 0303 	bic.w	r3, r3, #3
 8000722:	4a12      	ldr	r2, [pc, #72]	; (800076c <phW_Break+0x70>)
 8000724:	6013      	str	r3, [r2, #0]
	   tmpccmrx |= TIM_OCMODE_FORCED_INACTIVE;
 8000726:	4b11      	ldr	r3, [pc, #68]	; (800076c <phW_Break+0x70>)
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800072e:	4a0f      	ldr	r2, [pc, #60]	; (800076c <phW_Break+0x70>)
 8000730:	6013      	str	r3, [r2, #0]
	   htim1.Instance->CCMR2 = tmpccmrx;
 8000732:	4b0d      	ldr	r3, [pc, #52]	; (8000768 <phW_Break+0x6c>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	4a0d      	ldr	r2, [pc, #52]	; (800076c <phW_Break+0x70>)
 8000738:	6812      	ldr	r2, [r2, #0]
 800073a:	61da      	str	r2, [r3, #28]
	   htim1.Instance->CCER &= ~TIM_CCER_CC3E;  //disable
 800073c:	4b0a      	ldr	r3, [pc, #40]	; (8000768 <phW_Break+0x6c>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	6a1a      	ldr	r2, [r3, #32]
 8000742:	4b09      	ldr	r3, [pc, #36]	; (8000768 <phW_Break+0x6c>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800074a:	621a      	str	r2, [r3, #32]
	   htim1.Instance->CCER &= ~TIM_CCER_CC3NE;  //disable
 800074c:	4b06      	ldr	r3, [pc, #24]	; (8000768 <phW_Break+0x6c>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	6a1a      	ldr	r2, [r3, #32]
 8000752:	4b05      	ldr	r3, [pc, #20]	; (8000768 <phW_Break+0x6c>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800075a:	621a      	str	r2, [r3, #32]
}
 800075c:	bf00      	nop
 800075e:	46bd      	mov	sp, r7
 8000760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000764:	4770      	bx	lr
 8000766:	bf00      	nop
 8000768:	20000a44 	.word	0x20000a44
 800076c:	20000578 	.word	0x20000578

08000770 <phW_Enable>:

void phW_Enable(){
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  	tmpccmrx = htim1.Instance->CCMR2;
 8000774:	4b19      	ldr	r3, [pc, #100]	; (80007dc <phW_Enable+0x6c>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	69db      	ldr	r3, [r3, #28]
 800077a:	4a19      	ldr	r2, [pc, #100]	; (80007e0 <phW_Enable+0x70>)
 800077c:	6013      	str	r3, [r2, #0]
    tmpccmrx &= ~TIM_CCMR2_OC3M;
 800077e:	4b18      	ldr	r3, [pc, #96]	; (80007e0 <phW_Enable+0x70>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000786:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800078a:	4a15      	ldr	r2, [pc, #84]	; (80007e0 <phW_Enable+0x70>)
 800078c:	6013      	str	r3, [r2, #0]
    tmpccmrx &= ~TIM_CCMR2_CC3S;
 800078e:	4b14      	ldr	r3, [pc, #80]	; (80007e0 <phW_Enable+0x70>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	f023 0303 	bic.w	r3, r3, #3
 8000796:	4a12      	ldr	r2, [pc, #72]	; (80007e0 <phW_Enable+0x70>)
 8000798:	6013      	str	r3, [r2, #0]
    tmpccmrx |= TIM_OCMODE_PWM1;
 800079a:	4b11      	ldr	r3, [pc, #68]	; (80007e0 <phW_Enable+0x70>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80007a2:	4a0f      	ldr	r2, [pc, #60]	; (80007e0 <phW_Enable+0x70>)
 80007a4:	6013      	str	r3, [r2, #0]
    htim1.Instance->CCMR2 = tmpccmrx;
 80007a6:	4b0d      	ldr	r3, [pc, #52]	; (80007dc <phW_Enable+0x6c>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a0d      	ldr	r2, [pc, #52]	; (80007e0 <phW_Enable+0x70>)
 80007ac:	6812      	ldr	r2, [r2, #0]
 80007ae:	61da      	str	r2, [r3, #28]
    htim1.Instance->CCER |= TIM_CCER_CC3E;   //enable
 80007b0:	4b0a      	ldr	r3, [pc, #40]	; (80007dc <phW_Enable+0x6c>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	6a1a      	ldr	r2, [r3, #32]
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <phW_Enable+0x6c>)
 80007b8:	681b      	ldr	r3, [r3, #0]
 80007ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80007be:	621a      	str	r2, [r3, #32]
    htim1.Instance->CCER |= TIM_CCER_CC3NE;   //enable
 80007c0:	4b06      	ldr	r3, [pc, #24]	; (80007dc <phW_Enable+0x6c>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	6a1a      	ldr	r2, [r3, #32]
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <phW_Enable+0x6c>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80007ce:	621a      	str	r2, [r3, #32]
}
 80007d0:	bf00      	nop
 80007d2:	46bd      	mov	sp, r7
 80007d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d8:	4770      	bx	lr
 80007da:	bf00      	nop
 80007dc:	20000a44 	.word	0x20000a44
 80007e0:	20000578 	.word	0x20000578

080007e4 <HAL_TIM_IC_CaptureCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
	if(htim->Channel==HAL_TIM_ACTIVE_CHANNEL_1){
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	7f1b      	ldrb	r3, [r3, #28]
 80007f0:	2b01      	cmp	r3, #1
 80007f2:	d133      	bne.n	800085c <HAL_TIM_IC_CaptureCallback+0x78>
		ICVals[0]=HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_1);
 80007f4:	2100      	movs	r1, #0
 80007f6:	481b      	ldr	r0, [pc, #108]	; (8000864 <HAL_TIM_IC_CaptureCallback+0x80>)
 80007f8:	f006 fdd2 	bl	80073a0 <HAL_TIM_ReadCapturedValue>
 80007fc:	4602      	mov	r2, r0
 80007fe:	4b1a      	ldr	r3, [pc, #104]	; (8000868 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000800:	601a      	str	r2, [r3, #0]
		if(ICVals[0]!=0){
 8000802:	4b19      	ldr	r3, [pc, #100]	; (8000868 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000804:	681b      	ldr	r3, [r3, #0]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d012      	beq.n	8000830 <HAL_TIM_IC_CaptureCallback+0x4c>
			ICVals[1]=HAL_TIM_ReadCapturedValue(&htim3, TIM_CHANNEL_2);
 800080a:	2104      	movs	r1, #4
 800080c:	4815      	ldr	r0, [pc, #84]	; (8000864 <HAL_TIM_IC_CaptureCallback+0x80>)
 800080e:	f006 fdc7 	bl	80073a0 <HAL_TIM_ReadCapturedValue>
 8000812:	4602      	mov	r2, r0
 8000814:	4b14      	ldr	r3, [pc, #80]	; (8000868 <HAL_TIM_IC_CaptureCallback+0x84>)
 8000816:	605a      	str	r2, [r3, #4]
			a=100*ICVals[1]/3000;
 8000818:	4b13      	ldr	r3, [pc, #76]	; (8000868 <HAL_TIM_IC_CaptureCallback+0x84>)
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	2264      	movs	r2, #100	; 0x64
 800081e:	fb02 f303 	mul.w	r3, r2, r3
 8000822:	4a12      	ldr	r2, [pc, #72]	; (800086c <HAL_TIM_IC_CaptureCallback+0x88>)
 8000824:	fba2 2303 	umull	r2, r3, r2, r3
 8000828:	099b      	lsrs	r3, r3, #6
 800082a:	b29a      	uxth	r2, r3
 800082c:	4b10      	ldr	r3, [pc, #64]	; (8000870 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800082e:	801a      	strh	r2, [r3, #0]
		}
	if(a<55){
 8000830:	4b0f      	ldr	r3, [pc, #60]	; (8000870 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8000832:	881b      	ldrh	r3, [r3, #0]
 8000834:	2b36      	cmp	r3, #54	; 0x36
 8000836:	d802      	bhi.n	800083e <HAL_TIM_IC_CaptureCallback+0x5a>
		BLDCVars.BLDCduty=0;
 8000838:	4b0e      	ldr	r3, [pc, #56]	; (8000874 <HAL_TIM_IC_CaptureCallback+0x90>)
 800083a:	2200      	movs	r2, #0
 800083c:	605a      	str	r2, [r3, #4]
	}
	if(a>54){
 800083e:	4b0c      	ldr	r3, [pc, #48]	; (8000870 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8000840:	881b      	ldrh	r3, [r3, #0]
 8000842:	2b36      	cmp	r3, #54	; 0x36
 8000844:	d90a      	bls.n	800085c <HAL_TIM_IC_CaptureCallback+0x78>
		BLDCVars.BLDCduty=10*(a-54);
 8000846:	4b0a      	ldr	r3, [pc, #40]	; (8000870 <HAL_TIM_IC_CaptureCallback+0x8c>)
 8000848:	881b      	ldrh	r3, [r3, #0]
 800084a:	f1a3 0236 	sub.w	r2, r3, #54	; 0x36
 800084e:	4613      	mov	r3, r2
 8000850:	009b      	lsls	r3, r3, #2
 8000852:	4413      	add	r3, r2
 8000854:	005b      	lsls	r3, r3, #1
 8000856:	461a      	mov	r2, r3
 8000858:	4b06      	ldr	r3, [pc, #24]	; (8000874 <HAL_TIM_IC_CaptureCallback+0x90>)
 800085a:	605a      	str	r2, [r3, #4]
	}
	}
}
 800085c:	bf00      	nop
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000884 	.word	0x20000884
 8000868:	2000003c 	.word	0x2000003c
 800086c:	057619f1 	.word	0x057619f1
 8000870:	2000002c 	.word	0x2000002c
 8000874:	20000528 	.word	0x20000528

08000878 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800087c:	f001 fcce 	bl	800221c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000880:	f000 f8c2 	bl	8000a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000884:	f000 fe7a 	bl	800157c <MX_GPIO_Init>
  MX_DMA_Init();
 8000888:	f000 fe1e 	bl	80014c8 <MX_DMA_Init>
  MX_ADC1_Init();
 800088c:	f000 f926 	bl	8000adc <MX_ADC1_Init>
  MX_ADC2_Init();
 8000890:	f000 f9b4 	bl	8000bfc <MX_ADC2_Init>
  MX_ADC3_Init();
 8000894:	f000 fa30 	bl	8000cf8 <MX_ADC3_Init>
  MX_COMP1_Init();
 8000898:	f000 faa0 	bl	8000ddc <MX_COMP1_Init>
  MX_COMP2_Init();
 800089c:	f000 face 	bl	8000e3c <MX_COMP2_Init>
  MX_COMP4_Init();
 80008a0:	f000 fafc 	bl	8000e9c <MX_COMP4_Init>
  MX_COMP7_Init();
 80008a4:	f000 fb2a 	bl	8000efc <MX_COMP7_Init>
  MX_I2C1_Init();
 80008a8:	f000 fb58 	bl	8000f5c <MX_I2C1_Init>
  MX_OPAMP1_Init();
 80008ac:	f000 fb94 	bl	8000fd8 <MX_OPAMP1_Init>
  MX_OPAMP2_Init();
 80008b0:	f000 fbb8 	bl	8001024 <MX_OPAMP2_Init>
  MX_OPAMP3_Init();
 80008b4:	f000 fbdc 	bl	8001070 <MX_OPAMP3_Init>
  MX_TIM1_Init();
 80008b8:	f000 fc00 	bl	80010bc <MX_TIM1_Init>
  MX_TIM3_Init();
 80008bc:	f000 fcb8 	bl	8001230 <MX_TIM3_Init>
  MX_TIM4_Init();
 80008c0:	f000 fd3c 	bl	800133c <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80008c4:	f000 fdd0 	bl	8001468 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 80008c8:	2100      	movs	r1, #0
 80008ca:	483d      	ldr	r0, [pc, #244]	; (80009c0 <main+0x148>)
 80008cc:	f006 f9c8 	bl	8006c60 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 80008d0:	2104      	movs	r1, #4
 80008d2:	483b      	ldr	r0, [pc, #236]	; (80009c0 <main+0x148>)
 80008d4:	f006 f9c4 	bl	8006c60 <HAL_TIM_IC_Start_IT>
  //Place to mess about with PWM in


  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80008d8:	2100      	movs	r1, #0
 80008da:	483a      	ldr	r0, [pc, #232]	; (80009c4 <main+0x14c>)
 80008dc:	f002 fb26 	bl	8002f2c <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 80008e0:	2100      	movs	r1, #0
 80008e2:	4839      	ldr	r0, [pc, #228]	; (80009c8 <main+0x150>)
 80008e4:	f002 fb22 	bl	8002f2c <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 80008e8:	2100      	movs	r1, #0
 80008ea:	4838      	ldr	r0, [pc, #224]	; (80009cc <main+0x154>)
 80008ec:	f002 fb1e 	bl	8002f2c <HAL_ADCEx_Calibration_Start>
  HAL_Delay(50);
 80008f0:	2032      	movs	r0, #50	; 0x32
 80008f2:	f001 fcc9 	bl	8002288 <HAL_Delay>
  HAL_OPAMP_Init(&hopamp1);
*/



  HAL_Delay(50);
 80008f6:	2032      	movs	r0, #50	; 0x32
 80008f8:	f001 fcc6 	bl	8002288 <HAL_Delay>
HAL_OPAMP_Start(&hopamp1);
 80008fc:	4834      	ldr	r0, [pc, #208]	; (80009d0 <main+0x158>)
 80008fe:	f004 f80d 	bl	800491c <HAL_OPAMP_Start>
HAL_OPAMP_Start(&hopamp2);
 8000902:	4834      	ldr	r0, [pc, #208]	; (80009d4 <main+0x15c>)
 8000904:	f004 f80a 	bl	800491c <HAL_OPAMP_Start>
HAL_OPAMP_Start(&hopamp3);
 8000908:	4833      	ldr	r0, [pc, #204]	; (80009d8 <main+0x160>)
 800090a:	f004 f807 	bl	800491c <HAL_OPAMP_Start>

BLDCInit();
 800090e:	f7ff fc5f 	bl	80001d0 <BLDCInit>

HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000912:	2100      	movs	r1, #0
 8000914:	4831      	ldr	r0, [pc, #196]	; (80009dc <main+0x164>)
 8000916:	f006 f915 	bl	8006b44 <HAL_TIM_PWM_Start>
HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800091a:	2100      	movs	r1, #0
 800091c:	482f      	ldr	r0, [pc, #188]	; (80009dc <main+0x164>)
 800091e:	f007 fb51 	bl	8007fc4 <HAL_TIMEx_PWMN_Start>
HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000922:	2104      	movs	r1, #4
 8000924:	482d      	ldr	r0, [pc, #180]	; (80009dc <main+0x164>)
 8000926:	f006 f90d 	bl	8006b44 <HAL_TIM_PWM_Start>
HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800092a:	2104      	movs	r1, #4
 800092c:	482b      	ldr	r0, [pc, #172]	; (80009dc <main+0x164>)
 800092e:	f007 fb49 	bl	8007fc4 <HAL_TIMEx_PWMN_Start>
HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000932:	2108      	movs	r1, #8
 8000934:	4829      	ldr	r0, [pc, #164]	; (80009dc <main+0x164>)
 8000936:	f006 f905 	bl	8006b44 <HAL_TIM_PWM_Start>
HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800093a:	2108      	movs	r1, #8
 800093c:	4827      	ldr	r0, [pc, #156]	; (80009dc <main+0x164>)
 800093e:	f007 fb41 	bl	8007fc4 <HAL_TIMEx_PWMN_Start>

HAL_COMP_Start(&hcomp1);
 8000942:	4827      	ldr	r0, [pc, #156]	; (80009e0 <main+0x168>)
 8000944:	f003 f906 	bl	8003b54 <HAL_COMP_Start>
HAL_COMP_Start(&hcomp2);
 8000948:	4826      	ldr	r0, [pc, #152]	; (80009e4 <main+0x16c>)
 800094a:	f003 f903 	bl	8003b54 <HAL_COMP_Start>
HAL_COMP_Start(&hcomp4);
 800094e:	4826      	ldr	r0, [pc, #152]	; (80009e8 <main+0x170>)
 8000950:	f003 f900 	bl	8003b54 <HAL_COMP_Start>
HAL_COMP_Start(&hcomp7);
 8000954:	4825      	ldr	r0, [pc, #148]	; (80009ec <main+0x174>)
 8000956:	f003 f8fd 	bl	8003b54 <HAL_COMP_Start>
HAL_Delay(1000);
 800095a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800095e:	f001 fc93 	bl	8002288 <HAL_Delay>
__HAL_TIM_MOE_ENABLE(&htim1); // initialising the comparators triggers the break state
 8000962:	4b1e      	ldr	r3, [pc, #120]	; (80009dc <main+0x164>)
 8000964:	681b      	ldr	r3, [r3, #0]
 8000966:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000968:	4b1c      	ldr	r3, [pc, #112]	; (80009dc <main+0x164>)
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000970:	645a      	str	r2, [r3, #68]	; 0x44

BLDCVars.BLDCduty=70;
 8000972:	4b1f      	ldr	r3, [pc, #124]	; (80009f0 <main+0x178>)
 8000974:	2246      	movs	r2, #70	; 0x46
 8000976:	605a      	str	r2, [r3, #4]

HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&measurement_buffers.RawADC[0][0], 3);
 8000978:	2203      	movs	r2, #3
 800097a:	491e      	ldr	r1, [pc, #120]	; (80009f4 <main+0x17c>)
 800097c:	4811      	ldr	r0, [pc, #68]	; (80009c4 <main+0x14c>)
 800097e:	f001 fead 	bl	80026dc <HAL_ADC_Start_DMA>
HAL_ADC_Start_DMA(&hadc2, (uint32_t*)&measurement_buffers.RawADC[1][0], 3);
 8000982:	2203      	movs	r2, #3
 8000984:	491c      	ldr	r1, [pc, #112]	; (80009f8 <main+0x180>)
 8000986:	4810      	ldr	r0, [pc, #64]	; (80009c8 <main+0x150>)
 8000988:	f001 fea8 	bl	80026dc <HAL_ADC_Start_DMA>
HAL_ADC_Start_DMA(&hadc3, (uint32_t*)&measurement_buffers.RawADC[2][0], 1);
 800098c:	2201      	movs	r2, #1
 800098e:	491b      	ldr	r1, [pc, #108]	; (80009fc <main+0x184>)
 8000990:	480e      	ldr	r0, [pc, #56]	; (80009cc <main+0x154>)
 8000992:	f001 fea3 	bl	80026dc <HAL_ADC_Start_DMA>

	//Add a little area in which I can mess about without the RTOS
while(1){
	//BLDCCommuteHall(); //This has been moved to the DMA1 channel one IRQ, which triggers after every ADC measurement, on every PWM pulse.
if(	BLDCVars.BLDCduty<700){
 8000996:	4b16      	ldr	r3, [pc, #88]	; (80009f0 <main+0x178>)
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800099e:	dafa      	bge.n	8000996 <main+0x11e>
	BLDCVars.BLDCduty= 	BLDCVars.BLDCduty+10;
 80009a0:	4b13      	ldr	r3, [pc, #76]	; (80009f0 <main+0x178>)
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	330a      	adds	r3, #10
 80009a6:	4a12      	ldr	r2, [pc, #72]	; (80009f0 <main+0x178>)
 80009a8:	6053      	str	r3, [r2, #4]
	HAL_Delay(100);
 80009aa:	2064      	movs	r0, #100	; 0x64
 80009ac:	f001 fc6c 	bl	8002288 <HAL_Delay>
	HAL_UART_Transmit(&huart3, "HelloWorld\r", 12, 10);
 80009b0:	230a      	movs	r3, #10
 80009b2:	220c      	movs	r2, #12
 80009b4:	4912      	ldr	r1, [pc, #72]	; (8000a00 <main+0x188>)
 80009b6:	4813      	ldr	r0, [pc, #76]	; (8000a04 <main+0x18c>)
 80009b8:	f007 fcc3 	bl	8008342 <HAL_UART_Transmit>
if(	BLDCVars.BLDCduty<700){
 80009bc:	e7eb      	b.n	8000996 <main+0x11e>
 80009be:	bf00      	nop
 80009c0:	20000884 	.word	0x20000884
 80009c4:	20000928 	.word	0x20000928
 80009c8:	200006b8 	.word	0x200006b8
 80009cc:	20000978 	.word	0x20000978
 80009d0:	200008c4 	.word	0x200008c4
 80009d4:	20000580 	.word	0x20000580
 80009d8:	20000820 	.word	0x20000820
 80009dc:	20000a44 	.word	0x20000a44
 80009e0:	20000854 	.word	0x20000854
 80009e4:	20000acc 	.word	0x20000acc
 80009e8:	200008f8 	.word	0x200008f8
 80009ec:	200009c8 	.word	0x200009c8
 80009f0:	20000528 	.word	0x20000528
 80009f4:	200004d4 	.word	0x200004d4
 80009f8:	200004e0 	.word	0x200004e0
 80009fc:	200004ec 	.word	0x200004ec
 8000a00:	0800b1c4 	.word	0x0800b1c4
 8000a04:	20000638 	.word	0x20000638

08000a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b09e      	sub	sp, #120	; 0x78
 8000a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a0e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000a12:	2228      	movs	r2, #40	; 0x28
 8000a14:	2100      	movs	r1, #0
 8000a16:	4618      	mov	r0, r3
 8000a18:	f00a fba4 	bl	800b164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a1c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000a20:	2200      	movs	r2, #0
 8000a22:	601a      	str	r2, [r3, #0]
 8000a24:	605a      	str	r2, [r3, #4]
 8000a26:	609a      	str	r2, [r3, #8]
 8000a28:	60da      	str	r2, [r3, #12]
 8000a2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a2c:	463b      	mov	r3, r7
 8000a2e:	223c      	movs	r2, #60	; 0x3c
 8000a30:	2100      	movs	r1, #0
 8000a32:	4618      	mov	r0, r3
 8000a34:	f00a fb96 	bl	800b164 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000a38:	2303      	movs	r3, #3
 8000a3a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000a3c:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000a40:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000a42:	2300      	movs	r3, #0
 8000a44:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a46:	2301      	movs	r3, #1
 8000a48:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000a4a:	2310      	movs	r3, #16
 8000a4c:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000a4e:	2302      	movs	r3, #2
 8000a50:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000a52:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a56:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000a58:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000a5c:	677b      	str	r3, [r7, #116]	; 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a5e:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000a62:	4618      	mov	r0, r3
 8000a64:	f004 fccc 	bl	8005400 <HAL_RCC_OscConfig>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8000a6e:	f000 fdc7 	bl	8001600 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a72:	230f      	movs	r3, #15
 8000a74:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a76:	2302      	movs	r3, #2
 8000a78:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a84:	2300      	movs	r3, #0
 8000a86:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a88:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000a8c:	2102      	movs	r1, #2
 8000a8e:	4618      	mov	r0, r3
 8000a90:	f005 fbbe 	bl	8006210 <HAL_RCC_ClockConfig>
 8000a94:	4603      	mov	r3, r0
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d001      	beq.n	8000a9e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000a9a:	f000 fdb1 	bl	8001600 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART3
 8000a9e:	4b0e      	ldr	r3, [pc, #56]	; (8000ad8 <SystemClock_Config+0xd0>)
 8000aa0:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_TIM1
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC34;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000aa6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000aaa:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInit.Adc34ClockSelection = RCC_ADC34PLLCLK_DIV1;
 8000aac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab0:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 8000aba:	2300      	movs	r3, #0
 8000abc:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000abe:	463b      	mov	r3, r7
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f005 fe0d 	bl	80066e0 <HAL_RCCEx_PeriphCLKConfig>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000acc:	f000 fd98 	bl	8001600 <Error_Handler>
  }
}
 8000ad0:	bf00      	nop
 8000ad2:	3778      	adds	r7, #120	; 0x78
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	000211a4 	.word	0x000211a4

08000adc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08a      	sub	sp, #40	; 0x28
 8000ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000ae2:	f107 031c 	add.w	r3, r7, #28
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	601a      	str	r2, [r3, #0]
 8000aea:	605a      	str	r2, [r3, #4]
 8000aec:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000aee:	1d3b      	adds	r3, r7, #4
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
 8000afc:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000afe:	4b3e      	ldr	r3, [pc, #248]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b00:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000b04:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000b06:	4b3c      	ldr	r3, [pc, #240]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000b12:	4b39      	ldr	r3, [pc, #228]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b14:	2201      	movs	r2, #1
 8000b16:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000b18:	4b37      	ldr	r3, [pc, #220]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000b1e:	4b36      	ldr	r3, [pc, #216]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b20:	2200      	movs	r2, #0
 8000b22:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000b26:	4b34      	ldr	r3, [pc, #208]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b28:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000b2c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000b2e:	4b32      	ldr	r3, [pc, #200]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b30:	f44f 7210 	mov.w	r2, #576	; 0x240
 8000b34:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000b36:	4b30      	ldr	r3, [pc, #192]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b38:	2200      	movs	r2, #0
 8000b3a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000b3c:	4b2e      	ldr	r3, [pc, #184]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b3e:	2203      	movs	r2, #3
 8000b40:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000b42:	4b2d      	ldr	r3, [pc, #180]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000b4a:	4b2b      	ldr	r3, [pc, #172]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b4c:	2204      	movs	r2, #4
 8000b4e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000b50:	4b29      	ldr	r3, [pc, #164]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000b56:	4b28      	ldr	r3, [pc, #160]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000b5c:	4826      	ldr	r0, [pc, #152]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b5e:	f001 fbdd 	bl	800231c <HAL_ADC_Init>
 8000b62:	4603      	mov	r3, r0
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d001      	beq.n	8000b6c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000b68:	f000 fd4a 	bl	8001600 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000b70:	f107 031c 	add.w	r3, r7, #28
 8000b74:	4619      	mov	r1, r3
 8000b76:	4820      	ldr	r0, [pc, #128]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000b78:	f002 fd56 	bl	8003628 <HAL_ADCEx_MultiModeConfigChannel>
 8000b7c:	4603      	mov	r3, r0
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d001      	beq.n	8000b86 <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000b82:	f000 fd3d 	bl	8001600 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000b86:	2303      	movs	r3, #3
 8000b88:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000b8a:	2301      	movs	r3, #1
 8000b8c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000b92:	2305      	movs	r3, #5
 8000b94:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000b96:	2300      	movs	r3, #0
 8000b98:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000b9e:	1d3b      	adds	r3, r7, #4
 8000ba0:	4619      	mov	r1, r3
 8000ba2:	4815      	ldr	r0, [pc, #84]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000ba4:	f002 fa54 	bl	8003050 <HAL_ADC_ConfigChannel>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <MX_ADC1_Init+0xd6>
  {
    Error_Handler();
 8000bae:	f000 fd27 	bl	8001600 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000bb6:	2302      	movs	r3, #2
 8000bb8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bba:	1d3b      	adds	r3, r7, #4
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	480e      	ldr	r0, [pc, #56]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000bc0:	f002 fa46 	bl	8003050 <HAL_ADC_ConfigChannel>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_ADC1_Init+0xf2>
  {
    Error_Handler();
 8000bca:	f000 fd19 	bl	8001600 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000bce:	2304      	movs	r3, #4
 8000bd0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000bd2:	2303      	movs	r3, #3
 8000bd4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000bda:	1d3b      	adds	r3, r7, #4
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4806      	ldr	r0, [pc, #24]	; (8000bf8 <MX_ADC1_Init+0x11c>)
 8000be0:	f002 fa36 	bl	8003050 <HAL_ADC_ConfigChannel>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 8000bea:	f000 fd09 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	3728      	adds	r7, #40	; 0x28
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	20000928 	.word	0x20000928

08000bfc <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c02:	463b      	mov	r3, r7
 8000c04:	2200      	movs	r2, #0
 8000c06:	601a      	str	r2, [r3, #0]
 8000c08:	605a      	str	r2, [r3, #4]
 8000c0a:	609a      	str	r2, [r3, #8]
 8000c0c:	60da      	str	r2, [r3, #12]
 8000c0e:	611a      	str	r2, [r3, #16]
 8000c10:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000c12:	4b37      	ldr	r3, [pc, #220]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c14:	4a37      	ldr	r2, [pc, #220]	; (8000cf4 <MX_ADC2_Init+0xf8>)
 8000c16:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c18:	4b35      	ldr	r3, [pc, #212]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000c1e:	4b34      	ldr	r3, [pc, #208]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000c24:	4b32      	ldr	r3, [pc, #200]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c26:	2201      	movs	r2, #1
 8000c28:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000c2a:	4b31      	ldr	r3, [pc, #196]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	765a      	strb	r2, [r3, #25]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000c30:	4b2f      	ldr	r3, [pc, #188]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000c38:	4b2d      	ldr	r3, [pc, #180]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c3a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000c3e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000c40:	4b2b      	ldr	r3, [pc, #172]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c42:	f44f 7210 	mov.w	r2, #576	; 0x240
 8000c46:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c48:	4b29      	ldr	r3, [pc, #164]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 3;
 8000c4e:	4b28      	ldr	r3, [pc, #160]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c50:	2203      	movs	r2, #3
 8000c52:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8000c54:	4b26      	ldr	r3, [pc, #152]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c56:	2201      	movs	r2, #1
 8000c58:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000c5c:	4b24      	ldr	r3, [pc, #144]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c5e:	2208      	movs	r2, #8
 8000c60:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000c62:	4b23      	ldr	r3, [pc, #140]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	761a      	strb	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c68:	4b21      	ldr	r3, [pc, #132]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000c6e:	4820      	ldr	r0, [pc, #128]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c70:	f001 fb54 	bl	800231c <HAL_ADC_Init>
 8000c74:	4603      	mov	r3, r0
 8000c76:	2b00      	cmp	r3, #0
 8000c78:	d001      	beq.n	8000c7e <MX_ADC2_Init+0x82>
  {
    Error_Handler();
 8000c7a:	f000 fcc1 	bl	8001600 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000c7e:	2303      	movs	r3, #3
 8000c80:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000c82:	2301      	movs	r3, #1
 8000c84:	607b      	str	r3, [r7, #4]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000c8a:	2305      	movs	r3, #5
 8000c8c:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000c96:	463b      	mov	r3, r7
 8000c98:	4619      	mov	r1, r3
 8000c9a:	4815      	ldr	r0, [pc, #84]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000c9c:	f002 f9d8 	bl	8003050 <HAL_ADC_ConfigChannel>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <MX_ADC2_Init+0xae>
  {
    Error_Handler();
 8000ca6:	f000 fcab 	bl	8001600 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000caa:	2301      	movs	r3, #1
 8000cac:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000cae:	2302      	movs	r3, #2
 8000cb0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES_5;
 8000cb2:	2302      	movs	r3, #2
 8000cb4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000cb6:	463b      	mov	r3, r7
 8000cb8:	4619      	mov	r1, r3
 8000cba:	480d      	ldr	r0, [pc, #52]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000cbc:	f002 f9c8 	bl	8003050 <HAL_ADC_ConfigChannel>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_ADC2_Init+0xce>
  {
    Error_Handler();
 8000cc6:	f000 fc9b 	bl	8001600 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000cca:	2302      	movs	r3, #2
 8000ccc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000cd2:	463b      	mov	r3, r7
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	4806      	ldr	r0, [pc, #24]	; (8000cf0 <MX_ADC2_Init+0xf4>)
 8000cd8:	f002 f9ba 	bl	8003050 <HAL_ADC_ConfigChannel>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d001      	beq.n	8000ce6 <MX_ADC2_Init+0xea>
  {
    Error_Handler();
 8000ce2:	f000 fc8d 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000ce6:	bf00      	nop
 8000ce8:	3718      	adds	r7, #24
 8000cea:	46bd      	mov	sp, r7
 8000cec:	bd80      	pop	{r7, pc}
 8000cee:	bf00      	nop
 8000cf0:	200006b8 	.word	0x200006b8
 8000cf4:	50000100 	.word	0x50000100

08000cf8 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b08a      	sub	sp, #40	; 0x28
 8000cfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000cfe:	f107 031c 	add.w	r3, r7, #28
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]
 8000d08:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	601a      	str	r2, [r3, #0]
 8000d10:	605a      	str	r2, [r3, #4]
 8000d12:	609a      	str	r2, [r3, #8]
 8000d14:	60da      	str	r2, [r3, #12]
 8000d16:	611a      	str	r2, [r3, #16]
 8000d18:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config
  */
  hadc3.Instance = ADC3;
 8000d1a:	4b2e      	ldr	r3, [pc, #184]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d1c:	4a2e      	ldr	r2, [pc, #184]	; (8000dd8 <MX_ADC3_Init+0xe0>)
 8000d1e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000d20:	4b2c      	ldr	r3, [pc, #176]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000d26:	4b2b      	ldr	r3, [pc, #172]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000d2c:	4b29      	ldr	r3, [pc, #164]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000d32:	4b28      	ldr	r3, [pc, #160]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	765a      	strb	r2, [r3, #25]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8000d38:	4b26      	ldr	r3, [pc, #152]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 8000d40:	4b24      	ldr	r3, [pc, #144]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000d46:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_TRGO;
 8000d48:	4b22      	ldr	r3, [pc, #136]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d4a:	f44f 7210 	mov.w	r2, #576	; 0x240
 8000d4e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d50:	4b20      	ldr	r3, [pc, #128]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000d56:	4b1f      	ldr	r3, [pc, #124]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d58:	2201      	movs	r2, #1
 8000d5a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8000d5c:	4b1d      	ldr	r3, [pc, #116]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d5e:	2201      	movs	r2, #1
 8000d60:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000d64:	4b1b      	ldr	r3, [pc, #108]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d66:	2208      	movs	r2, #8
 8000d68:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8000d6a:	4b1a      	ldr	r3, [pc, #104]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	761a      	strb	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000d70:	4b18      	ldr	r3, [pc, #96]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000d76:	4817      	ldr	r0, [pc, #92]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d78:	f001 fad0 	bl	800231c <HAL_ADC_Init>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <MX_ADC3_Init+0x8e>
  {
    Error_Handler();
 8000d82:	f000 fc3d 	bl	8001600 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8000d8a:	f107 031c 	add.w	r3, r7, #28
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4810      	ldr	r0, [pc, #64]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000d92:	f002 fc49 	bl	8003628 <HAL_ADCEx_MultiModeConfigChannel>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d001      	beq.n	8000da0 <MX_ADC3_Init+0xa8>
  {
    Error_Handler();
 8000d9c:	f000 fc30 	bl	8001600 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000da0:	2301      	movs	r3, #1
 8000da2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000da4:	2301      	movs	r3, #1
 8000da6:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000da8:	2300      	movs	r3, #0
 8000daa:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_61CYCLES_5;
 8000dac:	2305      	movs	r3, #5
 8000dae:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000db0:	2300      	movs	r3, #0
 8000db2:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000db4:	2300      	movs	r3, #0
 8000db6:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000db8:	1d3b      	adds	r3, r7, #4
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4805      	ldr	r0, [pc, #20]	; (8000dd4 <MX_ADC3_Init+0xdc>)
 8000dbe:	f002 f947 	bl	8003050 <HAL_ADC_ConfigChannel>
 8000dc2:	4603      	mov	r3, r0
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d001      	beq.n	8000dcc <MX_ADC3_Init+0xd4>
  {
    Error_Handler();
 8000dc8:	f000 fc1a 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000dcc:	bf00      	nop
 8000dce:	3728      	adds	r7, #40	; 0x28
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	20000978 	.word	0x20000978
 8000dd8:	50000400 	.word	0x50000400

08000ddc <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 8000de0:	4b14      	ldr	r3, [pc, #80]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000de2:	4a15      	ldr	r2, [pc, #84]	; (8000e38 <MX_COMP1_Init+0x5c>)
 8000de4:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InvertingInput = COMP_INVERTINGINPUT_1_4VREFINT;
 8000de6:	4b13      	ldr	r3, [pc, #76]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000de8:	2200      	movs	r2, #0
 8000dea:	605a      	str	r2, [r3, #4]
  hcomp1.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000dec:	4b11      	ldr	r3, [pc, #68]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Output = COMP_OUTPUT_TIM1BKIN2;
 8000df2:	4b10      	ldr	r3, [pc, #64]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000df4:	f640 027f 	movw	r2, #2175	; 0x87f
 8000df8:	60da      	str	r2, [r3, #12]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	611a      	str	r2, [r3, #16]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000e00:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	615a      	str	r2, [r3, #20]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 8000e06:	4b0b      	ldr	r3, [pc, #44]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	619a      	str	r2, [r3, #24]
  hcomp1.Init.Mode = COMP_MODE_HIGHSPEED;
 8000e0c:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000e12:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	621a      	str	r2, [r3, #32]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000e18:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 8000e1e:	4805      	ldr	r0, [pc, #20]	; (8000e34 <MX_COMP1_Init+0x58>)
 8000e20:	f002 fe18 	bl	8003a54 <HAL_COMP_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_COMP1_Init+0x52>
  {
    Error_Handler();
 8000e2a:	f000 fbe9 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20000854 	.word	0x20000854
 8000e38:	4001001c 	.word	0x4001001c

08000e3c <MX_COMP2_Init>:
  * @brief COMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP2_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP2_Init 0 */

  /* USER CODE BEGIN COMP2_Init 1 */

  /* USER CODE END COMP2_Init 1 */
  hcomp2.Instance = COMP2;
 8000e40:	4b14      	ldr	r3, [pc, #80]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e42:	4a15      	ldr	r2, [pc, #84]	; (8000e98 <MX_COMP2_Init+0x5c>)
 8000e44:	601a      	str	r2, [r3, #0]
  hcomp2.Init.InvertingInput = COMP_INVERTINGINPUT_1_4VREFINT;
 8000e46:	4b13      	ldr	r3, [pc, #76]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	605a      	str	r2, [r3, #4]
  hcomp2.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000e4c:	4b11      	ldr	r3, [pc, #68]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	609a      	str	r2, [r3, #8]
  hcomp2.Init.Output = COMP_OUTPUT_TIM1BKIN2;
 8000e52:	4b10      	ldr	r3, [pc, #64]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e54:	f640 027f 	movw	r2, #2175	; 0x87f
 8000e58:	60da      	str	r2, [r3, #12]
  hcomp2.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000e5a:	4b0e      	ldr	r3, [pc, #56]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	611a      	str	r2, [r3, #16]
  hcomp2.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000e60:	4b0c      	ldr	r3, [pc, #48]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	615a      	str	r2, [r3, #20]
  hcomp2.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 8000e66:	4b0b      	ldr	r3, [pc, #44]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e68:	2200      	movs	r2, #0
 8000e6a:	619a      	str	r2, [r3, #24]
  hcomp2.Init.Mode = COMP_MODE_HIGHSPEED;
 8000e6c:	4b09      	ldr	r3, [pc, #36]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	61da      	str	r2, [r3, #28]
  hcomp2.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000e72:	4b08      	ldr	r3, [pc, #32]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	621a      	str	r2, [r3, #32]
  hcomp2.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000e78:	4b06      	ldr	r3, [pc, #24]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp2) != HAL_OK)
 8000e7e:	4805      	ldr	r0, [pc, #20]	; (8000e94 <MX_COMP2_Init+0x58>)
 8000e80:	f002 fde8 	bl	8003a54 <HAL_COMP_Init>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MX_COMP2_Init+0x52>
  {
    Error_Handler();
 8000e8a:	f000 fbb9 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN COMP2_Init 2 */

  /* USER CODE END COMP2_Init 2 */

}
 8000e8e:	bf00      	nop
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	20000acc 	.word	0x20000acc
 8000e98:	40010020 	.word	0x40010020

08000e9c <MX_COMP4_Init>:
  * @brief COMP4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP4_Init(void)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	af00      	add	r7, sp, #0
  /* USER CODE END COMP4_Init 0 */

  /* USER CODE BEGIN COMP4_Init 1 */

  /* USER CODE END COMP4_Init 1 */
  hcomp4.Instance = COMP4;
 8000ea0:	4b14      	ldr	r3, [pc, #80]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000ea2:	4a15      	ldr	r2, [pc, #84]	; (8000ef8 <MX_COMP4_Init+0x5c>)
 8000ea4:	601a      	str	r2, [r3, #0]
  hcomp4.Init.InvertingInput = COMP_INVERTINGINPUT_1_4VREFINT;
 8000ea6:	4b13      	ldr	r3, [pc, #76]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	605a      	str	r2, [r3, #4]
  hcomp4.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000eac:	4b11      	ldr	r3, [pc, #68]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	609a      	str	r2, [r3, #8]
  hcomp4.Init.Output = COMP_OUTPUT_TIM1BKIN2;
 8000eb2:	4b10      	ldr	r3, [pc, #64]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000eb4:	f640 027f 	movw	r2, #2175	; 0x87f
 8000eb8:	60da      	str	r2, [r3, #12]
  hcomp4.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000eba:	4b0e      	ldr	r3, [pc, #56]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	611a      	str	r2, [r3, #16]
  hcomp4.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000ec0:	4b0c      	ldr	r3, [pc, #48]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	615a      	str	r2, [r3, #20]
  hcomp4.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 8000ec6:	4b0b      	ldr	r3, [pc, #44]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	619a      	str	r2, [r3, #24]
  hcomp4.Init.Mode = COMP_MODE_HIGHSPEED;
 8000ecc:	4b09      	ldr	r3, [pc, #36]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	61da      	str	r2, [r3, #28]
  hcomp4.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000ed2:	4b08      	ldr	r3, [pc, #32]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	621a      	str	r2, [r3, #32]
  hcomp4.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000ed8:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp4) != HAL_OK)
 8000ede:	4805      	ldr	r0, [pc, #20]	; (8000ef4 <MX_COMP4_Init+0x58>)
 8000ee0:	f002 fdb8 	bl	8003a54 <HAL_COMP_Init>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <MX_COMP4_Init+0x52>
  {
    Error_Handler();
 8000eea:	f000 fb89 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN COMP4_Init 2 */

  /* USER CODE END COMP4_Init 2 */

}
 8000eee:	bf00      	nop
 8000ef0:	bd80      	pop	{r7, pc}
 8000ef2:	bf00      	nop
 8000ef4:	200008f8 	.word	0x200008f8
 8000ef8:	40010028 	.word	0x40010028

08000efc <MX_COMP7_Init>:
  * @brief COMP7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP7_Init(void)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE END COMP7_Init 0 */

  /* USER CODE BEGIN COMP7_Init 1 */

  /* USER CODE END COMP7_Init 1 */
  hcomp7.Instance = COMP7;
 8000f00:	4b14      	ldr	r3, [pc, #80]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f02:	4a15      	ldr	r2, [pc, #84]	; (8000f58 <MX_COMP7_Init+0x5c>)
 8000f04:	601a      	str	r2, [r3, #0]
  hcomp7.Init.InvertingInput = COMP_INVERTINGINPUT_3_4VREFINT;
 8000f06:	4b13      	ldr	r3, [pc, #76]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f08:	2220      	movs	r2, #32
 8000f0a:	605a      	str	r2, [r3, #4]
  hcomp7.Init.NonInvertingInput = COMP_NONINVERTINGINPUT_IO1;
 8000f0c:	4b11      	ldr	r3, [pc, #68]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
  hcomp7.Init.Output = COMP_OUTPUT_TIM1BKIN2;
 8000f12:	4b10      	ldr	r3, [pc, #64]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f14:	f640 027f 	movw	r2, #2175	; 0x87f
 8000f18:	60da      	str	r2, [r3, #12]
  hcomp7.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000f1a:	4b0e      	ldr	r3, [pc, #56]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  hcomp7.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8000f20:	4b0c      	ldr	r3, [pc, #48]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	615a      	str	r2, [r3, #20]
  hcomp7.Init.BlankingSrce = COMP_BLANKINGSRCE_NONE;
 8000f26:	4b0b      	ldr	r3, [pc, #44]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]
  hcomp7.Init.Mode = COMP_MODE_HIGHSPEED;
 8000f2c:	4b09      	ldr	r3, [pc, #36]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	61da      	str	r2, [r3, #28]
  hcomp7.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000f32:	4b08      	ldr	r3, [pc, #32]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	621a      	str	r2, [r3, #32]
  hcomp7.Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8000f38:	4b06      	ldr	r3, [pc, #24]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp7) != HAL_OK)
 8000f3e:	4805      	ldr	r0, [pc, #20]	; (8000f54 <MX_COMP7_Init+0x58>)
 8000f40:	f002 fd88 	bl	8003a54 <HAL_COMP_Init>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_COMP7_Init+0x52>
  {
    Error_Handler();
 8000f4a:	f000 fb59 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN COMP7_Init 2 */

  /* USER CODE END COMP7_Init 2 */

}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	200009c8 	.word	0x200009c8
 8000f58:	40010034 	.word	0x40010034

08000f5c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f60:	4b1b      	ldr	r3, [pc, #108]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f62:	4a1c      	ldr	r2, [pc, #112]	; (8000fd4 <MX_I2C1_Init+0x78>)
 8000f64:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x0000020B;
 8000f66:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f68:	f240 220b 	movw	r2, #523	; 0x20b
 8000f6c:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000f6e:	4b18      	ldr	r3, [pc, #96]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f70:	2200      	movs	r2, #0
 8000f72:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f74:	4b16      	ldr	r3, [pc, #88]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f76:	2201      	movs	r2, #1
 8000f78:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f7a:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000f80:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f86:	4b12      	ldr	r3, [pc, #72]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f8c:	4b10      	ldr	r3, [pc, #64]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f92:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f98:	480d      	ldr	r0, [pc, #52]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000f9a:	f003 faf3 	bl	8004584 <HAL_I2C_Init>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d001      	beq.n	8000fa8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000fa4:	f000 fb2c 	bl	8001600 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4809      	ldr	r0, [pc, #36]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000fac:	f003 fb79 	bl	80046a2 <HAL_I2CEx_ConfigAnalogFilter>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d001      	beq.n	8000fba <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8000fb6:	f000 fb23 	bl	8001600 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4804      	ldr	r0, [pc, #16]	; (8000fd0 <MX_I2C1_Init+0x74>)
 8000fbe:	f003 fbbb 	bl	8004738 <HAL_I2CEx_ConfigDigitalFilter>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8000fc8:	f000 fb1a 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000fcc:	bf00      	nop
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	2000074c 	.word	0x2000074c
 8000fd4:	40005400 	.word	0x40005400

08000fd8 <MX_OPAMP1_Init>:
  * @brief OPAMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP1_Init(void)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP1_Init 0 */

  /* USER CODE BEGIN OPAMP1_Init 1 */

  /* USER CODE END OPAMP1_Init 1 */
  hopamp1.Instance = OPAMP1;
 8000fdc:	4b0f      	ldr	r3, [pc, #60]	; (800101c <MX_OPAMP1_Init+0x44>)
 8000fde:	4a10      	ldr	r2, [pc, #64]	; (8001020 <MX_OPAMP1_Init+0x48>)
 8000fe0:	601a      	str	r2, [r3, #0]
  hopamp1.Init.Mode = OPAMP_PGA_MODE;
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <MX_OPAMP1_Init+0x44>)
 8000fe4:	2240      	movs	r2, #64	; 0x40
 8000fe6:	605a      	str	r2, [r3, #4]
  hopamp1.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8000fe8:	4b0c      	ldr	r3, [pc, #48]	; (800101c <MX_OPAMP1_Init+0x44>)
 8000fea:	220c      	movs	r2, #12
 8000fec:	60da      	str	r2, [r3, #12]
  hopamp1.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8000fee:	4b0b      	ldr	r3, [pc, #44]	; (800101c <MX_OPAMP1_Init+0x44>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	611a      	str	r2, [r3, #16]
  hopamp1.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8000ff4:	4b09      	ldr	r3, [pc, #36]	; (800101c <MX_OPAMP1_Init+0x44>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	61da      	str	r2, [r3, #28]
  hopamp1.Init.PgaGain = OPAMP_PGA_GAIN_16;
 8000ffa:	4b08      	ldr	r3, [pc, #32]	; (800101c <MX_OPAMP1_Init+0x44>)
 8000ffc:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8001000:	621a      	str	r2, [r3, #32]
  hopamp1.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8001002:	4b06      	ldr	r3, [pc, #24]	; (800101c <MX_OPAMP1_Init+0x44>)
 8001004:	2200      	movs	r2, #0
 8001006:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp1) != HAL_OK)
 8001008:	4804      	ldr	r0, [pc, #16]	; (800101c <MX_OPAMP1_Init+0x44>)
 800100a:	f003 fbe1 	bl	80047d0 <HAL_OPAMP_Init>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_OPAMP1_Init+0x40>
  {
    Error_Handler();
 8001014:	f000 faf4 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP1_Init 2 */

  /* USER CODE END OPAMP1_Init 2 */

}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}
 800101c:	200008c4 	.word	0x200008c4
 8001020:	40010038 	.word	0x40010038

08001024 <MX_OPAMP2_Init>:
  * @brief OPAMP2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP2_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP2_Init 0 */

  /* USER CODE BEGIN OPAMP2_Init 1 */

  /* USER CODE END OPAMP2_Init 1 */
  hopamp2.Instance = OPAMP2;
 8001028:	4b0f      	ldr	r3, [pc, #60]	; (8001068 <MX_OPAMP2_Init+0x44>)
 800102a:	4a10      	ldr	r2, [pc, #64]	; (800106c <MX_OPAMP2_Init+0x48>)
 800102c:	601a      	str	r2, [r3, #0]
  hopamp2.Init.Mode = OPAMP_PGA_MODE;
 800102e:	4b0e      	ldr	r3, [pc, #56]	; (8001068 <MX_OPAMP2_Init+0x44>)
 8001030:	2240      	movs	r2, #64	; 0x40
 8001032:	605a      	str	r2, [r3, #4]
  hopamp2.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001034:	4b0c      	ldr	r3, [pc, #48]	; (8001068 <MX_OPAMP2_Init+0x44>)
 8001036:	220c      	movs	r2, #12
 8001038:	60da      	str	r2, [r3, #12]
  hopamp2.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800103a:	4b0b      	ldr	r3, [pc, #44]	; (8001068 <MX_OPAMP2_Init+0x44>)
 800103c:	2200      	movs	r2, #0
 800103e:	611a      	str	r2, [r3, #16]
  hopamp2.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 8001040:	4b09      	ldr	r3, [pc, #36]	; (8001068 <MX_OPAMP2_Init+0x44>)
 8001042:	2200      	movs	r2, #0
 8001044:	61da      	str	r2, [r3, #28]
  hopamp2.Init.PgaGain = OPAMP_PGA_GAIN_16;
 8001046:	4b08      	ldr	r3, [pc, #32]	; (8001068 <MX_OPAMP2_Init+0x44>)
 8001048:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 800104c:	621a      	str	r2, [r3, #32]
  hopamp2.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800104e:	4b06      	ldr	r3, [pc, #24]	; (8001068 <MX_OPAMP2_Init+0x44>)
 8001050:	2200      	movs	r2, #0
 8001052:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp2) != HAL_OK)
 8001054:	4804      	ldr	r0, [pc, #16]	; (8001068 <MX_OPAMP2_Init+0x44>)
 8001056:	f003 fbbb 	bl	80047d0 <HAL_OPAMP_Init>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d001      	beq.n	8001064 <MX_OPAMP2_Init+0x40>
  {
    Error_Handler();
 8001060:	f000 face 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP2_Init 2 */

  /* USER CODE END OPAMP2_Init 2 */

}
 8001064:	bf00      	nop
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000580 	.word	0x20000580
 800106c:	4001003c 	.word	0x4001003c

08001070 <MX_OPAMP3_Init>:
  * @brief OPAMP3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OPAMP3_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END OPAMP3_Init 0 */

  /* USER CODE BEGIN OPAMP3_Init 1 */

  /* USER CODE END OPAMP3_Init 1 */
  hopamp3.Instance = OPAMP3;
 8001074:	4b0f      	ldr	r3, [pc, #60]	; (80010b4 <MX_OPAMP3_Init+0x44>)
 8001076:	4a10      	ldr	r2, [pc, #64]	; (80010b8 <MX_OPAMP3_Init+0x48>)
 8001078:	601a      	str	r2, [r3, #0]
  hopamp3.Init.Mode = OPAMP_PGA_MODE;
 800107a:	4b0e      	ldr	r3, [pc, #56]	; (80010b4 <MX_OPAMP3_Init+0x44>)
 800107c:	2240      	movs	r2, #64	; 0x40
 800107e:	605a      	str	r2, [r3, #4]
  hopamp3.Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8001080:	4b0c      	ldr	r3, [pc, #48]	; (80010b4 <MX_OPAMP3_Init+0x44>)
 8001082:	220c      	movs	r2, #12
 8001084:	60da      	str	r2, [r3, #12]
  hopamp3.Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8001086:	4b0b      	ldr	r3, [pc, #44]	; (80010b4 <MX_OPAMP3_Init+0x44>)
 8001088:	2200      	movs	r2, #0
 800108a:	611a      	str	r2, [r3, #16]
  hopamp3.Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 800108c:	4b09      	ldr	r3, [pc, #36]	; (80010b4 <MX_OPAMP3_Init+0x44>)
 800108e:	2200      	movs	r2, #0
 8001090:	61da      	str	r2, [r3, #28]
  hopamp3.Init.PgaGain = OPAMP_PGA_GAIN_16;
 8001092:	4b08      	ldr	r3, [pc, #32]	; (80010b4 <MX_OPAMP3_Init+0x44>)
 8001094:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8001098:	621a      	str	r2, [r3, #32]
  hopamp3.Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 800109a:	4b06      	ldr	r3, [pc, #24]	; (80010b4 <MX_OPAMP3_Init+0x44>)
 800109c:	2200      	movs	r2, #0
 800109e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_OPAMP_Init(&hopamp3) != HAL_OK)
 80010a0:	4804      	ldr	r0, [pc, #16]	; (80010b4 <MX_OPAMP3_Init+0x44>)
 80010a2:	f003 fb95 	bl	80047d0 <HAL_OPAMP_Init>
 80010a6:	4603      	mov	r3, r0
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d001      	beq.n	80010b0 <MX_OPAMP3_Init+0x40>
  {
    Error_Handler();
 80010ac:	f000 faa8 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN OPAMP3_Init 2 */

  /* USER CODE END OPAMP3_Init 2 */

}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	20000820 	.word	0x20000820
 80010b8:	40010040 	.word	0x40010040

080010bc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b096      	sub	sp, #88	; 0x58
 80010c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010c2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80010c6:	2200      	movs	r2, #0
 80010c8:	601a      	str	r2, [r3, #0]
 80010ca:	605a      	str	r2, [r3, #4]
 80010cc:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010ce:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010d2:	2200      	movs	r2, #0
 80010d4:	601a      	str	r2, [r3, #0]
 80010d6:	605a      	str	r2, [r3, #4]
 80010d8:	609a      	str	r2, [r3, #8]
 80010da:	60da      	str	r2, [r3, #12]
 80010dc:	611a      	str	r2, [r3, #16]
 80010de:	615a      	str	r2, [r3, #20]
 80010e0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	222c      	movs	r2, #44	; 0x2c
 80010e6:	2100      	movs	r1, #0
 80010e8:	4618      	mov	r0, r3
 80010ea:	f00a f83b 	bl	800b164 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010ee:	4b4e      	ldr	r3, [pc, #312]	; (8001228 <MX_TIM1_Init+0x16c>)
 80010f0:	4a4e      	ldr	r2, [pc, #312]	; (800122c <MX_TIM1_Init+0x170>)
 80010f2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80010f4:	4b4c      	ldr	r3, [pc, #304]	; (8001228 <MX_TIM1_Init+0x16c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80010fa:	4b4b      	ldr	r3, [pc, #300]	; (8001228 <MX_TIM1_Init+0x16c>)
 80010fc:	2220      	movs	r2, #32
 80010fe:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1023;
 8001100:	4b49      	ldr	r3, [pc, #292]	; (8001228 <MX_TIM1_Init+0x16c>)
 8001102:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8001106:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001108:	4b47      	ldr	r3, [pc, #284]	; (8001228 <MX_TIM1_Init+0x16c>)
 800110a:	2200      	movs	r2, #0
 800110c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800110e:	4b46      	ldr	r3, [pc, #280]	; (8001228 <MX_TIM1_Init+0x16c>)
 8001110:	2200      	movs	r2, #0
 8001112:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001114:	4b44      	ldr	r3, [pc, #272]	; (8001228 <MX_TIM1_Init+0x16c>)
 8001116:	2200      	movs	r2, #0
 8001118:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800111a:	4843      	ldr	r0, [pc, #268]	; (8001228 <MX_TIM1_Init+0x16c>)
 800111c:	f005 fce6 	bl	8006aec <HAL_TIM_PWM_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001126:	f000 fa6b 	bl	8001600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 800112a:	2370      	movs	r3, #112	; 0x70
 800112c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800112e:	2300      	movs	r3, #0
 8001130:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001132:	2300      	movs	r3, #0
 8001134:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001136:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800113a:	4619      	mov	r1, r3
 800113c:	483a      	ldr	r0, [pc, #232]	; (8001228 <MX_TIM1_Init+0x16c>)
 800113e:	f006 ff71 	bl	8008024 <HAL_TIMEx_MasterConfigSynchronization>
 8001142:	4603      	mov	r3, r0
 8001144:	2b00      	cmp	r3, #0
 8001146:	d001      	beq.n	800114c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001148:	f000 fa5a 	bl	8001600 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800114c:	2360      	movs	r3, #96	; 0x60
 800114e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 512;
 8001150:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001154:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001156:	2300      	movs	r3, #0
 8001158:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800115a:	2300      	movs	r3, #0
 800115c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800115e:	2300      	movs	r3, #0
 8001160:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001162:	2300      	movs	r3, #0
 8001164:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001166:	2300      	movs	r3, #0
 8001168:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800116a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800116e:	2200      	movs	r2, #0
 8001170:	4619      	mov	r1, r3
 8001172:	482d      	ldr	r0, [pc, #180]	; (8001228 <MX_TIM1_Init+0x16c>)
 8001174:	f005 ff9e 	bl	80070b4 <HAL_TIM_PWM_ConfigChannel>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800117e:	f000 fa3f 	bl	8001600 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001182:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001186:	2204      	movs	r2, #4
 8001188:	4619      	mov	r1, r3
 800118a:	4827      	ldr	r0, [pc, #156]	; (8001228 <MX_TIM1_Init+0x16c>)
 800118c:	f005 ff92 	bl	80070b4 <HAL_TIM_PWM_ConfigChannel>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_TIM1_Init+0xde>
  {
    Error_Handler();
 8001196:	f000 fa33 	bl	8001600 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800119a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800119e:	2208      	movs	r2, #8
 80011a0:	4619      	mov	r1, r3
 80011a2:	4821      	ldr	r0, [pc, #132]	; (8001228 <MX_TIM1_Init+0x16c>)
 80011a4:	f005 ff86 	bl	80070b4 <HAL_TIM_PWM_ConfigChannel>
 80011a8:	4603      	mov	r3, r0
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d001      	beq.n	80011b2 <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80011ae:	f000 fa27 	bl	8001600 <Error_Handler>
  }
  sConfigOC.Pulse = 5;
 80011b2:	2305      	movs	r3, #5
 80011b4:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80011b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80011ba:	220c      	movs	r2, #12
 80011bc:	4619      	mov	r1, r3
 80011be:	481a      	ldr	r0, [pc, #104]	; (8001228 <MX_TIM1_Init+0x16c>)
 80011c0:	f005 ff78 	bl	80070b4 <HAL_TIM_PWM_ConfigChannel>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_TIM1_Init+0x112>
  {
    Error_Handler();
 80011ca:	f000 fa19 	bl	8001600 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 80011ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80011d2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 80011d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011d8:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 30;
 80011de:	231e      	movs	r3, #30
 80011e0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80011e2:	2300      	movs	r3, #0
 80011e4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80011e6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011ea:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_ENABLE;
 80011f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80011f4:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011f6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80011fa:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 6;
 80011fc:	2306      	movs	r3, #6
 80011fe:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001200:	2300      	movs	r3, #0
 8001202:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001204:	1d3b      	adds	r3, r7, #4
 8001206:	4619      	mov	r1, r3
 8001208:	4807      	ldr	r0, [pc, #28]	; (8001228 <MX_TIM1_Init+0x16c>)
 800120a:	f006 ff8b 	bl	8008124 <HAL_TIMEx_ConfigBreakDeadTime>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8001214:	f000 f9f4 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001218:	4803      	ldr	r0, [pc, #12]	; (8001228 <MX_TIM1_Init+0x16c>)
 800121a:	f000 fda9 	bl	8001d70 <HAL_TIM_MspPostInit>

}
 800121e:	bf00      	nop
 8001220:	3758      	adds	r7, #88	; 0x58
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	20000a44 	.word	0x20000a44
 800122c:	40012c00 	.word	0x40012c00

08001230 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b08c      	sub	sp, #48	; 0x30
 8001234:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	2200      	movs	r2, #0
 800123c:	601a      	str	r2, [r3, #0]
 800123e:	605a      	str	r2, [r3, #4]
 8001240:	609a      	str	r2, [r3, #8]
 8001242:	60da      	str	r2, [r3, #12]
 8001244:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001246:	f107 0310 	add.w	r3, r7, #16
 800124a:	2200      	movs	r2, #0
 800124c:	601a      	str	r2, [r3, #0]
 800124e:	605a      	str	r2, [r3, #4]
 8001250:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001252:	463b      	mov	r3, r7
 8001254:	2200      	movs	r2, #0
 8001256:	601a      	str	r2, [r3, #0]
 8001258:	605a      	str	r2, [r3, #4]
 800125a:	609a      	str	r2, [r3, #8]
 800125c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800125e:	4b35      	ldr	r3, [pc, #212]	; (8001334 <MX_TIM3_Init+0x104>)
 8001260:	4a35      	ldr	r2, [pc, #212]	; (8001338 <MX_TIM3_Init+0x108>)
 8001262:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 8001264:	4b33      	ldr	r3, [pc, #204]	; (8001334 <MX_TIM3_Init+0x104>)
 8001266:	2247      	movs	r2, #71	; 0x47
 8001268:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800126a:	4b32      	ldr	r3, [pc, #200]	; (8001334 <MX_TIM3_Init+0x104>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001270:	4b30      	ldr	r3, [pc, #192]	; (8001334 <MX_TIM3_Init+0x104>)
 8001272:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001276:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001278:	4b2e      	ldr	r3, [pc, #184]	; (8001334 <MX_TIM3_Init+0x104>)
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800127e:	4b2d      	ldr	r3, [pc, #180]	; (8001334 <MX_TIM3_Init+0x104>)
 8001280:	2200      	movs	r2, #0
 8001282:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001284:	482b      	ldr	r0, [pc, #172]	; (8001334 <MX_TIM3_Init+0x104>)
 8001286:	f005 fbdb 	bl	8006a40 <HAL_TIM_Base_Init>
 800128a:	4603      	mov	r3, r0
 800128c:	2b00      	cmp	r3, #0
 800128e:	d001      	beq.n	8001294 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8001290:	f000 f9b6 	bl	8001600 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001294:	4827      	ldr	r0, [pc, #156]	; (8001334 <MX_TIM3_Init+0x104>)
 8001296:	f005 fcad 	bl	8006bf4 <HAL_TIM_IC_Init>
 800129a:	4603      	mov	r3, r0
 800129c:	2b00      	cmp	r3, #0
 800129e:	d001      	beq.n	80012a4 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 80012a0:	f000 f9ae 	bl	8001600 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80012a4:	2304      	movs	r3, #4
 80012a6:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 80012a8:	2350      	movs	r3, #80	; 0x50
 80012aa:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80012ac:	2300      	movs	r3, #0
 80012ae:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 80012b4:	f107 031c 	add.w	r3, r7, #28
 80012b8:	4619      	mov	r1, r3
 80012ba:	481e      	ldr	r0, [pc, #120]	; (8001334 <MX_TIM3_Init+0x104>)
 80012bc:	f006 f82e 	bl	800731c <HAL_TIM_SlaveConfigSynchro>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 80012c6:	f000 f99b 	bl	8001600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012d2:	f107 0310 	add.w	r3, r7, #16
 80012d6:	4619      	mov	r1, r3
 80012d8:	4816      	ldr	r0, [pc, #88]	; (8001334 <MX_TIM3_Init+0x104>)
 80012da:	f006 fea3 	bl	8008024 <HAL_TIMEx_MasterConfigSynchronization>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d001      	beq.n	80012e8 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 80012e4:	f000 f98c 	bl	8001600 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80012e8:	2300      	movs	r3, #0
 80012ea:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80012ec:	2301      	movs	r3, #1
 80012ee:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80012f8:	463b      	mov	r3, r7
 80012fa:	2200      	movs	r2, #0
 80012fc:	4619      	mov	r1, r3
 80012fe:	480d      	ldr	r0, [pc, #52]	; (8001334 <MX_TIM3_Init+0x104>)
 8001300:	f005 fe3b 	bl	8006f7a <HAL_TIM_IC_ConfigChannel>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 800130a:	f000 f979 	bl	8001600 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 800130e:	2302      	movs	r3, #2
 8001310:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8001312:	2302      	movs	r3, #2
 8001314:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001316:	463b      	mov	r3, r7
 8001318:	2204      	movs	r2, #4
 800131a:	4619      	mov	r1, r3
 800131c:	4805      	ldr	r0, [pc, #20]	; (8001334 <MX_TIM3_Init+0x104>)
 800131e:	f005 fe2c 	bl	8006f7a <HAL_TIM_IC_ConfigChannel>
 8001322:	4603      	mov	r3, r0
 8001324:	2b00      	cmp	r3, #0
 8001326:	d001      	beq.n	800132c <MX_TIM3_Init+0xfc>
  {
    Error_Handler();
 8001328:	f000 f96a 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800132c:	bf00      	nop
 800132e:	3730      	adds	r7, #48	; 0x30
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}
 8001334:	20000884 	.word	0x20000884
 8001338:	40000400 	.word	0x40000400

0800133c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b08c      	sub	sp, #48	; 0x30
 8001340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001342:	f107 031c 	add.w	r3, r7, #28
 8001346:	2200      	movs	r2, #0
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	605a      	str	r2, [r3, #4]
 800134c:	609a      	str	r2, [r3, #8]
 800134e:	60da      	str	r2, [r3, #12]
 8001350:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001352:	f107 0310 	add.w	r3, r7, #16
 8001356:	2200      	movs	r2, #0
 8001358:	601a      	str	r2, [r3, #0]
 800135a:	605a      	str	r2, [r3, #4]
 800135c:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800135e:	463b      	mov	r3, r7
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800136a:	4b3d      	ldr	r3, [pc, #244]	; (8001460 <MX_TIM4_Init+0x124>)
 800136c:	4a3d      	ldr	r2, [pc, #244]	; (8001464 <MX_TIM4_Init+0x128>)
 800136e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 109;
 8001370:	4b3b      	ldr	r3, [pc, #236]	; (8001460 <MX_TIM4_Init+0x124>)
 8001372:	226d      	movs	r2, #109	; 0x6d
 8001374:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001376:	4b3a      	ldr	r3, [pc, #232]	; (8001460 <MX_TIM4_Init+0x124>)
 8001378:	2200      	movs	r2, #0
 800137a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800137c:	4b38      	ldr	r3, [pc, #224]	; (8001460 <MX_TIM4_Init+0x124>)
 800137e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001382:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001384:	4b36      	ldr	r3, [pc, #216]	; (8001460 <MX_TIM4_Init+0x124>)
 8001386:	2200      	movs	r2, #0
 8001388:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800138a:	4b35      	ldr	r3, [pc, #212]	; (8001460 <MX_TIM4_Init+0x124>)
 800138c:	2200      	movs	r2, #0
 800138e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001390:	4833      	ldr	r0, [pc, #204]	; (8001460 <MX_TIM4_Init+0x124>)
 8001392:	f005 fb55 	bl	8006a40 <HAL_TIM_Base_Init>
 8001396:	4603      	mov	r3, r0
 8001398:	2b00      	cmp	r3, #0
 800139a:	d001      	beq.n	80013a0 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 800139c:	f000 f930 	bl	8001600 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 80013a0:	482f      	ldr	r0, [pc, #188]	; (8001460 <MX_TIM4_Init+0x124>)
 80013a2:	f005 fc27 	bl	8006bf4 <HAL_TIM_IC_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM4_Init+0x74>
  {
    Error_Handler();
 80013ac:	f000 f928 	bl	8001600 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 80013b0:	2304      	movs	r3, #4
 80013b2:	61fb      	str	r3, [r7, #28]
  sSlaveConfig.InputTrigger = TIM_TS_TI1F_ED;
 80013b4:	2340      	movs	r3, #64	; 0x40
 80013b6:	623b      	str	r3, [r7, #32]
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013b8:	2300      	movs	r3, #0
 80013ba:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.TriggerFilter = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 80013c0:	f107 031c 	add.w	r3, r7, #28
 80013c4:	4619      	mov	r1, r3
 80013c6:	4826      	ldr	r0, [pc, #152]	; (8001460 <MX_TIM4_Init+0x124>)
 80013c8:	f005 ffa8 	bl	800731c <HAL_TIM_SlaveConfigSynchro>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 80013d2:	f000 f915 	bl	8001600 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013d6:	2300      	movs	r3, #0
 80013d8:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013da:	2300      	movs	r3, #0
 80013dc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80013de:	f107 0310 	add.w	r3, r7, #16
 80013e2:	4619      	mov	r1, r3
 80013e4:	481e      	ldr	r0, [pc, #120]	; (8001460 <MX_TIM4_Init+0x124>)
 80013e6:	f006 fe1d 	bl	8008024 <HAL_TIMEx_MasterConfigSynchronization>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_TIM4_Init+0xb8>
  {
    Error_Handler();
 80013f0:	f000 f906 	bl	8001600 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80013f4:	2300      	movs	r3, #0
 80013f6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80013f8:	2301      	movs	r3, #1
 80013fa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80013fc:	2300      	movs	r3, #0
 80013fe:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001400:	2300      	movs	r3, #0
 8001402:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001404:	463b      	mov	r3, r7
 8001406:	2200      	movs	r2, #0
 8001408:	4619      	mov	r1, r3
 800140a:	4815      	ldr	r0, [pc, #84]	; (8001460 <MX_TIM4_Init+0x124>)
 800140c:	f005 fdb5 	bl	8006f7a <HAL_TIM_IC_ConfigChannel>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d001      	beq.n	800141a <MX_TIM4_Init+0xde>
  {
    Error_Handler();
 8001416:	f000 f8f3 	bl	8001600 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 800141a:	463b      	mov	r3, r7
 800141c:	2204      	movs	r2, #4
 800141e:	4619      	mov	r1, r3
 8001420:	480f      	ldr	r0, [pc, #60]	; (8001460 <MX_TIM4_Init+0x124>)
 8001422:	f005 fdaa 	bl	8006f7a <HAL_TIM_IC_ConfigChannel>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_TIM4_Init+0xf4>
  {
    Error_Handler();
 800142c:	f000 f8e8 	bl	8001600 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001430:	463b      	mov	r3, r7
 8001432:	2208      	movs	r2, #8
 8001434:	4619      	mov	r1, r3
 8001436:	480a      	ldr	r0, [pc, #40]	; (8001460 <MX_TIM4_Init+0x124>)
 8001438:	f005 fd9f 	bl	8006f7a <HAL_TIM_IC_ConfigChannel>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_TIM4_Init+0x10a>
  {
    Error_Handler();
 8001442:	f000 f8dd 	bl	8001600 <Error_Handler>
  }
  if (HAL_TIM_ConfigTI1Input(&htim4, TIM_TI1SELECTION_XORCOMBINATION) != HAL_OK)
 8001446:	2180      	movs	r1, #128	; 0x80
 8001448:	4805      	ldr	r0, [pc, #20]	; (8001460 <MX_TIM4_Init+0x124>)
 800144a:	f005 ff4b 	bl	80072e4 <HAL_TIM_ConfigTI1Input>
 800144e:	4603      	mov	r3, r0
 8001450:	2b00      	cmp	r3, #0
 8001452:	d001      	beq.n	8001458 <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 8001454:	f000 f8d4 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001458:	bf00      	nop
 800145a:	3730      	adds	r7, #48	; 0x30
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	200005b4 	.word	0x200005b4
 8001464:	40000800 	.word	0x40000800

08001468 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800146c:	4b14      	ldr	r3, [pc, #80]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 800146e:	4a15      	ldr	r2, [pc, #84]	; (80014c4 <MX_USART3_UART_Init+0x5c>)
 8001470:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001472:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 8001474:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001478:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800147a:	4b11      	ldr	r3, [pc, #68]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 800147c:	2200      	movs	r2, #0
 800147e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001480:	4b0f      	ldr	r3, [pc, #60]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 8001482:	2200      	movs	r2, #0
 8001484:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001486:	4b0e      	ldr	r3, [pc, #56]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 8001488:	2200      	movs	r2, #0
 800148a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800148c:	4b0c      	ldr	r3, [pc, #48]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 800148e:	220c      	movs	r2, #12
 8001490:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001492:	4b0b      	ldr	r3, [pc, #44]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 8001494:	2200      	movs	r2, #0
 8001496:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001498:	4b09      	ldr	r3, [pc, #36]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 800149a:	2200      	movs	r2, #0
 800149c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800149e:	4b08      	ldr	r3, [pc, #32]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80014a4:	4b06      	ldr	r3, [pc, #24]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80014aa:	4805      	ldr	r0, [pc, #20]	; (80014c0 <MX_USART3_UART_Init+0x58>)
 80014ac:	f006 fefb 	bl	80082a6 <HAL_UART_Init>
 80014b0:	4603      	mov	r3, r0
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d001      	beq.n	80014ba <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80014b6:	f000 f8a3 	bl	8001600 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80014ba:	bf00      	nop
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	20000638 	.word	0x20000638
 80014c4:	40004800 	.word	0x40004800

080014c8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80014ce:	4b2a      	ldr	r3, [pc, #168]	; (8001578 <MX_DMA_Init+0xb0>)
 80014d0:	695b      	ldr	r3, [r3, #20]
 80014d2:	4a29      	ldr	r2, [pc, #164]	; (8001578 <MX_DMA_Init+0xb0>)
 80014d4:	f043 0301 	orr.w	r3, r3, #1
 80014d8:	6153      	str	r3, [r2, #20]
 80014da:	4b27      	ldr	r3, [pc, #156]	; (8001578 <MX_DMA_Init+0xb0>)
 80014dc:	695b      	ldr	r3, [r3, #20]
 80014de:	f003 0301 	and.w	r3, r3, #1
 80014e2:	607b      	str	r3, [r7, #4]
 80014e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80014e6:	4b24      	ldr	r3, [pc, #144]	; (8001578 <MX_DMA_Init+0xb0>)
 80014e8:	695b      	ldr	r3, [r3, #20]
 80014ea:	4a23      	ldr	r2, [pc, #140]	; (8001578 <MX_DMA_Init+0xb0>)
 80014ec:	f043 0302 	orr.w	r3, r3, #2
 80014f0:	6153      	str	r3, [r2, #20]
 80014f2:	4b21      	ldr	r3, [pc, #132]	; (8001578 <MX_DMA_Init+0xb0>)
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	f003 0302 	and.w	r3, r3, #2
 80014fa:	603b      	str	r3, [r7, #0]
 80014fc:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80014fe:	2200      	movs	r2, #0
 8001500:	2100      	movs	r1, #0
 8001502:	200b      	movs	r0, #11
 8001504:	f002 fcce 	bl	8003ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001508:	200b      	movs	r0, #11
 800150a:	f002 fce7 	bl	8003edc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800150e:	2200      	movs	r2, #0
 8001510:	2100      	movs	r1, #0
 8001512:	200c      	movs	r0, #12
 8001514:	f002 fcc6 	bl	8003ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001518:	200c      	movs	r0, #12
 800151a:	f002 fcdf 	bl	8003edc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2100      	movs	r1, #0
 8001522:	200d      	movs	r0, #13
 8001524:	f002 fcbe 	bl	8003ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001528:	200d      	movs	r0, #13
 800152a:	f002 fcd7 	bl	8003edc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800152e:	2200      	movs	r2, #0
 8001530:	2100      	movs	r1, #0
 8001532:	2010      	movs	r0, #16
 8001534:	f002 fcb6 	bl	8003ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001538:	2010      	movs	r0, #16
 800153a:	f002 fccf 	bl	8003edc <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800153e:	2200      	movs	r2, #0
 8001540:	2100      	movs	r1, #0
 8001542:	2011      	movs	r0, #17
 8001544:	f002 fcae 	bl	8003ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001548:	2011      	movs	r0, #17
 800154a:	f002 fcc7 	bl	8003edc <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 800154e:	2200      	movs	r2, #0
 8001550:	2100      	movs	r1, #0
 8001552:	2038      	movs	r0, #56	; 0x38
 8001554:	f002 fca6 	bl	8003ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8001558:	2038      	movs	r0, #56	; 0x38
 800155a:	f002 fcbf 	bl	8003edc <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 800155e:	2200      	movs	r2, #0
 8001560:	2100      	movs	r1, #0
 8001562:	203c      	movs	r0, #60	; 0x3c
 8001564:	f002 fc9e 	bl	8003ea4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8001568:	203c      	movs	r0, #60	; 0x3c
 800156a:	f002 fcb7 	bl	8003edc <HAL_NVIC_EnableIRQ>

}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	bd80      	pop	{r7, pc}
 8001576:	bf00      	nop
 8001578:	40021000 	.word	0x40021000

0800157c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001582:	4b15      	ldr	r3, [pc, #84]	; (80015d8 <MX_GPIO_Init+0x5c>)
 8001584:	695b      	ldr	r3, [r3, #20]
 8001586:	4a14      	ldr	r2, [pc, #80]	; (80015d8 <MX_GPIO_Init+0x5c>)
 8001588:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800158c:	6153      	str	r3, [r2, #20]
 800158e:	4b12      	ldr	r3, [pc, #72]	; (80015d8 <MX_GPIO_Init+0x5c>)
 8001590:	695b      	ldr	r3, [r3, #20]
 8001592:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001596:	60fb      	str	r3, [r7, #12]
 8001598:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800159a:	4b0f      	ldr	r3, [pc, #60]	; (80015d8 <MX_GPIO_Init+0x5c>)
 800159c:	695b      	ldr	r3, [r3, #20]
 800159e:	4a0e      	ldr	r2, [pc, #56]	; (80015d8 <MX_GPIO_Init+0x5c>)
 80015a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015a4:	6153      	str	r3, [r2, #20]
 80015a6:	4b0c      	ldr	r3, [pc, #48]	; (80015d8 <MX_GPIO_Init+0x5c>)
 80015a8:	695b      	ldr	r3, [r3, #20]
 80015aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80015ae:	60bb      	str	r3, [r7, #8]
 80015b0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80015b2:	4b09      	ldr	r3, [pc, #36]	; (80015d8 <MX_GPIO_Init+0x5c>)
 80015b4:	695b      	ldr	r3, [r3, #20]
 80015b6:	4a08      	ldr	r2, [pc, #32]	; (80015d8 <MX_GPIO_Init+0x5c>)
 80015b8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015bc:	6153      	str	r3, [r2, #20]
 80015be:	4b06      	ldr	r3, [pc, #24]	; (80015d8 <MX_GPIO_Init+0x5c>)
 80015c0:	695b      	ldr	r3, [r3, #20]
 80015c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	687b      	ldr	r3, [r7, #4]

}
 80015ca:	bf00      	nop
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr
 80015d6:	bf00      	nop
 80015d8:	40021000 	.word	0x40021000

080015dc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	4a04      	ldr	r2, [pc, #16]	; (80015fc <HAL_TIM_PeriodElapsedCallback+0x20>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d101      	bne.n	80015f2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80015ee:	f000 fe2b 	bl	8002248 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40001400 	.word	0x40001400

08001600 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001600:	b480      	push	{r7}
 8001602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001604:	bf00      	nop
 8001606:	46bd      	mov	sp, r7
 8001608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160c:	4770      	bx	lr
	...

08001610 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b082      	sub	sp, #8
 8001614:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001616:	4b11      	ldr	r3, [pc, #68]	; (800165c <HAL_MspInit+0x4c>)
 8001618:	699b      	ldr	r3, [r3, #24]
 800161a:	4a10      	ldr	r2, [pc, #64]	; (800165c <HAL_MspInit+0x4c>)
 800161c:	f043 0301 	orr.w	r3, r3, #1
 8001620:	6193      	str	r3, [r2, #24]
 8001622:	4b0e      	ldr	r3, [pc, #56]	; (800165c <HAL_MspInit+0x4c>)
 8001624:	699b      	ldr	r3, [r3, #24]
 8001626:	f003 0301 	and.w	r3, r3, #1
 800162a:	607b      	str	r3, [r7, #4]
 800162c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800162e:	4b0b      	ldr	r3, [pc, #44]	; (800165c <HAL_MspInit+0x4c>)
 8001630:	69db      	ldr	r3, [r3, #28]
 8001632:	4a0a      	ldr	r2, [pc, #40]	; (800165c <HAL_MspInit+0x4c>)
 8001634:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001638:	61d3      	str	r3, [r2, #28]
 800163a:	4b08      	ldr	r3, [pc, #32]	; (800165c <HAL_MspInit+0x4c>)
 800163c:	69db      	ldr	r3, [r3, #28]
 800163e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001642:	603b      	str	r3, [r7, #0]
 8001644:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001646:	2200      	movs	r2, #0
 8001648:	210f      	movs	r1, #15
 800164a:	f06f 0001 	mvn.w	r0, #1
 800164e:	f002 fc29 	bl	8003ea4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001652:	bf00      	nop
 8001654:	3708      	adds	r7, #8
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40021000 	.word	0x40021000

08001660 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b08c      	sub	sp, #48	; 0x30
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 031c 	add.w	r3, r7, #28
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001680:	d15f      	bne.n	8001742 <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001682:	4b81      	ldr	r3, [pc, #516]	; (8001888 <HAL_ADC_MspInit+0x228>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	3301      	adds	r3, #1
 8001688:	4a7f      	ldr	r2, [pc, #508]	; (8001888 <HAL_ADC_MspInit+0x228>)
 800168a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800168c:	4b7e      	ldr	r3, [pc, #504]	; (8001888 <HAL_ADC_MspInit+0x228>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	2b01      	cmp	r3, #1
 8001692:	d10b      	bne.n	80016ac <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001694:	4b7d      	ldr	r3, [pc, #500]	; (800188c <HAL_ADC_MspInit+0x22c>)
 8001696:	695b      	ldr	r3, [r3, #20]
 8001698:	4a7c      	ldr	r2, [pc, #496]	; (800188c <HAL_ADC_MspInit+0x22c>)
 800169a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800169e:	6153      	str	r3, [r2, #20]
 80016a0:	4b7a      	ldr	r3, [pc, #488]	; (800188c <HAL_ADC_MspInit+0x22c>)
 80016a2:	695b      	ldr	r3, [r3, #20]
 80016a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a8:	61bb      	str	r3, [r7, #24]
 80016aa:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016ac:	4b77      	ldr	r3, [pc, #476]	; (800188c <HAL_ADC_MspInit+0x22c>)
 80016ae:	695b      	ldr	r3, [r3, #20]
 80016b0:	4a76      	ldr	r2, [pc, #472]	; (800188c <HAL_ADC_MspInit+0x22c>)
 80016b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80016b6:	6153      	str	r3, [r2, #20]
 80016b8:	4b74      	ldr	r3, [pc, #464]	; (800188c <HAL_ADC_MspInit+0x22c>)
 80016ba:	695b      	ldr	r3, [r3, #20]
 80016bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016c0:	617b      	str	r3, [r7, #20]
 80016c2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    PA3     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 80016c4:	2309      	movs	r3, #9
 80016c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016c8:	2303      	movs	r3, #3
 80016ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d0:	f107 031c 	add.w	r3, r7, #28
 80016d4:	4619      	mov	r1, r3
 80016d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80016da:	f002 fdc1 	bl	8004260 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80016de:	4b6c      	ldr	r3, [pc, #432]	; (8001890 <HAL_ADC_MspInit+0x230>)
 80016e0:	4a6c      	ldr	r2, [pc, #432]	; (8001894 <HAL_ADC_MspInit+0x234>)
 80016e2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016e4:	4b6a      	ldr	r3, [pc, #424]	; (8001890 <HAL_ADC_MspInit+0x230>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80016ea:	4b69      	ldr	r3, [pc, #420]	; (8001890 <HAL_ADC_MspInit+0x230>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80016f0:	4b67      	ldr	r3, [pc, #412]	; (8001890 <HAL_ADC_MspInit+0x230>)
 80016f2:	2280      	movs	r2, #128	; 0x80
 80016f4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80016f6:	4b66      	ldr	r3, [pc, #408]	; (8001890 <HAL_ADC_MspInit+0x230>)
 80016f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016fc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80016fe:	4b64      	ldr	r3, [pc, #400]	; (8001890 <HAL_ADC_MspInit+0x230>)
 8001700:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001704:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001706:	4b62      	ldr	r3, [pc, #392]	; (8001890 <HAL_ADC_MspInit+0x230>)
 8001708:	2220      	movs	r2, #32
 800170a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800170c:	4b60      	ldr	r3, [pc, #384]	; (8001890 <HAL_ADC_MspInit+0x230>)
 800170e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001712:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001714:	485e      	ldr	r0, [pc, #376]	; (8001890 <HAL_ADC_MspInit+0x230>)
 8001716:	f002 fbef 	bl	8003ef8 <HAL_DMA_Init>
 800171a:	4603      	mov	r3, r0
 800171c:	2b00      	cmp	r3, #0
 800171e:	d001      	beq.n	8001724 <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001720:	f7ff ff6e 	bl	8001600 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4a5a      	ldr	r2, [pc, #360]	; (8001890 <HAL_ADC_MspInit+0x230>)
 8001728:	639a      	str	r2, [r3, #56]	; 0x38
 800172a:	4a59      	ldr	r2, [pc, #356]	; (8001890 <HAL_ADC_MspInit+0x230>)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6253      	str	r3, [r2, #36]	; 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001730:	2200      	movs	r2, #0
 8001732:	2100      	movs	r1, #0
 8001734:	2012      	movs	r0, #18
 8001736:	f002 fbb5 	bl	8003ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800173a:	2012      	movs	r0, #18
 800173c:	f002 fbce 	bl	8003edc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001740:	e09e      	b.n	8001880 <HAL_ADC_MspInit+0x220>
  else if(hadc->Instance==ADC2)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	4a54      	ldr	r2, [pc, #336]	; (8001898 <HAL_ADC_MspInit+0x238>)
 8001748:	4293      	cmp	r3, r2
 800174a:	d15f      	bne.n	800180c <HAL_ADC_MspInit+0x1ac>
    HAL_RCC_ADC12_CLK_ENABLED++;
 800174c:	4b4e      	ldr	r3, [pc, #312]	; (8001888 <HAL_ADC_MspInit+0x228>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	3301      	adds	r3, #1
 8001752:	4a4d      	ldr	r2, [pc, #308]	; (8001888 <HAL_ADC_MspInit+0x228>)
 8001754:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8001756:	4b4c      	ldr	r3, [pc, #304]	; (8001888 <HAL_ADC_MspInit+0x228>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	2b01      	cmp	r3, #1
 800175c:	d10b      	bne.n	8001776 <HAL_ADC_MspInit+0x116>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800175e:	4b4b      	ldr	r3, [pc, #300]	; (800188c <HAL_ADC_MspInit+0x22c>)
 8001760:	695b      	ldr	r3, [r3, #20]
 8001762:	4a4a      	ldr	r2, [pc, #296]	; (800188c <HAL_ADC_MspInit+0x22c>)
 8001764:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001768:	6153      	str	r3, [r2, #20]
 800176a:	4b48      	ldr	r3, [pc, #288]	; (800188c <HAL_ADC_MspInit+0x22c>)
 800176c:	695b      	ldr	r3, [r3, #20]
 800176e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001772:	613b      	str	r3, [r7, #16]
 8001774:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001776:	4b45      	ldr	r3, [pc, #276]	; (800188c <HAL_ADC_MspInit+0x22c>)
 8001778:	695b      	ldr	r3, [r3, #20]
 800177a:	4a44      	ldr	r2, [pc, #272]	; (800188c <HAL_ADC_MspInit+0x22c>)
 800177c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001780:	6153      	str	r3, [r2, #20]
 8001782:	4b42      	ldr	r3, [pc, #264]	; (800188c <HAL_ADC_MspInit+0x22c>)
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800178a:	60fb      	str	r3, [r7, #12]
 800178c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 800178e:	2330      	movs	r3, #48	; 0x30
 8001790:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001792:	2303      	movs	r3, #3
 8001794:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001796:	2300      	movs	r3, #0
 8001798:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800179a:	f107 031c 	add.w	r3, r7, #28
 800179e:	4619      	mov	r1, r3
 80017a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80017a4:	f002 fd5c 	bl	8004260 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 80017a8:	4b3c      	ldr	r3, [pc, #240]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017aa:	4a3d      	ldr	r2, [pc, #244]	; (80018a0 <HAL_ADC_MspInit+0x240>)
 80017ac:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017ae:	4b3b      	ldr	r3, [pc, #236]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80017b4:	4b39      	ldr	r3, [pc, #228]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80017ba:	4b38      	ldr	r3, [pc, #224]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017bc:	2280      	movs	r2, #128	; 0x80
 80017be:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80017c0:	4b36      	ldr	r3, [pc, #216]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80017c6:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80017c8:	4b34      	ldr	r3, [pc, #208]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80017ce:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80017d0:	4b32      	ldr	r3, [pc, #200]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017d2:	2220      	movs	r2, #32
 80017d4:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 80017d6:	4b31      	ldr	r3, [pc, #196]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017d8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017dc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80017de:	482f      	ldr	r0, [pc, #188]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017e0:	f002 fb8a 	bl	8003ef8 <HAL_DMA_Init>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <HAL_ADC_MspInit+0x18e>
      Error_Handler();
 80017ea:	f7ff ff09 	bl	8001600 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a2a      	ldr	r2, [pc, #168]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017f2:	639a      	str	r2, [r3, #56]	; 0x38
 80017f4:	4a29      	ldr	r2, [pc, #164]	; (800189c <HAL_ADC_MspInit+0x23c>)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80017fa:	2200      	movs	r2, #0
 80017fc:	2100      	movs	r1, #0
 80017fe:	2012      	movs	r0, #18
 8001800:	f002 fb50 	bl	8003ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001804:	2012      	movs	r0, #18
 8001806:	f002 fb69 	bl	8003edc <HAL_NVIC_EnableIRQ>
}
 800180a:	e039      	b.n	8001880 <HAL_ADC_MspInit+0x220>
  else if(hadc->Instance==ADC3)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a24      	ldr	r2, [pc, #144]	; (80018a4 <HAL_ADC_MspInit+0x244>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d134      	bne.n	8001880 <HAL_ADC_MspInit+0x220>
    __HAL_RCC_ADC34_CLK_ENABLE();
 8001816:	4b1d      	ldr	r3, [pc, #116]	; (800188c <HAL_ADC_MspInit+0x22c>)
 8001818:	695b      	ldr	r3, [r3, #20]
 800181a:	4a1c      	ldr	r2, [pc, #112]	; (800188c <HAL_ADC_MspInit+0x22c>)
 800181c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001820:	6153      	str	r3, [r2, #20]
 8001822:	4b1a      	ldr	r3, [pc, #104]	; (800188c <HAL_ADC_MspInit+0x22c>)
 8001824:	695b      	ldr	r3, [r3, #20]
 8001826:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800182a:	60bb      	str	r3, [r7, #8]
 800182c:	68bb      	ldr	r3, [r7, #8]
    hdma_adc3.Instance = DMA2_Channel5;
 800182e:	4b1e      	ldr	r3, [pc, #120]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 8001830:	4a1e      	ldr	r2, [pc, #120]	; (80018ac <HAL_ADC_MspInit+0x24c>)
 8001832:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001834:	4b1c      	ldr	r3, [pc, #112]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 8001836:	2200      	movs	r2, #0
 8001838:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800183a:	4b1b      	ldr	r3, [pc, #108]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001840:	4b19      	ldr	r3, [pc, #100]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 8001842:	2280      	movs	r2, #128	; 0x80
 8001844:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001846:	4b18      	ldr	r3, [pc, #96]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 8001848:	f44f 7200 	mov.w	r2, #512	; 0x200
 800184c:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800184e:	4b16      	ldr	r3, [pc, #88]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 8001850:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001854:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001856:	4b14      	ldr	r3, [pc, #80]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 8001858:	2220      	movs	r2, #32
 800185a:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800185c:	4b12      	ldr	r3, [pc, #72]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 800185e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001862:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001864:	4810      	ldr	r0, [pc, #64]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 8001866:	f002 fb47 	bl	8003ef8 <HAL_DMA_Init>
 800186a:	4603      	mov	r3, r0
 800186c:	2b00      	cmp	r3, #0
 800186e:	d001      	beq.n	8001874 <HAL_ADC_MspInit+0x214>
      Error_Handler();
 8001870:	f7ff fec6 	bl	8001600 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	4a0c      	ldr	r2, [pc, #48]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 8001878:	639a      	str	r2, [r3, #56]	; 0x38
 800187a:	4a0b      	ldr	r2, [pc, #44]	; (80018a8 <HAL_ADC_MspInit+0x248>)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6253      	str	r3, [r2, #36]	; 0x24
}
 8001880:	bf00      	nop
 8001882:	3730      	adds	r7, #48	; 0x30
 8001884:	46bd      	mov	sp, r7
 8001886:	bd80      	pop	{r7, pc}
 8001888:	20000044 	.word	0x20000044
 800188c:	40021000 	.word	0x40021000
 8001890:	200009f8 	.word	0x200009f8
 8001894:	40020008 	.word	0x40020008
 8001898:	50000100 	.word	0x50000100
 800189c:	20000afc 	.word	0x20000afc
 80018a0:	40020408 	.word	0x40020408
 80018a4:	50000400 	.word	0x50000400
 80018a8:	20000798 	.word	0x20000798
 80018ac:	40020458 	.word	0x40020458

080018b0 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b08c      	sub	sp, #48	; 0x30
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b8:	f107 031c 	add.w	r3, r7, #28
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	609a      	str	r2, [r3, #8]
 80018c4:	60da      	str	r2, [r3, #12]
 80018c6:	611a      	str	r2, [r3, #16]
  if(hcomp->Instance==COMP1)
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a3d      	ldr	r2, [pc, #244]	; (80019c4 <HAL_COMP_MspInit+0x114>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d119      	bne.n	8001906 <HAL_COMP_MspInit+0x56>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018d2:	4b3d      	ldr	r3, [pc, #244]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 80018d4:	695b      	ldr	r3, [r3, #20]
 80018d6:	4a3c      	ldr	r2, [pc, #240]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 80018d8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018dc:	6153      	str	r3, [r2, #20]
 80018de:	4b3a      	ldr	r3, [pc, #232]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018e6:	61bb      	str	r3, [r7, #24]
 80018e8:	69bb      	ldr	r3, [r7, #24]
    /**COMP1 GPIO Configuration
    PA1     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80018ea:	2302      	movs	r3, #2
 80018ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018ee:	2303      	movs	r3, #3
 80018f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018f6:	f107 031c 	add.w	r3, r7, #28
 80018fa:	4619      	mov	r1, r3
 80018fc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001900:	f002 fcae 	bl	8004260 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP7_MspInit 1 */

  /* USER CODE END COMP7_MspInit 1 */
  }

}
 8001904:	e05a      	b.n	80019bc <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP2)
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a30      	ldr	r2, [pc, #192]	; (80019cc <HAL_COMP_MspInit+0x11c>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d119      	bne.n	8001944 <HAL_COMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001910:	4b2d      	ldr	r3, [pc, #180]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 8001912:	695b      	ldr	r3, [r3, #20]
 8001914:	4a2c      	ldr	r2, [pc, #176]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 8001916:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800191a:	6153      	str	r3, [r2, #20]
 800191c:	4b2a      	ldr	r3, [pc, #168]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 800191e:	695b      	ldr	r3, [r3, #20]
 8001920:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001924:	617b      	str	r3, [r7, #20]
 8001926:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001928:	2380      	movs	r3, #128	; 0x80
 800192a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800192c:	2303      	movs	r3, #3
 800192e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001934:	f107 031c 	add.w	r3, r7, #28
 8001938:	4619      	mov	r1, r3
 800193a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800193e:	f002 fc8f 	bl	8004260 <HAL_GPIO_Init>
}
 8001942:	e03b      	b.n	80019bc <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP4)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	4a21      	ldr	r2, [pc, #132]	; (80019d0 <HAL_COMP_MspInit+0x120>)
 800194a:	4293      	cmp	r3, r2
 800194c:	d118      	bne.n	8001980 <HAL_COMP_MspInit+0xd0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800194e:	4b1e      	ldr	r3, [pc, #120]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 8001950:	695b      	ldr	r3, [r3, #20]
 8001952:	4a1d      	ldr	r2, [pc, #116]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 8001954:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001958:	6153      	str	r3, [r2, #20]
 800195a:	4b1b      	ldr	r3, [pc, #108]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 800195c:	695b      	ldr	r3, [r3, #20]
 800195e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001962:	613b      	str	r3, [r7, #16]
 8001964:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001966:	2301      	movs	r3, #1
 8001968:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800196a:	2303      	movs	r3, #3
 800196c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001972:	f107 031c 	add.w	r3, r7, #28
 8001976:	4619      	mov	r1, r3
 8001978:	4816      	ldr	r0, [pc, #88]	; (80019d4 <HAL_COMP_MspInit+0x124>)
 800197a:	f002 fc71 	bl	8004260 <HAL_GPIO_Init>
}
 800197e:	e01d      	b.n	80019bc <HAL_COMP_MspInit+0x10c>
  else if(hcomp->Instance==COMP7)
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4a14      	ldr	r2, [pc, #80]	; (80019d8 <HAL_COMP_MspInit+0x128>)
 8001986:	4293      	cmp	r3, r2
 8001988:	d118      	bne.n	80019bc <HAL_COMP_MspInit+0x10c>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800198a:	4b0f      	ldr	r3, [pc, #60]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	4a0e      	ldr	r2, [pc, #56]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 8001990:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001994:	6153      	str	r3, [r2, #20]
 8001996:	4b0c      	ldr	r3, [pc, #48]	; (80019c8 <HAL_COMP_MspInit+0x118>)
 8001998:	695b      	ldr	r3, [r3, #20]
 800199a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800199e:	60fb      	str	r3, [r7, #12]
 80019a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019a2:	2301      	movs	r3, #1
 80019a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019a6:	2303      	movs	r3, #3
 80019a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019aa:	2300      	movs	r3, #0
 80019ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ae:	f107 031c 	add.w	r3, r7, #28
 80019b2:	4619      	mov	r1, r3
 80019b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019b8:	f002 fc52 	bl	8004260 <HAL_GPIO_Init>
}
 80019bc:	bf00      	nop
 80019be:	3730      	adds	r7, #48	; 0x30
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	4001001c 	.word	0x4001001c
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40010020 	.word	0x40010020
 80019d0:	40010028 	.word	0x40010028
 80019d4:	48000400 	.word	0x48000400
 80019d8:	40010034 	.word	0x40010034

080019dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	b08a      	sub	sp, #40	; 0x28
 80019e0:	af00      	add	r7, sp, #0
 80019e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e4:	f107 0314 	add.w	r3, r7, #20
 80019e8:	2200      	movs	r2, #0
 80019ea:	601a      	str	r2, [r3, #0]
 80019ec:	605a      	str	r2, [r3, #4]
 80019ee:	609a      	str	r2, [r3, #8]
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4a4d      	ldr	r2, [pc, #308]	; (8001b30 <HAL_I2C_MspInit+0x154>)
 80019fa:	4293      	cmp	r3, r2
 80019fc:	f040 8093 	bne.w	8001b26 <HAL_I2C_MspInit+0x14a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a00:	4b4c      	ldr	r3, [pc, #304]	; (8001b34 <HAL_I2C_MspInit+0x158>)
 8001a02:	695b      	ldr	r3, [r3, #20]
 8001a04:	4a4b      	ldr	r2, [pc, #300]	; (8001b34 <HAL_I2C_MspInit+0x158>)
 8001a06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a0a:	6153      	str	r3, [r2, #20]
 8001a0c:	4b49      	ldr	r3, [pc, #292]	; (8001b34 <HAL_I2C_MspInit+0x158>)
 8001a0e:	695b      	ldr	r3, [r3, #20]
 8001a10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a14:	613b      	str	r3, [r7, #16]
 8001a16:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a18:	4b46      	ldr	r3, [pc, #280]	; (8001b34 <HAL_I2C_MspInit+0x158>)
 8001a1a:	695b      	ldr	r3, [r3, #20]
 8001a1c:	4a45      	ldr	r2, [pc, #276]	; (8001b34 <HAL_I2C_MspInit+0x158>)
 8001a1e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a22:	6153      	str	r3, [r2, #20]
 8001a24:	4b43      	ldr	r3, [pc, #268]	; (8001b34 <HAL_I2C_MspInit+0x158>)
 8001a26:	695b      	ldr	r3, [r3, #20]
 8001a28:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001a30:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a34:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a36:	2312      	movs	r3, #18
 8001a38:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a42:	2304      	movs	r3, #4
 8001a44:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a46:	f107 0314 	add.w	r3, r7, #20
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001a50:	f002 fc06 	bl	8004260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001a54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a5a:	2312      	movs	r3, #18
 8001a5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001a62:	2303      	movs	r3, #3
 8001a64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a66:	2304      	movs	r3, #4
 8001a68:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a6a:	f107 0314 	add.w	r3, r7, #20
 8001a6e:	4619      	mov	r1, r3
 8001a70:	4831      	ldr	r0, [pc, #196]	; (8001b38 <HAL_I2C_MspInit+0x15c>)
 8001a72:	f002 fbf5 	bl	8004260 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a76:	4b2f      	ldr	r3, [pc, #188]	; (8001b34 <HAL_I2C_MspInit+0x158>)
 8001a78:	69db      	ldr	r3, [r3, #28]
 8001a7a:	4a2e      	ldr	r2, [pc, #184]	; (8001b34 <HAL_I2C_MspInit+0x158>)
 8001a7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001a80:	61d3      	str	r3, [r2, #28]
 8001a82:	4b2c      	ldr	r3, [pc, #176]	; (8001b34 <HAL_I2C_MspInit+0x158>)
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a8a:	60bb      	str	r3, [r7, #8]
 8001a8c:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 8001a8e:	4b2b      	ldr	r3, [pc, #172]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001a90:	4a2b      	ldr	r2, [pc, #172]	; (8001b40 <HAL_I2C_MspInit+0x164>)
 8001a92:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a94:	4b29      	ldr	r3, [pc, #164]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001a96:	2200      	movs	r2, #0
 8001a98:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a9a:	4b28      	ldr	r3, [pc, #160]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001aa0:	4b26      	ldr	r3, [pc, #152]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001aa2:	2280      	movs	r2, #128	; 0x80
 8001aa4:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001aa6:	4b25      	ldr	r3, [pc, #148]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001aac:	4b23      	ldr	r3, [pc, #140]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001aae:	2200      	movs	r2, #0
 8001ab0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8001ab2:	4b22      	ldr	r3, [pc, #136]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001ab8:	4b20      	ldr	r3, [pc, #128]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8001abe:	481f      	ldr	r0, [pc, #124]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001ac0:	f002 fa1a 	bl	8003ef8 <HAL_DMA_Init>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <HAL_I2C_MspInit+0xf2>
    {
      Error_Handler();
 8001aca:	f7ff fd99 	bl	8001600 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	4a1a      	ldr	r2, [pc, #104]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001ad2:	63da      	str	r2, [r3, #60]	; 0x3c
 8001ad4:	4a19      	ldr	r2, [pc, #100]	; (8001b3c <HAL_I2C_MspInit+0x160>)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8001ada:	4b1a      	ldr	r3, [pc, #104]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001adc:	4a1a      	ldr	r2, [pc, #104]	; (8001b48 <HAL_I2C_MspInit+0x16c>)
 8001ade:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ae0:	4b18      	ldr	r3, [pc, #96]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001ae2:	2210      	movs	r2, #16
 8001ae4:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ae6:	4b17      	ldr	r3, [pc, #92]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001ae8:	2200      	movs	r2, #0
 8001aea:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001aec:	4b15      	ldr	r3, [pc, #84]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001aee:	2280      	movs	r2, #128	; 0x80
 8001af0:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001af2:	4b14      	ldr	r3, [pc, #80]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001af8:	4b12      	ldr	r3, [pc, #72]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8001afe:	4b11      	ldr	r3, [pc, #68]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b04:	4b0f      	ldr	r3, [pc, #60]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001b06:	2200      	movs	r2, #0
 8001b08:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8001b0a:	480e      	ldr	r0, [pc, #56]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001b0c:	f002 f9f4 	bl	8003ef8 <HAL_DMA_Init>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <HAL_I2C_MspInit+0x13e>
    {
      Error_Handler();
 8001b16:	f7ff fd73 	bl	8001600 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	4a09      	ldr	r2, [pc, #36]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001b1e:	639a      	str	r2, [r3, #56]	; 0x38
 8001b20:	4a08      	ldr	r2, [pc, #32]	; (8001b44 <HAL_I2C_MspInit+0x168>)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b26:	bf00      	nop
 8001b28:	3728      	adds	r7, #40	; 0x28
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40005400 	.word	0x40005400
 8001b34:	40021000 	.word	0x40021000
 8001b38:	48000400 	.word	0x48000400
 8001b3c:	20000a88 	.word	0x20000a88
 8001b40:	40020080 	.word	0x40020080
 8001b44:	20000708 	.word	0x20000708
 8001b48:	4002006c 	.word	0x4002006c

08001b4c <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08a      	sub	sp, #40	; 0x28
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b54:	f107 0314 	add.w	r3, r7, #20
 8001b58:	2200      	movs	r2, #0
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	605a      	str	r2, [r3, #4]
 8001b5e:	609a      	str	r2, [r3, #8]
 8001b60:	60da      	str	r2, [r3, #12]
 8001b62:	611a      	str	r2, [r3, #16]
  if(hopamp->Instance==OPAMP1)
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4a2e      	ldr	r2, [pc, #184]	; (8001c24 <HAL_OPAMP_MspInit+0xd8>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d119      	bne.n	8001ba2 <HAL_OPAMP_MspInit+0x56>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6e:	4b2e      	ldr	r3, [pc, #184]	; (8001c28 <HAL_OPAMP_MspInit+0xdc>)
 8001b70:	695b      	ldr	r3, [r3, #20]
 8001b72:	4a2d      	ldr	r2, [pc, #180]	; (8001c28 <HAL_OPAMP_MspInit+0xdc>)
 8001b74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b78:	6153      	str	r3, [r2, #20]
 8001b7a:	4b2b      	ldr	r3, [pc, #172]	; (8001c28 <HAL_OPAMP_MspInit+0xdc>)
 8001b7c:	695b      	ldr	r3, [r3, #20]
 8001b7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b82:	613b      	str	r3, [r7, #16]
 8001b84:	693b      	ldr	r3, [r7, #16]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA2     ------> OPAMP1_VOUT
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001b86:	2306      	movs	r3, #6
 8001b88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001b8a:	2303      	movs	r3, #3
 8001b8c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b92:	f107 0314 	add.w	r3, r7, #20
 8001b96:	4619      	mov	r1, r3
 8001b98:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001b9c:	f002 fb60 	bl	8004260 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP3_MspInit 1 */

  /* USER CODE END OPAMP3_MspInit 1 */
  }

}
 8001ba0:	e03b      	b.n	8001c1a <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP2)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a21      	ldr	r2, [pc, #132]	; (8001c2c <HAL_OPAMP_MspInit+0xe0>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d119      	bne.n	8001be0 <HAL_OPAMP_MspInit+0x94>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bac:	4b1e      	ldr	r3, [pc, #120]	; (8001c28 <HAL_OPAMP_MspInit+0xdc>)
 8001bae:	695b      	ldr	r3, [r3, #20]
 8001bb0:	4a1d      	ldr	r2, [pc, #116]	; (8001c28 <HAL_OPAMP_MspInit+0xdc>)
 8001bb2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb6:	6153      	str	r3, [r2, #20]
 8001bb8:	4b1b      	ldr	r3, [pc, #108]	; (8001c28 <HAL_OPAMP_MspInit+0xdc>)
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bc0:	60fb      	str	r3, [r7, #12]
 8001bc2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bc4:	23c0      	movs	r3, #192	; 0xc0
 8001bc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bd0:	f107 0314 	add.w	r3, r7, #20
 8001bd4:	4619      	mov	r1, r3
 8001bd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bda:	f002 fb41 	bl	8004260 <HAL_GPIO_Init>
}
 8001bde:	e01c      	b.n	8001c1a <HAL_OPAMP_MspInit+0xce>
  else if(hopamp->Instance==OPAMP3)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	4a12      	ldr	r2, [pc, #72]	; (8001c30 <HAL_OPAMP_MspInit+0xe4>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d117      	bne.n	8001c1a <HAL_OPAMP_MspInit+0xce>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bea:	4b0f      	ldr	r3, [pc, #60]	; (8001c28 <HAL_OPAMP_MspInit+0xdc>)
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	4a0e      	ldr	r2, [pc, #56]	; (8001c28 <HAL_OPAMP_MspInit+0xdc>)
 8001bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bf4:	6153      	str	r3, [r2, #20]
 8001bf6:	4b0c      	ldr	r3, [pc, #48]	; (8001c28 <HAL_OPAMP_MspInit+0xdc>)
 8001bf8:	695b      	ldr	r3, [r3, #20]
 8001bfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bfe:	60bb      	str	r3, [r7, #8]
 8001c00:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001c02:	2303      	movs	r3, #3
 8001c04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001c06:	2303      	movs	r3, #3
 8001c08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0e:	f107 0314 	add.w	r3, r7, #20
 8001c12:	4619      	mov	r1, r3
 8001c14:	4807      	ldr	r0, [pc, #28]	; (8001c34 <HAL_OPAMP_MspInit+0xe8>)
 8001c16:	f002 fb23 	bl	8004260 <HAL_GPIO_Init>
}
 8001c1a:	bf00      	nop
 8001c1c:	3728      	adds	r7, #40	; 0x28
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	40010038 	.word	0x40010038
 8001c28:	40021000 	.word	0x40021000
 8001c2c:	4001003c 	.word	0x4001003c
 8001c30:	40010040 	.word	0x40010040
 8001c34:	48000400 	.word	0x48000400

08001c38 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b085      	sub	sp, #20
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	4a0a      	ldr	r2, [pc, #40]	; (8001c70 <HAL_TIM_PWM_MspInit+0x38>)
 8001c46:	4293      	cmp	r3, r2
 8001c48:	d10b      	bne.n	8001c62 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	4a09      	ldr	r2, [pc, #36]	; (8001c74 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001c54:	6193      	str	r3, [r2, #24]
 8001c56:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <HAL_TIM_PWM_MspInit+0x3c>)
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001c5e:	60fb      	str	r3, [r7, #12]
 8001c60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	40012c00 	.word	0x40012c00
 8001c74:	40021000 	.word	0x40021000

08001c78 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b08c      	sub	sp, #48	; 0x30
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c80:	f107 031c 	add.w	r3, r7, #28
 8001c84:	2200      	movs	r2, #0
 8001c86:	601a      	str	r2, [r3, #0]
 8001c88:	605a      	str	r2, [r3, #4]
 8001c8a:	609a      	str	r2, [r3, #8]
 8001c8c:	60da      	str	r2, [r3, #12]
 8001c8e:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4a32      	ldr	r2, [pc, #200]	; (8001d60 <HAL_TIM_Base_MspInit+0xe8>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d130      	bne.n	8001cfc <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001c9a:	4b32      	ldr	r3, [pc, #200]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001c9c:	69db      	ldr	r3, [r3, #28]
 8001c9e:	4a31      	ldr	r2, [pc, #196]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001ca0:	f043 0302 	orr.w	r3, r3, #2
 8001ca4:	61d3      	str	r3, [r2, #28]
 8001ca6:	4b2f      	ldr	r3, [pc, #188]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f003 0302 	and.w	r3, r3, #2
 8001cae:	61bb      	str	r3, [r7, #24]
 8001cb0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cb2:	4b2c      	ldr	r3, [pc, #176]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	4a2b      	ldr	r2, [pc, #172]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001cb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001cbc:	6153      	str	r3, [r2, #20]
 8001cbe:	4b29      	ldr	r3, [pc, #164]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001cc0:	695b      	ldr	r3, [r3, #20]
 8001cc2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cc6:	617b      	str	r3, [r7, #20]
 8001cc8:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001cca:	2310      	movs	r3, #16
 8001ccc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001cda:	2302      	movs	r3, #2
 8001cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cde:	f107 031c 	add.w	r3, r7, #28
 8001ce2:	4619      	mov	r1, r3
 8001ce4:	4820      	ldr	r0, [pc, #128]	; (8001d68 <HAL_TIM_Base_MspInit+0xf0>)
 8001ce6:	f002 fabb 	bl	8004260 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001cea:	2200      	movs	r2, #0
 8001cec:	2100      	movs	r1, #0
 8001cee:	201d      	movs	r0, #29
 8001cf0:	f002 f8d8 	bl	8003ea4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001cf4:	201d      	movs	r0, #29
 8001cf6:	f002 f8f1 	bl	8003edc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001cfa:	e02d      	b.n	8001d58 <HAL_TIM_Base_MspInit+0xe0>
  else if(htim_base->Instance==TIM4)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	4a1a      	ldr	r2, [pc, #104]	; (8001d6c <HAL_TIM_Base_MspInit+0xf4>)
 8001d02:	4293      	cmp	r3, r2
 8001d04:	d128      	bne.n	8001d58 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001d06:	4b17      	ldr	r3, [pc, #92]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001d08:	69db      	ldr	r3, [r3, #28]
 8001d0a:	4a16      	ldr	r2, [pc, #88]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001d0c:	f043 0304 	orr.w	r3, r3, #4
 8001d10:	61d3      	str	r3, [r2, #28]
 8001d12:	4b14      	ldr	r3, [pc, #80]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001d14:	69db      	ldr	r3, [r3, #28]
 8001d16:	f003 0304 	and.w	r3, r3, #4
 8001d1a:	613b      	str	r3, [r7, #16]
 8001d1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d1e:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001d20:	695b      	ldr	r3, [r3, #20]
 8001d22:	4a10      	ldr	r2, [pc, #64]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001d24:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d28:	6153      	str	r3, [r2, #20]
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <HAL_TIM_Base_MspInit+0xec>)
 8001d2c:	695b      	ldr	r3, [r3, #20]
 8001d2e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d32:	60fb      	str	r3, [r7, #12]
 8001d34:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8001d36:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8001d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d3c:	2302      	movs	r3, #2
 8001d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d40:	2300      	movs	r3, #0
 8001d42:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2300      	movs	r3, #0
 8001d46:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d4c:	f107 031c 	add.w	r3, r7, #28
 8001d50:	4619      	mov	r1, r3
 8001d52:	4805      	ldr	r0, [pc, #20]	; (8001d68 <HAL_TIM_Base_MspInit+0xf0>)
 8001d54:	f002 fa84 	bl	8004260 <HAL_GPIO_Init>
}
 8001d58:	bf00      	nop
 8001d5a:	3730      	adds	r7, #48	; 0x30
 8001d5c:	46bd      	mov	sp, r7
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40000400 	.word	0x40000400
 8001d64:	40021000 	.word	0x40021000
 8001d68:	48000400 	.word	0x48000400
 8001d6c:	40000800 	.word	0x40000800

08001d70 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08a      	sub	sp, #40	; 0x28
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d78:	f107 0314 	add.w	r3, r7, #20
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
 8001d82:	609a      	str	r2, [r3, #8]
 8001d84:	60da      	str	r2, [r3, #12]
 8001d86:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a29      	ldr	r2, [pc, #164]	; (8001e34 <HAL_TIM_MspPostInit+0xc4>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d14b      	bne.n	8001e2a <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d92:	4b29      	ldr	r3, [pc, #164]	; (8001e38 <HAL_TIM_MspPostInit+0xc8>)
 8001d94:	695b      	ldr	r3, [r3, #20]
 8001d96:	4a28      	ldr	r2, [pc, #160]	; (8001e38 <HAL_TIM_MspPostInit+0xc8>)
 8001d98:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d9c:	6153      	str	r3, [r2, #20]
 8001d9e:	4b26      	ldr	r3, [pc, #152]	; (8001e38 <HAL_TIM_MspPostInit+0xc8>)
 8001da0:	695b      	ldr	r3, [r3, #20]
 8001da2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001da6:	613b      	str	r3, [r7, #16]
 8001da8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001daa:	4b23      	ldr	r3, [pc, #140]	; (8001e38 <HAL_TIM_MspPostInit+0xc8>)
 8001dac:	695b      	ldr	r3, [r3, #20]
 8001dae:	4a22      	ldr	r2, [pc, #136]	; (8001e38 <HAL_TIM_MspPostInit+0xc8>)
 8001db0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001db4:	6153      	str	r3, [r2, #20]
 8001db6:	4b20      	ldr	r3, [pc, #128]	; (8001e38 <HAL_TIM_MspPostInit+0xc8>)
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
    PB15     ------> TIM1_CH3N
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001dc2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001dc6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc8:	2302      	movs	r3, #2
 8001dca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001dd4:	2306      	movs	r3, #6
 8001dd6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dd8:	f107 0314 	add.w	r3, r7, #20
 8001ddc:	4619      	mov	r1, r3
 8001dde:	4817      	ldr	r0, [pc, #92]	; (8001e3c <HAL_TIM_MspPostInit+0xcc>)
 8001de0:	f002 fa3e 	bl	8004260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001de4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001de8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dea:	2302      	movs	r3, #2
 8001dec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dee:	2300      	movs	r3, #0
 8001df0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df2:	2300      	movs	r3, #0
 8001df4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 8001df6:	2304      	movs	r3, #4
 8001df8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfa:	f107 0314 	add.w	r3, r7, #20
 8001dfe:	4619      	mov	r1, r3
 8001e00:	480e      	ldr	r0, [pc, #56]	; (8001e3c <HAL_TIM_MspPostInit+0xcc>)
 8001e02:	f002 fa2d 	bl	8004260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8001e06:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001e0a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e0c:	2302      	movs	r3, #2
 8001e0e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e14:	2300      	movs	r3, #0
 8001e16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8001e18:	2306      	movs	r3, #6
 8001e1a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1c:	f107 0314 	add.w	r3, r7, #20
 8001e20:	4619      	mov	r1, r3
 8001e22:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e26:	f002 fa1b 	bl	8004260 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001e2a:	bf00      	nop
 8001e2c:	3728      	adds	r7, #40	; 0x28
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	40012c00 	.word	0x40012c00
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	48000400 	.word	0x48000400

08001e40 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	; 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 0314 	add.w	r3, r7, #20
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a46      	ldr	r2, [pc, #280]	; (8001f78 <HAL_UART_MspInit+0x138>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	f040 8086 	bne.w	8001f70 <HAL_UART_MspInit+0x130>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001e64:	4b45      	ldr	r3, [pc, #276]	; (8001f7c <HAL_UART_MspInit+0x13c>)
 8001e66:	69db      	ldr	r3, [r3, #28]
 8001e68:	4a44      	ldr	r2, [pc, #272]	; (8001f7c <HAL_UART_MspInit+0x13c>)
 8001e6a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e6e:	61d3      	str	r3, [r2, #28]
 8001e70:	4b42      	ldr	r3, [pc, #264]	; (8001f7c <HAL_UART_MspInit+0x13c>)
 8001e72:	69db      	ldr	r3, [r3, #28]
 8001e74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e78:	613b      	str	r3, [r7, #16]
 8001e7a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e7c:	4b3f      	ldr	r3, [pc, #252]	; (8001f7c <HAL_UART_MspInit+0x13c>)
 8001e7e:	695b      	ldr	r3, [r3, #20]
 8001e80:	4a3e      	ldr	r2, [pc, #248]	; (8001f7c <HAL_UART_MspInit+0x13c>)
 8001e82:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e86:	6153      	str	r3, [r2, #20]
 8001e88:	4b3c      	ldr	r3, [pc, #240]	; (8001f7c <HAL_UART_MspInit+0x13c>)
 8001e8a:	695b      	ldr	r3, [r3, #20]
 8001e8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001e90:	60fb      	str	r3, [r7, #12]
 8001e92:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ea6:	2307      	movs	r3, #7
 8001ea8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eaa:	f107 0314 	add.w	r3, r7, #20
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4833      	ldr	r0, [pc, #204]	; (8001f80 <HAL_UART_MspInit+0x140>)
 8001eb2:	f002 f9d5 	bl	8004260 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001eb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001eba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ebc:	2302      	movs	r3, #2
 8001ebe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec0:	2300      	movs	r3, #0
 8001ec2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ec8:	2307      	movs	r3, #7
 8001eca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	482b      	ldr	r0, [pc, #172]	; (8001f80 <HAL_UART_MspInit+0x140>)
 8001ed4:	f002 f9c4 	bl	8004260 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 8001ed8:	4b2a      	ldr	r3, [pc, #168]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001eda:	4a2b      	ldr	r2, [pc, #172]	; (8001f88 <HAL_UART_MspInit+0x148>)
 8001edc:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ede:	4b29      	ldr	r3, [pc, #164]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ee4:	4b27      	ldr	r3, [pc, #156]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001eea:	4b26      	ldr	r3, [pc, #152]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001eec:	2280      	movs	r2, #128	; 0x80
 8001eee:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001ef0:	4b24      	ldr	r3, [pc, #144]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001ef6:	4b23      	ldr	r3, [pc, #140]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001ef8:	2200      	movs	r2, #0
 8001efa:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8001efc:	4b21      	ldr	r3, [pc, #132]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001f02:	4b20      	ldr	r3, [pc, #128]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8001f08:	481e      	ldr	r0, [pc, #120]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001f0a:	f001 fff5 	bl	8003ef8 <HAL_DMA_Init>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <HAL_UART_MspInit+0xd8>
    {
      Error_Handler();
 8001f14:	f7ff fb74 	bl	8001600 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	4a1a      	ldr	r2, [pc, #104]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001f1c:	66da      	str	r2, [r3, #108]	; 0x6c
 8001f1e:	4a19      	ldr	r2, [pc, #100]	; (8001f84 <HAL_UART_MspInit+0x144>)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Channel2;
 8001f24:	4b19      	ldr	r3, [pc, #100]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f26:	4a1a      	ldr	r2, [pc, #104]	; (8001f90 <HAL_UART_MspInit+0x150>)
 8001f28:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001f2a:	4b18      	ldr	r3, [pc, #96]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f2c:	2210      	movs	r2, #16
 8001f2e:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001f30:	4b16      	ldr	r3, [pc, #88]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001f36:	4b15      	ldr	r3, [pc, #84]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f38:	2280      	movs	r2, #128	; 0x80
 8001f3a:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001f3c:	4b13      	ldr	r3, [pc, #76]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f3e:	2200      	movs	r2, #0
 8001f40:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8001f48:	4b10      	ldr	r3, [pc, #64]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001f4e:	4b0f      	ldr	r3, [pc, #60]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 8001f54:	480d      	ldr	r0, [pc, #52]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f56:	f001 ffcf 	bl	8003ef8 <HAL_DMA_Init>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d001      	beq.n	8001f64 <HAL_UART_MspInit+0x124>
    {
      Error_Handler();
 8001f60:	f7ff fb4e 	bl	8001600 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a09      	ldr	r2, [pc, #36]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f68:	669a      	str	r2, [r3, #104]	; 0x68
 8001f6a:	4a08      	ldr	r2, [pc, #32]	; (8001f8c <HAL_UART_MspInit+0x14c>)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001f70:	bf00      	nop
 8001f72:	3728      	adds	r7, #40	; 0x28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	40004800 	.word	0x40004800
 8001f7c:	40021000 	.word	0x40021000
 8001f80:	48000400 	.word	0x48000400
 8001f84:	200005f4 	.word	0x200005f4
 8001f88:	40020030 	.word	0x40020030
 8001f8c:	200007dc 	.word	0x200007dc
 8001f90:	4002001c 	.word	0x4002001c

08001f94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08c      	sub	sp, #48	; 0x30
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM7 IRQ priority */
  HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority ,0);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	6879      	ldr	r1, [r7, #4]
 8001fa8:	2037      	movs	r0, #55	; 0x37
 8001faa:	f001 ff7b 	bl	8003ea4 <HAL_NVIC_SetPriority>

  /* Enable the TIM7 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001fae:	2037      	movs	r0, #55	; 0x37
 8001fb0:	f001 ff94 	bl	8003edc <HAL_NVIC_EnableIRQ>
  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8001fb4:	4b1f      	ldr	r3, [pc, #124]	; (8002034 <HAL_InitTick+0xa0>)
 8001fb6:	69db      	ldr	r3, [r3, #28]
 8001fb8:	4a1e      	ldr	r2, [pc, #120]	; (8002034 <HAL_InitTick+0xa0>)
 8001fba:	f043 0320 	orr.w	r3, r3, #32
 8001fbe:	61d3      	str	r3, [r2, #28]
 8001fc0:	4b1c      	ldr	r3, [pc, #112]	; (8002034 <HAL_InitTick+0xa0>)
 8001fc2:	69db      	ldr	r3, [r3, #28]
 8001fc4:	f003 0320 	and.w	r3, r3, #32
 8001fc8:	60fb      	str	r3, [r7, #12]
 8001fca:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001fcc:	f107 0210 	add.w	r2, r7, #16
 8001fd0:	f107 0314 	add.w	r3, r7, #20
 8001fd4:	4611      	mov	r1, r2
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	f004 fb50 	bl	800667c <HAL_RCC_GetClockConfig>

  /* Compute TIM7 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001fdc:	f004 fb0a 	bl	80065f4 <HAL_RCC_GetPCLK1Freq>
 8001fe0:	4603      	mov	r3, r0
 8001fe2:	005b      	lsls	r3, r3, #1
 8001fe4:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8001fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001fe8:	4a13      	ldr	r2, [pc, #76]	; (8002038 <HAL_InitTick+0xa4>)
 8001fea:	fba2 2303 	umull	r2, r3, r2, r3
 8001fee:	0c9b      	lsrs	r3, r3, #18
 8001ff0:	3b01      	subs	r3, #1
 8001ff2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001ff4:	4b11      	ldr	r3, [pc, #68]	; (800203c <HAL_InitTick+0xa8>)
 8001ff6:	4a12      	ldr	r2, [pc, #72]	; (8002040 <HAL_InitTick+0xac>)
 8001ff8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000 / 1000) - 1;
 8001ffa:	4b10      	ldr	r3, [pc, #64]	; (800203c <HAL_InitTick+0xa8>)
 8001ffc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002000:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8002002:	4a0e      	ldr	r2, [pc, #56]	; (800203c <HAL_InitTick+0xa8>)
 8002004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002006:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8002008:	4b0c      	ldr	r3, [pc, #48]	; (800203c <HAL_InitTick+0xa8>)
 800200a:	2200      	movs	r2, #0
 800200c:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800200e:	4b0b      	ldr	r3, [pc, #44]	; (800203c <HAL_InitTick+0xa8>)
 8002010:	2200      	movs	r2, #0
 8002012:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim7) == HAL_OK)
 8002014:	4809      	ldr	r0, [pc, #36]	; (800203c <HAL_InitTick+0xa8>)
 8002016:	f004 fd13 	bl	8006a40 <HAL_TIM_Base_Init>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d104      	bne.n	800202a <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim7);
 8002020:	4806      	ldr	r0, [pc, #24]	; (800203c <HAL_InitTick+0xa8>)
 8002022:	f004 fd39 	bl	8006a98 <HAL_TIM_Base_Start_IT>
 8002026:	4603      	mov	r3, r0
 8002028:	e000      	b.n	800202c <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
}
 800202c:	4618      	mov	r0, r3
 800202e:	3730      	adds	r7, #48	; 0x30
 8002030:	46bd      	mov	sp, r7
 8002032:	bd80      	pop	{r7, pc}
 8002034:	40021000 	.word	0x40021000
 8002038:	431bde83 	.word	0x431bde83
 800203c:	20000b40 	.word	0x20000b40
 8002040:	40001400 	.word	0x40001400

08002044 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002048:	bf00      	nop
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr

08002052 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002052:	b480      	push	{r7}
 8002054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002056:	e7fe      	b.n	8002056 <HardFault_Handler+0x4>

08002058 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800205c:	e7fe      	b.n	800205c <MemManage_Handler+0x4>

0800205e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800205e:	b480      	push	{r7}
 8002060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002062:	e7fe      	b.n	8002062 <BusFault_Handler+0x4>

08002064 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002064:	b480      	push	{r7}
 8002066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002068:	e7fe      	b.n	8002068 <UsageFault_Handler+0x4>

0800206a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800206a:	b480      	push	{r7}
 800206c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800206e:	bf00      	nop
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800207c:	4810      	ldr	r0, [pc, #64]	; (80020c0 <DMA1_Channel1_IRQHandler+0x48>)
 800207e:	f001 ffe1 	bl	8004044 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
	BLDCCommuteHall();
 8002082:	f7fe f8db 	bl	800023c <BLDCCommuteHall>
	extern float adcBuff1[3];
	adcBuff1[0]=(float)measurement_buffers.RawADC[0][0];
 8002086:	4b0f      	ldr	r3, [pc, #60]	; (80020c4 <DMA1_Channel1_IRQHandler+0x4c>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	ee07 3a90 	vmov	s15, r3
 800208e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002092:	4b0d      	ldr	r3, [pc, #52]	; (80020c8 <DMA1_Channel1_IRQHandler+0x50>)
 8002094:	edc3 7a00 	vstr	s15, [r3]
	adcBuff1[1]=(float)measurement_buffers.RawADC[0][1];
 8002098:	4b0a      	ldr	r3, [pc, #40]	; (80020c4 <DMA1_Channel1_IRQHandler+0x4c>)
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	ee07 3a90 	vmov	s15, r3
 80020a0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020a4:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <DMA1_Channel1_IRQHandler+0x50>)
 80020a6:	edc3 7a01 	vstr	s15, [r3, #4]
	adcBuff1[2]=(float)measurement_buffers.RawADC[0][2];
 80020aa:	4b06      	ldr	r3, [pc, #24]	; (80020c4 <DMA1_Channel1_IRQHandler+0x4c>)
 80020ac:	689b      	ldr	r3, [r3, #8]
 80020ae:	ee07 3a90 	vmov	s15, r3
 80020b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020b6:	4b04      	ldr	r3, [pc, #16]	; (80020c8 <DMA1_Channel1_IRQHandler+0x50>)
 80020b8:	edc3 7a02 	vstr	s15, [r3, #8]
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80020bc:	bf00      	nop
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	200009f8 	.word	0x200009f8
 80020c4:	200004d4 	.word	0x200004d4
 80020c8:	20000030 	.word	0x20000030

080020cc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80020d0:	4802      	ldr	r0, [pc, #8]	; (80020dc <DMA1_Channel2_IRQHandler+0x10>)
 80020d2:	f001 ffb7 	bl	8004044 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80020d6:	bf00      	nop
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	200007dc 	.word	0x200007dc

080020e0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80020e4:	4802      	ldr	r0, [pc, #8]	; (80020f0 <DMA1_Channel3_IRQHandler+0x10>)
 80020e6:	f001 ffad 	bl	8004044 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80020ea:	bf00      	nop
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	200005f4 	.word	0x200005f4

080020f4 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80020f8:	4802      	ldr	r0, [pc, #8]	; (8002104 <DMA1_Channel6_IRQHandler+0x10>)
 80020fa:	f001 ffa3 	bl	8004044 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80020fe:	bf00      	nop
 8002100:	bd80      	pop	{r7, pc}
 8002102:	bf00      	nop
 8002104:	20000708 	.word	0x20000708

08002108 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 800210c:	4802      	ldr	r0, [pc, #8]	; (8002118 <DMA1_Channel7_IRQHandler+0x10>)
 800210e:	f001 ff99 	bl	8004044 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002112:	bf00      	nop
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	20000a88 	.word	0x20000a88

0800211c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */


  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002120:	4803      	ldr	r0, [pc, #12]	; (8002130 <ADC1_2_IRQHandler+0x14>)
 8002122:	f000 fbf7 	bl	8002914 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8002126:	4803      	ldr	r0, [pc, #12]	; (8002134 <ADC1_2_IRQHandler+0x18>)
 8002128:	f000 fbf4 	bl	8002914 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800212c:	bf00      	nop
 800212e:	bd80      	pop	{r7, pc}
 8002130:	20000928 	.word	0x20000928
 8002134:	200006b8 	.word	0x200006b8

08002138 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800213c:	4802      	ldr	r0, [pc, #8]	; (8002148 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 800213e:	f002 fc1e 	bl	800497e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 8002142:	bf00      	nop
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000b84 	.word	0x20000b84

0800214c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002150:	4802      	ldr	r0, [pc, #8]	; (800215c <TIM3_IRQHandler+0x10>)
 8002152:	f004 fdf3 	bl	8006d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002156:	bf00      	nop
 8002158:	bd80      	pop	{r7, pc}
 800215a:	bf00      	nop
 800215c:	20000884 	.word	0x20000884

08002160 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8002164:	4802      	ldr	r0, [pc, #8]	; (8002170 <TIM7_IRQHandler+0x10>)
 8002166:	f004 fde9 	bl	8006d3c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 800216a:	bf00      	nop
 800216c:	bd80      	pop	{r7, pc}
 800216e:	bf00      	nop
 8002170:	20000b40 	.word	0x20000b40

08002174 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8002178:	4802      	ldr	r0, [pc, #8]	; (8002184 <DMA2_Channel1_IRQHandler+0x10>)
 800217a:	f001 ff63 	bl	8004044 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000afc 	.word	0x20000afc

08002188 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800218c:	4802      	ldr	r0, [pc, #8]	; (8002198 <DMA2_Channel5_IRQHandler+0x10>)
 800218e:	f001 ff59 	bl	8004044 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8002192:	bf00      	nop
 8002194:	bd80      	pop	{r7, pc}
 8002196:	bf00      	nop
 8002198:	20000798 	.word	0x20000798

0800219c <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800219c:	b480      	push	{r7}
 800219e:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80021a0:	4b08      	ldr	r3, [pc, #32]	; (80021c4 <SystemInit+0x28>)
 80021a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80021a6:	4a07      	ldr	r2, [pc, #28]	; (80021c4 <SystemInit+0x28>)
 80021a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80021ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80021b0:	4b04      	ldr	r3, [pc, #16]	; (80021c4 <SystemInit+0x28>)
 80021b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80021b6:	609a      	str	r2, [r3, #8]
#endif
}
 80021b8:	bf00      	nop
 80021ba:	46bd      	mov	sp, r7
 80021bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c0:	4770      	bx	lr
 80021c2:	bf00      	nop
 80021c4:	e000ed00 	.word	0xe000ed00

080021c8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80021c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002200 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80021cc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80021ce:	e003      	b.n	80021d8 <LoopCopyDataInit>

080021d0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80021d0:	4b0c      	ldr	r3, [pc, #48]	; (8002204 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80021d2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80021d4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80021d6:	3104      	adds	r1, #4

080021d8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80021d8:	480b      	ldr	r0, [pc, #44]	; (8002208 <LoopForever+0xa>)
	ldr	r3, =_edata
 80021da:	4b0c      	ldr	r3, [pc, #48]	; (800220c <LoopForever+0xe>)
	adds	r2, r0, r1
 80021dc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80021de:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80021e0:	d3f6      	bcc.n	80021d0 <CopyDataInit>
	ldr	r2, =_sbss
 80021e2:	4a0b      	ldr	r2, [pc, #44]	; (8002210 <LoopForever+0x12>)
	b	LoopFillZerobss
 80021e4:	e002      	b.n	80021ec <LoopFillZerobss>

080021e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80021e6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80021e8:	f842 3b04 	str.w	r3, [r2], #4

080021ec <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80021ec:	4b09      	ldr	r3, [pc, #36]	; (8002214 <LoopForever+0x16>)
	cmp	r2, r3
 80021ee:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80021f0:	d3f9      	bcc.n	80021e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80021f2:	f7ff ffd3 	bl	800219c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021f6:	f008 ff91 	bl	800b11c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80021fa:	f7fe fb3d 	bl	8000878 <main>

080021fe <LoopForever>:

LoopForever:
    b LoopForever
 80021fe:	e7fe      	b.n	80021fe <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8002200:	20008000 	.word	0x20008000
	ldr	r3, =_sidata
 8002204:	0800b210 	.word	0x0800b210
	ldr	r0, =_sdata
 8002208:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800220c:	20000010 	.word	0x20000010
	ldr	r2, =_sbss
 8002210:	20000010 	.word	0x20000010
	ldr	r3, = _ebss
 8002214:	20000df0 	.word	0x20000df0

08002218 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002218:	e7fe      	b.n	8002218 <ADC3_IRQHandler>
	...

0800221c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800221c:	b580      	push	{r7, lr}
 800221e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002220:	4b08      	ldr	r3, [pc, #32]	; (8002244 <HAL_Init+0x28>)
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4a07      	ldr	r2, [pc, #28]	; (8002244 <HAL_Init+0x28>)
 8002226:	f043 0310 	orr.w	r3, r3, #16
 800222a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800222c:	2003      	movs	r0, #3
 800222e:	f001 fe2e 	bl	8003e8e <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002232:	2000      	movs	r0, #0
 8002234:	f7ff feae 	bl	8001f94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002238:	f7ff f9ea 	bl	8001610 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	40022000 	.word	0x40022000

08002248 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800224c:	4b06      	ldr	r3, [pc, #24]	; (8002268 <HAL_IncTick+0x20>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	461a      	mov	r2, r3
 8002252:	4b06      	ldr	r3, [pc, #24]	; (800226c <HAL_IncTick+0x24>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	4413      	add	r3, r2
 8002258:	4a04      	ldr	r2, [pc, #16]	; (800226c <HAL_IncTick+0x24>)
 800225a:	6013      	str	r3, [r2, #0]
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	2000000c 	.word	0x2000000c
 800226c:	20000b80 	.word	0x20000b80

08002270 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return uwTick;  
 8002274:	4b03      	ldr	r3, [pc, #12]	; (8002284 <HAL_GetTick+0x14>)
 8002276:	681b      	ldr	r3, [r3, #0]
}
 8002278:	4618      	mov	r0, r3
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	20000b80 	.word	0x20000b80

08002288 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002290:	f7ff ffee 	bl	8002270 <HAL_GetTick>
 8002294:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022a0:	d005      	beq.n	80022ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022a2:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <HAL_Delay+0x40>)
 80022a4:	781b      	ldrb	r3, [r3, #0]
 80022a6:	461a      	mov	r2, r3
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	4413      	add	r3, r2
 80022ac:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80022ae:	bf00      	nop
 80022b0:	f7ff ffde 	bl	8002270 <HAL_GetTick>
 80022b4:	4602      	mov	r2, r0
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	68fa      	ldr	r2, [r7, #12]
 80022bc:	429a      	cmp	r2, r3
 80022be:	d8f7      	bhi.n	80022b0 <HAL_Delay+0x28>
  {
  }
}
 80022c0:	bf00      	nop
 80022c2:	3710      	adds	r7, #16
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	2000000c 	.word	0x2000000c

080022cc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80022e8:	bf00      	nop
 80022ea:	370c      	adds	r7, #12
 80022ec:	46bd      	mov	sp, r7
 80022ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f2:	4770      	bx	lr

080022f4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindowCallback must be implemented in the user file.
  */
}
 80022fc:	bf00      	nop
 80022fe:	370c      	adds	r7, #12
 8002300:	46bd      	mov	sp, r7
 8002302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002306:	4770      	bx	lr

08002308 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002308:	b480      	push	{r7}
 800230a:	b083      	sub	sp, #12
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002310:	bf00      	nop
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b09a      	sub	sp, #104	; 0x68
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002324:	2300      	movs	r3, #0
 8002326:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 800232a:	2300      	movs	r3, #0
 800232c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 800232e:	2300      	movs	r3, #0
 8002330:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d101      	bne.n	800233c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8002338:	2301      	movs	r3, #1
 800233a:	e1c9      	b.n	80026d0 <HAL_ADC_Init+0x3b4>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	691b      	ldr	r3, [r3, #16]
 8002340:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	f003 0310 	and.w	r3, r3, #16
 800234a:	2b00      	cmp	r3, #0
 800234c:	d176      	bne.n	800243c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002352:	2b00      	cmp	r3, #0
 8002354:	d152      	bne.n	80023fc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	2200      	movs	r2, #0
 800235a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2200      	movs	r2, #0
 8002360:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	2200      	movs	r2, #0
 8002366:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2200      	movs	r2, #0
 800236c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002370:	6878      	ldr	r0, [r7, #4]
 8002372:	f7ff f975 	bl	8001660 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	689b      	ldr	r3, [r3, #8]
 800237c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002380:	2b00      	cmp	r3, #0
 8002382:	d13b      	bne.n	80023fc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f001 fb05 	bl	8003994 <ADC_Disable>
 800238a:	4603      	mov	r3, r0
 800238c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002394:	f003 0310 	and.w	r3, r3, #16
 8002398:	2b00      	cmp	r3, #0
 800239a:	d12f      	bne.n	80023fc <HAL_ADC_Init+0xe0>
 800239c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d12b      	bne.n	80023fc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80023ac:	f023 0302 	bic.w	r3, r3, #2
 80023b0:	f043 0202 	orr.w	r2, r3, #2
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	689a      	ldr	r2, [r3, #8]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80023c6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80023d6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80023d8:	4b86      	ldr	r3, [pc, #536]	; (80025f4 <HAL_ADC_Init+0x2d8>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a86      	ldr	r2, [pc, #536]	; (80025f8 <HAL_ADC_Init+0x2dc>)
 80023de:	fba2 2303 	umull	r2, r3, r2, r3
 80023e2:	0c9a      	lsrs	r2, r3, #18
 80023e4:	4613      	mov	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	005b      	lsls	r3, r3, #1
 80023ec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023ee:	e002      	b.n	80023f6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	3b01      	subs	r3, #1
 80023f4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80023f6:	68bb      	ldr	r3, [r7, #8]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1f9      	bne.n	80023f0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	689b      	ldr	r3, [r3, #8]
 8002402:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002406:	2b00      	cmp	r3, #0
 8002408:	d007      	beq.n	800241a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8002414:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002418:	d110      	bne.n	800243c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	f023 0312 	bic.w	r3, r3, #18
 8002422:	f043 0210 	orr.w	r2, r3, #16
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800242e:	f043 0201 	orr.w	r2, r3, #1
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8002436:	2301      	movs	r3, #1
 8002438:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002440:	f003 0310 	and.w	r3, r3, #16
 8002444:	2b00      	cmp	r3, #0
 8002446:	f040 8136 	bne.w	80026b6 <HAL_ADC_Init+0x39a>
 800244a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 800244e:	2b00      	cmp	r3, #0
 8002450:	f040 8131 	bne.w	80026b6 <HAL_ADC_Init+0x39a>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	689b      	ldr	r3, [r3, #8]
 800245a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 800245e:	2b00      	cmp	r3, #0
 8002460:	f040 8129 	bne.w	80026b6 <HAL_ADC_Init+0x39a>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800246c:	f043 0202 	orr.w	r2, r3, #2
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800247c:	d004      	beq.n	8002488 <HAL_ADC_Init+0x16c>
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a5e      	ldr	r2, [pc, #376]	; (80025fc <HAL_ADC_Init+0x2e0>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d101      	bne.n	800248c <HAL_ADC_Init+0x170>
 8002488:	4b5d      	ldr	r3, [pc, #372]	; (8002600 <HAL_ADC_Init+0x2e4>)
 800248a:	e000      	b.n	800248e <HAL_ADC_Init+0x172>
 800248c:	4b5d      	ldr	r3, [pc, #372]	; (8002604 <HAL_ADC_Init+0x2e8>)
 800248e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002498:	d102      	bne.n	80024a0 <HAL_ADC_Init+0x184>
 800249a:	4b58      	ldr	r3, [pc, #352]	; (80025fc <HAL_ADC_Init+0x2e0>)
 800249c:	60fb      	str	r3, [r7, #12]
 800249e:	e01a      	b.n	80024d6 <HAL_ADC_Init+0x1ba>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a55      	ldr	r2, [pc, #340]	; (80025fc <HAL_ADC_Init+0x2e0>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d103      	bne.n	80024b2 <HAL_ADC_Init+0x196>
 80024aa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80024ae:	60fb      	str	r3, [r7, #12]
 80024b0:	e011      	b.n	80024d6 <HAL_ADC_Init+0x1ba>
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a54      	ldr	r2, [pc, #336]	; (8002608 <HAL_ADC_Init+0x2ec>)
 80024b8:	4293      	cmp	r3, r2
 80024ba:	d102      	bne.n	80024c2 <HAL_ADC_Init+0x1a6>
 80024bc:	4b53      	ldr	r3, [pc, #332]	; (800260c <HAL_ADC_Init+0x2f0>)
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	e009      	b.n	80024d6 <HAL_ADC_Init+0x1ba>
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	4a51      	ldr	r2, [pc, #324]	; (800260c <HAL_ADC_Init+0x2f0>)
 80024c8:	4293      	cmp	r3, r2
 80024ca:	d102      	bne.n	80024d2 <HAL_ADC_Init+0x1b6>
 80024cc:	4b4e      	ldr	r3, [pc, #312]	; (8002608 <HAL_ADC_Init+0x2ec>)
 80024ce:	60fb      	str	r3, [r7, #12]
 80024d0:	e001      	b.n	80024d6 <HAL_ADC_Init+0x1ba>
 80024d2:	2300      	movs	r3, #0
 80024d4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f003 0303 	and.w	r3, r3, #3
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d108      	bne.n	80024f6 <HAL_ADC_Init+0x1da>
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0301 	and.w	r3, r3, #1
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d101      	bne.n	80024f6 <HAL_ADC_Init+0x1da>
 80024f2:	2301      	movs	r3, #1
 80024f4:	e000      	b.n	80024f8 <HAL_ADC_Init+0x1dc>
 80024f6:	2300      	movs	r3, #0
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d11c      	bne.n	8002536 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80024fc:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d010      	beq.n	8002524 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	f003 0303 	and.w	r3, r3, #3
 800250a:	2b01      	cmp	r3, #1
 800250c:	d107      	bne.n	800251e <HAL_ADC_Init+0x202>
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b01      	cmp	r3, #1
 8002518:	d101      	bne.n	800251e <HAL_ADC_Init+0x202>
 800251a:	2301      	movs	r3, #1
 800251c:	e000      	b.n	8002520 <HAL_ADC_Init+0x204>
 800251e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002520:	2b00      	cmp	r3, #0
 8002522:	d108      	bne.n	8002536 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8002524:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	431a      	orrs	r2, r3
 8002532:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002534:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	7e5b      	ldrb	r3, [r3, #25]
 800253a:	035b      	lsls	r3, r3, #13
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8002540:	2a01      	cmp	r2, #1
 8002542:	d002      	beq.n	800254a <HAL_ADC_Init+0x22e>
 8002544:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002548:	e000      	b.n	800254c <HAL_ADC_Init+0x230>
 800254a:	2200      	movs	r2, #0
 800254c:	431a      	orrs	r2, r3
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	68db      	ldr	r3, [r3, #12]
 8002552:	431a      	orrs	r2, r3
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	689b      	ldr	r3, [r3, #8]
 8002558:	4313      	orrs	r3, r2
 800255a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800255c:	4313      	orrs	r3, r2
 800255e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002566:	2b01      	cmp	r3, #1
 8002568:	d11b      	bne.n	80025a2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	7e5b      	ldrb	r3, [r3, #25]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d109      	bne.n	8002586 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002576:	3b01      	subs	r3, #1
 8002578:	045a      	lsls	r2, r3, #17
 800257a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800257c:	4313      	orrs	r3, r2
 800257e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002582:	663b      	str	r3, [r7, #96]	; 0x60
 8002584:	e00d      	b.n	80025a2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800258e:	f043 0220 	orr.w	r2, r3, #32
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259a:	f043 0201 	orr.w	r2, r3, #1
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a6:	2b01      	cmp	r3, #1
 80025a8:	d03a      	beq.n	8002620 <HAL_ADC_Init+0x304>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a16      	ldr	r2, [pc, #88]	; (8002608 <HAL_ADC_Init+0x2ec>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d004      	beq.n	80025be <HAL_ADC_Init+0x2a2>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a14      	ldr	r2, [pc, #80]	; (800260c <HAL_ADC_Init+0x2f0>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d128      	bne.n	8002610 <HAL_ADC_Init+0x2f4>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025c2:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 80025c6:	d012      	beq.n	80025ee <HAL_ADC_Init+0x2d2>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80025d0:	d00a      	beq.n	80025e8 <HAL_ADC_Init+0x2cc>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025d6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80025da:	d002      	beq.n	80025e2 <HAL_ADC_Init+0x2c6>
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025e0:	e018      	b.n	8002614 <HAL_ADC_Init+0x2f8>
 80025e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80025e6:	e015      	b.n	8002614 <HAL_ADC_Init+0x2f8>
 80025e8:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80025ec:	e012      	b.n	8002614 <HAL_ADC_Init+0x2f8>
 80025ee:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80025f2:	e00f      	b.n	8002614 <HAL_ADC_Init+0x2f8>
 80025f4:	20000004 	.word	0x20000004
 80025f8:	431bde83 	.word	0x431bde83
 80025fc:	50000100 	.word	0x50000100
 8002600:	50000300 	.word	0x50000300
 8002604:	50000700 	.word	0x50000700
 8002608:	50000400 	.word	0x50000400
 800260c:	50000500 	.word	0x50000500
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002618:	4313      	orrs	r3, r2
 800261a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800261c:	4313      	orrs	r3, r2
 800261e:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	f003 030c 	and.w	r3, r3, #12
 800262a:	2b00      	cmp	r3, #0
 800262c:	d114      	bne.n	8002658 <HAL_ADC_Init+0x33c>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	68db      	ldr	r3, [r3, #12]
 8002634:	687a      	ldr	r2, [r7, #4]
 8002636:	6812      	ldr	r2, [r2, #0]
 8002638:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800263c:	f023 0302 	bic.w	r3, r3, #2
 8002640:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	7e1b      	ldrb	r3, [r3, #24]
 8002646:	039a      	lsls	r2, r3, #14
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	4313      	orrs	r3, r2
 8002652:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002654:	4313      	orrs	r3, r2
 8002656:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	68da      	ldr	r2, [r3, #12]
 800265e:	4b1e      	ldr	r3, [pc, #120]	; (80026d8 <HAL_ADC_Init+0x3bc>)
 8002660:	4013      	ands	r3, r2
 8002662:	687a      	ldr	r2, [r7, #4]
 8002664:	6812      	ldr	r2, [r2, #0]
 8002666:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8002668:	430b      	orrs	r3, r1
 800266a:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	691b      	ldr	r3, [r3, #16]
 8002670:	2b01      	cmp	r3, #1
 8002672:	d10c      	bne.n	800268e <HAL_ADC_Init+0x372>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800267a:	f023 010f 	bic.w	r1, r3, #15
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	69db      	ldr	r3, [r3, #28]
 8002682:	1e5a      	subs	r2, r3, #1
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	430a      	orrs	r2, r1
 800268a:	631a      	str	r2, [r3, #48]	; 0x30
 800268c:	e007      	b.n	800269e <HAL_ADC_Init+0x382>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 020f 	bic.w	r2, r2, #15
 800269c:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026a8:	f023 0303 	bic.w	r3, r3, #3
 80026ac:	f043 0201 	orr.w	r2, r3, #1
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	641a      	str	r2, [r3, #64]	; 0x40
 80026b4:	e00a      	b.n	80026cc <HAL_ADC_Init+0x3b0>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ba:	f023 0312 	bic.w	r3, r3, #18
 80026be:	f043 0210 	orr.w	r2, r3, #16
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80026c6:	2301      	movs	r3, #1
 80026c8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80026cc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3768      	adds	r7, #104	; 0x68
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	fff0c007 	.word	0xfff0c007

080026dc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b086      	sub	sp, #24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	60f8      	str	r0, [r7, #12]
 80026e4:	60b9      	str	r1, [r7, #8]
 80026e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80026e8:	2300      	movs	r3, #0
 80026ea:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	689b      	ldr	r3, [r3, #8]
 80026f2:	f003 0304 	and.w	r3, r3, #4
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	f040 80f7 	bne.w	80028ea <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002702:	2b01      	cmp	r3, #1
 8002704:	d101      	bne.n	800270a <HAL_ADC_Start_DMA+0x2e>
 8002706:	2302      	movs	r3, #2
 8002708:	e0f2      	b.n	80028f0 <HAL_ADC_Start_DMA+0x214>
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	2201      	movs	r2, #1
 800270e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800271a:	d004      	beq.n	8002726 <HAL_ADC_Start_DMA+0x4a>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a75      	ldr	r2, [pc, #468]	; (80028f8 <HAL_ADC_Start_DMA+0x21c>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d109      	bne.n	800273a <HAL_ADC_Start_DMA+0x5e>
 8002726:	4b75      	ldr	r3, [pc, #468]	; (80028fc <HAL_ADC_Start_DMA+0x220>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	f003 031f 	and.w	r3, r3, #31
 800272e:	2b00      	cmp	r3, #0
 8002730:	bf0c      	ite	eq
 8002732:	2301      	moveq	r3, #1
 8002734:	2300      	movne	r3, #0
 8002736:	b2db      	uxtb	r3, r3
 8002738:	e008      	b.n	800274c <HAL_ADC_Start_DMA+0x70>
 800273a:	4b71      	ldr	r3, [pc, #452]	; (8002900 <HAL_ADC_Start_DMA+0x224>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 031f 	and.w	r3, r3, #31
 8002742:	2b00      	cmp	r3, #0
 8002744:	bf0c      	ite	eq
 8002746:	2301      	moveq	r3, #1
 8002748:	2300      	movne	r3, #0
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2b00      	cmp	r3, #0
 800274e:	f000 80c5 	beq.w	80028dc <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002752:	68f8      	ldr	r0, [r7, #12]
 8002754:	f001 f8c0 	bl	80038d8 <ADC_Enable>
 8002758:	4603      	mov	r3, r0
 800275a:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800275c:	7dfb      	ldrb	r3, [r7, #23]
 800275e:	2b00      	cmp	r3, #0
 8002760:	f040 80b7 	bne.w	80028d2 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002768:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800276c:	f023 0301 	bic.w	r3, r3, #1
 8002770:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002780:	d004      	beq.n	800278c <HAL_ADC_Start_DMA+0xb0>
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	4a5c      	ldr	r2, [pc, #368]	; (80028f8 <HAL_ADC_Start_DMA+0x21c>)
 8002788:	4293      	cmp	r3, r2
 800278a:	d106      	bne.n	800279a <HAL_ADC_Start_DMA+0xbe>
 800278c:	4b5b      	ldr	r3, [pc, #364]	; (80028fc <HAL_ADC_Start_DMA+0x220>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f003 031f 	and.w	r3, r3, #31
 8002794:	2b00      	cmp	r3, #0
 8002796:	d010      	beq.n	80027ba <HAL_ADC_Start_DMA+0xde>
 8002798:	e005      	b.n	80027a6 <HAL_ADC_Start_DMA+0xca>
 800279a:	4b59      	ldr	r3, [pc, #356]	; (8002900 <HAL_ADC_Start_DMA+0x224>)
 800279c:	689b      	ldr	r3, [r3, #8]
 800279e:	f003 031f 	and.w	r3, r3, #31
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d009      	beq.n	80027ba <HAL_ADC_Start_DMA+0xde>
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027ae:	d004      	beq.n	80027ba <HAL_ADC_Start_DMA+0xde>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4a53      	ldr	r2, [pc, #332]	; (8002904 <HAL_ADC_Start_DMA+0x228>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d115      	bne.n	80027e6 <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027be:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	68db      	ldr	r3, [r3, #12]
 80027cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d036      	beq.n	8002842 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80027dc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80027e4:	e02d      	b.n	8002842 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ea:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027fa:	d004      	beq.n	8002806 <HAL_ADC_Start_DMA+0x12a>
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	4a3d      	ldr	r2, [pc, #244]	; (80028f8 <HAL_ADC_Start_DMA+0x21c>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d10a      	bne.n	800281c <HAL_ADC_Start_DMA+0x140>
 8002806:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002810:	2b00      	cmp	r3, #0
 8002812:	bf14      	ite	ne
 8002814:	2301      	movne	r3, #1
 8002816:	2300      	moveq	r3, #0
 8002818:	b2db      	uxtb	r3, r3
 800281a:	e008      	b.n	800282e <HAL_ADC_Start_DMA+0x152>
 800281c:	4b39      	ldr	r3, [pc, #228]	; (8002904 <HAL_ADC_Start_DMA+0x228>)
 800281e:	68db      	ldr	r3, [r3, #12]
 8002820:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002824:	2b00      	cmp	r3, #0
 8002826:	bf14      	ite	ne
 8002828:	2301      	movne	r3, #1
 800282a:	2300      	moveq	r3, #0
 800282c:	b2db      	uxtb	r3, r3
 800282e:	2b00      	cmp	r3, #0
 8002830:	d007      	beq.n	8002842 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800283a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002846:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800284a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800284e:	d106      	bne.n	800285e <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002854:	f023 0206 	bic.w	r2, r3, #6
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	645a      	str	r2, [r3, #68]	; 0x44
 800285c:	e002      	b.n	8002864 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002870:	4a25      	ldr	r2, [pc, #148]	; (8002908 <HAL_ADC_Start_DMA+0x22c>)
 8002872:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002878:	4a24      	ldr	r2, [pc, #144]	; (800290c <HAL_ADC_Start_DMA+0x230>)
 800287a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002880:	4a23      	ldr	r2, [pc, #140]	; (8002910 <HAL_ADC_Start_DMA+0x234>)
 8002882:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	221c      	movs	r2, #28
 800288a:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	685a      	ldr	r2, [r3, #4]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f042 0210 	orr.w	r2, r2, #16
 800289a:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	68da      	ldr	r2, [r3, #12]
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	f042 0201 	orr.w	r2, r2, #1
 80028aa:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	3340      	adds	r3, #64	; 0x40
 80028b6:	4619      	mov	r1, r3
 80028b8:	68ba      	ldr	r2, [r7, #8]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f001 fb63 	bl	8003f86 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	689a      	ldr	r2, [r3, #8]
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f042 0204 	orr.w	r2, r2, #4
 80028ce:	609a      	str	r2, [r3, #8]
 80028d0:	e00d      	b.n	80028ee <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	2200      	movs	r2, #0
 80028d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80028da:	e008      	b.n	80028ee <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 80028dc:	2301      	movs	r3, #1
 80028de:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	2200      	movs	r2, #0
 80028e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80028e8:	e001      	b.n	80028ee <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028ea:	2302      	movs	r3, #2
 80028ec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80028ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}
 80028f8:	50000100 	.word	0x50000100
 80028fc:	50000300 	.word	0x50000300
 8002900:	50000700 	.word	0x50000700
 8002904:	50000400 	.word	0x50000400
 8002908:	0800380d 	.word	0x0800380d
 800290c:	08003887 	.word	0x08003887
 8002910:	080038a3 	.word	0x080038a3

08002914 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request.  
  * @param  hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002914:	b580      	push	{r7, lr}
 8002916:	b086      	sub	sp, #24
 8002918:	af00      	add	r7, sp, #0
 800291a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0U; /* flag set if overrun occurrence has to be considered as an error */
 800291c:	2300      	movs	r3, #0
 800291e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8002920:	2300      	movs	r3, #0
 8002922:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cfgr_jqm = 0x0U;
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f003 0304 	and.w	r3, r3, #4
 8002932:	2b04      	cmp	r3, #4
 8002934:	d106      	bne.n	8002944 <HAL_ADC_IRQHandler+0x30>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f003 0304 	and.w	r3, r3, #4
 8002940:	2b04      	cmp	r3, #4
 8002942:	d00f      	beq.n	8002964 <HAL_ADC_IRQHandler+0x50>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 0308 	and.w	r3, r3, #8
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC)) || 
 800294e:	2b08      	cmp	r3, #8
 8002950:	f040 80c0 	bne.w	8002ad4 <HAL_ADC_IRQHandler+0x1c0>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOS))   )
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f003 0308 	and.w	r3, r3, #8
 800295e:	2b08      	cmp	r3, #8
 8002960:	f040 80b8 	bne.w	8002ad4 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002968:	f003 0310 	and.w	r3, r3, #16
 800296c:	2b00      	cmp	r3, #0
 800296e:	d105      	bne.n	800297c <HAL_ADC_IRQHandler+0x68>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002974:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* Get relevant register CFGR in ADC instance of ADC master or slave    */
    /* in function of multimode state (for devices with multimode           */
    /* available).                                                          */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002984:	d004      	beq.n	8002990 <HAL_ADC_IRQHandler+0x7c>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a95      	ldr	r2, [pc, #596]	; (8002be0 <HAL_ADC_IRQHandler+0x2cc>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d106      	bne.n	800299e <HAL_ADC_IRQHandler+0x8a>
 8002990:	4b94      	ldr	r3, [pc, #592]	; (8002be4 <HAL_ADC_IRQHandler+0x2d0>)
 8002992:	689b      	ldr	r3, [r3, #8]
 8002994:	f003 031f 	and.w	r3, r3, #31
 8002998:	2b00      	cmp	r3, #0
 800299a:	d03e      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x106>
 800299c:	e005      	b.n	80029aa <HAL_ADC_IRQHandler+0x96>
 800299e:	4b92      	ldr	r3, [pc, #584]	; (8002be8 <HAL_ADC_IRQHandler+0x2d4>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 031f 	and.w	r3, r3, #31
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d037      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x106>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029b2:	d004      	beq.n	80029be <HAL_ADC_IRQHandler+0xaa>
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a89      	ldr	r2, [pc, #548]	; (8002be0 <HAL_ADC_IRQHandler+0x2cc>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d106      	bne.n	80029cc <HAL_ADC_IRQHandler+0xb8>
 80029be:	4b89      	ldr	r3, [pc, #548]	; (8002be4 <HAL_ADC_IRQHandler+0x2d0>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	2b05      	cmp	r3, #5
 80029c8:	d027      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x106>
 80029ca:	e005      	b.n	80029d8 <HAL_ADC_IRQHandler+0xc4>
 80029cc:	4b86      	ldr	r3, [pc, #536]	; (8002be8 <HAL_ADC_IRQHandler+0x2d4>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	f003 031f 	and.w	r3, r3, #31
 80029d4:	2b05      	cmp	r3, #5
 80029d6:	d020      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x106>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029e0:	d004      	beq.n	80029ec <HAL_ADC_IRQHandler+0xd8>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	4a7e      	ldr	r2, [pc, #504]	; (8002be0 <HAL_ADC_IRQHandler+0x2cc>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d106      	bne.n	80029fa <HAL_ADC_IRQHandler+0xe6>
 80029ec:	4b7d      	ldr	r3, [pc, #500]	; (8002be4 <HAL_ADC_IRQHandler+0x2d0>)
 80029ee:	689b      	ldr	r3, [r3, #8]
 80029f0:	f003 031f 	and.w	r3, r3, #31
 80029f4:	2b09      	cmp	r3, #9
 80029f6:	d010      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x106>
 80029f8:	e005      	b.n	8002a06 <HAL_ADC_IRQHandler+0xf2>
 80029fa:	4b7b      	ldr	r3, [pc, #492]	; (8002be8 <HAL_ADC_IRQHandler+0x2d4>)
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f003 031f 	and.w	r3, r3, #31
 8002a02:	2b09      	cmp	r3, #9
 8002a04:	d009      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x106>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a0e:	d004      	beq.n	8002a1a <HAL_ADC_IRQHandler+0x106>
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a75      	ldr	r2, [pc, #468]	; (8002bec <HAL_ADC_IRQHandler+0x2d8>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d104      	bne.n	8002a24 <HAL_ADC_IRQHandler+0x110>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	68db      	ldr	r3, [r3, #12]
 8002a20:	613b      	str	r3, [r7, #16]
 8002a22:	e00f      	b.n	8002a44 <HAL_ADC_IRQHandler+0x130>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002a2c:	d004      	beq.n	8002a38 <HAL_ADC_IRQHandler+0x124>
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4a6b      	ldr	r2, [pc, #428]	; (8002be0 <HAL_ADC_IRQHandler+0x2cc>)
 8002a34:	4293      	cmp	r3, r2
 8002a36:	d102      	bne.n	8002a3e <HAL_ADC_IRQHandler+0x12a>
 8002a38:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a3c:	e000      	b.n	8002a40 <HAL_ADC_IRQHandler+0x12c>
 8002a3e:	4b6b      	ldr	r3, [pc, #428]	; (8002bec <HAL_ADC_IRQHandler+0x2d8>)
 8002a40:	68db      	ldr	r3, [r3, #12]
 8002a42:	613b      	str	r3, [r7, #16]
    }
    
    /* Disable interruption if no further conversion upcoming by regular      */
    /* external trigger or by continuous mode,                                */
    /* and if scan sequence if completed.                                     */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d139      	bne.n	8002ac6 <HAL_ADC_IRQHandler+0x1b2>
       (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == RESET)  )
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)         && 
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d134      	bne.n	8002ac6 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 0308 	and.w	r3, r3, #8
 8002a66:	2b08      	cmp	r3, #8
 8002a68:	d12d      	bne.n	8002ac6 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	689b      	ldr	r3, [r3, #8]
 8002a70:	f003 0304 	and.w	r3, r3, #4
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d11a      	bne.n	8002aae <HAL_ADC_IRQHandler+0x19a>
        {
          /* Disable ADC end of sequence conversion interrupt */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	685a      	ldr	r2, [r3, #4]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f022 020c 	bic.w	r2, r2, #12
 8002a86:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a8c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	641a      	str	r2, [r3, #64]	; 0x40
          
          if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d112      	bne.n	8002ac6 <HAL_ADC_IRQHandler+0x1b2>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aa4:	f043 0201 	orr.w	r2, r3, #1
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	641a      	str	r2, [r3, #64]	; 0x40
 8002aac:	e00b      	b.n	8002ac6 <HAL_ADC_IRQHandler+0x1b2>
          }
        }
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab2:	f043 0210 	orr.w	r2, r3, #16
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	641a      	str	r2, [r3, #64]	; 0x40
        
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002abe:	f043 0201 	orr.w	r2, r3, #1
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from EOC or EOS, possibility to use:                             */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "                */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002ac6:	6878      	ldr	r0, [r7, #4]
 8002ac8:	f7ff fc00 	bl	80022cc <HAL_ADC_ConvCpltCallback>
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved      */
    /*       data.                                                            */
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS) );
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	220c      	movs	r2, #12
 8002ad2:	601a      	str	r2, [r3, #0]
  }
  
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0320 	and.w	r3, r3, #32
 8002ade:	2b20      	cmp	r3, #32
 8002ae0:	d106      	bne.n	8002af0 <HAL_ADC_IRQHandler+0x1dc>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f003 0320 	and.w	r3, r3, #32
 8002aec:	2b20      	cmp	r3, #32
 8002aee:	d00f      	beq.n	8002b10 <HAL_ADC_IRQHandler+0x1fc>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if( (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC)) ||   
 8002afa:	2b40      	cmp	r3, #64	; 0x40
 8002afc:	f040 813c 	bne.w	8002d78 <HAL_ADC_IRQHandler+0x464>
      (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOS))   )
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b0a:	2b40      	cmp	r3, #64	; 0x40
 8002b0c:	f040 8134 	bne.w	8002d78 <HAL_ADC_IRQHandler+0x464>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b14:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	641a      	str	r2, [r3, #64]	; 0x40
        
    /* Get relevant register CFGR in ADC instance of ADC master or slave      */
    /* in function of multimode state (for devices with multimode             */
    /* available).                                                            */
    if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b24:	d004      	beq.n	8002b30 <HAL_ADC_IRQHandler+0x21c>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	4a2d      	ldr	r2, [pc, #180]	; (8002be0 <HAL_ADC_IRQHandler+0x2cc>)
 8002b2c:	4293      	cmp	r3, r2
 8002b2e:	d106      	bne.n	8002b3e <HAL_ADC_IRQHandler+0x22a>
 8002b30:	4b2c      	ldr	r3, [pc, #176]	; (8002be4 <HAL_ADC_IRQHandler+0x2d0>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 031f 	and.w	r3, r3, #31
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d03e      	beq.n	8002bba <HAL_ADC_IRQHandler+0x2a6>
 8002b3c:	e005      	b.n	8002b4a <HAL_ADC_IRQHandler+0x236>
 8002b3e:	4b2a      	ldr	r3, [pc, #168]	; (8002be8 <HAL_ADC_IRQHandler+0x2d4>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 031f 	and.w	r3, r3, #31
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d037      	beq.n	8002bba <HAL_ADC_IRQHandler+0x2a6>
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b52:	d004      	beq.n	8002b5e <HAL_ADC_IRQHandler+0x24a>
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a21      	ldr	r2, [pc, #132]	; (8002be0 <HAL_ADC_IRQHandler+0x2cc>)
 8002b5a:	4293      	cmp	r3, r2
 8002b5c:	d106      	bne.n	8002b6c <HAL_ADC_IRQHandler+0x258>
 8002b5e:	4b21      	ldr	r3, [pc, #132]	; (8002be4 <HAL_ADC_IRQHandler+0x2d0>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 031f 	and.w	r3, r3, #31
 8002b66:	2b05      	cmp	r3, #5
 8002b68:	d027      	beq.n	8002bba <HAL_ADC_IRQHandler+0x2a6>
 8002b6a:	e005      	b.n	8002b78 <HAL_ADC_IRQHandler+0x264>
 8002b6c:	4b1e      	ldr	r3, [pc, #120]	; (8002be8 <HAL_ADC_IRQHandler+0x2d4>)
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	f003 031f 	and.w	r3, r3, #31
 8002b74:	2b05      	cmp	r3, #5
 8002b76:	d020      	beq.n	8002bba <HAL_ADC_IRQHandler+0x2a6>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002b80:	d004      	beq.n	8002b8c <HAL_ADC_IRQHandler+0x278>
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	4a16      	ldr	r2, [pc, #88]	; (8002be0 <HAL_ADC_IRQHandler+0x2cc>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d106      	bne.n	8002b9a <HAL_ADC_IRQHandler+0x286>
 8002b8c:	4b15      	ldr	r3, [pc, #84]	; (8002be4 <HAL_ADC_IRQHandler+0x2d0>)
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f003 031f 	and.w	r3, r3, #31
 8002b94:	2b09      	cmp	r3, #9
 8002b96:	d010      	beq.n	8002bba <HAL_ADC_IRQHandler+0x2a6>
 8002b98:	e005      	b.n	8002ba6 <HAL_ADC_IRQHandler+0x292>
 8002b9a:	4b13      	ldr	r3, [pc, #76]	; (8002be8 <HAL_ADC_IRQHandler+0x2d4>)
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	f003 031f 	and.w	r3, r3, #31
 8002ba2:	2b09      	cmp	r3, #9
 8002ba4:	d009      	beq.n	8002bba <HAL_ADC_IRQHandler+0x2a6>
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bae:	d004      	beq.n	8002bba <HAL_ADC_IRQHandler+0x2a6>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a0d      	ldr	r2, [pc, #52]	; (8002bec <HAL_ADC_IRQHandler+0x2d8>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d104      	bne.n	8002bc4 <HAL_ADC_IRQHandler+0x2b0>
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	613b      	str	r3, [r7, #16]
 8002bc2:	e018      	b.n	8002bf6 <HAL_ADC_IRQHandler+0x2e2>
    }
    else
    {
      tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bcc:	d004      	beq.n	8002bd8 <HAL_ADC_IRQHandler+0x2c4>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4a03      	ldr	r2, [pc, #12]	; (8002be0 <HAL_ADC_IRQHandler+0x2cc>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d10b      	bne.n	8002bf0 <HAL_ADC_IRQHandler+0x2dc>
 8002bd8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002bdc:	e009      	b.n	8002bf2 <HAL_ADC_IRQHandler+0x2de>
 8002bde:	bf00      	nop
 8002be0:	50000100 	.word	0x50000100
 8002be4:	50000300 	.word	0x50000300
 8002be8:	50000700 	.word	0x50000700
 8002bec:	50000400 	.word	0x50000400
 8002bf0:	4b9d      	ldr	r3, [pc, #628]	; (8002e68 <HAL_ADC_IRQHandler+0x554>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002bfc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d013      	beq.n	8002c2c <HAL_ADC_IRQHandler+0x318>
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8002c04:	693b      	ldr	r3, [r7, #16]
 8002c06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                   ||
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	f040 80ad 	bne.w	8002d6a <HAL_ADC_IRQHandler+0x456>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
       ((READ_BIT (tmp_cfgr, ADC_CFGR_JAUTO) == RESET)    &&
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f040 80a5 	bne.w	8002d6a <HAL_ADC_IRQHandler+0x456>
        (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )   )   )
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)          &&
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	f040 809f 	bne.w	8002d6a <HAL_ADC_IRQHandler+0x456>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002c36:	2b40      	cmp	r3, #64	; 0x40
 8002c38:	f040 8097 	bne.w	8002d6a <HAL_ADC_IRQHandler+0x456>
      {
        
        /* Get relevant register CFGR in ADC instance of ADC master or slave  */
        /* in function of multimode state (for devices with multimode         */
        /* available).                                                        */
        if (ADC_NONMULTIMODE_INJ_OR_MULTIMODEMASTER(hadc))
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c44:	d004      	beq.n	8002c50 <HAL_ADC_IRQHandler+0x33c>
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a88      	ldr	r2, [pc, #544]	; (8002e6c <HAL_ADC_IRQHandler+0x558>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d106      	bne.n	8002c5e <HAL_ADC_IRQHandler+0x34a>
 8002c50:	4b87      	ldr	r3, [pc, #540]	; (8002e70 <HAL_ADC_IRQHandler+0x55c>)
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	f003 031f 	and.w	r3, r3, #31
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d03e      	beq.n	8002cda <HAL_ADC_IRQHandler+0x3c6>
 8002c5c:	e005      	b.n	8002c6a <HAL_ADC_IRQHandler+0x356>
 8002c5e:	4b85      	ldr	r3, [pc, #532]	; (8002e74 <HAL_ADC_IRQHandler+0x560>)
 8002c60:	689b      	ldr	r3, [r3, #8]
 8002c62:	f003 031f 	and.w	r3, r3, #31
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d037      	beq.n	8002cda <HAL_ADC_IRQHandler+0x3c6>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002c72:	d004      	beq.n	8002c7e <HAL_ADC_IRQHandler+0x36a>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a7c      	ldr	r2, [pc, #496]	; (8002e6c <HAL_ADC_IRQHandler+0x558>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d106      	bne.n	8002c8c <HAL_ADC_IRQHandler+0x378>
 8002c7e:	4b7c      	ldr	r3, [pc, #496]	; (8002e70 <HAL_ADC_IRQHandler+0x55c>)
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	f003 031f 	and.w	r3, r3, #31
 8002c86:	2b06      	cmp	r3, #6
 8002c88:	d027      	beq.n	8002cda <HAL_ADC_IRQHandler+0x3c6>
 8002c8a:	e005      	b.n	8002c98 <HAL_ADC_IRQHandler+0x384>
 8002c8c:	4b79      	ldr	r3, [pc, #484]	; (8002e74 <HAL_ADC_IRQHandler+0x560>)
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 031f 	and.w	r3, r3, #31
 8002c94:	2b06      	cmp	r3, #6
 8002c96:	d020      	beq.n	8002cda <HAL_ADC_IRQHandler+0x3c6>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ca0:	d004      	beq.n	8002cac <HAL_ADC_IRQHandler+0x398>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a71      	ldr	r2, [pc, #452]	; (8002e6c <HAL_ADC_IRQHandler+0x558>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d106      	bne.n	8002cba <HAL_ADC_IRQHandler+0x3a6>
 8002cac:	4b70      	ldr	r3, [pc, #448]	; (8002e70 <HAL_ADC_IRQHandler+0x55c>)
 8002cae:	689b      	ldr	r3, [r3, #8]
 8002cb0:	f003 031f 	and.w	r3, r3, #31
 8002cb4:	2b07      	cmp	r3, #7
 8002cb6:	d010      	beq.n	8002cda <HAL_ADC_IRQHandler+0x3c6>
 8002cb8:	e005      	b.n	8002cc6 <HAL_ADC_IRQHandler+0x3b2>
 8002cba:	4b6e      	ldr	r3, [pc, #440]	; (8002e74 <HAL_ADC_IRQHandler+0x560>)
 8002cbc:	689b      	ldr	r3, [r3, #8]
 8002cbe:	f003 031f 	and.w	r3, r3, #31
 8002cc2:	2b07      	cmp	r3, #7
 8002cc4:	d009      	beq.n	8002cda <HAL_ADC_IRQHandler+0x3c6>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cce:	d004      	beq.n	8002cda <HAL_ADC_IRQHandler+0x3c6>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a64      	ldr	r2, [pc, #400]	; (8002e68 <HAL_ADC_IRQHandler+0x554>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d104      	bne.n	8002ce4 <HAL_ADC_IRQHandler+0x3d0>
        {
          tmp_cfgr_jqm = READ_REG(hadc->Instance->CFGR); 
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	68db      	ldr	r3, [r3, #12]
 8002ce0:	60fb      	str	r3, [r7, #12]
 8002ce2:	e00f      	b.n	8002d04 <HAL_ADC_IRQHandler+0x3f0>
        }
        else
        {
          tmp_cfgr_jqm = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002cec:	d004      	beq.n	8002cf8 <HAL_ADC_IRQHandler+0x3e4>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a5e      	ldr	r2, [pc, #376]	; (8002e6c <HAL_ADC_IRQHandler+0x558>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d102      	bne.n	8002cfe <HAL_ADC_IRQHandler+0x3ea>
 8002cf8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002cfc:	e000      	b.n	8002d00 <HAL_ADC_IRQHandler+0x3ec>
 8002cfe:	4b5a      	ldr	r3, [pc, #360]	; (8002e68 <HAL_ADC_IRQHandler+0x554>)
 8002d00:	68db      	ldr	r3, [r3, #12]
 8002d02:	60fb      	str	r3, [r7, #12]
        /* when the last context has been fully processed, JSQR is reset      */
        /* by the hardware. Even if no injected conversion is planned to come */
        /* (queue empty, triggers are ignored), it can start again            */
        /* immediately after setting a new context (JADSTART is still set).   */
        /* Therefore, state of HAL ADC injected group is kept to busy.        */
        if(READ_BIT(tmp_cfgr_jqm, ADC_CFGR_JQM) == RESET)
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d12d      	bne.n	8002d6a <HAL_ADC_IRQHandler+0x456>
        {
          /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
          /* JADSTART==0 (no conversion on going)                             */
          if (ADC_IS_CONVERSION_ONGOING_INJECTED(hadc) == RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f003 0308 	and.w	r3, r3, #8
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d11a      	bne.n	8002d52 <HAL_ADC_IRQHandler+0x43e>
          {
            /* Disable ADC end of sequence conversion interrupt  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	685a      	ldr	r2, [r3, #4]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002d2a:	605a      	str	r2, [r3, #4]
            
            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d30:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	641a      	str	r2, [r3, #64]	; 0x40

            if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d112      	bne.n	8002d6a <HAL_ADC_IRQHandler+0x456>
            { 
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d48:	f043 0201 	orr.w	r2, r3, #1
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	641a      	str	r2, [r3, #64]	; 0x40
 8002d50:	e00b      	b.n	8002d6a <HAL_ADC_IRQHandler+0x456>
            }
          }
          else
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	f043 0210 	orr.w	r2, r3, #16
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	641a      	str	r2, [r3, #64]	; 0x40
          
            /* Set ADC error code to ADC IP internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d62:	f043 0201 	orr.w	r2, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	645a      	str	r2, [r3, #68]	; 0x44
    /*       from JEOC or JEOS, possibility to use:                           */
    /*        " if( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_JEOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 f948 	bl	8003000 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	2260      	movs	r2, #96	; 0x60
 8002d76:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 1 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD1) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD1))
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d82:	2b80      	cmp	r3, #128	; 0x80
 8002d84:	d113      	bne.n	8002dae <HAL_ADC_IRQHandler+0x49a>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d90:	2b80      	cmp	r3, #128	; 0x80
 8002d92:	d10c      	bne.n	8002dae <HAL_ADC_IRQHandler+0x49a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002da0:	6878      	ldr	r0, [r7, #4]
 8002da2:	f7ff faa7 	bl	80022f4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2280      	movs	r2, #128	; 0x80
 8002dac:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check analog watchdog 2 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD2) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD2))
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002db8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dbc:	d115      	bne.n	8002dea <HAL_ADC_IRQHandler+0x4d6>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dcc:	d10d      	bne.n	8002dea <HAL_ADC_IRQHandler+0x4d6>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 2 callback */
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002dda:	6878      	ldr	r0, [r7, #4]
 8002ddc:	f000 f924 	bl	8003028 <HAL_ADCEx_LevelOutOfWindow2Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002de8:	601a      	str	r2, [r3, #0]
  } 
  
  /* ========== Check analog watchdog 3 flag ========== */
  if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD3) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD3)) 
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002df4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002df8:	d115      	bne.n	8002e26 <HAL_ADC_IRQHandler+0x512>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002e04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002e08:	d10d      	bne.n	8002e26 <HAL_ADC_IRQHandler+0x512>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e0e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Level out of window 3 callback */
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 f910 	bl	800303c <HAL_ADCEx_LevelOutOfWindow3Callback>
    /* Clear ADC analog watchdog flag */ 
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002e24:	601a      	str	r2, [r3, #0]
  }
  
  /* ========== Check Overrun flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	f003 0310 	and.w	r3, r3, #16
 8002e30:	2b10      	cmp	r3, #16
 8002e32:	d151      	bne.n	8002ed8 <HAL_ADC_IRQHandler+0x5c4>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	f003 0310 	and.w	r3, r3, #16
 8002e3e:	2b10      	cmp	r3, #16
 8002e40:	d14a      	bne.n	8002ed8 <HAL_ADC_IRQHandler+0x5c4>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and         */
    /* without overrun ")                                                     */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d102      	bne.n	8002e50 <HAL_ADC_IRQHandler+0x53c>
    {
      overrun_error = 1U;
 8002e4a:	2301      	movs	r3, #1
 8002e4c:	617b      	str	r3, [r7, #20]
 8002e4e:	e02d      	b.n	8002eac <HAL_ADC_IRQHandler+0x598>
    else
    {
      /* Pointer to the common control register to which is belonging hadc    */
      /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common */
      /* control registers)                                                   */
      tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e58:	d004      	beq.n	8002e64 <HAL_ADC_IRQHandler+0x550>
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4a03      	ldr	r2, [pc, #12]	; (8002e6c <HAL_ADC_IRQHandler+0x558>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d109      	bne.n	8002e78 <HAL_ADC_IRQHandler+0x564>
 8002e64:	4b02      	ldr	r3, [pc, #8]	; (8002e70 <HAL_ADC_IRQHandler+0x55c>)
 8002e66:	e008      	b.n	8002e7a <HAL_ADC_IRQHandler+0x566>
 8002e68:	50000400 	.word	0x50000400
 8002e6c:	50000100 	.word	0x50000100
 8002e70:	50000300 	.word	0x50000300
 8002e74:	50000700 	.word	0x50000700
 8002e78:	4b2b      	ldr	r3, [pc, #172]	; (8002f28 <HAL_ADC_IRQHandler+0x614>)
 8002e7a:	60bb      	str	r3, [r7, #8]
      
      /* Check DMA configuration, depending on MultiMode set or not */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8002e7c:	68bb      	ldr	r3, [r7, #8]
 8002e7e:	689b      	ldr	r3, [r3, #8]
 8002e80:	f003 031f 	and.w	r3, r3, #31
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d109      	bne.n	8002e9c <HAL_ADC_IRQHandler+0x588>
      {
        if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	68db      	ldr	r3, [r3, #12]
 8002e8e:	f003 0301 	and.w	r3, r3, #1
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d10a      	bne.n	8002eac <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8002e96:	2301      	movs	r3, #1
 8002e98:	617b      	str	r3, [r7, #20]
 8002e9a:	e007      	b.n	8002eac <HAL_ADC_IRQHandler+0x598>
        }
      }
      else
      {
        /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
        if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	689b      	ldr	r3, [r3, #8]
 8002ea0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d001      	beq.n	8002eac <HAL_ADC_IRQHandler+0x598>
        {
          overrun_error = 1U;  
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	617b      	str	r3, [r7, #20]
        }
      }
    }
    
    if (overrun_error == 1U)
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d10e      	bne.n	8002ed0 <HAL_ADC_IRQHandler+0x5bc>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb6:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec2:	f043 0202 	orr.w	r2, r3, #2
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002eca:	6878      	ldr	r0, [r7, #4]
 8002ecc:	f7ff fa1c 	bl	8002308 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2210      	movs	r2, #16
 8002ed6:	601a      	str	r2, [r3, #0]

  }
  
  
  /* ========== Check Injected context queue overflow flag ========== */
  if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JQOVF) && __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JQOVF))
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ee2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ee6:	d11b      	bne.n	8002f20 <HAL_ADC_IRQHandler+0x60c>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	685b      	ldr	r3, [r3, #4]
 8002eee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ef2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ef6:	d113      	bne.n	8002f20 <HAL_ADC_IRQHandler+0x60c>
  {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	641a      	str	r2, [r3, #64]	; 0x40
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f08:	f043 0208 	orr.w	r2, r3, #8
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f18:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f87a 	bl	8003014 <HAL_ADCEx_InjectedQueueOverflowCallback>
  }
  
}
 8002f20:	bf00      	nop
 8002f22:	3718      	adds	r7, #24
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	50000700 	.word	0x50000700

08002f2c <HAL_ADCEx_Calibration_Start>:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  *            @arg ADC_DIFFERENTIAL_ENDED: Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	b084      	sub	sp, #16
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f36:	2300      	movs	r3, #0
 8002f38:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d101      	bne.n	8002f48 <HAL_ADCEx_Calibration_Start+0x1c>
 8002f44:	2302      	movs	r3, #2
 8002f46:	e057      	b.n	8002ff8 <HAL_ADCEx_Calibration_Start+0xcc>
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	2201      	movs	r2, #1
 8002f4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
   
  /* Calibration prerequisite: ADC must be disabled. */
   
  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 fd1f 	bl	8003994 <ADC_Disable>
 8002f56:	4603      	mov	r3, r0
 8002f58:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002f5a:	7bfb      	ldrb	r3, [r7, #15]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d146      	bne.n	8002fee <HAL_ADCEx_Calibration_Start+0xc2>
  {
    /* Change ADC state */
    hadc->State = HAL_ADC_STATE_READY;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	2201      	movs	r2, #1
 8002f64:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Select calibration mode single ended or differential ended */
    hadc->Instance->CR &= (~ADC_CR_ADCALDIF);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	689a      	ldr	r2, [r3, #8]
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 8002f74:	609a      	str	r2, [r3, #8]
    if (SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d107      	bne.n	8002f8c <HAL_ADCEx_Calibration_Start+0x60>
    {
      hadc->Instance->CR |= ADC_CR_ADCALDIF;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002f8a:	609a      	str	r2, [r3, #8]
    }

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	689a      	ldr	r2, [r3, #8]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8002f9a:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8002f9c:	f7ff f968 	bl	8002270 <HAL_GetTick>
 8002fa0:	60b8      	str	r0, [r7, #8]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002fa2:	e014      	b.n	8002fce <HAL_ADCEx_Calibration_Start+0xa2>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8002fa4:	f7ff f964 	bl	8002270 <HAL_GetTick>
 8002fa8:	4602      	mov	r2, r0
 8002faa:	68bb      	ldr	r3, [r7, #8]
 8002fac:	1ad3      	subs	r3, r2, r3
 8002fae:	2b0a      	cmp	r3, #10
 8002fb0:	d90d      	bls.n	8002fce <HAL_ADCEx_Calibration_Start+0xa2>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f023 0312 	bic.w	r3, r3, #18
 8002fba:	f043 0210 	orr.w	r2, r3, #16
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_ERROR;
 8002fca:	2301      	movs	r3, #1
 8002fcc:	e014      	b.n	8002ff8 <HAL_ADCEx_Calibration_Start+0xcc>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	689b      	ldr	r3, [r3, #8]
 8002fd4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002fd8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002fdc:	d0e2      	beq.n	8002fa4 <HAL_ADCEx_Calibration_Start+0x78>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fe2:	f023 0303 	bic.w	r3, r3, #3
 8002fe6:	f043 0201 	orr.w	r2, r3, #1
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}

08003000 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef* hadc)
{
 8003014:	b480      	push	{r7}
 8003016:	b083      	sub	sp, #12
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented 
            in the user file.
  */
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr

08003028 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef* hadc)
{
 8003028:	b480      	push	{r7}
 800302a:	b083      	sub	sp, #12
 800302c:	af00      	add	r7, sp, #0
 800302e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow2Callback must be implemented in the user file.
  */
}
 8003030:	bf00      	nop
 8003032:	370c      	adds	r7, #12
 8003034:	46bd      	mov	sp, r7
 8003036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303a:	4770      	bx	lr

0800303c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non blocking mode. 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef* hadc)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOoutOfWindow3Callback must be implemented in the user file.
  */
}
 8003044:	bf00      	nop
 8003046:	370c      	adds	r7, #12
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr

08003050 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003050:	b480      	push	{r7}
 8003052:	b09b      	sub	sp, #108	; 0x6c
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800305a:	2300      	movs	r3, #0
 800305c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8003060:	2300      	movs	r3, #0
 8003062:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800306a:	2b01      	cmp	r3, #1
 800306c:	d101      	bne.n	8003072 <HAL_ADC_ConfigChannel+0x22>
 800306e:	2302      	movs	r3, #2
 8003070:	e2cb      	b.n	800360a <HAL_ADC_ConfigChannel+0x5ba>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2201      	movs	r2, #1
 8003076:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	2b00      	cmp	r3, #0
 8003086:	f040 82af 	bne.w	80035e8 <HAL_ADC_ConfigChannel+0x598>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	2b04      	cmp	r3, #4
 8003090:	d81c      	bhi.n	80030cc <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	685a      	ldr	r2, [r3, #4]
 800309c:	4613      	mov	r3, r2
 800309e:	005b      	lsls	r3, r3, #1
 80030a0:	4413      	add	r3, r2
 80030a2:	005b      	lsls	r3, r3, #1
 80030a4:	461a      	mov	r2, r3
 80030a6:	231f      	movs	r3, #31
 80030a8:	4093      	lsls	r3, r2
 80030aa:	43db      	mvns	r3, r3
 80030ac:	4019      	ands	r1, r3
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	6818      	ldr	r0, [r3, #0]
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	685a      	ldr	r2, [r3, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	005b      	lsls	r3, r3, #1
 80030ba:	4413      	add	r3, r2
 80030bc:	005b      	lsls	r3, r3, #1
 80030be:	fa00 f203 	lsl.w	r2, r0, r3
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	430a      	orrs	r2, r1
 80030c8:	631a      	str	r2, [r3, #48]	; 0x30
 80030ca:	e063      	b.n	8003194 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	685b      	ldr	r3, [r3, #4]
 80030d0:	2b09      	cmp	r3, #9
 80030d2:	d81e      	bhi.n	8003112 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	4613      	mov	r3, r2
 80030e0:	005b      	lsls	r3, r3, #1
 80030e2:	4413      	add	r3, r2
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	3b1e      	subs	r3, #30
 80030e8:	221f      	movs	r2, #31
 80030ea:	fa02 f303 	lsl.w	r3, r2, r3
 80030ee:	43db      	mvns	r3, r3
 80030f0:	4019      	ands	r1, r3
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	6818      	ldr	r0, [r3, #0]
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	685a      	ldr	r2, [r3, #4]
 80030fa:	4613      	mov	r3, r2
 80030fc:	005b      	lsls	r3, r3, #1
 80030fe:	4413      	add	r3, r2
 8003100:	005b      	lsls	r3, r3, #1
 8003102:	3b1e      	subs	r3, #30
 8003104:	fa00 f203 	lsl.w	r2, r0, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	635a      	str	r2, [r3, #52]	; 0x34
 8003110:	e040      	b.n	8003194 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	2b0e      	cmp	r3, #14
 8003118:	d81e      	bhi.n	8003158 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	685a      	ldr	r2, [r3, #4]
 8003124:	4613      	mov	r3, r2
 8003126:	005b      	lsls	r3, r3, #1
 8003128:	4413      	add	r3, r2
 800312a:	005b      	lsls	r3, r3, #1
 800312c:	3b3c      	subs	r3, #60	; 0x3c
 800312e:	221f      	movs	r2, #31
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	43db      	mvns	r3, r3
 8003136:	4019      	ands	r1, r3
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	6818      	ldr	r0, [r3, #0]
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	4613      	mov	r3, r2
 8003142:	005b      	lsls	r3, r3, #1
 8003144:	4413      	add	r3, r2
 8003146:	005b      	lsls	r3, r3, #1
 8003148:	3b3c      	subs	r3, #60	; 0x3c
 800314a:	fa00 f203 	lsl.w	r2, r0, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	430a      	orrs	r2, r1
 8003154:	639a      	str	r2, [r3, #56]	; 0x38
 8003156:	e01d      	b.n	8003194 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685a      	ldr	r2, [r3, #4]
 8003162:	4613      	mov	r3, r2
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	4413      	add	r3, r2
 8003168:	005b      	lsls	r3, r3, #1
 800316a:	3b5a      	subs	r3, #90	; 0x5a
 800316c:	221f      	movs	r2, #31
 800316e:	fa02 f303 	lsl.w	r3, r2, r3
 8003172:	43db      	mvns	r3, r3
 8003174:	4019      	ands	r1, r3
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	6818      	ldr	r0, [r3, #0]
 800317a:	683b      	ldr	r3, [r7, #0]
 800317c:	685a      	ldr	r2, [r3, #4]
 800317e:	4613      	mov	r3, r2
 8003180:	005b      	lsls	r3, r3, #1
 8003182:	4413      	add	r3, r2
 8003184:	005b      	lsls	r3, r3, #1
 8003186:	3b5a      	subs	r3, #90	; 0x5a
 8003188:	fa00 f203 	lsl.w	r2, r0, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	430a      	orrs	r2, r1
 8003192:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	f003 030c 	and.w	r3, r3, #12
 800319e:	2b00      	cmp	r3, #0
 80031a0:	f040 80e5 	bne.w	800336e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	2b09      	cmp	r3, #9
 80031aa:	d91c      	bls.n	80031e6 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6999      	ldr	r1, [r3, #24]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681a      	ldr	r2, [r3, #0]
 80031b6:	4613      	mov	r3, r2
 80031b8:	005b      	lsls	r3, r3, #1
 80031ba:	4413      	add	r3, r2
 80031bc:	3b1e      	subs	r3, #30
 80031be:	2207      	movs	r2, #7
 80031c0:	fa02 f303 	lsl.w	r3, r2, r3
 80031c4:	43db      	mvns	r3, r3
 80031c6:	4019      	ands	r1, r3
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	6898      	ldr	r0, [r3, #8]
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	4613      	mov	r3, r2
 80031d2:	005b      	lsls	r3, r3, #1
 80031d4:	4413      	add	r3, r2
 80031d6:	3b1e      	subs	r3, #30
 80031d8:	fa00 f203 	lsl.w	r2, r0, r3
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	430a      	orrs	r2, r1
 80031e2:	619a      	str	r2, [r3, #24]
 80031e4:	e019      	b.n	800321a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	6959      	ldr	r1, [r3, #20]
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	4613      	mov	r3, r2
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	4413      	add	r3, r2
 80031f6:	2207      	movs	r2, #7
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	43db      	mvns	r3, r3
 80031fe:	4019      	ands	r1, r3
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	6898      	ldr	r0, [r3, #8]
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	4613      	mov	r3, r2
 800320a:	005b      	lsls	r3, r3, #1
 800320c:	4413      	add	r3, r2
 800320e:	fa00 f203 	lsl.w	r2, r0, r3
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	430a      	orrs	r2, r1
 8003218:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	695a      	ldr	r2, [r3, #20]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	68db      	ldr	r3, [r3, #12]
 8003224:	08db      	lsrs	r3, r3, #3
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	005b      	lsls	r3, r3, #1
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	691b      	ldr	r3, [r3, #16]
 8003236:	3b01      	subs	r3, #1
 8003238:	2b03      	cmp	r3, #3
 800323a:	d84f      	bhi.n	80032dc <HAL_ADC_ConfigChannel+0x28c>
 800323c:	a201      	add	r2, pc, #4	; (adr r2, 8003244 <HAL_ADC_ConfigChannel+0x1f4>)
 800323e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003242:	bf00      	nop
 8003244:	08003255 	.word	0x08003255
 8003248:	08003277 	.word	0x08003277
 800324c:	08003299 	.word	0x08003299
 8003250:	080032bb 	.word	0x080032bb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800325a:	4b9f      	ldr	r3, [pc, #636]	; (80034d8 <HAL_ADC_ConfigChannel+0x488>)
 800325c:	4013      	ands	r3, r2
 800325e:	683a      	ldr	r2, [r7, #0]
 8003260:	6812      	ldr	r2, [r2, #0]
 8003262:	0691      	lsls	r1, r2, #26
 8003264:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003266:	430a      	orrs	r2, r1
 8003268:	431a      	orrs	r2, r3
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003272:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003274:	e07e      	b.n	8003374 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800327c:	4b96      	ldr	r3, [pc, #600]	; (80034d8 <HAL_ADC_ConfigChannel+0x488>)
 800327e:	4013      	ands	r3, r2
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	6812      	ldr	r2, [r2, #0]
 8003284:	0691      	lsls	r1, r2, #26
 8003286:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003288:	430a      	orrs	r2, r1
 800328a:	431a      	orrs	r2, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003294:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8003296:	e06d      	b.n	8003374 <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800329e:	4b8e      	ldr	r3, [pc, #568]	; (80034d8 <HAL_ADC_ConfigChannel+0x488>)
 80032a0:	4013      	ands	r3, r2
 80032a2:	683a      	ldr	r2, [r7, #0]
 80032a4:	6812      	ldr	r2, [r2, #0]
 80032a6:	0691      	lsls	r1, r2, #26
 80032a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80032aa:	430a      	orrs	r2, r1
 80032ac:	431a      	orrs	r2, r3
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80032b6:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80032b8:	e05c      	b.n	8003374 <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80032c0:	4b85      	ldr	r3, [pc, #532]	; (80034d8 <HAL_ADC_ConfigChannel+0x488>)
 80032c2:	4013      	ands	r3, r2
 80032c4:	683a      	ldr	r2, [r7, #0]
 80032c6:	6812      	ldr	r2, [r2, #0]
 80032c8:	0691      	lsls	r1, r2, #26
 80032ca:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80032cc:	430a      	orrs	r2, r1
 80032ce:	431a      	orrs	r2, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80032d8:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80032da:	e04b      	b.n	8003374 <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80032e2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	069b      	lsls	r3, r3, #26
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d107      	bne.n	8003300 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80032fe:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003306:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	069b      	lsls	r3, r3, #26
 8003310:	429a      	cmp	r2, r3
 8003312:	d107      	bne.n	8003324 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003322:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800332a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	069b      	lsls	r3, r3, #26
 8003334:	429a      	cmp	r2, r3
 8003336:	d107      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8003346:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800334e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	069b      	lsls	r3, r3, #26
 8003358:	429a      	cmp	r2, r3
 800335a:	d10a      	bne.n	8003372 <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800336a:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 800336c:	e001      	b.n	8003372 <HAL_ADC_ConfigChannel+0x322>
    }

  }
 800336e:	bf00      	nop
 8003370:	e000      	b.n	8003374 <HAL_ADC_ConfigChannel+0x324>
      break;
 8003372:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	f003 0303 	and.w	r3, r3, #3
 800337e:	2b01      	cmp	r3, #1
 8003380:	d108      	bne.n	8003394 <HAL_ADC_ConfigChannel+0x344>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f003 0301 	and.w	r3, r3, #1
 800338c:	2b01      	cmp	r3, #1
 800338e:	d101      	bne.n	8003394 <HAL_ADC_ConfigChannel+0x344>
 8003390:	2301      	movs	r3, #1
 8003392:	e000      	b.n	8003396 <HAL_ADC_ConfigChannel+0x346>
 8003394:	2300      	movs	r3, #0
 8003396:	2b00      	cmp	r3, #0
 8003398:	f040 8131 	bne.w	80035fe <HAL_ADC_ConfigChannel+0x5ae>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	68db      	ldr	r3, [r3, #12]
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d00f      	beq.n	80033c4 <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	2201      	movs	r2, #1
 80033b2:	fa02 f303 	lsl.w	r3, r2, r3
 80033b6:	43da      	mvns	r2, r3
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	400a      	ands	r2, r1
 80033be:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80033c2:	e049      	b.n	8003458 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	2201      	movs	r2, #1
 80033d2:	409a      	lsls	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	430a      	orrs	r2, r1
 80033da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80033de:	683b      	ldr	r3, [r7, #0]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	2b09      	cmp	r3, #9
 80033e4:	d91c      	bls.n	8003420 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	6999      	ldr	r1, [r3, #24]
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	4613      	mov	r3, r2
 80033f2:	005b      	lsls	r3, r3, #1
 80033f4:	4413      	add	r3, r2
 80033f6:	3b1b      	subs	r3, #27
 80033f8:	2207      	movs	r2, #7
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	43db      	mvns	r3, r3
 8003400:	4019      	ands	r1, r3
 8003402:	683b      	ldr	r3, [r7, #0]
 8003404:	6898      	ldr	r0, [r3, #8]
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	4613      	mov	r3, r2
 800340c:	005b      	lsls	r3, r3, #1
 800340e:	4413      	add	r3, r2
 8003410:	3b1b      	subs	r3, #27
 8003412:	fa00 f203 	lsl.w	r2, r0, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	430a      	orrs	r2, r1
 800341c:	619a      	str	r2, [r3, #24]
 800341e:	e01b      	b.n	8003458 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	6959      	ldr	r1, [r3, #20]
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	1c5a      	adds	r2, r3, #1
 800342c:	4613      	mov	r3, r2
 800342e:	005b      	lsls	r3, r3, #1
 8003430:	4413      	add	r3, r2
 8003432:	2207      	movs	r2, #7
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	43db      	mvns	r3, r3
 800343a:	4019      	ands	r1, r3
 800343c:	683b      	ldr	r3, [r7, #0]
 800343e:	6898      	ldr	r0, [r3, #8]
 8003440:	683b      	ldr	r3, [r7, #0]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	1c5a      	adds	r2, r3, #1
 8003446:	4613      	mov	r3, r2
 8003448:	005b      	lsls	r3, r3, #1
 800344a:	4413      	add	r3, r2
 800344c:	fa00 f203 	lsl.w	r2, r0, r3
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	430a      	orrs	r2, r1
 8003456:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003460:	d004      	beq.n	800346c <HAL_ADC_ConfigChannel+0x41c>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a1d      	ldr	r2, [pc, #116]	; (80034dc <HAL_ADC_ConfigChannel+0x48c>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d101      	bne.n	8003470 <HAL_ADC_ConfigChannel+0x420>
 800346c:	4b1c      	ldr	r3, [pc, #112]	; (80034e0 <HAL_ADC_ConfigChannel+0x490>)
 800346e:	e000      	b.n	8003472 <HAL_ADC_ConfigChannel+0x422>
 8003470:	4b1c      	ldr	r3, [pc, #112]	; (80034e4 <HAL_ADC_ConfigChannel+0x494>)
 8003472:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	2b10      	cmp	r3, #16
 800347a:	d105      	bne.n	8003488 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800347c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800347e:	689b      	ldr	r3, [r3, #8]
 8003480:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003484:	2b00      	cmp	r3, #0
 8003486:	d015      	beq.n	80034b4 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003488:	683b      	ldr	r3, [r7, #0]
 800348a:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 800348c:	2b11      	cmp	r3, #17
 800348e:	d105      	bne.n	800349c <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8003490:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8003498:	2b00      	cmp	r3, #0
 800349a:	d00b      	beq.n	80034b4 <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80034a0:	2b12      	cmp	r3, #18
 80034a2:	f040 80ac 	bne.w	80035fe <HAL_ADC_ConfigChannel+0x5ae>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80034a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	f040 80a5 	bne.w	80035fe <HAL_ADC_ConfigChannel+0x5ae>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80034bc:	d102      	bne.n	80034c4 <HAL_ADC_ConfigChannel+0x474>
 80034be:	4b07      	ldr	r3, [pc, #28]	; (80034dc <HAL_ADC_ConfigChannel+0x48c>)
 80034c0:	60fb      	str	r3, [r7, #12]
 80034c2:	e023      	b.n	800350c <HAL_ADC_ConfigChannel+0x4bc>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a04      	ldr	r2, [pc, #16]	; (80034dc <HAL_ADC_ConfigChannel+0x48c>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d10c      	bne.n	80034e8 <HAL_ADC_ConfigChannel+0x498>
 80034ce:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80034d2:	60fb      	str	r3, [r7, #12]
 80034d4:	e01a      	b.n	800350c <HAL_ADC_ConfigChannel+0x4bc>
 80034d6:	bf00      	nop
 80034d8:	83fff000 	.word	0x83fff000
 80034dc:	50000100 	.word	0x50000100
 80034e0:	50000300 	.word	0x50000300
 80034e4:	50000700 	.word	0x50000700
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a4a      	ldr	r2, [pc, #296]	; (8003618 <HAL_ADC_ConfigChannel+0x5c8>)
 80034ee:	4293      	cmp	r3, r2
 80034f0:	d102      	bne.n	80034f8 <HAL_ADC_ConfigChannel+0x4a8>
 80034f2:	4b4a      	ldr	r3, [pc, #296]	; (800361c <HAL_ADC_ConfigChannel+0x5cc>)
 80034f4:	60fb      	str	r3, [r7, #12]
 80034f6:	e009      	b.n	800350c <HAL_ADC_ConfigChannel+0x4bc>
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a47      	ldr	r2, [pc, #284]	; (800361c <HAL_ADC_ConfigChannel+0x5cc>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	d102      	bne.n	8003508 <HAL_ADC_ConfigChannel+0x4b8>
 8003502:	4b45      	ldr	r3, [pc, #276]	; (8003618 <HAL_ADC_ConfigChannel+0x5c8>)
 8003504:	60fb      	str	r3, [r7, #12]
 8003506:	e001      	b.n	800350c <HAL_ADC_ConfigChannel+0x4bc>
 8003508:	2300      	movs	r3, #0
 800350a:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f003 0303 	and.w	r3, r3, #3
 8003516:	2b01      	cmp	r3, #1
 8003518:	d108      	bne.n	800352c <HAL_ADC_ConfigChannel+0x4dc>
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f003 0301 	and.w	r3, r3, #1
 8003524:	2b01      	cmp	r3, #1
 8003526:	d101      	bne.n	800352c <HAL_ADC_ConfigChannel+0x4dc>
 8003528:	2301      	movs	r3, #1
 800352a:	e000      	b.n	800352e <HAL_ADC_ConfigChannel+0x4de>
 800352c:	2300      	movs	r3, #0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d150      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x584>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003532:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8003534:	2b00      	cmp	r3, #0
 8003536:	d010      	beq.n	800355a <HAL_ADC_ConfigChannel+0x50a>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f003 0303 	and.w	r3, r3, #3
 8003540:	2b01      	cmp	r3, #1
 8003542:	d107      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x504>
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0301 	and.w	r3, r3, #1
 800354c:	2b01      	cmp	r3, #1
 800354e:	d101      	bne.n	8003554 <HAL_ADC_ConfigChannel+0x504>
 8003550:	2301      	movs	r3, #1
 8003552:	e000      	b.n	8003556 <HAL_ADC_ConfigChannel+0x506>
 8003554:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8003556:	2b00      	cmp	r3, #0
 8003558:	d13c      	bne.n	80035d4 <HAL_ADC_ConfigChannel+0x584>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800355a:	683b      	ldr	r3, [r7, #0]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	2b10      	cmp	r3, #16
 8003560:	d11d      	bne.n	800359e <HAL_ADC_ConfigChannel+0x54e>
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800356a:	d118      	bne.n	800359e <HAL_ADC_ConfigChannel+0x54e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 800356c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003574:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003576:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003578:	4b29      	ldr	r3, [pc, #164]	; (8003620 <HAL_ADC_ConfigChannel+0x5d0>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4a29      	ldr	r2, [pc, #164]	; (8003624 <HAL_ADC_ConfigChannel+0x5d4>)
 800357e:	fba2 2303 	umull	r2, r3, r2, r3
 8003582:	0c9a      	lsrs	r2, r3, #18
 8003584:	4613      	mov	r3, r2
 8003586:	009b      	lsls	r3, r3, #2
 8003588:	4413      	add	r3, r2
 800358a:	005b      	lsls	r3, r3, #1
 800358c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800358e:	e002      	b.n	8003596 <HAL_ADC_ConfigChannel+0x546>
          {
            wait_loop_index--;
 8003590:	68bb      	ldr	r3, [r7, #8]
 8003592:	3b01      	subs	r3, #1
 8003594:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d1f9      	bne.n	8003590 <HAL_ADC_ConfigChannel+0x540>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800359c:	e02e      	b.n	80035fc <HAL_ADC_ConfigChannel+0x5ac>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2b11      	cmp	r3, #17
 80035a4:	d10b      	bne.n	80035be <HAL_ADC_ConfigChannel+0x56e>
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80035ae:	d106      	bne.n	80035be <HAL_ADC_ConfigChannel+0x56e>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80035b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035b2:	689b      	ldr	r3, [r3, #8]
 80035b4:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80035b8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035ba:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80035bc:	e01e      	b.n	80035fc <HAL_ADC_ConfigChannel+0x5ac>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	2b12      	cmp	r3, #18
 80035c4:	d11a      	bne.n	80035fc <HAL_ADC_ConfigChannel+0x5ac>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80035c6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80035ce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80035d0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80035d2:	e013      	b.n	80035fc <HAL_ADC_ConfigChannel+0x5ac>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d8:	f043 0220 	orr.w	r2, r3, #32
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80035e6:	e00a      	b.n	80035fe <HAL_ADC_ConfigChannel+0x5ae>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ec:	f043 0220 	orr.w	r2, r3, #32
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80035f4:	2301      	movs	r3, #1
 80035f6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80035fa:	e000      	b.n	80035fe <HAL_ADC_ConfigChannel+0x5ae>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80035fc:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	2200      	movs	r2, #0
 8003602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8003606:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 800360a:	4618      	mov	r0, r3
 800360c:	376c      	adds	r7, #108	; 0x6c
 800360e:	46bd      	mov	sp, r7
 8003610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003614:	4770      	bx	lr
 8003616:	bf00      	nop
 8003618:	50000400 	.word	0x50000400
 800361c:	50000500 	.word	0x50000500
 8003620:	20000004 	.word	0x20000004
 8003624:	431bde83 	.word	0x431bde83

08003628 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8003628:	b480      	push	{r7}
 800362a:	b099      	sub	sp, #100	; 0x64
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003632:	2300      	movs	r3, #0
 8003634:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003640:	d102      	bne.n	8003648 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 8003642:	4b6d      	ldr	r3, [pc, #436]	; (80037f8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8003644:	60bb      	str	r3, [r7, #8]
 8003646:	e01a      	b.n	800367e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a6a      	ldr	r2, [pc, #424]	; (80037f8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d103      	bne.n	800365a <HAL_ADCEx_MultiModeConfigChannel+0x32>
 8003652:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003656:	60bb      	str	r3, [r7, #8]
 8003658:	e011      	b.n	800367e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	4a67      	ldr	r2, [pc, #412]	; (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003660:	4293      	cmp	r3, r2
 8003662:	d102      	bne.n	800366a <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003664:	4b66      	ldr	r3, [pc, #408]	; (8003800 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003666:	60bb      	str	r3, [r7, #8]
 8003668:	e009      	b.n	800367e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4a64      	ldr	r2, [pc, #400]	; (8003800 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8003670:	4293      	cmp	r3, r2
 8003672:	d102      	bne.n	800367a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003674:	4b61      	ldr	r3, [pc, #388]	; (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8003676:	60bb      	str	r3, [r7, #8]
 8003678:	e001      	b.n	800367e <HAL_ADCEx_MultiModeConfigChannel+0x56>
 800367a:	2300      	movs	r3, #0
 800367c:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800367e:	68bb      	ldr	r3, [r7, #8]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e0b0      	b.n	80037ea <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800368e:	2b01      	cmp	r3, #1
 8003690:	d101      	bne.n	8003696 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 8003692:	2302      	movs	r3, #2
 8003694:	e0a9      	b.n	80037ea <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	f003 0304 	and.w	r3, r3, #4
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f040 808d 	bne.w	80037c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	f003 0304 	and.w	r3, r3, #4
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	f040 8086 	bne.w	80037c8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036c4:	d004      	beq.n	80036d0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a4b      	ldr	r2, [pc, #300]	; (80037f8 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d101      	bne.n	80036d4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80036d0:	4b4c      	ldr	r3, [pc, #304]	; (8003804 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80036d2:	e000      	b.n	80036d6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80036d4:	4b4c      	ldr	r3, [pc, #304]	; (8003808 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80036d6:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d040      	beq.n	8003762 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80036e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	6859      	ldr	r1, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80036f2:	035b      	lsls	r3, r3, #13
 80036f4:	430b      	orrs	r3, r1
 80036f6:	431a      	orrs	r2, r3
 80036f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80036fa:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 0303 	and.w	r3, r3, #3
 8003706:	2b01      	cmp	r3, #1
 8003708:	d108      	bne.n	800371c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f003 0301 	and.w	r3, r3, #1
 8003714:	2b01      	cmp	r3, #1
 8003716:	d101      	bne.n	800371c <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8003718:	2301      	movs	r3, #1
 800371a:	e000      	b.n	800371e <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 800371c:	2300      	movs	r3, #0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d15c      	bne.n	80037dc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f003 0303 	and.w	r3, r3, #3
 800372a:	2b01      	cmp	r3, #1
 800372c:	d107      	bne.n	800373e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	f003 0301 	and.w	r3, r3, #1
 8003736:	2b01      	cmp	r3, #1
 8003738:	d101      	bne.n	800373e <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800373a:	2301      	movs	r3, #1
 800373c:	e000      	b.n	8003740 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800373e:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8003740:	2b00      	cmp	r3, #0
 8003742:	d14b      	bne.n	80037dc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8003744:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800374c:	f023 030f 	bic.w	r3, r3, #15
 8003750:	683a      	ldr	r2, [r7, #0]
 8003752:	6811      	ldr	r1, [r2, #0]
 8003754:	683a      	ldr	r2, [r7, #0]
 8003756:	6892      	ldr	r2, [r2, #8]
 8003758:	430a      	orrs	r2, r1
 800375a:	431a      	orrs	r2, r3
 800375c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800375e:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8003760:	e03c      	b.n	80037dc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003762:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800376a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800376c:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	f003 0303 	and.w	r3, r3, #3
 8003778:	2b01      	cmp	r3, #1
 800377a:	d108      	bne.n	800378e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	2b01      	cmp	r3, #1
 8003788:	d101      	bne.n	800378e <HAL_ADCEx_MultiModeConfigChannel+0x166>
 800378a:	2301      	movs	r3, #1
 800378c:	e000      	b.n	8003790 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800378e:	2300      	movs	r3, #0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d123      	bne.n	80037dc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	689b      	ldr	r3, [r3, #8]
 8003798:	f003 0303 	and.w	r3, r3, #3
 800379c:	2b01      	cmp	r3, #1
 800379e:	d107      	bne.n	80037b0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0301 	and.w	r3, r3, #1
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d101      	bne.n	80037b0 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80037ac:	2301      	movs	r3, #1
 80037ae:	e000      	b.n	80037b2 <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80037b0:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d112      	bne.n	80037dc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80037b6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80037b8:	689b      	ldr	r3, [r3, #8]
 80037ba:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80037be:	f023 030f 	bic.w	r3, r3, #15
 80037c2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80037c4:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80037c6:	e009      	b.n	80037dc <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037cc:	f043 0220 	orr.w	r2, r3, #32
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80037da:	e000      	b.n	80037de <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80037dc:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	2200      	movs	r2, #0
 80037e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80037e6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 80037ea:	4618      	mov	r0, r3
 80037ec:	3764      	adds	r7, #100	; 0x64
 80037ee:	46bd      	mov	sp, r7
 80037f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f4:	4770      	bx	lr
 80037f6:	bf00      	nop
 80037f8:	50000100 	.word	0x50000100
 80037fc:	50000400 	.word	0x50000400
 8003800:	50000500 	.word	0x50000500
 8003804:	50000300 	.word	0x50000300
 8003808:	50000700 	.word	0x50000700

0800380c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	b084      	sub	sp, #16
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800381e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003822:	2b00      	cmp	r3, #0
 8003824:	d126      	bne.n	8003874 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800383c:	2b00      	cmp	r3, #0
 800383e:	d115      	bne.n	800386c <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003844:	2b00      	cmp	r3, #0
 8003846:	d111      	bne.n	800386c <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003858:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d105      	bne.n	800386c <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003864:	f043 0201 	orr.w	r2, r3, #1
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 800386c:	68f8      	ldr	r0, [r7, #12]
 800386e:	f7fe fd2d 	bl	80022cc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003872:	e004      	b.n	800387e <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800387a:	6878      	ldr	r0, [r7, #4]
 800387c:	4798      	blx	r3
}
 800387e:	bf00      	nop
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}

08003886 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003886:	b580      	push	{r7, lr}
 8003888:	b084      	sub	sp, #16
 800388a:	af00      	add	r7, sp, #0
 800388c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003892:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003894:	68f8      	ldr	r0, [r7, #12]
 8003896:	f7fe fd23 	bl	80022e0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 800389a:	bf00      	nop
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b084      	sub	sp, #16
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ae:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038c0:	f043 0204 	orr.w	r2, r3, #4
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80038c8:	68f8      	ldr	r0, [r7, #12]
 80038ca:	f7fe fd1d 	bl	8002308 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80038ce:	bf00      	nop
 80038d0:	3710      	adds	r7, #16
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
	...

080038d8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	b084      	sub	sp, #16
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80038e0:	2300      	movs	r3, #0
 80038e2:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 0303 	and.w	r3, r3, #3
 80038ee:	2b01      	cmp	r3, #1
 80038f0:	d108      	bne.n	8003904 <ADC_Enable+0x2c>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0301 	and.w	r3, r3, #1
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	d101      	bne.n	8003904 <ADC_Enable+0x2c>
 8003900:	2301      	movs	r3, #1
 8003902:	e000      	b.n	8003906 <ADC_Enable+0x2e>
 8003904:	2300      	movs	r3, #0
 8003906:	2b00      	cmp	r3, #0
 8003908:	d13c      	bne.n	8003984 <ADC_Enable+0xac>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	4b1f      	ldr	r3, [pc, #124]	; (8003990 <ADC_Enable+0xb8>)
 8003912:	4013      	ands	r3, r2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d00d      	beq.n	8003934 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391c:	f043 0210 	orr.w	r2, r3, #16
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003928:	f043 0201 	orr.w	r2, r3, #1
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8003930:	2301      	movs	r3, #1
 8003932:	e028      	b.n	8003986 <ADC_Enable+0xae>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f042 0201 	orr.w	r2, r2, #1
 8003942:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8003944:	f7fe fc94 	bl	8002270 <HAL_GetTick>
 8003948:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800394a:	e014      	b.n	8003976 <ADC_Enable+0x9e>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800394c:	f7fe fc90 	bl	8002270 <HAL_GetTick>
 8003950:	4602      	mov	r2, r0
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	1ad3      	subs	r3, r2, r3
 8003956:	2b02      	cmp	r3, #2
 8003958:	d90d      	bls.n	8003976 <ADC_Enable+0x9e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395e:	f043 0210 	orr.w	r2, r3, #16
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800396a:	f043 0201 	orr.w	r2, r3, #1
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	645a      	str	r2, [r3, #68]	; 0x44
      
        return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e007      	b.n	8003986 <ADC_Enable+0xae>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f003 0301 	and.w	r3, r3, #1
 8003980:	2b01      	cmp	r3, #1
 8003982:	d1e3      	bne.n	800394c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3710      	adds	r7, #16
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}
 800398e:	bf00      	nop
 8003990:	8000003f 	.word	0x8000003f

08003994 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b084      	sub	sp, #16
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800399c:	2300      	movs	r3, #0
 800399e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 0303 	and.w	r3, r3, #3
 80039aa:	2b01      	cmp	r3, #1
 80039ac:	d108      	bne.n	80039c0 <ADC_Disable+0x2c>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	f003 0301 	and.w	r3, r3, #1
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <ADC_Disable+0x2c>
 80039bc:	2301      	movs	r3, #1
 80039be:	e000      	b.n	80039c2 <ADC_Disable+0x2e>
 80039c0:	2300      	movs	r3, #0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d040      	beq.n	8003a48 <ADC_Disable+0xb4>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f003 030d 	and.w	r3, r3, #13
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d10f      	bne.n	80039f4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	689a      	ldr	r2, [r3, #8]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f042 0202 	orr.w	r2, r2, #2
 80039e2:	609a      	str	r2, [r3, #8]
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2203      	movs	r2, #3
 80039ea:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 80039ec:	f7fe fc40 	bl	8002270 <HAL_GetTick>
 80039f0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80039f2:	e022      	b.n	8003a3a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f8:	f043 0210 	orr.w	r2, r3, #16
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a04:	f043 0201 	orr.w	r2, r3, #1
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	e01c      	b.n	8003a4a <ADC_Disable+0xb6>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a10:	f7fe fc2e 	bl	8002270 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b02      	cmp	r3, #2
 8003a1c:	d90d      	bls.n	8003a3a <ADC_Disable+0xa6>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a22:	f043 0210 	orr.w	r2, r3, #16
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a2e:	f043 0201 	orr.w	r2, r3, #1
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	645a      	str	r2, [r3, #68]	; 0x44
        
        return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e007      	b.n	8003a4a <ADC_Disable+0xb6>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	f003 0301 	and.w	r3, r3, #1
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	d0e3      	beq.n	8003a10 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	3710      	adds	r7, #16
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
	...

08003a54 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0
 8003a5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	75fb      	strb	r3, [r7, #23]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d007      	beq.n	8003a76 <HAL_COMP_Init+0x22>
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	f003 0310 	and.w	r3, r3, #16
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d002      	beq.n	8003a7c <HAL_COMP_Init+0x28>
  {
    status = HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	75fb      	strb	r3, [r7, #23]
 8003a7a:	e064      	b.n	8003b46 <HAL_COMP_Init+0xf2>
      assert_param(IS_COMP_WINDOWMODE_INSTANCE(hcomp->Instance));
      assert_param(IS_COMP_WINDOWMODE(hcomp->Init.WindowMode));
    }

    /* Init SYSCFG and the low level hardware to access comparators */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003a7c:	4b34      	ldr	r3, [pc, #208]	; (8003b50 <HAL_COMP_Init+0xfc>)
 8003a7e:	699b      	ldr	r3, [r3, #24]
 8003a80:	4a33      	ldr	r2, [pc, #204]	; (8003b50 <HAL_COMP_Init+0xfc>)
 8003a82:	f043 0301 	orr.w	r3, r3, #1
 8003a86:	6193      	str	r3, [r2, #24]
 8003a88:	4b31      	ldr	r3, [pc, #196]	; (8003b50 <HAL_COMP_Init+0xfc>)
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	f003 0301 	and.w	r3, r3, #1
 8003a90:	613b      	str	r3, [r7, #16]
 8003a92:	693b      	ldr	r3, [r7, #16]
      
      /* Init the low level hardware */
      hcomp->MspInitCallback(hcomp);
#else
    /* Init the low level hardware : SYSCFG to access comparators */
      HAL_COMP_MspInit(hcomp);
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f7fd ff0b 	bl	80018b0 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */

    if (hcomp->State == HAL_COMP_STATE_RESET)
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d103      	bne.n	8003aae <HAL_COMP_Init+0x5a>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

    /* Manage inverting input comparator inverting input connected to a GPIO  */
    /* for STM32F302x, STM32F32xx, STM32F33x.                                 */
    hcomp->Init.InvertingInput = COMP_INVERTINGINPUT_SELECTION(hcomp->Instance, hcomp->Init.InvertingInput);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	685a      	ldr	r2, [r3, #4]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	605a      	str	r2, [r3, #4]
    /*     Set COMPxBLANKING bits according to hcomp->Init.BlankingSrce value       */
    /*     Set COMPxOUTSEL bits according to hcomp->Init.Output value               */
    /*     Set COMPxPOL bit according to hcomp->Init.OutputPol value                */
    /*     Set COMPxHYST bits according to hcomp->Init.Hysteresis value             */
    /*     Set COMPxMODE bits according to hcomp->Init.Mode value                   */
    COMP_INIT(hcomp);
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	60fb      	str	r3, [r7, #12]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	60fb      	str	r3, [r7, #12]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	4313      	orrs	r3, r2
 8003ace:	60fb      	str	r3, [r7, #12]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f023 0282 	bic.w	r2, r3, #130	; 0x82
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	4313      	orrs	r3, r2
 8003adc:	60fb      	str	r3, [r7, #12]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	699b      	ldr	r3, [r3, #24]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	60fb      	str	r3, [r7, #12]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	68db      	ldr	r3, [r3, #12]
 8003af6:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8003afa:	4313      	orrs	r3, r2
 8003afc:	60fb      	str	r3, [r7, #12]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	691b      	ldr	r3, [r3, #16]
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	4313      	orrs	r3, r2
 8003b18:	60fb      	str	r3, [r7, #12]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f023 020c 	bic.w	r2, r3, #12
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	69db      	ldr	r3, [r3, #28]
 8003b24:	4313      	orrs	r3, r2
 8003b26:	60fb      	str	r3, [r7, #12]
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6a1b      	ldr	r3, [r3, #32]
 8003b32:	4313      	orrs	r3, r2
 8003b34:	60fb      	str	r3, [r7, #12]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	68fa      	ldr	r2, [r7, #12]
 8003b3c:	601a      	str	r2, [r3, #0]

    /* Initialize the COMP state*/
    hcomp->State = HAL_COMP_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2201      	movs	r2, #1
 8003b42:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  }

  return status;
 8003b46:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b48:	4618      	mov	r0, r3
 8003b4a:	3718      	adds	r7, #24
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	40021000 	.word	0x40021000

08003b54 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b5c:	2300      	movs	r3, #0
 8003b5e:	73fb      	strb	r3, [r7, #15]
  uint32_t extiline = 0U;
 8003b60:	2300      	movs	r3, #0
 8003b62:	60bb      	str	r3, [r7, #8]

  /* Check the COMP handle allocation and lock status */
  if ((hcomp == NULL) || ((hcomp->State & COMP_STATE_BIT_LOCK) != RESET))
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d007      	beq.n	8003b7a <HAL_COMP_Start+0x26>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003b70:	b2db      	uxtb	r3, r3
 8003b72:	f003 0310 	and.w	r3, r3, #16
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d002      	beq.n	8003b80 <HAL_COMP_Start+0x2c>
  {
    status = HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	73fb      	strb	r3, [r7, #15]
 8003b7e:	e0c4      	b.n	8003d0a <HAL_COMP_Start+0x1b6>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if (hcomp->State == HAL_COMP_STATE_READY)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	f040 80bc 	bne.w	8003d06 <HAL_COMP_Start+0x1b2>
    {
      /* Get the EXTI Line output configuration */
      extiline = COMP_GET_EXTI_LINE(hcomp->Instance);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a61      	ldr	r2, [pc, #388]	; (8003d18 <HAL_COMP_Start+0x1c4>)
 8003b94:	4293      	cmp	r3, r2
 8003b96:	d028      	beq.n	8003bea <HAL_COMP_Start+0x96>
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	4a5f      	ldr	r2, [pc, #380]	; (8003d1c <HAL_COMP_Start+0x1c8>)
 8003b9e:	4293      	cmp	r3, r2
 8003ba0:	d020      	beq.n	8003be4 <HAL_COMP_Start+0x90>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a5e      	ldr	r2, [pc, #376]	; (8003d20 <HAL_COMP_Start+0x1cc>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d018      	beq.n	8003bde <HAL_COMP_Start+0x8a>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	4a5c      	ldr	r2, [pc, #368]	; (8003d24 <HAL_COMP_Start+0x1d0>)
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	d010      	beq.n	8003bd8 <HAL_COMP_Start+0x84>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	4a5b      	ldr	r2, [pc, #364]	; (8003d28 <HAL_COMP_Start+0x1d4>)
 8003bbc:	4293      	cmp	r3, r2
 8003bbe:	d008      	beq.n	8003bd2 <HAL_COMP_Start+0x7e>
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a59      	ldr	r2, [pc, #356]	; (8003d2c <HAL_COMP_Start+0x1d8>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d101      	bne.n	8003bce <HAL_COMP_Start+0x7a>
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e00f      	b.n	8003bee <HAL_COMP_Start+0x9a>
 8003bce:	2302      	movs	r3, #2
 8003bd0:	e00d      	b.n	8003bee <HAL_COMP_Start+0x9a>
 8003bd2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003bd6:	e00a      	b.n	8003bee <HAL_COMP_Start+0x9a>
 8003bd8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003bdc:	e007      	b.n	8003bee <HAL_COMP_Start+0x9a>
 8003bde:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8003be2:	e004      	b.n	8003bee <HAL_COMP_Start+0x9a>
 8003be4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003be8:	e001      	b.n	8003bee <HAL_COMP_Start+0x9a>
 8003bea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003bee:	60bb      	str	r3, [r7, #8]

      /* Configure the event generation */
      if ((hcomp->Init.TriggerMode & (COMP_TRIGGERMODE_EVENT_RISING | COMP_TRIGGERMODE_EVENT_FALLING)) != RESET)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf4:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d077      	beq.n	8003cec <HAL_COMP_Start+0x198>
      {
        /* Configure the event trigger rising edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_EVENT_RISING) != RESET)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c00:	f003 0310 	and.w	r3, r3, #16
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d012      	beq.n	8003c2e <HAL_COMP_Start+0xda>
        {
          COMP_EXTI_RISING_ENABLE(extiline);
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	f003 0303 	and.w	r3, r3, #3
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d006      	beq.n	8003c20 <HAL_COMP_Start+0xcc>
 8003c12:	4b47      	ldr	r3, [pc, #284]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c16:	4946      	ldr	r1, [pc, #280]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c18:	68bb      	ldr	r3, [r7, #8]
 8003c1a:	4313      	orrs	r3, r2
 8003c1c:	628b      	str	r3, [r1, #40]	; 0x28
 8003c1e:	e01a      	b.n	8003c56 <HAL_COMP_Start+0x102>
 8003c20:	4b43      	ldr	r3, [pc, #268]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c22:	689a      	ldr	r2, [r3, #8]
 8003c24:	4942      	ldr	r1, [pc, #264]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	608b      	str	r3, [r1, #8]
 8003c2c:	e013      	b.n	8003c56 <HAL_COMP_Start+0x102>
        }
        else
        {
          COMP_EXTI_RISING_DISABLE(extiline);
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	f003 0303 	and.w	r3, r3, #3
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d007      	beq.n	8003c48 <HAL_COMP_Start+0xf4>
 8003c38:	4b3d      	ldr	r3, [pc, #244]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	43db      	mvns	r3, r3
 8003c40:	493b      	ldr	r1, [pc, #236]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c42:	4013      	ands	r3, r2
 8003c44:	628b      	str	r3, [r1, #40]	; 0x28
 8003c46:	e006      	b.n	8003c56 <HAL_COMP_Start+0x102>
 8003c48:	4b39      	ldr	r3, [pc, #228]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	4937      	ldr	r1, [pc, #220]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c52:	4013      	ands	r3, r2
 8003c54:	608b      	str	r3, [r1, #8]
        }

        /* Configure the trigger falling edge */
        if ((hcomp->Init.TriggerMode & COMP_TRIGGERMODE_EVENT_FALLING) != RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c5a:	f003 0320 	and.w	r3, r3, #32
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d012      	beq.n	8003c88 <HAL_COMP_Start+0x134>
        {
          COMP_EXTI_FALLING_ENABLE(extiline);
 8003c62:	68bb      	ldr	r3, [r7, #8]
 8003c64:	f003 0303 	and.w	r3, r3, #3
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d006      	beq.n	8003c7a <HAL_COMP_Start+0x126>
 8003c6c:	4b30      	ldr	r3, [pc, #192]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c70:	492f      	ldr	r1, [pc, #188]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c72:	68bb      	ldr	r3, [r7, #8]
 8003c74:	4313      	orrs	r3, r2
 8003c76:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003c78:	e01a      	b.n	8003cb0 <HAL_COMP_Start+0x15c>
 8003c7a:	4b2d      	ldr	r3, [pc, #180]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c7c:	68da      	ldr	r2, [r3, #12]
 8003c7e:	492c      	ldr	r1, [pc, #176]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	60cb      	str	r3, [r1, #12]
 8003c86:	e013      	b.n	8003cb0 <HAL_COMP_Start+0x15c>
        }
        else
        {
          COMP_EXTI_FALLING_DISABLE(extiline);
 8003c88:	68bb      	ldr	r3, [r7, #8]
 8003c8a:	f003 0303 	and.w	r3, r3, #3
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d007      	beq.n	8003ca2 <HAL_COMP_Start+0x14e>
 8003c92:	4b27      	ldr	r3, [pc, #156]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	43db      	mvns	r3, r3
 8003c9a:	4925      	ldr	r1, [pc, #148]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003c9c:	4013      	ands	r3, r2
 8003c9e:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003ca0:	e006      	b.n	8003cb0 <HAL_COMP_Start+0x15c>
 8003ca2:	4b23      	ldr	r3, [pc, #140]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003ca4:	68da      	ldr	r2, [r3, #12]
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	43db      	mvns	r3, r3
 8003caa:	4921      	ldr	r1, [pc, #132]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003cac:	4013      	ands	r3, r2
 8003cae:	60cb      	str	r3, [r1, #12]
        }

        /* Enable EXTI event generation */
        COMP_EXTI_ENABLE_EVENT(extiline);
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	f003 0303 	and.w	r3, r3, #3
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d006      	beq.n	8003cc8 <HAL_COMP_Start+0x174>
 8003cba:	4b1d      	ldr	r3, [pc, #116]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003cbc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cbe:	491c      	ldr	r1, [pc, #112]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	624b      	str	r3, [r1, #36]	; 0x24
 8003cc6:	e005      	b.n	8003cd4 <HAL_COMP_Start+0x180>
 8003cc8:	4b19      	ldr	r3, [pc, #100]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	4918      	ldr	r1, [pc, #96]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	604b      	str	r3, [r1, #4]

        /* Clear COMP EXTI pending bit */
        COMP_EXTI_CLEAR_FLAG(extiline);
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d003      	beq.n	8003ce6 <HAL_COMP_Start+0x192>
 8003cde:	4a14      	ldr	r2, [pc, #80]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	6353      	str	r3, [r2, #52]	; 0x34
 8003ce4:	e002      	b.n	8003cec <HAL_COMP_Start+0x198>
 8003ce6:	4a12      	ldr	r2, [pc, #72]	; (8003d30 <HAL_COMP_Start+0x1dc>)
 8003ce8:	68bb      	ldr	r3, [r7, #8]
 8003cea:	6153      	str	r3, [r2, #20]
      }

      /* Enable the selected comparator */
      __HAL_COMP_ENABLE(hcomp);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f042 0201 	orr.w	r2, r2, #1
 8003cfa:	601a      	str	r2, [r3, #0]

      hcomp->State = HAL_COMP_STATE_BUSY;
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	2202      	movs	r2, #2
 8003d00:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
 8003d04:	e001      	b.n	8003d0a <HAL_COMP_Start+0x1b6>
    }
    else
    {
      status = HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8003d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	3714      	adds	r7, #20
 8003d10:	46bd      	mov	sp, r7
 8003d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d16:	4770      	bx	lr
 8003d18:	4001001c 	.word	0x4001001c
 8003d1c:	40010020 	.word	0x40010020
 8003d20:	40010024 	.word	0x40010024
 8003d24:	40010028 	.word	0x40010028
 8003d28:	4001002c 	.word	0x4001002c
 8003d2c:	40010030 	.word	0x40010030
 8003d30:	40010400 	.word	0x40010400

08003d34 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d34:	b480      	push	{r7}
 8003d36:	b085      	sub	sp, #20
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f003 0307 	and.w	r3, r3, #7
 8003d42:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d44:	4b0c      	ldr	r3, [pc, #48]	; (8003d78 <__NVIC_SetPriorityGrouping+0x44>)
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d4a:	68ba      	ldr	r2, [r7, #8]
 8003d4c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d50:	4013      	ands	r3, r2
 8003d52:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d5c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d60:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d64:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d66:	4a04      	ldr	r2, [pc, #16]	; (8003d78 <__NVIC_SetPriorityGrouping+0x44>)
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	60d3      	str	r3, [r2, #12]
}
 8003d6c:	bf00      	nop
 8003d6e:	3714      	adds	r7, #20
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr
 8003d78:	e000ed00 	.word	0xe000ed00

08003d7c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d7c:	b480      	push	{r7}
 8003d7e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d80:	4b04      	ldr	r3, [pc, #16]	; (8003d94 <__NVIC_GetPriorityGrouping+0x18>)
 8003d82:	68db      	ldr	r3, [r3, #12]
 8003d84:	0a1b      	lsrs	r3, r3, #8
 8003d86:	f003 0307 	and.w	r3, r3, #7
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d92:	4770      	bx	lr
 8003d94:	e000ed00 	.word	0xe000ed00

08003d98 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d98:	b480      	push	{r7}
 8003d9a:	b083      	sub	sp, #12
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	4603      	mov	r3, r0
 8003da0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	db0b      	blt.n	8003dc2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003daa:	79fb      	ldrb	r3, [r7, #7]
 8003dac:	f003 021f 	and.w	r2, r3, #31
 8003db0:	4907      	ldr	r1, [pc, #28]	; (8003dd0 <__NVIC_EnableIRQ+0x38>)
 8003db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db6:	095b      	lsrs	r3, r3, #5
 8003db8:	2001      	movs	r0, #1
 8003dba:	fa00 f202 	lsl.w	r2, r0, r2
 8003dbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003dc2:	bf00      	nop
 8003dc4:	370c      	adds	r7, #12
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dcc:	4770      	bx	lr
 8003dce:	bf00      	nop
 8003dd0:	e000e100 	.word	0xe000e100

08003dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	b083      	sub	sp, #12
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	4603      	mov	r3, r0
 8003ddc:	6039      	str	r1, [r7, #0]
 8003dde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003de0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	db0a      	blt.n	8003dfe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003de8:	683b      	ldr	r3, [r7, #0]
 8003dea:	b2da      	uxtb	r2, r3
 8003dec:	490c      	ldr	r1, [pc, #48]	; (8003e20 <__NVIC_SetPriority+0x4c>)
 8003dee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df2:	0112      	lsls	r2, r2, #4
 8003df4:	b2d2      	uxtb	r2, r2
 8003df6:	440b      	add	r3, r1
 8003df8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dfc:	e00a      	b.n	8003e14 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	b2da      	uxtb	r2, r3
 8003e02:	4908      	ldr	r1, [pc, #32]	; (8003e24 <__NVIC_SetPriority+0x50>)
 8003e04:	79fb      	ldrb	r3, [r7, #7]
 8003e06:	f003 030f 	and.w	r3, r3, #15
 8003e0a:	3b04      	subs	r3, #4
 8003e0c:	0112      	lsls	r2, r2, #4
 8003e0e:	b2d2      	uxtb	r2, r2
 8003e10:	440b      	add	r3, r1
 8003e12:	761a      	strb	r2, [r3, #24]
}
 8003e14:	bf00      	nop
 8003e16:	370c      	adds	r7, #12
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1e:	4770      	bx	lr
 8003e20:	e000e100 	.word	0xe000e100
 8003e24:	e000ed00 	.word	0xe000ed00

08003e28 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b089      	sub	sp, #36	; 0x24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	60f8      	str	r0, [r7, #12]
 8003e30:	60b9      	str	r1, [r7, #8]
 8003e32:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f003 0307 	and.w	r3, r3, #7
 8003e3a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e3c:	69fb      	ldr	r3, [r7, #28]
 8003e3e:	f1c3 0307 	rsb	r3, r3, #7
 8003e42:	2b04      	cmp	r3, #4
 8003e44:	bf28      	it	cs
 8003e46:	2304      	movcs	r3, #4
 8003e48:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e4a:	69fb      	ldr	r3, [r7, #28]
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	2b06      	cmp	r3, #6
 8003e50:	d902      	bls.n	8003e58 <NVIC_EncodePriority+0x30>
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	3b03      	subs	r3, #3
 8003e56:	e000      	b.n	8003e5a <NVIC_EncodePriority+0x32>
 8003e58:	2300      	movs	r3, #0
 8003e5a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e5c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e60:	69bb      	ldr	r3, [r7, #24]
 8003e62:	fa02 f303 	lsl.w	r3, r2, r3
 8003e66:	43da      	mvns	r2, r3
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	401a      	ands	r2, r3
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e70:	f04f 31ff 	mov.w	r1, #4294967295
 8003e74:	697b      	ldr	r3, [r7, #20]
 8003e76:	fa01 f303 	lsl.w	r3, r1, r3
 8003e7a:	43d9      	mvns	r1, r3
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e80:	4313      	orrs	r3, r2
         );
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3724      	adds	r7, #36	; 0x24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e8c:	4770      	bx	lr

08003e8e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b082      	sub	sp, #8
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f7ff ff4c 	bl	8003d34 <__NVIC_SetPriorityGrouping>
}
 8003e9c:	bf00      	nop
 8003e9e:	3708      	adds	r7, #8
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	bd80      	pop	{r7, pc}

08003ea4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	4603      	mov	r3, r0
 8003eac:	60b9      	str	r1, [r7, #8]
 8003eae:	607a      	str	r2, [r7, #4]
 8003eb0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003eb6:	f7ff ff61 	bl	8003d7c <__NVIC_GetPriorityGrouping>
 8003eba:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ebc:	687a      	ldr	r2, [r7, #4]
 8003ebe:	68b9      	ldr	r1, [r7, #8]
 8003ec0:	6978      	ldr	r0, [r7, #20]
 8003ec2:	f7ff ffb1 	bl	8003e28 <NVIC_EncodePriority>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ecc:	4611      	mov	r1, r2
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff ff80 	bl	8003dd4 <__NVIC_SetPriority>
}
 8003ed4:	bf00      	nop
 8003ed6:	3718      	adds	r7, #24
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bd80      	pop	{r7, pc}

08003edc <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b082      	sub	sp, #8
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ee6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7ff ff54 	bl	8003d98 <__NVIC_EnableIRQ>
}
 8003ef0:	bf00      	nop
 8003ef2:	3708      	adds	r7, #8
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}

08003ef8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	b084      	sub	sp, #16
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f00:	2300      	movs	r3, #0
 8003f02:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d101      	bne.n	8003f0e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003f0a:	2301      	movs	r3, #1
 8003f0c:	e037      	b.n	8003f7e <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2202      	movs	r2, #2
 8003f12:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003f24:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003f28:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f32:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	68db      	ldr	r3, [r3, #12]
 8003f38:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f3e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	695b      	ldr	r3, [r3, #20]
 8003f44:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f4a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69db      	ldr	r3, [r3, #28]
 8003f50:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	4313      	orrs	r3, r2
 8003f56:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	68fa      	ldr	r2, [r7, #12]
 8003f5e:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f000 f941 	bl	80041e8 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2200      	movs	r2, #0
 8003f6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003f7c:	2300      	movs	r3, #0
}  
 8003f7e:	4618      	mov	r0, r3
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bd80      	pop	{r7, pc}

08003f86 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f86:	b580      	push	{r7, lr}
 8003f88:	b086      	sub	sp, #24
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	60f8      	str	r0, [r7, #12]
 8003f8e:	60b9      	str	r1, [r7, #8]
 8003f90:	607a      	str	r2, [r7, #4]
 8003f92:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003f94:	2300      	movs	r3, #0
 8003f96:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d101      	bne.n	8003fa6 <HAL_DMA_Start_IT+0x20>
 8003fa2:	2302      	movs	r3, #2
 8003fa4:	e04a      	b.n	800403c <HAL_DMA_Start_IT+0xb6>
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d13a      	bne.n	800402e <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003fb8:	68fb      	ldr	r3, [r7, #12]
 8003fba:	2202      	movs	r2, #2
 8003fbc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2200      	movs	r2, #0
 8003fc4:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	681a      	ldr	r2, [r3, #0]
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f022 0201 	bic.w	r2, r2, #1
 8003fd4:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	687a      	ldr	r2, [r7, #4]
 8003fda:	68b9      	ldr	r1, [r7, #8]
 8003fdc:	68f8      	ldr	r0, [r7, #12]
 8003fde:	f000 f8d4 	bl	800418a <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d008      	beq.n	8003ffc <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	681a      	ldr	r2, [r3, #0]
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f042 020e 	orr.w	r2, r2, #14
 8003ff8:	601a      	str	r2, [r3, #0]
 8003ffa:	e00f      	b.n	800401c <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	681a      	ldr	r2, [r3, #0]
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 020a 	orr.w	r2, r2, #10
 800400a:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	681a      	ldr	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f022 0204 	bic.w	r2, r2, #4
 800401a:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f042 0201 	orr.w	r2, r2, #1
 800402a:	601a      	str	r2, [r3, #0]
 800402c:	e005      	b.n	800403a <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8004036:	2302      	movs	r3, #2
 8004038:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 800403a:	7dfb      	ldrb	r3, [r7, #23]
} 
 800403c:	4618      	mov	r0, r3
 800403e:	3718      	adds	r7, #24
 8004040:	46bd      	mov	sp, r7
 8004042:	bd80      	pop	{r7, pc}

08004044 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004060:	2204      	movs	r2, #4
 8004062:	409a      	lsls	r2, r3
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	4013      	ands	r3, r2
 8004068:	2b00      	cmp	r3, #0
 800406a:	d024      	beq.n	80040b6 <HAL_DMA_IRQHandler+0x72>
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	f003 0304 	and.w	r3, r3, #4
 8004072:	2b00      	cmp	r3, #0
 8004074:	d01f      	beq.n	80040b6 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f003 0320 	and.w	r3, r3, #32
 8004080:	2b00      	cmp	r3, #0
 8004082:	d107      	bne.n	8004094 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	681a      	ldr	r2, [r3, #0]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f022 0204 	bic.w	r2, r2, #4
 8004092:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800409c:	2104      	movs	r1, #4
 800409e:	fa01 f202 	lsl.w	r2, r1, r2
 80040a2:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d06a      	beq.n	8004182 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80040b4:	e065      	b.n	8004182 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040ba:	2202      	movs	r2, #2
 80040bc:	409a      	lsls	r2, r3
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	4013      	ands	r3, r2
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d02c      	beq.n	8004120 <HAL_DMA_IRQHandler+0xdc>
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	f003 0302 	and.w	r3, r3, #2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d027      	beq.n	8004120 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f003 0320 	and.w	r3, r3, #32
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d10b      	bne.n	80040f6 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	681a      	ldr	r2, [r3, #0]
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f022 020a 	bic.w	r2, r2, #10
 80040ec:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2201      	movs	r2, #1
 80040f2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040fe:	2102      	movs	r1, #2
 8004100:	fa01 f202 	lsl.w	r2, r1, r2
 8004104:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	2200      	movs	r2, #0
 800410a:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004112:	2b00      	cmp	r3, #0
 8004114:	d035      	beq.n	8004182 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800411a:	6878      	ldr	r0, [r7, #4]
 800411c:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800411e:	e030      	b.n	8004182 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004124:	2208      	movs	r2, #8
 8004126:	409a      	lsls	r2, r3
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	4013      	ands	r3, r2
 800412c:	2b00      	cmp	r3, #0
 800412e:	d028      	beq.n	8004182 <HAL_DMA_IRQHandler+0x13e>
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	f003 0308 	and.w	r3, r3, #8
 8004136:	2b00      	cmp	r3, #0
 8004138:	d023      	beq.n	8004182 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	681a      	ldr	r2, [r3, #0]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f022 020e 	bic.w	r2, r2, #14
 8004148:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004152:	2101      	movs	r1, #1
 8004154:	fa01 f202 	lsl.w	r2, r1, r2
 8004158:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2201      	movs	r2, #1
 800415e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2201      	movs	r2, #1
 8004164:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004174:	2b00      	cmp	r3, #0
 8004176:	d004      	beq.n	8004182 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	4798      	blx	r3
    }
  }
}  
 8004180:	e7ff      	b.n	8004182 <HAL_DMA_IRQHandler+0x13e>
 8004182:	bf00      	nop
 8004184:	3710      	adds	r7, #16
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}

0800418a <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800418a:	b480      	push	{r7}
 800418c:	b085      	sub	sp, #20
 800418e:	af00      	add	r7, sp, #0
 8004190:	60f8      	str	r0, [r7, #12]
 8004192:	60b9      	str	r1, [r7, #8]
 8004194:	607a      	str	r2, [r7, #4]
 8004196:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041a0:	2101      	movs	r1, #1
 80041a2:	fa01 f202 	lsl.w	r2, r1, r2
 80041a6:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	683a      	ldr	r2, [r7, #0]
 80041ae:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	2b10      	cmp	r3, #16
 80041b6:	d108      	bne.n	80041ca <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80041c8:	e007      	b.n	80041da <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	68ba      	ldr	r2, [r7, #8]
 80041d0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	687a      	ldr	r2, [r7, #4]
 80041d8:	60da      	str	r2, [r3, #12]
}
 80041da:	bf00      	nop
 80041dc:	3714      	adds	r7, #20
 80041de:	46bd      	mov	sp, r7
 80041e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e4:	4770      	bx	lr
	...

080041e8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b083      	sub	sp, #12
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	461a      	mov	r2, r3
 80041f6:	4b14      	ldr	r3, [pc, #80]	; (8004248 <DMA_CalcBaseAndBitshift+0x60>)
 80041f8:	429a      	cmp	r2, r3
 80041fa:	d80f      	bhi.n	800421c <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	461a      	mov	r2, r3
 8004202:	4b12      	ldr	r3, [pc, #72]	; (800424c <DMA_CalcBaseAndBitshift+0x64>)
 8004204:	4413      	add	r3, r2
 8004206:	4a12      	ldr	r2, [pc, #72]	; (8004250 <DMA_CalcBaseAndBitshift+0x68>)
 8004208:	fba2 2303 	umull	r2, r3, r2, r3
 800420c:	091b      	lsrs	r3, r3, #4
 800420e:	009a      	lsls	r2, r3, #2
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	4a0f      	ldr	r2, [pc, #60]	; (8004254 <DMA_CalcBaseAndBitshift+0x6c>)
 8004218:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 800421a:	e00e      	b.n	800423a <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	461a      	mov	r2, r3
 8004222:	4b0d      	ldr	r3, [pc, #52]	; (8004258 <DMA_CalcBaseAndBitshift+0x70>)
 8004224:	4413      	add	r3, r2
 8004226:	4a0a      	ldr	r2, [pc, #40]	; (8004250 <DMA_CalcBaseAndBitshift+0x68>)
 8004228:	fba2 2303 	umull	r2, r3, r2, r3
 800422c:	091b      	lsrs	r3, r3, #4
 800422e:	009a      	lsls	r2, r3, #2
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	4a09      	ldr	r2, [pc, #36]	; (800425c <DMA_CalcBaseAndBitshift+0x74>)
 8004238:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr
 8004246:	bf00      	nop
 8004248:	40020407 	.word	0x40020407
 800424c:	bffdfff8 	.word	0xbffdfff8
 8004250:	cccccccd 	.word	0xcccccccd
 8004254:	40020000 	.word	0x40020000
 8004258:	bffdfbf8 	.word	0xbffdfbf8
 800425c:	40020400 	.word	0x40020400

08004260 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004260:	b480      	push	{r7}
 8004262:	b087      	sub	sp, #28
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
 8004268:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800426a:	2300      	movs	r3, #0
 800426c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800426e:	e154      	b.n	800451a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	2101      	movs	r1, #1
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	fa01 f303 	lsl.w	r3, r1, r3
 800427c:	4013      	ands	r3, r2
 800427e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b00      	cmp	r3, #0
 8004284:	f000 8146 	beq.w	8004514 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	2b02      	cmp	r3, #2
 800428e:	d003      	beq.n	8004298 <HAL_GPIO_Init+0x38>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2b12      	cmp	r3, #18
 8004296:	d123      	bne.n	80042e0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	08da      	lsrs	r2, r3, #3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3208      	adds	r2, #8
 80042a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80042a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	f003 0307 	and.w	r3, r3, #7
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	220f      	movs	r2, #15
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	43db      	mvns	r3, r3
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	4013      	ands	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	f003 0307 	and.w	r3, r3, #7
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	08da      	lsrs	r2, r3, #3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3208      	adds	r2, #8
 80042da:	6939      	ldr	r1, [r7, #16]
 80042dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	2203      	movs	r2, #3
 80042ec:	fa02 f303 	lsl.w	r3, r2, r3
 80042f0:	43db      	mvns	r3, r3
 80042f2:	693a      	ldr	r2, [r7, #16]
 80042f4:	4013      	ands	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f003 0203 	and.w	r2, r3, #3
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	4313      	orrs	r3, r2
 800430c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d00b      	beq.n	8004334 <HAL_GPIO_Init+0xd4>
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	2b02      	cmp	r3, #2
 8004322:	d007      	beq.n	8004334 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004328:	2b11      	cmp	r3, #17
 800432a:	d003      	beq.n	8004334 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b12      	cmp	r3, #18
 8004332:	d130      	bne.n	8004396 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	2203      	movs	r2, #3
 8004340:	fa02 f303 	lsl.w	r3, r2, r3
 8004344:	43db      	mvns	r3, r3
 8004346:	693a      	ldr	r2, [r7, #16]
 8004348:	4013      	ands	r3, r2
 800434a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	68da      	ldr	r2, [r3, #12]
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	fa02 f303 	lsl.w	r3, r2, r3
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800436a:	2201      	movs	r2, #1
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	fa02 f303 	lsl.w	r3, r2, r3
 8004372:	43db      	mvns	r3, r3
 8004374:	693a      	ldr	r2, [r7, #16]
 8004376:	4013      	ands	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	091b      	lsrs	r3, r3, #4
 8004380:	f003 0201 	and.w	r2, r3, #1
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	fa02 f303 	lsl.w	r3, r2, r3
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	2203      	movs	r2, #3
 80043a2:	fa02 f303 	lsl.w	r3, r2, r3
 80043a6:	43db      	mvns	r3, r3
 80043a8:	693a      	ldr	r2, [r7, #16]
 80043aa:	4013      	ands	r3, r2
 80043ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	689a      	ldr	r2, [r3, #8]
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	fa02 f303 	lsl.w	r3, r2, r3
 80043ba:	693a      	ldr	r2, [r7, #16]
 80043bc:	4313      	orrs	r3, r2
 80043be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	f000 80a0 	beq.w	8004514 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043d4:	4b58      	ldr	r3, [pc, #352]	; (8004538 <HAL_GPIO_Init+0x2d8>)
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	4a57      	ldr	r2, [pc, #348]	; (8004538 <HAL_GPIO_Init+0x2d8>)
 80043da:	f043 0301 	orr.w	r3, r3, #1
 80043de:	6193      	str	r3, [r2, #24]
 80043e0:	4b55      	ldr	r3, [pc, #340]	; (8004538 <HAL_GPIO_Init+0x2d8>)
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	f003 0301 	and.w	r3, r3, #1
 80043e8:	60bb      	str	r3, [r7, #8]
 80043ea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80043ec:	4a53      	ldr	r2, [pc, #332]	; (800453c <HAL_GPIO_Init+0x2dc>)
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	089b      	lsrs	r3, r3, #2
 80043f2:	3302      	adds	r3, #2
 80043f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	f003 0303 	and.w	r3, r3, #3
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	220f      	movs	r2, #15
 8004404:	fa02 f303 	lsl.w	r3, r2, r3
 8004408:	43db      	mvns	r3, r3
 800440a:	693a      	ldr	r2, [r7, #16]
 800440c:	4013      	ands	r3, r2
 800440e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004416:	d019      	beq.n	800444c <HAL_GPIO_Init+0x1ec>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	4a49      	ldr	r2, [pc, #292]	; (8004540 <HAL_GPIO_Init+0x2e0>)
 800441c:	4293      	cmp	r3, r2
 800441e:	d013      	beq.n	8004448 <HAL_GPIO_Init+0x1e8>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a48      	ldr	r2, [pc, #288]	; (8004544 <HAL_GPIO_Init+0x2e4>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d00d      	beq.n	8004444 <HAL_GPIO_Init+0x1e4>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a47      	ldr	r2, [pc, #284]	; (8004548 <HAL_GPIO_Init+0x2e8>)
 800442c:	4293      	cmp	r3, r2
 800442e:	d007      	beq.n	8004440 <HAL_GPIO_Init+0x1e0>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a46      	ldr	r2, [pc, #280]	; (800454c <HAL_GPIO_Init+0x2ec>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d101      	bne.n	800443c <HAL_GPIO_Init+0x1dc>
 8004438:	2304      	movs	r3, #4
 800443a:	e008      	b.n	800444e <HAL_GPIO_Init+0x1ee>
 800443c:	2305      	movs	r3, #5
 800443e:	e006      	b.n	800444e <HAL_GPIO_Init+0x1ee>
 8004440:	2303      	movs	r3, #3
 8004442:	e004      	b.n	800444e <HAL_GPIO_Init+0x1ee>
 8004444:	2302      	movs	r3, #2
 8004446:	e002      	b.n	800444e <HAL_GPIO_Init+0x1ee>
 8004448:	2301      	movs	r3, #1
 800444a:	e000      	b.n	800444e <HAL_GPIO_Init+0x1ee>
 800444c:	2300      	movs	r3, #0
 800444e:	697a      	ldr	r2, [r7, #20]
 8004450:	f002 0203 	and.w	r2, r2, #3
 8004454:	0092      	lsls	r2, r2, #2
 8004456:	4093      	lsls	r3, r2
 8004458:	693a      	ldr	r2, [r7, #16]
 800445a:	4313      	orrs	r3, r2
 800445c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800445e:	4937      	ldr	r1, [pc, #220]	; (800453c <HAL_GPIO_Init+0x2dc>)
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	089b      	lsrs	r3, r3, #2
 8004464:	3302      	adds	r3, #2
 8004466:	693a      	ldr	r2, [r7, #16]
 8004468:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800446c:	4b38      	ldr	r3, [pc, #224]	; (8004550 <HAL_GPIO_Init+0x2f0>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	43db      	mvns	r3, r3
 8004476:	693a      	ldr	r2, [r7, #16]
 8004478:	4013      	ands	r3, r2
 800447a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004484:	2b00      	cmp	r3, #0
 8004486:	d003      	beq.n	8004490 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	4313      	orrs	r3, r2
 800448e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004490:	4a2f      	ldr	r2, [pc, #188]	; (8004550 <HAL_GPIO_Init+0x2f0>)
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004496:	4b2e      	ldr	r3, [pc, #184]	; (8004550 <HAL_GPIO_Init+0x2f0>)
 8004498:	685b      	ldr	r3, [r3, #4]
 800449a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	43db      	mvns	r3, r3
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	4013      	ands	r3, r2
 80044a4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80044ba:	4a25      	ldr	r2, [pc, #148]	; (8004550 <HAL_GPIO_Init+0x2f0>)
 80044bc:	693b      	ldr	r3, [r7, #16]
 80044be:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044c0:	4b23      	ldr	r3, [pc, #140]	; (8004550 <HAL_GPIO_Init+0x2f0>)
 80044c2:	689b      	ldr	r3, [r3, #8]
 80044c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	43db      	mvns	r3, r3
 80044ca:	693a      	ldr	r2, [r7, #16]
 80044cc:	4013      	ands	r3, r2
 80044ce:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d003      	beq.n	80044e4 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80044e4:	4a1a      	ldr	r2, [pc, #104]	; (8004550 <HAL_GPIO_Init+0x2f0>)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80044ea:	4b19      	ldr	r3, [pc, #100]	; (8004550 <HAL_GPIO_Init+0x2f0>)
 80044ec:	68db      	ldr	r3, [r3, #12]
 80044ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	43db      	mvns	r3, r3
 80044f4:	693a      	ldr	r2, [r7, #16]
 80044f6:	4013      	ands	r3, r2
 80044f8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	685b      	ldr	r3, [r3, #4]
 80044fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004502:	2b00      	cmp	r3, #0
 8004504:	d003      	beq.n	800450e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004506:	693a      	ldr	r2, [r7, #16]
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	4313      	orrs	r3, r2
 800450c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800450e:	4a10      	ldr	r2, [pc, #64]	; (8004550 <HAL_GPIO_Init+0x2f0>)
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	3301      	adds	r3, #1
 8004518:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	681a      	ldr	r2, [r3, #0]
 800451e:	697b      	ldr	r3, [r7, #20]
 8004520:	fa22 f303 	lsr.w	r3, r2, r3
 8004524:	2b00      	cmp	r3, #0
 8004526:	f47f aea3 	bne.w	8004270 <HAL_GPIO_Init+0x10>
  }
}
 800452a:	bf00      	nop
 800452c:	371c      	adds	r7, #28
 800452e:	46bd      	mov	sp, r7
 8004530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004534:	4770      	bx	lr
 8004536:	bf00      	nop
 8004538:	40021000 	.word	0x40021000
 800453c:	40010000 	.word	0x40010000
 8004540:	48000400 	.word	0x48000400
 8004544:	48000800 	.word	0x48000800
 8004548:	48000c00 	.word	0x48000c00
 800454c:	48001000 	.word	0x48001000
 8004550:	40010400 	.word	0x40010400

08004554 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004554:	b480      	push	{r7}
 8004556:	b085      	sub	sp, #20
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
 800455c:	460b      	mov	r3, r1
 800455e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	691a      	ldr	r2, [r3, #16]
 8004564:	887b      	ldrh	r3, [r7, #2]
 8004566:	4013      	ands	r3, r2
 8004568:	2b00      	cmp	r3, #0
 800456a:	d002      	beq.n	8004572 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800456c:	2301      	movs	r3, #1
 800456e:	73fb      	strb	r3, [r7, #15]
 8004570:	e001      	b.n	8004576 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004572:	2300      	movs	r3, #0
 8004574:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004576:	7bfb      	ldrb	r3, [r7, #15]
}
 8004578:	4618      	mov	r0, r3
 800457a:	3714      	adds	r7, #20
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b082      	sub	sp, #8
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d101      	bne.n	8004596 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004592:	2301      	movs	r3, #1
 8004594:	e081      	b.n	800469a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800459c:	b2db      	uxtb	r3, r3
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d106      	bne.n	80045b0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7fd fa16 	bl	80019dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2224      	movs	r2, #36	; 0x24
 80045b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f022 0201 	bic.w	r2, r2, #1
 80045c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685a      	ldr	r2, [r3, #4]
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80045d4:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	689a      	ldr	r2, [r3, #8]
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045e4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	68db      	ldr	r3, [r3, #12]
 80045ea:	2b01      	cmp	r3, #1
 80045ec:	d107      	bne.n	80045fe <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	689a      	ldr	r2, [r3, #8]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045fa:	609a      	str	r2, [r3, #8]
 80045fc:	e006      	b.n	800460c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	689a      	ldr	r2, [r3, #8]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800460a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	2b02      	cmp	r3, #2
 8004612:	d104      	bne.n	800461e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800461c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	687a      	ldr	r2, [r7, #4]
 8004626:	6812      	ldr	r2, [r2, #0]
 8004628:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800462c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004630:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	68da      	ldr	r2, [r3, #12]
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004640:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	691a      	ldr	r2, [r3, #16]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	ea42 0103 	orr.w	r1, r2, r3
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	699b      	ldr	r3, [r3, #24]
 8004652:	021a      	lsls	r2, r3, #8
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	430a      	orrs	r2, r1
 800465a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	69d9      	ldr	r1, [r3, #28]
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	6a1a      	ldr	r2, [r3, #32]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	430a      	orrs	r2, r1
 800466a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f042 0201 	orr.w	r2, r2, #1
 800467a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2220      	movs	r2, #32
 8004686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	2200      	movs	r2, #0
 800468e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004698:	2300      	movs	r3, #0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b083      	sub	sp, #12
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
 80046aa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b20      	cmp	r3, #32
 80046b6:	d138      	bne.n	800472a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046be:	2b01      	cmp	r3, #1
 80046c0:	d101      	bne.n	80046c6 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80046c2:	2302      	movs	r3, #2
 80046c4:	e032      	b.n	800472c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2201      	movs	r2, #1
 80046ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	2224      	movs	r2, #36	; 0x24
 80046d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	681a      	ldr	r2, [r3, #0]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f022 0201 	bic.w	r2, r2, #1
 80046e4:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	681a      	ldr	r2, [r3, #0]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80046f4:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	6819      	ldr	r1, [r3, #0]
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	683a      	ldr	r2, [r7, #0]
 8004702:	430a      	orrs	r2, r1
 8004704:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	681a      	ldr	r2, [r3, #0]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f042 0201 	orr.w	r2, r2, #1
 8004714:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2220      	movs	r2, #32
 800471a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004726:	2300      	movs	r3, #0
 8004728:	e000      	b.n	800472c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800472a:	2302      	movs	r3, #2
  }
}
 800472c:	4618      	mov	r0, r3
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004748:	b2db      	uxtb	r3, r3
 800474a:	2b20      	cmp	r3, #32
 800474c:	d139      	bne.n	80047c2 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004754:	2b01      	cmp	r3, #1
 8004756:	d101      	bne.n	800475c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004758:	2302      	movs	r3, #2
 800475a:	e033      	b.n	80047c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	2201      	movs	r2, #1
 8004760:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2224      	movs	r2, #36	; 0x24
 8004768:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 0201 	bic.w	r2, r2, #1
 800477a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800478a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800478c:	683b      	ldr	r3, [r7, #0]
 800478e:	021b      	lsls	r3, r3, #8
 8004790:	68fa      	ldr	r2, [r7, #12]
 8004792:	4313      	orrs	r3, r2
 8004794:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68fa      	ldr	r2, [r7, #12]
 800479c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	681a      	ldr	r2, [r3, #0]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f042 0201 	orr.w	r2, r2, #1
 80047ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2220      	movs	r2, #32
 80047b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80047be:	2300      	movs	r3, #0
 80047c0:	e000      	b.n	80047c4 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80047c2:	2302      	movs	r3, #2
  }
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3714      	adds	r7, #20
 80047c8:	46bd      	mov	sp, r7
 80047ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ce:	4770      	bx	lr

080047d0 <HAL_OPAMP_Init>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)

{
 80047d0:	b580      	push	{r7, lr}
 80047d2:	b084      	sub	sp, #16
 80047d4:	af00      	add	r7, sp, #0
 80047d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80047d8:	2300      	movs	r3, #0
 80047da:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d101      	bne.n	80047e6 <HAL_OPAMP_Init+0x16>
  {
    return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e092      	b.n	800490c <HAL_OPAMP_Init+0x13c>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	2b05      	cmp	r3, #5
 80047f0:	d101      	bne.n	80047f6 <HAL_OPAMP_Init+0x26>
  {
    return HAL_ERROR;
 80047f2:	2301      	movs	r3, #1
 80047f4:	e08a      	b.n	800490c <HAL_OPAMP_Init+0x13c>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b02      	cmp	r3, #2
 8004800:	d101      	bne.n	8004806 <HAL_OPAMP_Init+0x36>
  {
    return HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	e082      	b.n	800490c <HAL_OPAMP_Init+0x13c>

    /* Set OPAMP parameters */
    assert_param(IS_OPAMP_FUNCTIONAL_NORMALMODE(hopamp->Init.Mode));
    assert_param(IS_OPAMP_NONINVERTING_INPUT(hopamp->Init.NonInvertingInput));

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
      assert_param(IS_OPAMP_INVERTING_INPUT(hopamp->Init.InvertingInput));
    }

    assert_param(IS_OPAMP_TIMERCONTROLLED_MUXMODE(hopamp->Init.TimerControlledMuxmode));

    if ((hopamp->Init.TimerControlledMuxmode) == OPAMP_TIMERCONTROLLEDMUXMODE_ENABLE)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	691b      	ldr	r3, [r3, #16]
 8004810:	2b80      	cmp	r3, #128	; 0x80
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004812:	4b40      	ldr	r3, [pc, #256]	; (8004914 <HAL_OPAMP_Init+0x144>)
 8004814:	699b      	ldr	r3, [r3, #24]
 8004816:	4a3f      	ldr	r2, [pc, #252]	; (8004914 <HAL_OPAMP_Init+0x144>)
 8004818:	f043 0301 	orr.w	r3, r3, #1
 800481c:	6193      	str	r3, [r2, #24]
 800481e:	4b3d      	ldr	r3, [pc, #244]	; (8004914 <HAL_OPAMP_Init+0x144>)
 8004820:	699b      	ldr	r3, [r3, #24]
 8004822:	f003 0301 	and.w	r3, r3, #1
 8004826:	60bb      	str	r3, [r7, #8]
 8004828:	68bb      	ldr	r3, [r7, #8]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8004830:	b2db      	uxtb	r3, r3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d103      	bne.n	800483e <HAL_OPAMP_Init+0x6e>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	2200      	movs	r2, #0
 800483a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 800483e:	6878      	ldr	r0, [r7, #4]
 8004840:	f7fd f984 	bl	8001b4c <HAL_OPAMP_MspInit>
    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /*   - InvertingInputSecondary                */
    /* are Not Applicable                         */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	685b      	ldr	r3, [r3, #4]
 8004848:	2b40      	cmp	r3, #64	; 0x40
 800484a:	d003      	beq.n	8004854 <HAL_OPAMP_Init+0x84>
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	2b60      	cmp	r3, #96	; 0x60
 8004852:	d125      	bne.n	80048a0 <HAL_OPAMP_Init+0xd0>
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	4b2f      	ldr	r3, [pc, #188]	; (8004918 <HAL_OPAMP_Init+0x148>)
 800485c:	4013      	ands	r3, r2
 800485e:	687a      	ldr	r2, [r7, #4]
 8004860:	6851      	ldr	r1, [r2, #4]
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	68d2      	ldr	r2, [r2, #12]
 8004866:	4311      	orrs	r1, r2
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	6912      	ldr	r2, [r2, #16]
 800486c:	4311      	orrs	r1, r2
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	6992      	ldr	r2, [r2, #24]
 8004872:	4311      	orrs	r1, r2
 8004874:	687a      	ldr	r2, [r7, #4]
 8004876:	69d2      	ldr	r2, [r2, #28]
 8004878:	4311      	orrs	r1, r2
 800487a:	687a      	ldr	r2, [r7, #4]
 800487c:	6a12      	ldr	r2, [r2, #32]
 800487e:	4311      	orrs	r1, r2
 8004880:	687a      	ldr	r2, [r7, #4]
 8004882:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004884:	4311      	orrs	r1, r2
 8004886:	687a      	ldr	r2, [r7, #4]
 8004888:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800488a:	04d2      	lsls	r2, r2, #19
 800488c:	4311      	orrs	r1, r2
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004892:	0612      	lsls	r2, r2, #24
 8004894:	4311      	orrs	r1, r2
 8004896:	687a      	ldr	r2, [r7, #4]
 8004898:	6812      	ldr	r2, [r2, #0]
 800489a:	430b      	orrs	r3, r1
 800489c:	6013      	str	r3, [r2, #0]
 800489e:	e02a      	b.n	80048f6 <HAL_OPAMP_Init+0x126>
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));  

    }
    else /* OPAMP_STANDALONE_MODE */
    {
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_UPDATE_PARAMETERS_INIT_MASK, \
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	681a      	ldr	r2, [r3, #0]
 80048a6:	4b1c      	ldr	r3, [pc, #112]	; (8004918 <HAL_OPAMP_Init+0x148>)
 80048a8:	4013      	ands	r3, r2
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	6851      	ldr	r1, [r2, #4]
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	6892      	ldr	r2, [r2, #8]
 80048b2:	4311      	orrs	r1, r2
 80048b4:	687a      	ldr	r2, [r7, #4]
 80048b6:	68d2      	ldr	r2, [r2, #12]
 80048b8:	4311      	orrs	r1, r2
 80048ba:	687a      	ldr	r2, [r7, #4]
 80048bc:	6912      	ldr	r2, [r2, #16]
 80048be:	4311      	orrs	r1, r2
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	6952      	ldr	r2, [r2, #20]
 80048c4:	4311      	orrs	r1, r2
 80048c6:	687a      	ldr	r2, [r7, #4]
 80048c8:	6992      	ldr	r2, [r2, #24]
 80048ca:	4311      	orrs	r1, r2
 80048cc:	687a      	ldr	r2, [r7, #4]
 80048ce:	69d2      	ldr	r2, [r2, #28]
 80048d0:	4311      	orrs	r1, r2
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	6a12      	ldr	r2, [r2, #32]
 80048d6:	4311      	orrs	r1, r2
 80048d8:	687a      	ldr	r2, [r7, #4]
 80048da:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80048dc:	4311      	orrs	r1, r2
 80048de:	687a      	ldr	r2, [r7, #4]
 80048e0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80048e2:	04d2      	lsls	r2, r2, #19
 80048e4:	4311      	orrs	r1, r2
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80048ea:	0612      	lsls	r2, r2, #24
 80048ec:	4311      	orrs	r1, r2
 80048ee:	687a      	ldr	r2, [r7, #4]
 80048f0:	6812      	ldr	r2, [r2, #0]
 80048f2:	430b      	orrs	r3, r1
 80048f4:	6013      	str	r3, [r2, #0]
                                        (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) | \
                                        (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));     
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d103      	bne.n	800490a <HAL_OPAMP_Init+0x13a>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2201      	movs	r2, #1
 8004906:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
 800490a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800490c:	4618      	mov	r0, r3
 800490e:	3710      	adds	r7, #16
 8004910:	46bd      	mov	sp, r7
 8004912:	bd80      	pop	{r7, pc}
 8004914:	40021000 	.word	0x40021000
 8004918:	e0003811 	.word	0xe0003811

0800491c <HAL_OPAMP_Start>:
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_OPAMP_Start(OPAMP_HandleTypeDef *hopamp)
{
 800491c:	b480      	push	{r7}
 800491e:	b085      	sub	sp, #20
 8004920:	af00      	add	r7, sp, #0
 8004922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004924:	2300      	movs	r3, #0
 8004926:	73fb      	strb	r3, [r7, #15]

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d102      	bne.n	8004934 <HAL_OPAMP_Start+0x18>
  {
    status = HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	73fb      	strb	r3, [r7, #15]
 8004932:	e01d      	b.n	8004970 <HAL_OPAMP_Start+0x54>
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800493a:	b2db      	uxtb	r3, r3
 800493c:	2b05      	cmp	r3, #5
 800493e:	d102      	bne.n	8004946 <HAL_OPAMP_Start+0x2a>

  {
    status = HAL_ERROR;
 8004940:	2301      	movs	r3, #1
 8004942:	73fb      	strb	r3, [r7, #15]
 8004944:	e014      	b.n	8004970 <HAL_OPAMP_Start+0x54>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800494c:	b2db      	uxtb	r3, r3
 800494e:	2b01      	cmp	r3, #1
 8004950:	d10c      	bne.n	800496c <HAL_OPAMP_Start+0x50>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	f042 0201 	orr.w	r2, r2, #1
 8004960:	601a      	str	r2, [r3, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2204      	movs	r2, #4
 8004966:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 800496a:	e001      	b.n	8004970 <HAL_OPAMP_Start+0x54>
    }
    else
    {
      status = HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	73fb      	strb	r3, [r7, #15]
    }
  }
  return status;
 8004970:	7bfb      	ldrb	r3, [r7, #15]
}
 8004972:	4618      	mov	r0, r3
 8004974:	3714      	adds	r7, #20
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 800497e:	b580      	push	{r7, lr}
 8004980:	b082      	sub	sp, #8
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	4618      	mov	r0, r3
 800498c:	f004 ff98 	bl	80098c0 <USB_ReadInterrupts>
 8004990:	4603      	mov	r3, r0
 8004992:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004996:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800499a:	d102      	bne.n	80049a2 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800499c:	6878      	ldr	r0, [r7, #4]
 800499e:	f000 fa91 	bl	8004ec4 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f004 ff8a 	bl	80098c0 <USB_ReadInterrupts>
 80049ac:	4603      	mov	r3, r0
 80049ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049b6:	d112      	bne.n	80049de <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80049c0:	b29a      	uxth	r2, r3
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049ca:	b292      	uxth	r2, r2
 80049cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f006 fa40 	bl	800ae56 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80049d6:	2100      	movs	r1, #0
 80049d8:	6878      	ldr	r0, [r7, #4]
 80049da:	f000 f8d2 	bl	8004b82 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4618      	mov	r0, r3
 80049e4:	f004 ff6c 	bl	80098c0 <USB_ReadInterrupts>
 80049e8:	4603      	mov	r3, r0
 80049ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80049f2:	d10b      	bne.n	8004a0c <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80049fc:	b29a      	uxth	r2, r3
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a06:	b292      	uxth	r2, r2
 8004a08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f004 ff55 	bl	80098c0 <USB_ReadInterrupts>
 8004a16:	4603      	mov	r3, r0
 8004a18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a20:	d10b      	bne.n	8004a3a <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004a2a:	b29a      	uxth	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a34:	b292      	uxth	r2, r2
 8004a36:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f004 ff3e 	bl	80098c0 <USB_ReadInterrupts>
 8004a44:	4603      	mov	r3, r0
 8004a46:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a4a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a4e:	d126      	bne.n	8004a9e <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004a58:	b29a      	uxth	r2, r3
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f022 0204 	bic.w	r2, r2, #4
 8004a62:	b292      	uxth	r2, r2
 8004a64:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0208 	bic.w	r2, r2, #8
 8004a7a:	b292      	uxth	r2, r2
 8004a7c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	f006 fa21 	bl	800aec8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004a8e:	b29a      	uxth	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004a98:	b292      	uxth	r2, r2
 8004a9a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f004 ff0c 	bl	80098c0 <USB_ReadInterrupts>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004aae:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004ab2:	d131      	bne.n	8004b18 <HAL_PCD_IRQHandler+0x19a>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f042 0208 	orr.w	r2, r2, #8
 8004ac6:	b292      	uxth	r2, r2
 8004ac8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ade:	b292      	uxth	r2, r2
 8004ae0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004aec:	b29a      	uxth	r2, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f042 0204 	orr.w	r2, r2, #4
 8004af6:	b292      	uxth	r2, r2
 8004af8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP) == 0U)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4618      	mov	r0, r3
 8004b02:	f004 fedd 	bl	80098c0 <USB_ReadInterrupts>
 8004b06:	4603      	mov	r3, r0
 8004b08:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b10:	d002      	beq.n	8004b18 <HAL_PCD_IRQHandler+0x19a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8004b12:	6878      	ldr	r0, [r7, #4]
 8004b14:	f006 f9be 	bl	800ae94 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f004 fecf 	bl	80098c0 <USB_ReadInterrupts>
 8004b22:	4603      	mov	r3, r0
 8004b24:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b2c:	d10e      	bne.n	8004b4c <HAL_PCD_IRQHandler+0x1ce>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004b36:	b29a      	uxth	r2, r3
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004b40:	b292      	uxth	r2, r2
 8004b42:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004b46:	6878      	ldr	r0, [r7, #4]
 8004b48:	f006 f977 	bl	800ae3a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4618      	mov	r0, r3
 8004b52:	f004 feb5 	bl	80098c0 <USB_ReadInterrupts>
 8004b56:	4603      	mov	r3, r0
 8004b58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004b60:	d10b      	bne.n	8004b7a <HAL_PCD_IRQHandler+0x1fc>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004b6a:	b29a      	uxth	r2, r3
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004b74:	b292      	uxth	r2, r2
 8004b76:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8004b7a:	bf00      	nop
 8004b7c:	3708      	adds	r7, #8
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	bd80      	pop	{r7, pc}

08004b82 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004b82:	b580      	push	{r7, lr}
 8004b84:	b082      	sub	sp, #8
 8004b86:	af00      	add	r7, sp, #0
 8004b88:	6078      	str	r0, [r7, #4]
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004b94:	2b01      	cmp	r3, #1
 8004b96:	d101      	bne.n	8004b9c <HAL_PCD_SetAddress+0x1a>
 8004b98:	2302      	movs	r3, #2
 8004b9a:	e013      	b.n	8004bc4 <HAL_PCD_SetAddress+0x42>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	78fa      	ldrb	r2, [r7, #3]
 8004ba8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	78fa      	ldrb	r2, [r7, #3]
 8004bb2:	4611      	mov	r1, r2
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f004 fe6f 	bl	8009898 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004bc2:	2300      	movs	r3, #0
}
 8004bc4:	4618      	mov	r0, r3
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}

08004bcc <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004bcc:	b580      	push	{r7, lr}
 8004bce:	b084      	sub	sp, #16
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
 8004bd4:	4608      	mov	r0, r1
 8004bd6:	4611      	mov	r1, r2
 8004bd8:	461a      	mov	r2, r3
 8004bda:	4603      	mov	r3, r0
 8004bdc:	70fb      	strb	r3, [r7, #3]
 8004bde:	460b      	mov	r3, r1
 8004be0:	803b      	strh	r3, [r7, #0]
 8004be2:	4613      	mov	r3, r2
 8004be4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004be6:	2300      	movs	r3, #0
 8004be8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004bea:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	da0b      	bge.n	8004c0a <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bf2:	78fb      	ldrb	r3, [r7, #3]
 8004bf4:	f003 0307 	and.w	r3, r3, #7
 8004bf8:	015b      	lsls	r3, r3, #5
 8004bfa:	3328      	adds	r3, #40	; 0x28
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	4413      	add	r3, r2
 8004c00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2201      	movs	r2, #1
 8004c06:	705a      	strb	r2, [r3, #1]
 8004c08:	e00b      	b.n	8004c22 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c0a:	78fb      	ldrb	r3, [r7, #3]
 8004c0c:	f003 0307 	and.w	r3, r3, #7
 8004c10:	015b      	lsls	r3, r3, #5
 8004c12:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004c16:	687a      	ldr	r2, [r7, #4]
 8004c18:	4413      	add	r3, r2
 8004c1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004c22:	78fb      	ldrb	r3, [r7, #3]
 8004c24:	f003 0307 	and.w	r3, r3, #7
 8004c28:	b2da      	uxtb	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004c2e:	883a      	ldrh	r2, [r7, #0]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	78ba      	ldrb	r2, [r7, #2]
 8004c38:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	785b      	ldrb	r3, [r3, #1]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d004      	beq.n	8004c4c <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	b29a      	uxth	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004c4c:	78bb      	ldrb	r3, [r7, #2]
 8004c4e:	2b02      	cmp	r3, #2
 8004c50:	d102      	bne.n	8004c58 <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	2200      	movs	r2, #0
 8004c56:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004c5e:	2b01      	cmp	r3, #1
 8004c60:	d101      	bne.n	8004c66 <HAL_PCD_EP_Open+0x9a>
 8004c62:	2302      	movs	r3, #2
 8004c64:	e00e      	b.n	8004c84 <HAL_PCD_EP_Open+0xb8>
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	2201      	movs	r2, #1
 8004c6a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	68f9      	ldr	r1, [r7, #12]
 8004c74:	4618      	mov	r0, r3
 8004c76:	f003 ff73 	bl	8008b60 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 8004c82:	7afb      	ldrb	r3, [r7, #11]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3710      	adds	r7, #16
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	607a      	str	r2, [r7, #4]
 8004c96:	603b      	str	r3, [r7, #0]
 8004c98:	460b      	mov	r3, r1
 8004c9a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c9c:	7afb      	ldrb	r3, [r7, #11]
 8004c9e:	f003 0307 	and.w	r3, r3, #7
 8004ca2:	015b      	lsls	r3, r3, #5
 8004ca4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	4413      	add	r3, r2
 8004cac:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	687a      	ldr	r2, [r7, #4]
 8004cb2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	683a      	ldr	r2, [r7, #0]
 8004cb8:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004cc0:	697b      	ldr	r3, [r7, #20]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cc6:	7afb      	ldrb	r3, [r7, #11]
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	b2da      	uxtb	r2, r3
 8004cce:	697b      	ldr	r3, [r7, #20]
 8004cd0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004cd2:	7afb      	ldrb	r3, [r7, #11]
 8004cd4:	f003 0307 	and.w	r3, r3, #7
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d106      	bne.n	8004cea <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	6979      	ldr	r1, [r7, #20]
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	f004 fa30 	bl	8009148 <USB_EPStartXfer>
 8004ce8:	e005      	b.n	8004cf6 <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	6979      	ldr	r1, [r7, #20]
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	f004 fa29 	bl	8009148 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3718      	adds	r7, #24
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	60f8      	str	r0, [r7, #12]
 8004d08:	607a      	str	r2, [r7, #4]
 8004d0a:	603b      	str	r3, [r7, #0]
 8004d0c:	460b      	mov	r3, r1
 8004d0e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d10:	7afb      	ldrb	r3, [r7, #11]
 8004d12:	f003 0307 	and.w	r3, r3, #7
 8004d16:	015b      	lsls	r3, r3, #5
 8004d18:	3328      	adds	r3, #40	; 0x28
 8004d1a:	68fa      	ldr	r2, [r7, #12]
 8004d1c:	4413      	add	r3, r2
 8004d1e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	683a      	ldr	r2, [r7, #0]
 8004d2a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004d2c:	697b      	ldr	r3, [r7, #20]
 8004d2e:	2200      	movs	r2, #0
 8004d30:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004d32:	697b      	ldr	r3, [r7, #20]
 8004d34:	2201      	movs	r2, #1
 8004d36:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004d38:	7afb      	ldrb	r3, [r7, #11]
 8004d3a:	f003 0307 	and.w	r3, r3, #7
 8004d3e:	b2da      	uxtb	r2, r3
 8004d40:	697b      	ldr	r3, [r7, #20]
 8004d42:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d44:	7afb      	ldrb	r3, [r7, #11]
 8004d46:	f003 0307 	and.w	r3, r3, #7
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d106      	bne.n	8004d5c <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	6979      	ldr	r1, [r7, #20]
 8004d54:	4618      	mov	r0, r3
 8004d56:	f004 f9f7 	bl	8009148 <USB_EPStartXfer>
 8004d5a:	e005      	b.n	8004d68 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	6979      	ldr	r1, [r7, #20]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f004 f9f0 	bl	8009148 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004d68:	2300      	movs	r3, #0
}
 8004d6a:	4618      	mov	r0, r3
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b084      	sub	sp, #16
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
 8004d7a:	460b      	mov	r3, r1
 8004d7c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004d7e:	78fb      	ldrb	r3, [r7, #3]
 8004d80:	f003 0207 	and.w	r2, r3, #7
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	685b      	ldr	r3, [r3, #4]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d901      	bls.n	8004d90 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004d8c:	2301      	movs	r3, #1
 8004d8e:	e046      	b.n	8004e1e <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d90:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	da0b      	bge.n	8004db0 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d98:	78fb      	ldrb	r3, [r7, #3]
 8004d9a:	f003 0307 	and.w	r3, r3, #7
 8004d9e:	015b      	lsls	r3, r3, #5
 8004da0:	3328      	adds	r3, #40	; 0x28
 8004da2:	687a      	ldr	r2, [r7, #4]
 8004da4:	4413      	add	r3, r2
 8004da6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	2201      	movs	r2, #1
 8004dac:	705a      	strb	r2, [r3, #1]
 8004dae:	e009      	b.n	8004dc4 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004db0:	78fb      	ldrb	r3, [r7, #3]
 8004db2:	015b      	lsls	r3, r3, #5
 8004db4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004db8:	687a      	ldr	r2, [r7, #4]
 8004dba:	4413      	add	r3, r2
 8004dbc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2201      	movs	r2, #1
 8004dc8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dca:	78fb      	ldrb	r3, [r7, #3]
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	b2da      	uxtb	r2, r3
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d101      	bne.n	8004de4 <HAL_PCD_EP_SetStall+0x72>
 8004de0:	2302      	movs	r3, #2
 8004de2:	e01c      	b.n	8004e1e <HAL_PCD_EP_SetStall+0xac>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2201      	movs	r2, #1
 8004de8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68f9      	ldr	r1, [r7, #12]
 8004df2:	4618      	mov	r0, r3
 8004df4:	f004 fc7a 	bl	80096ec <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004df8:	78fb      	ldrb	r3, [r7, #3]
 8004dfa:	f003 0307 	and.w	r3, r3, #7
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d108      	bne.n	8004e14 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681a      	ldr	r2, [r3, #0]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f503 730c 	add.w	r3, r3, #560	; 0x230
 8004e0c:	4619      	mov	r1, r3
 8004e0e:	4610      	mov	r0, r2
 8004e10:	f004 fd66 	bl	80098e0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2200      	movs	r2, #0
 8004e18:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004e1c:	2300      	movs	r3, #0
}
 8004e1e:	4618      	mov	r0, r3
 8004e20:	3710      	adds	r7, #16
 8004e22:	46bd      	mov	sp, r7
 8004e24:	bd80      	pop	{r7, pc}

08004e26 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004e26:	b580      	push	{r7, lr}
 8004e28:	b084      	sub	sp, #16
 8004e2a:	af00      	add	r7, sp, #0
 8004e2c:	6078      	str	r0, [r7, #4]
 8004e2e:	460b      	mov	r3, r1
 8004e30:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004e32:	78fb      	ldrb	r3, [r7, #3]
 8004e34:	f003 020f 	and.w	r2, r3, #15
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d901      	bls.n	8004e44 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004e40:	2301      	movs	r3, #1
 8004e42:	e03a      	b.n	8004eba <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004e44:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	da0b      	bge.n	8004e64 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004e4c:	78fb      	ldrb	r3, [r7, #3]
 8004e4e:	f003 0307 	and.w	r3, r3, #7
 8004e52:	015b      	lsls	r3, r3, #5
 8004e54:	3328      	adds	r3, #40	; 0x28
 8004e56:	687a      	ldr	r2, [r7, #4]
 8004e58:	4413      	add	r3, r2
 8004e5a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	705a      	strb	r2, [r3, #1]
 8004e62:	e00b      	b.n	8004e7c <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004e64:	78fb      	ldrb	r3, [r7, #3]
 8004e66:	f003 0307 	and.w	r3, r3, #7
 8004e6a:	015b      	lsls	r3, r3, #5
 8004e6c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004e70:	687a      	ldr	r2, [r7, #4]
 8004e72:	4413      	add	r3, r2
 8004e74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004e82:	78fb      	ldrb	r3, [r7, #3]
 8004e84:	f003 0307 	and.w	r3, r3, #7
 8004e88:	b2da      	uxtb	r2, r3
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004e94:	2b01      	cmp	r3, #1
 8004e96:	d101      	bne.n	8004e9c <HAL_PCD_EP_ClrStall+0x76>
 8004e98:	2302      	movs	r3, #2
 8004e9a:	e00e      	b.n	8004eba <HAL_PCD_EP_ClrStall+0x94>
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	2201      	movs	r2, #1
 8004ea0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	68f9      	ldr	r1, [r7, #12]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f004 fc60 	bl	8009770 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3710      	adds	r7, #16
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
	...

08004ec4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004ec4:	b590      	push	{r4, r7, lr}
 8004ec6:	b089      	sub	sp, #36	; 0x24
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004ecc:	e286      	b.n	80053dc <PCD_EP_ISR_Handler+0x518>
  {
    wIstr = hpcd->Instance->ISTR;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004ed6:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004ed8:	8afb      	ldrh	r3, [r7, #22]
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	f003 030f 	and.w	r3, r3, #15
 8004ee0:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 8004ee2:	7d7b      	ldrb	r3, [r7, #21]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	f040 8146 	bne.w	8005176 <PCD_EP_ISR_Handler+0x2b2>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004eea:	8afb      	ldrh	r3, [r7, #22]
 8004eec:	f003 0310 	and.w	r3, r3, #16
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d151      	bne.n	8004f98 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	881b      	ldrh	r3, [r3, #0]
 8004efa:	b29b      	uxth	r3, r3
 8004efc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004f00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f04:	b29c      	uxth	r4, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004f0e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004f12:	b29b      	uxth	r3, r3
 8004f14:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	3328      	adds	r3, #40	; 0x28
 8004f1a:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	461a      	mov	r2, r3
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	781b      	ldrb	r3, [r3, #0]
 8004f2c:	00db      	lsls	r3, r3, #3
 8004f2e:	4413      	add	r3, r2
 8004f30:	3302      	adds	r3, #2
 8004f32:	005b      	lsls	r3, r3, #1
 8004f34:	687a      	ldr	r2, [r7, #4]
 8004f36:	6812      	ldr	r2, [r2, #0]
 8004f38:	4413      	add	r3, r2
 8004f3a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f3e:	881b      	ldrh	r3, [r3, #0]
 8004f40:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	695a      	ldr	r2, [r3, #20]
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	441a      	add	r2, r3
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004f56:	2100      	movs	r1, #0
 8004f58:	6878      	ldr	r0, [r7, #4]
 8004f5a:	f005 ff57 	bl	800ae0c <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004f64:	b2db      	uxtb	r3, r3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	f000 8238 	beq.w	80053dc <PCD_EP_ISR_Handler+0x518>
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	699b      	ldr	r3, [r3, #24]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	f040 8233 	bne.w	80053dc <PCD_EP_ISR_Handler+0x518>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004f82:	b2da      	uxtb	r2, r3
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	b292      	uxth	r2, r2
 8004f8a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2200      	movs	r2, #0
 8004f92:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004f96:	e221      	b.n	80053dc <PCD_EP_ISR_Handler+0x518>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004f9e:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	881b      	ldrh	r3, [r3, #0]
 8004fa6:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004fa8:	8a7b      	ldrh	r3, [r7, #18]
 8004faa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d033      	beq.n	800501a <PCD_EP_ISR_Handler+0x156>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	781b      	ldrb	r3, [r3, #0]
 8004fc2:	00db      	lsls	r3, r3, #3
 8004fc4:	4413      	add	r3, r2
 8004fc6:	3306      	adds	r3, #6
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	6812      	ldr	r2, [r2, #0]
 8004fce:	4413      	add	r3, r2
 8004fd0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fd4:	881b      	ldrh	r3, [r3, #0]
 8004fd6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6818      	ldr	r0, [r3, #0]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	f004 fcc6 	bl	8009982 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	881b      	ldrh	r3, [r3, #0]
 8004ffc:	b29a      	uxth	r2, r3
 8004ffe:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005002:	4013      	ands	r3, r2
 8005004:	b29c      	uxth	r4, r3
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800500e:	b292      	uxth	r2, r2
 8005010:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f005 fed0 	bl	800adb8 <HAL_PCD_SetupStageCallback>
 8005018:	e1e0      	b.n	80053dc <PCD_EP_ISR_Handler+0x518>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800501a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800501e:	2b00      	cmp	r3, #0
 8005020:	f280 81dc 	bge.w	80053dc <PCD_EP_ISR_Handler+0x518>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	881b      	ldrh	r3, [r3, #0]
 800502a:	b29a      	uxth	r2, r3
 800502c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8005030:	4013      	ands	r3, r2
 8005032:	b29c      	uxth	r4, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 800503c:	b292      	uxth	r2, r2
 800503e:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005048:	b29b      	uxth	r3, r3
 800504a:	461a      	mov	r2, r3
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	781b      	ldrb	r3, [r3, #0]
 8005050:	00db      	lsls	r3, r3, #3
 8005052:	4413      	add	r3, r2
 8005054:	3306      	adds	r3, #6
 8005056:	005b      	lsls	r3, r3, #1
 8005058:	687a      	ldr	r2, [r7, #4]
 800505a:	6812      	ldr	r2, [r2, #0]
 800505c:	4413      	add	r3, r2
 800505e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005062:	881b      	ldrh	r3, [r3, #0]
 8005064:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	69db      	ldr	r3, [r3, #28]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d019      	beq.n	80050a8 <PCD_EP_ISR_Handler+0x1e4>
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	2b00      	cmp	r3, #0
 800507a:	d015      	beq.n	80050a8 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6818      	ldr	r0, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	6959      	ldr	r1, [r3, #20]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 800508c:	b29b      	uxth	r3, r3
 800508e:	f004 fc78 	bl	8009982 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	695a      	ldr	r2, [r3, #20]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	69db      	ldr	r3, [r3, #28]
 800509a:	441a      	add	r2, r3
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80050a0:	2100      	movs	r1, #0
 80050a2:	6878      	ldr	r0, [r7, #4]
 80050a4:	f005 fe9a 	bl	800addc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	461c      	mov	r4, r3
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	441c      	add	r4, r3
 80050ba:	f204 430c 	addw	r3, r4, #1036	; 0x40c
 80050be:	60bb      	str	r3, [r7, #8]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	691b      	ldr	r3, [r3, #16]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d110      	bne.n	80050ea <PCD_EP_ISR_Handler+0x226>
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	881b      	ldrh	r3, [r3, #0]
 80050cc:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80050d0:	b29a      	uxth	r2, r3
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	801a      	strh	r2, [r3, #0]
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	881b      	ldrh	r3, [r3, #0]
 80050da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80050de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	68bb      	ldr	r3, [r7, #8]
 80050e6:	801a      	strh	r2, [r3, #0]
 80050e8:	e02f      	b.n	800514a <PCD_EP_ISR_Handler+0x286>
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	691b      	ldr	r3, [r3, #16]
 80050ee:	2b3e      	cmp	r3, #62	; 0x3e
 80050f0:	d813      	bhi.n	800511a <PCD_EP_ISR_Handler+0x256>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	691b      	ldr	r3, [r3, #16]
 80050f6:	085b      	lsrs	r3, r3, #1
 80050f8:	61bb      	str	r3, [r7, #24]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	691b      	ldr	r3, [r3, #16]
 80050fe:	f003 0301 	and.w	r3, r3, #1
 8005102:	2b00      	cmp	r3, #0
 8005104:	d002      	beq.n	800510c <PCD_EP_ISR_Handler+0x248>
 8005106:	69bb      	ldr	r3, [r7, #24]
 8005108:	3301      	adds	r3, #1
 800510a:	61bb      	str	r3, [r7, #24]
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	b29b      	uxth	r3, r3
 8005110:	029b      	lsls	r3, r3, #10
 8005112:	b29a      	uxth	r2, r3
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	801a      	strh	r2, [r3, #0]
 8005118:	e017      	b.n	800514a <PCD_EP_ISR_Handler+0x286>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	691b      	ldr	r3, [r3, #16]
 800511e:	095b      	lsrs	r3, r3, #5
 8005120:	61bb      	str	r3, [r7, #24]
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	691b      	ldr	r3, [r3, #16]
 8005126:	f003 031f 	and.w	r3, r3, #31
 800512a:	2b00      	cmp	r3, #0
 800512c:	d102      	bne.n	8005134 <PCD_EP_ISR_Handler+0x270>
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	3b01      	subs	r3, #1
 8005132:	61bb      	str	r3, [r7, #24]
 8005134:	69bb      	ldr	r3, [r7, #24]
 8005136:	b29b      	uxth	r3, r3
 8005138:	029b      	lsls	r3, r3, #10
 800513a:	b29b      	uxth	r3, r3
 800513c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005140:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005144:	b29a      	uxth	r2, r3
 8005146:	68bb      	ldr	r3, [r7, #8]
 8005148:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	881b      	ldrh	r3, [r3, #0]
 8005150:	b29b      	uxth	r3, r3
 8005152:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005156:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800515a:	b29c      	uxth	r4, r3
 800515c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005160:	b29c      	uxth	r4, r3
 8005162:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005166:	b29c      	uxth	r4, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681a      	ldr	r2, [r3, #0]
 800516c:	4ba2      	ldr	r3, [pc, #648]	; (80053f8 <PCD_EP_ISR_Handler+0x534>)
 800516e:	4323      	orrs	r3, r4
 8005170:	b29b      	uxth	r3, r3
 8005172:	8013      	strh	r3, [r2, #0]
 8005174:	e132      	b.n	80053dc <PCD_EP_ISR_Handler+0x518>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	461a      	mov	r2, r3
 800517c:	7d7b      	ldrb	r3, [r7, #21]
 800517e:	009b      	lsls	r3, r3, #2
 8005180:	4413      	add	r3, r2
 8005182:	881b      	ldrh	r3, [r3, #0]
 8005184:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005186:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800518a:	2b00      	cmp	r3, #0
 800518c:	f280 80d1 	bge.w	8005332 <PCD_EP_ISR_Handler+0x46e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	461a      	mov	r2, r3
 8005196:	7d7b      	ldrb	r3, [r7, #21]
 8005198:	009b      	lsls	r3, r3, #2
 800519a:	4413      	add	r3, r2
 800519c:	881b      	ldrh	r3, [r3, #0]
 800519e:	b29a      	uxth	r2, r3
 80051a0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80051a4:	4013      	ands	r3, r2
 80051a6:	b29c      	uxth	r4, r3
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	461a      	mov	r2, r3
 80051ae:	7d7b      	ldrb	r3, [r7, #21]
 80051b0:	009b      	lsls	r3, r3, #2
 80051b2:	4413      	add	r3, r2
 80051b4:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 80051b8:	b292      	uxth	r2, r2
 80051ba:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80051bc:	7d7b      	ldrb	r3, [r7, #21]
 80051be:	015b      	lsls	r3, r3, #5
 80051c0:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	4413      	add	r3, r2
 80051c8:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	7b1b      	ldrb	r3, [r3, #12]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d121      	bne.n	8005216 <PCD_EP_ISR_Handler+0x352>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80051da:	b29b      	uxth	r3, r3
 80051dc:	461a      	mov	r2, r3
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	781b      	ldrb	r3, [r3, #0]
 80051e2:	00db      	lsls	r3, r3, #3
 80051e4:	4413      	add	r3, r2
 80051e6:	3306      	adds	r3, #6
 80051e8:	005b      	lsls	r3, r3, #1
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	6812      	ldr	r2, [r2, #0]
 80051ee:	4413      	add	r3, r2
 80051f0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80051f4:	881b      	ldrh	r3, [r3, #0]
 80051f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80051fa:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 80051fc:	8bfb      	ldrh	r3, [r7, #30]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d072      	beq.n	80052e8 <PCD_EP_ISR_Handler+0x424>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6818      	ldr	r0, [r3, #0]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	6959      	ldr	r1, [r3, #20]
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	88da      	ldrh	r2, [r3, #6]
 800520e:	8bfb      	ldrh	r3, [r7, #30]
 8005210:	f004 fbb7 	bl	8009982 <USB_ReadPMA>
 8005214:	e068      	b.n	80052e8 <PCD_EP_ISR_Handler+0x424>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	461a      	mov	r2, r3
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	781b      	ldrb	r3, [r3, #0]
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4413      	add	r3, r2
 8005224:	881b      	ldrh	r3, [r3, #0]
 8005226:	b29b      	uxth	r3, r3
 8005228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800522c:	2b00      	cmp	r3, #0
 800522e:	d021      	beq.n	8005274 <PCD_EP_ISR_Handler+0x3b0>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005238:	b29b      	uxth	r3, r3
 800523a:	461a      	mov	r2, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	00db      	lsls	r3, r3, #3
 8005242:	4413      	add	r3, r2
 8005244:	3302      	adds	r3, #2
 8005246:	005b      	lsls	r3, r3, #1
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	6812      	ldr	r2, [r2, #0]
 800524c:	4413      	add	r3, r2
 800524e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005252:	881b      	ldrh	r3, [r3, #0]
 8005254:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005258:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800525a:	8bfb      	ldrh	r3, [r7, #30]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d02a      	beq.n	80052b6 <PCD_EP_ISR_Handler+0x3f2>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6818      	ldr	r0, [r3, #0]
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6959      	ldr	r1, [r3, #20]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	891a      	ldrh	r2, [r3, #8]
 800526c:	8bfb      	ldrh	r3, [r7, #30]
 800526e:	f004 fb88 	bl	8009982 <USB_ReadPMA>
 8005272:	e020      	b.n	80052b6 <PCD_EP_ISR_Handler+0x3f2>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800527c:	b29b      	uxth	r3, r3
 800527e:	461a      	mov	r2, r3
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	781b      	ldrb	r3, [r3, #0]
 8005284:	00db      	lsls	r3, r3, #3
 8005286:	4413      	add	r3, r2
 8005288:	3306      	adds	r3, #6
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	687a      	ldr	r2, [r7, #4]
 800528e:	6812      	ldr	r2, [r2, #0]
 8005290:	4413      	add	r3, r2
 8005292:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005296:	881b      	ldrh	r3, [r3, #0]
 8005298:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800529c:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 800529e:	8bfb      	ldrh	r3, [r7, #30]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d008      	beq.n	80052b6 <PCD_EP_ISR_Handler+0x3f2>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6818      	ldr	r0, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	6959      	ldr	r1, [r3, #20]
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	895a      	ldrh	r2, [r3, #10]
 80052b0:	8bfb      	ldrh	r3, [r7, #30]
 80052b2:	f004 fb66 	bl	8009982 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	461a      	mov	r2, r3
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	781b      	ldrb	r3, [r3, #0]
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	4413      	add	r3, r2
 80052c4:	881b      	ldrh	r3, [r3, #0]
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052cc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052d0:	b29c      	uxth	r4, r3
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	461a      	mov	r2, r3
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	009b      	lsls	r3, r3, #2
 80052de:	441a      	add	r2, r3
 80052e0:	4b46      	ldr	r3, [pc, #280]	; (80053fc <PCD_EP_ISR_Handler+0x538>)
 80052e2:	4323      	orrs	r3, r4
 80052e4:	b29b      	uxth	r3, r3
 80052e6:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	69da      	ldr	r2, [r3, #28]
 80052ec:	8bfb      	ldrh	r3, [r7, #30]
 80052ee:	441a      	add	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	695a      	ldr	r2, [r3, #20]
 80052f8:	8bfb      	ldrh	r3, [r7, #30]
 80052fa:	441a      	add	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	699b      	ldr	r3, [r3, #24]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d004      	beq.n	8005312 <PCD_EP_ISR_Handler+0x44e>
 8005308:	8bfa      	ldrh	r2, [r7, #30]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	691b      	ldr	r3, [r3, #16]
 800530e:	429a      	cmp	r2, r3
 8005310:	d206      	bcs.n	8005320 <PCD_EP_ISR_Handler+0x45c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	781b      	ldrb	r3, [r3, #0]
 8005316:	4619      	mov	r1, r3
 8005318:	6878      	ldr	r0, [r7, #4]
 800531a:	f005 fd5f 	bl	800addc <HAL_PCD_DataOutStageCallback>
 800531e:	e008      	b.n	8005332 <PCD_EP_ISR_Handler+0x46e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	7819      	ldrb	r1, [r3, #0]
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	695a      	ldr	r2, [r3, #20]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	f7ff fcad 	bl	8004c8c <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005332:	8a7b      	ldrh	r3, [r7, #18]
 8005334:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005338:	2b00      	cmp	r3, #0
 800533a:	d04f      	beq.n	80053dc <PCD_EP_ISR_Handler+0x518>
      {
        ep = &hpcd->IN_ep[epindex];
 800533c:	7d7b      	ldrb	r3, [r7, #21]
 800533e:	015b      	lsls	r3, r3, #5
 8005340:	3328      	adds	r3, #40	; 0x28
 8005342:	687a      	ldr	r2, [r7, #4]
 8005344:	4413      	add	r3, r2
 8005346:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	461a      	mov	r2, r3
 800534e:	7d7b      	ldrb	r3, [r7, #21]
 8005350:	009b      	lsls	r3, r3, #2
 8005352:	4413      	add	r3, r2
 8005354:	881b      	ldrh	r3, [r3, #0]
 8005356:	b29b      	uxth	r3, r3
 8005358:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 800535c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005360:	b29c      	uxth	r4, r3
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	461a      	mov	r2, r3
 8005368:	7d7b      	ldrb	r3, [r7, #21]
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	441a      	add	r2, r3
 800536e:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8005372:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005376:	b29b      	uxth	r3, r3
 8005378:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005382:	b29b      	uxth	r3, r3
 8005384:	461a      	mov	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	781b      	ldrb	r3, [r3, #0]
 800538a:	00db      	lsls	r3, r3, #3
 800538c:	4413      	add	r3, r2
 800538e:	3302      	adds	r3, #2
 8005390:	005b      	lsls	r3, r3, #1
 8005392:	687a      	ldr	r2, [r7, #4]
 8005394:	6812      	ldr	r2, [r2, #0]
 8005396:	4413      	add	r3, r2
 8005398:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800539c:	881b      	ldrh	r3, [r3, #0]
 800539e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	695a      	ldr	r2, [r3, #20]
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	69db      	ldr	r3, [r3, #28]
 80053ae:	441a      	add	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	699b      	ldr	r3, [r3, #24]
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d106      	bne.n	80053ca <PCD_EP_ISR_Handler+0x506>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	781b      	ldrb	r3, [r3, #0]
 80053c0:	4619      	mov	r1, r3
 80053c2:	6878      	ldr	r0, [r7, #4]
 80053c4:	f005 fd22 	bl	800ae0c <HAL_PCD_DataInStageCallback>
 80053c8:	e008      	b.n	80053dc <PCD_EP_ISR_Handler+0x518>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	7819      	ldrb	r1, [r3, #0]
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	695a      	ldr	r2, [r3, #20]
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	699b      	ldr	r3, [r3, #24]
 80053d6:	6878      	ldr	r0, [r7, #4]
 80053d8:	f7ff fc92 	bl	8004d00 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	b21b      	sxth	r3, r3
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	f6ff ad70 	blt.w	8004ece <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 80053ee:	2300      	movs	r3, #0
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3724      	adds	r7, #36	; 0x24
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd90      	pop	{r4, r7, pc}
 80053f8:	ffff8080 	.word	0xffff8080
 80053fc:	ffff80c0 	.word	0xffff80c0

08005400 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 8005406:	af00      	add	r7, sp, #0
 8005408:	1d3b      	adds	r3, r7, #4
 800540a:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800540c:	1d3b      	adds	r3, r7, #4
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d102      	bne.n	800541a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	f000 bef4 	b.w	8006202 <HAL_RCC_OscConfig+0xe02>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800541a:	1d3b      	adds	r3, r7, #4
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	f003 0301 	and.w	r3, r3, #1
 8005424:	2b00      	cmp	r3, #0
 8005426:	f000 816a 	beq.w	80056fe <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 800542a:	4bb3      	ldr	r3, [pc, #716]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	f003 030c 	and.w	r3, r3, #12
 8005432:	2b04      	cmp	r3, #4
 8005434:	d00c      	beq.n	8005450 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005436:	4bb0      	ldr	r3, [pc, #704]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005438:	685b      	ldr	r3, [r3, #4]
 800543a:	f003 030c 	and.w	r3, r3, #12
 800543e:	2b08      	cmp	r3, #8
 8005440:	d159      	bne.n	80054f6 <HAL_RCC_OscConfig+0xf6>
 8005442:	4bad      	ldr	r3, [pc, #692]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800544a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800544e:	d152      	bne.n	80054f6 <HAL_RCC_OscConfig+0xf6>
 8005450:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005454:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005458:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 800545c:	fa93 f3a3 	rbit	r3, r3
 8005460:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005464:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005468:	fab3 f383 	clz	r3, r3
 800546c:	b2db      	uxtb	r3, r3
 800546e:	095b      	lsrs	r3, r3, #5
 8005470:	b2db      	uxtb	r3, r3
 8005472:	f043 0301 	orr.w	r3, r3, #1
 8005476:	b2db      	uxtb	r3, r3
 8005478:	2b01      	cmp	r3, #1
 800547a:	d102      	bne.n	8005482 <HAL_RCC_OscConfig+0x82>
 800547c:	4b9e      	ldr	r3, [pc, #632]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	e015      	b.n	80054ae <HAL_RCC_OscConfig+0xae>
 8005482:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005486:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800548a:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 800548e:	fa93 f3a3 	rbit	r3, r3
 8005492:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8005496:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800549a:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800549e:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 80054a2:	fa93 f3a3 	rbit	r3, r3
 80054a6:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 80054aa:	4b93      	ldr	r3, [pc, #588]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 80054ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80054b2:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 80054b6:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80054ba:	fa92 f2a2 	rbit	r2, r2
 80054be:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 80054c2:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 80054c6:	fab2 f282 	clz	r2, r2
 80054ca:	b2d2      	uxtb	r2, r2
 80054cc:	f042 0220 	orr.w	r2, r2, #32
 80054d0:	b2d2      	uxtb	r2, r2
 80054d2:	f002 021f 	and.w	r2, r2, #31
 80054d6:	2101      	movs	r1, #1
 80054d8:	fa01 f202 	lsl.w	r2, r1, r2
 80054dc:	4013      	ands	r3, r2
 80054de:	2b00      	cmp	r3, #0
 80054e0:	f000 810c 	beq.w	80056fc <HAL_RCC_OscConfig+0x2fc>
 80054e4:	1d3b      	adds	r3, r7, #4
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	f040 8106 	bne.w	80056fc <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	f000 be86 	b.w	8006202 <HAL_RCC_OscConfig+0xe02>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80054f6:	1d3b      	adds	r3, r7, #4
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	685b      	ldr	r3, [r3, #4]
 80054fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005500:	d106      	bne.n	8005510 <HAL_RCC_OscConfig+0x110>
 8005502:	4b7d      	ldr	r3, [pc, #500]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a7c      	ldr	r2, [pc, #496]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005508:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800550c:	6013      	str	r3, [r2, #0]
 800550e:	e030      	b.n	8005572 <HAL_RCC_OscConfig+0x172>
 8005510:	1d3b      	adds	r3, r7, #4
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	685b      	ldr	r3, [r3, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d10c      	bne.n	8005534 <HAL_RCC_OscConfig+0x134>
 800551a:	4b77      	ldr	r3, [pc, #476]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	4a76      	ldr	r2, [pc, #472]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005520:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005524:	6013      	str	r3, [r2, #0]
 8005526:	4b74      	ldr	r3, [pc, #464]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	4a73      	ldr	r2, [pc, #460]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 800552c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005530:	6013      	str	r3, [r2, #0]
 8005532:	e01e      	b.n	8005572 <HAL_RCC_OscConfig+0x172>
 8005534:	1d3b      	adds	r3, r7, #4
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800553e:	d10c      	bne.n	800555a <HAL_RCC_OscConfig+0x15a>
 8005540:	4b6d      	ldr	r3, [pc, #436]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	4a6c      	ldr	r2, [pc, #432]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005546:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800554a:	6013      	str	r3, [r2, #0]
 800554c:	4b6a      	ldr	r3, [pc, #424]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4a69      	ldr	r2, [pc, #420]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005552:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005556:	6013      	str	r3, [r2, #0]
 8005558:	e00b      	b.n	8005572 <HAL_RCC_OscConfig+0x172>
 800555a:	4b67      	ldr	r3, [pc, #412]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4a66      	ldr	r2, [pc, #408]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005560:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005564:	6013      	str	r3, [r2, #0]
 8005566:	4b64      	ldr	r3, [pc, #400]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a63      	ldr	r2, [pc, #396]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 800556c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005570:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005572:	4b61      	ldr	r3, [pc, #388]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005574:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005576:	f023 020f 	bic.w	r2, r3, #15
 800557a:	1d3b      	adds	r3, r7, #4
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	495d      	ldr	r1, [pc, #372]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005582:	4313      	orrs	r3, r2
 8005584:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005586:	1d3b      	adds	r3, r7, #4
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d059      	beq.n	8005644 <HAL_RCC_OscConfig+0x244>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005590:	f7fc fe6e 	bl	8002270 <HAL_GetTick>
 8005594:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005598:	e00a      	b.n	80055b0 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800559a:	f7fc fe69 	bl	8002270 <HAL_GetTick>
 800559e:	4602      	mov	r2, r0
 80055a0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80055a4:	1ad3      	subs	r3, r2, r3
 80055a6:	2b64      	cmp	r3, #100	; 0x64
 80055a8:	d902      	bls.n	80055b0 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80055aa:	2303      	movs	r3, #3
 80055ac:	f000 be29 	b.w	8006202 <HAL_RCC_OscConfig+0xe02>
 80055b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80055b4:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055b8:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80055bc:	fa93 f3a3 	rbit	r3, r3
 80055c0:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80055c4:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055c8:	fab3 f383 	clz	r3, r3
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	095b      	lsrs	r3, r3, #5
 80055d0:	b2db      	uxtb	r3, r3
 80055d2:	f043 0301 	orr.w	r3, r3, #1
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d102      	bne.n	80055e2 <HAL_RCC_OscConfig+0x1e2>
 80055dc:	4b46      	ldr	r3, [pc, #280]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	e015      	b.n	800560e <HAL_RCC_OscConfig+0x20e>
 80055e2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80055e6:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ea:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80055ee:	fa93 f3a3 	rbit	r3, r3
 80055f2:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80055f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80055fa:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80055fe:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 8005602:	fa93 f3a3 	rbit	r3, r3
 8005606:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 800560a:	4b3b      	ldr	r3, [pc, #236]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 800560c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005612:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8005616:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800561a:	fa92 f2a2 	rbit	r2, r2
 800561e:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8005622:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8005626:	fab2 f282 	clz	r2, r2
 800562a:	b2d2      	uxtb	r2, r2
 800562c:	f042 0220 	orr.w	r2, r2, #32
 8005630:	b2d2      	uxtb	r2, r2
 8005632:	f002 021f 	and.w	r2, r2, #31
 8005636:	2101      	movs	r1, #1
 8005638:	fa01 f202 	lsl.w	r2, r1, r2
 800563c:	4013      	ands	r3, r2
 800563e:	2b00      	cmp	r3, #0
 8005640:	d0ab      	beq.n	800559a <HAL_RCC_OscConfig+0x19a>
 8005642:	e05c      	b.n	80056fe <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005644:	f7fc fe14 	bl	8002270 <HAL_GetTick>
 8005648:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800564c:	e00a      	b.n	8005664 <HAL_RCC_OscConfig+0x264>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800564e:	f7fc fe0f 	bl	8002270 <HAL_GetTick>
 8005652:	4602      	mov	r2, r0
 8005654:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	2b64      	cmp	r3, #100	; 0x64
 800565c:	d902      	bls.n	8005664 <HAL_RCC_OscConfig+0x264>
          {
            return HAL_TIMEOUT;
 800565e:	2303      	movs	r3, #3
 8005660:	f000 bdcf 	b.w	8006202 <HAL_RCC_OscConfig+0xe02>
 8005664:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005668:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800566c:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 8005670:	fa93 f3a3 	rbit	r3, r3
 8005674:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8005678:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800567c:	fab3 f383 	clz	r3, r3
 8005680:	b2db      	uxtb	r3, r3
 8005682:	095b      	lsrs	r3, r3, #5
 8005684:	b2db      	uxtb	r3, r3
 8005686:	f043 0301 	orr.w	r3, r3, #1
 800568a:	b2db      	uxtb	r3, r3
 800568c:	2b01      	cmp	r3, #1
 800568e:	d102      	bne.n	8005696 <HAL_RCC_OscConfig+0x296>
 8005690:	4b19      	ldr	r3, [pc, #100]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	e015      	b.n	80056c2 <HAL_RCC_OscConfig+0x2c2>
 8005696:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800569a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800569e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 80056a2:	fa93 f3a3 	rbit	r3, r3
 80056a6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80056aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80056ae:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80056b2:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80056b6:	fa93 f3a3 	rbit	r3, r3
 80056ba:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80056be:	4b0e      	ldr	r3, [pc, #56]	; (80056f8 <HAL_RCC_OscConfig+0x2f8>)
 80056c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056c6:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80056ca:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80056ce:	fa92 f2a2 	rbit	r2, r2
 80056d2:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80056d6:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80056da:	fab2 f282 	clz	r2, r2
 80056de:	b2d2      	uxtb	r2, r2
 80056e0:	f042 0220 	orr.w	r2, r2, #32
 80056e4:	b2d2      	uxtb	r2, r2
 80056e6:	f002 021f 	and.w	r2, r2, #31
 80056ea:	2101      	movs	r1, #1
 80056ec:	fa01 f202 	lsl.w	r2, r1, r2
 80056f0:	4013      	ands	r3, r2
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d1ab      	bne.n	800564e <HAL_RCC_OscConfig+0x24e>
 80056f6:	e002      	b.n	80056fe <HAL_RCC_OscConfig+0x2fe>
 80056f8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056fc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80056fe:	1d3b      	adds	r3, r7, #4
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f003 0302 	and.w	r3, r3, #2
 8005708:	2b00      	cmp	r3, #0
 800570a:	f000 816f 	beq.w	80059ec <HAL_RCC_OscConfig+0x5ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800570e:	4bd0      	ldr	r3, [pc, #832]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	f003 030c 	and.w	r3, r3, #12
 8005716:	2b00      	cmp	r3, #0
 8005718:	d00b      	beq.n	8005732 <HAL_RCC_OscConfig+0x332>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800571a:	4bcd      	ldr	r3, [pc, #820]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 800571c:	685b      	ldr	r3, [r3, #4]
 800571e:	f003 030c 	and.w	r3, r3, #12
 8005722:	2b08      	cmp	r3, #8
 8005724:	d16c      	bne.n	8005800 <HAL_RCC_OscConfig+0x400>
 8005726:	4bca      	ldr	r3, [pc, #808]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800572e:	2b00      	cmp	r3, #0
 8005730:	d166      	bne.n	8005800 <HAL_RCC_OscConfig+0x400>
 8005732:	2302      	movs	r3, #2
 8005734:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005738:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 800573c:	fa93 f3a3 	rbit	r3, r3
 8005740:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 8005744:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005748:	fab3 f383 	clz	r3, r3
 800574c:	b2db      	uxtb	r3, r3
 800574e:	095b      	lsrs	r3, r3, #5
 8005750:	b2db      	uxtb	r3, r3
 8005752:	f043 0301 	orr.w	r3, r3, #1
 8005756:	b2db      	uxtb	r3, r3
 8005758:	2b01      	cmp	r3, #1
 800575a:	d102      	bne.n	8005762 <HAL_RCC_OscConfig+0x362>
 800575c:	4bbc      	ldr	r3, [pc, #752]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	e013      	b.n	800578a <HAL_RCC_OscConfig+0x38a>
 8005762:	2302      	movs	r3, #2
 8005764:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005768:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 800576c:	fa93 f3a3 	rbit	r3, r3
 8005770:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8005774:	2302      	movs	r3, #2
 8005776:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800577a:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 800577e:	fa93 f3a3 	rbit	r3, r3
 8005782:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8005786:	4bb2      	ldr	r3, [pc, #712]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 8005788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800578a:	2202      	movs	r2, #2
 800578c:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8005790:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8005794:	fa92 f2a2 	rbit	r2, r2
 8005798:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 800579c:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 80057a0:	fab2 f282 	clz	r2, r2
 80057a4:	b2d2      	uxtb	r2, r2
 80057a6:	f042 0220 	orr.w	r2, r2, #32
 80057aa:	b2d2      	uxtb	r2, r2
 80057ac:	f002 021f 	and.w	r2, r2, #31
 80057b0:	2101      	movs	r1, #1
 80057b2:	fa01 f202 	lsl.w	r2, r1, r2
 80057b6:	4013      	ands	r3, r2
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d007      	beq.n	80057cc <HAL_RCC_OscConfig+0x3cc>
 80057bc:	1d3b      	adds	r3, r7, #4
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	691b      	ldr	r3, [r3, #16]
 80057c2:	2b01      	cmp	r3, #1
 80057c4:	d002      	beq.n	80057cc <HAL_RCC_OscConfig+0x3cc>
      {
        return HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	f000 bd1b 	b.w	8006202 <HAL_RCC_OscConfig+0xe02>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057cc:	4ba0      	ldr	r3, [pc, #640]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057d4:	1d3b      	adds	r3, r7, #4
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	695b      	ldr	r3, [r3, #20]
 80057da:	21f8      	movs	r1, #248	; 0xf8
 80057dc:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057e0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80057e4:	fa91 f1a1 	rbit	r1, r1
 80057e8:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80057ec:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80057f0:	fab1 f181 	clz	r1, r1
 80057f4:	b2c9      	uxtb	r1, r1
 80057f6:	408b      	lsls	r3, r1
 80057f8:	4995      	ldr	r1, [pc, #596]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 80057fa:	4313      	orrs	r3, r2
 80057fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057fe:	e0f5      	b.n	80059ec <HAL_RCC_OscConfig+0x5ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005800:	1d3b      	adds	r3, r7, #4
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	2b00      	cmp	r3, #0
 8005808:	f000 8085 	beq.w	8005916 <HAL_RCC_OscConfig+0x516>
 800580c:	2301      	movs	r3, #1
 800580e:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005812:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8005816:	fa93 f3a3 	rbit	r3, r3
 800581a:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 800581e:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005822:	fab3 f383 	clz	r3, r3
 8005826:	b2db      	uxtb	r3, r3
 8005828:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800582c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005830:	009b      	lsls	r3, r3, #2
 8005832:	461a      	mov	r2, r3
 8005834:	2301      	movs	r3, #1
 8005836:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005838:	f7fc fd1a 	bl	8002270 <HAL_GetTick>
 800583c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005840:	e00a      	b.n	8005858 <HAL_RCC_OscConfig+0x458>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005842:	f7fc fd15 	bl	8002270 <HAL_GetTick>
 8005846:	4602      	mov	r2, r0
 8005848:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800584c:	1ad3      	subs	r3, r2, r3
 800584e:	2b02      	cmp	r3, #2
 8005850:	d902      	bls.n	8005858 <HAL_RCC_OscConfig+0x458>
          {
            return HAL_TIMEOUT;
 8005852:	2303      	movs	r3, #3
 8005854:	f000 bcd5 	b.w	8006202 <HAL_RCC_OscConfig+0xe02>
 8005858:	2302      	movs	r3, #2
 800585a:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800585e:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 8005862:	fa93 f3a3 	rbit	r3, r3
 8005866:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 800586a:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800586e:	fab3 f383 	clz	r3, r3
 8005872:	b2db      	uxtb	r3, r3
 8005874:	095b      	lsrs	r3, r3, #5
 8005876:	b2db      	uxtb	r3, r3
 8005878:	f043 0301 	orr.w	r3, r3, #1
 800587c:	b2db      	uxtb	r3, r3
 800587e:	2b01      	cmp	r3, #1
 8005880:	d102      	bne.n	8005888 <HAL_RCC_OscConfig+0x488>
 8005882:	4b73      	ldr	r3, [pc, #460]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	e013      	b.n	80058b0 <HAL_RCC_OscConfig+0x4b0>
 8005888:	2302      	movs	r3, #2
 800588a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800588e:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8005892:	fa93 f3a3 	rbit	r3, r3
 8005896:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800589a:	2302      	movs	r3, #2
 800589c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80058a0:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80058a4:	fa93 f3a3 	rbit	r3, r3
 80058a8:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80058ac:	4b68      	ldr	r3, [pc, #416]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 80058ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058b0:	2202      	movs	r2, #2
 80058b2:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80058b6:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80058ba:	fa92 f2a2 	rbit	r2, r2
 80058be:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80058c2:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80058c6:	fab2 f282 	clz	r2, r2
 80058ca:	b2d2      	uxtb	r2, r2
 80058cc:	f042 0220 	orr.w	r2, r2, #32
 80058d0:	b2d2      	uxtb	r2, r2
 80058d2:	f002 021f 	and.w	r2, r2, #31
 80058d6:	2101      	movs	r1, #1
 80058d8:	fa01 f202 	lsl.w	r2, r1, r2
 80058dc:	4013      	ands	r3, r2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d0af      	beq.n	8005842 <HAL_RCC_OscConfig+0x442>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058e2:	4b5b      	ldr	r3, [pc, #364]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058ea:	1d3b      	adds	r3, r7, #4
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	695b      	ldr	r3, [r3, #20]
 80058f0:	21f8      	movs	r1, #248	; 0xf8
 80058f2:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058f6:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 80058fa:	fa91 f1a1 	rbit	r1, r1
 80058fe:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8005902:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8005906:	fab1 f181 	clz	r1, r1
 800590a:	b2c9      	uxtb	r1, r1
 800590c:	408b      	lsls	r3, r1
 800590e:	4950      	ldr	r1, [pc, #320]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 8005910:	4313      	orrs	r3, r2
 8005912:	600b      	str	r3, [r1, #0]
 8005914:	e06a      	b.n	80059ec <HAL_RCC_OscConfig+0x5ec>
 8005916:	2301      	movs	r3, #1
 8005918:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800591c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8005920:	fa93 f3a3 	rbit	r3, r3
 8005924:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8005928:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800592c:	fab3 f383 	clz	r3, r3
 8005930:	b2db      	uxtb	r3, r3
 8005932:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005936:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	461a      	mov	r2, r3
 800593e:	2300      	movs	r3, #0
 8005940:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005942:	f7fc fc95 	bl	8002270 <HAL_GetTick>
 8005946:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800594a:	e00a      	b.n	8005962 <HAL_RCC_OscConfig+0x562>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800594c:	f7fc fc90 	bl	8002270 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005956:	1ad3      	subs	r3, r2, r3
 8005958:	2b02      	cmp	r3, #2
 800595a:	d902      	bls.n	8005962 <HAL_RCC_OscConfig+0x562>
          {
            return HAL_TIMEOUT;
 800595c:	2303      	movs	r3, #3
 800595e:	f000 bc50 	b.w	8006202 <HAL_RCC_OscConfig+0xe02>
 8005962:	2302      	movs	r3, #2
 8005964:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005968:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800596c:	fa93 f3a3 	rbit	r3, r3
 8005970:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8005974:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005978:	fab3 f383 	clz	r3, r3
 800597c:	b2db      	uxtb	r3, r3
 800597e:	095b      	lsrs	r3, r3, #5
 8005980:	b2db      	uxtb	r3, r3
 8005982:	f043 0301 	orr.w	r3, r3, #1
 8005986:	b2db      	uxtb	r3, r3
 8005988:	2b01      	cmp	r3, #1
 800598a:	d102      	bne.n	8005992 <HAL_RCC_OscConfig+0x592>
 800598c:	4b30      	ldr	r3, [pc, #192]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	e013      	b.n	80059ba <HAL_RCC_OscConfig+0x5ba>
 8005992:	2302      	movs	r3, #2
 8005994:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005998:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800599c:	fa93 f3a3 	rbit	r3, r3
 80059a0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80059a4:	2302      	movs	r3, #2
 80059a6:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80059aa:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80059ae:	fa93 f3a3 	rbit	r3, r3
 80059b2:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80059b6:	4b26      	ldr	r3, [pc, #152]	; (8005a50 <HAL_RCC_OscConfig+0x650>)
 80059b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059ba:	2202      	movs	r2, #2
 80059bc:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80059c0:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80059c4:	fa92 f2a2 	rbit	r2, r2
 80059c8:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80059cc:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80059d0:	fab2 f282 	clz	r2, r2
 80059d4:	b2d2      	uxtb	r2, r2
 80059d6:	f042 0220 	orr.w	r2, r2, #32
 80059da:	b2d2      	uxtb	r2, r2
 80059dc:	f002 021f 	and.w	r2, r2, #31
 80059e0:	2101      	movs	r1, #1
 80059e2:	fa01 f202 	lsl.w	r2, r1, r2
 80059e6:	4013      	ands	r3, r2
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d1af      	bne.n	800594c <HAL_RCC_OscConfig+0x54c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80059ec:	1d3b      	adds	r3, r7, #4
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	f003 0308 	and.w	r3, r3, #8
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	f000 80da 	beq.w	8005bb0 <HAL_RCC_OscConfig+0x7b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80059fc:	1d3b      	adds	r3, r7, #4
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	699b      	ldr	r3, [r3, #24]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d069      	beq.n	8005ada <HAL_RCC_OscConfig+0x6da>
 8005a06:	2301      	movs	r3, #1
 8005a08:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a0c:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8005a10:	fa93 f3a3 	rbit	r3, r3
 8005a14:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8005a18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a1c:	fab3 f383 	clz	r3, r3
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	461a      	mov	r2, r3
 8005a24:	4b0b      	ldr	r3, [pc, #44]	; (8005a54 <HAL_RCC_OscConfig+0x654>)
 8005a26:	4413      	add	r3, r2
 8005a28:	009b      	lsls	r3, r3, #2
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a30:	f7fc fc1e 	bl	8002270 <HAL_GetTick>
 8005a34:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a38:	e00e      	b.n	8005a58 <HAL_RCC_OscConfig+0x658>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005a3a:	f7fc fc19 	bl	8002270 <HAL_GetTick>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005a44:	1ad3      	subs	r3, r2, r3
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d906      	bls.n	8005a58 <HAL_RCC_OscConfig+0x658>
        {
          return HAL_TIMEOUT;
 8005a4a:	2303      	movs	r3, #3
 8005a4c:	e3d9      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
 8005a4e:	bf00      	nop
 8005a50:	40021000 	.word	0x40021000
 8005a54:	10908120 	.word	0x10908120
 8005a58:	2302      	movs	r3, #2
 8005a5a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005a5e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8005a62:	fa93 f3a3 	rbit	r3, r3
 8005a66:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8005a6a:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005a6e:	2202      	movs	r2, #2
 8005a70:	601a      	str	r2, [r3, #0]
 8005a72:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	fa93 f2a3 	rbit	r2, r3
 8005a7c:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 8005a80:	601a      	str	r2, [r3, #0]
 8005a82:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005a86:	2202      	movs	r2, #2
 8005a88:	601a      	str	r2, [r3, #0]
 8005a8a:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	fa93 f2a3 	rbit	r2, r3
 8005a94:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 8005a98:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005a9a:	4ba5      	ldr	r3, [pc, #660]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005a9c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005a9e:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005aa2:	2102      	movs	r1, #2
 8005aa4:	6019      	str	r1, [r3, #0]
 8005aa6:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	fa93 f1a3 	rbit	r1, r3
 8005ab0:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005ab4:	6019      	str	r1, [r3, #0]
  return result;
 8005ab6:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	fab3 f383 	clz	r3, r3
 8005ac0:	b2db      	uxtb	r3, r3
 8005ac2:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005ac6:	b2db      	uxtb	r3, r3
 8005ac8:	f003 031f 	and.w	r3, r3, #31
 8005acc:	2101      	movs	r1, #1
 8005ace:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d0b0      	beq.n	8005a3a <HAL_RCC_OscConfig+0x63a>
 8005ad8:	e06a      	b.n	8005bb0 <HAL_RCC_OscConfig+0x7b0>
 8005ada:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005ade:	2201      	movs	r2, #1
 8005ae0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ae2:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	fa93 f2a3 	rbit	r2, r3
 8005aec:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005af0:	601a      	str	r2, [r3, #0]
  return result;
 8005af2:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8005af6:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005af8:	fab3 f383 	clz	r3, r3
 8005afc:	b2db      	uxtb	r3, r3
 8005afe:	461a      	mov	r2, r3
 8005b00:	4b8c      	ldr	r3, [pc, #560]	; (8005d34 <HAL_RCC_OscConfig+0x934>)
 8005b02:	4413      	add	r3, r2
 8005b04:	009b      	lsls	r3, r3, #2
 8005b06:	461a      	mov	r2, r3
 8005b08:	2300      	movs	r3, #0
 8005b0a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b0c:	f7fc fbb0 	bl	8002270 <HAL_GetTick>
 8005b10:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b14:	e009      	b.n	8005b2a <HAL_RCC_OscConfig+0x72a>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005b16:	f7fc fbab 	bl	8002270 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005b20:	1ad3      	subs	r3, r2, r3
 8005b22:	2b02      	cmp	r3, #2
 8005b24:	d901      	bls.n	8005b2a <HAL_RCC_OscConfig+0x72a>
        {
          return HAL_TIMEOUT;
 8005b26:	2303      	movs	r3, #3
 8005b28:	e36b      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
 8005b2a:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005b2e:	2202      	movs	r2, #2
 8005b30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005b32:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	fa93 f2a3 	rbit	r2, r3
 8005b3c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8005b40:	601a      	str	r2, [r3, #0]
 8005b42:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005b46:	2202      	movs	r2, #2
 8005b48:	601a      	str	r2, [r3, #0]
 8005b4a:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	fa93 f2a3 	rbit	r2, r3
 8005b54:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8005b58:	601a      	str	r2, [r3, #0]
 8005b5a:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005b5e:	2202      	movs	r2, #2
 8005b60:	601a      	str	r2, [r3, #0]
 8005b62:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	fa93 f2a3 	rbit	r2, r3
 8005b6c:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8005b70:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005b72:	4b6f      	ldr	r3, [pc, #444]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005b74:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005b76:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005b7a:	2102      	movs	r1, #2
 8005b7c:	6019      	str	r1, [r3, #0]
 8005b7e:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	fa93 f1a3 	rbit	r1, r3
 8005b88:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005b8c:	6019      	str	r1, [r3, #0]
  return result;
 8005b8e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	fab3 f383 	clz	r3, r3
 8005b98:	b2db      	uxtb	r3, r3
 8005b9a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	f003 031f 	and.w	r3, r3, #31
 8005ba4:	2101      	movs	r1, #1
 8005ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8005baa:	4013      	ands	r3, r2
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d1b2      	bne.n	8005b16 <HAL_RCC_OscConfig+0x716>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005bb0:	1d3b      	adds	r3, r7, #4
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0304 	and.w	r3, r3, #4
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	f000 8158 	beq.w	8005e70 <HAL_RCC_OscConfig+0xa70>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005bc0:	2300      	movs	r3, #0
 8005bc2:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005bc6:	4b5a      	ldr	r3, [pc, #360]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005bc8:	69db      	ldr	r3, [r3, #28]
 8005bca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d112      	bne.n	8005bf8 <HAL_RCC_OscConfig+0x7f8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005bd2:	4b57      	ldr	r3, [pc, #348]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	4a56      	ldr	r2, [pc, #344]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005bd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bdc:	61d3      	str	r3, [r2, #28]
 8005bde:	4b54      	ldr	r3, [pc, #336]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005be0:	69db      	ldr	r3, [r3, #28]
 8005be2:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8005be6:	f107 0308 	add.w	r3, r7, #8
 8005bea:	601a      	str	r2, [r3, #0]
 8005bec:	f107 0308 	add.w	r3, r7, #8
 8005bf0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005bf8:	4b4f      	ldr	r3, [pc, #316]	; (8005d38 <HAL_RCC_OscConfig+0x938>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d11a      	bne.n	8005c3a <HAL_RCC_OscConfig+0x83a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c04:	4b4c      	ldr	r3, [pc, #304]	; (8005d38 <HAL_RCC_OscConfig+0x938>)
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4a4b      	ldr	r2, [pc, #300]	; (8005d38 <HAL_RCC_OscConfig+0x938>)
 8005c0a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c0e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c10:	f7fc fb2e 	bl	8002270 <HAL_GetTick>
 8005c14:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c18:	e009      	b.n	8005c2e <HAL_RCC_OscConfig+0x82e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c1a:	f7fc fb29 	bl	8002270 <HAL_GetTick>
 8005c1e:	4602      	mov	r2, r0
 8005c20:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005c24:	1ad3      	subs	r3, r2, r3
 8005c26:	2b64      	cmp	r3, #100	; 0x64
 8005c28:	d901      	bls.n	8005c2e <HAL_RCC_OscConfig+0x82e>
        {
          return HAL_TIMEOUT;
 8005c2a:	2303      	movs	r3, #3
 8005c2c:	e2e9      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c2e:	4b42      	ldr	r3, [pc, #264]	; (8005d38 <HAL_RCC_OscConfig+0x938>)
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d0ef      	beq.n	8005c1a <HAL_RCC_OscConfig+0x81a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005c3a:	1d3b      	adds	r3, r7, #4
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	68db      	ldr	r3, [r3, #12]
 8005c40:	2b01      	cmp	r3, #1
 8005c42:	d106      	bne.n	8005c52 <HAL_RCC_OscConfig+0x852>
 8005c44:	4b3a      	ldr	r3, [pc, #232]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c46:	6a1b      	ldr	r3, [r3, #32]
 8005c48:	4a39      	ldr	r2, [pc, #228]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c4a:	f043 0301 	orr.w	r3, r3, #1
 8005c4e:	6213      	str	r3, [r2, #32]
 8005c50:	e02f      	b.n	8005cb2 <HAL_RCC_OscConfig+0x8b2>
 8005c52:	1d3b      	adds	r3, r7, #4
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d10c      	bne.n	8005c76 <HAL_RCC_OscConfig+0x876>
 8005c5c:	4b34      	ldr	r3, [pc, #208]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c5e:	6a1b      	ldr	r3, [r3, #32]
 8005c60:	4a33      	ldr	r2, [pc, #204]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c62:	f023 0301 	bic.w	r3, r3, #1
 8005c66:	6213      	str	r3, [r2, #32]
 8005c68:	4b31      	ldr	r3, [pc, #196]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c6a:	6a1b      	ldr	r3, [r3, #32]
 8005c6c:	4a30      	ldr	r2, [pc, #192]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c6e:	f023 0304 	bic.w	r3, r3, #4
 8005c72:	6213      	str	r3, [r2, #32]
 8005c74:	e01d      	b.n	8005cb2 <HAL_RCC_OscConfig+0x8b2>
 8005c76:	1d3b      	adds	r3, r7, #4
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	2b05      	cmp	r3, #5
 8005c7e:	d10c      	bne.n	8005c9a <HAL_RCC_OscConfig+0x89a>
 8005c80:	4b2b      	ldr	r3, [pc, #172]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	4a2a      	ldr	r2, [pc, #168]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c86:	f043 0304 	orr.w	r3, r3, #4
 8005c8a:	6213      	str	r3, [r2, #32]
 8005c8c:	4b28      	ldr	r3, [pc, #160]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c8e:	6a1b      	ldr	r3, [r3, #32]
 8005c90:	4a27      	ldr	r2, [pc, #156]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c92:	f043 0301 	orr.w	r3, r3, #1
 8005c96:	6213      	str	r3, [r2, #32]
 8005c98:	e00b      	b.n	8005cb2 <HAL_RCC_OscConfig+0x8b2>
 8005c9a:	4b25      	ldr	r3, [pc, #148]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005c9c:	6a1b      	ldr	r3, [r3, #32]
 8005c9e:	4a24      	ldr	r2, [pc, #144]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005ca0:	f023 0301 	bic.w	r3, r3, #1
 8005ca4:	6213      	str	r3, [r2, #32]
 8005ca6:	4b22      	ldr	r3, [pc, #136]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005ca8:	6a1b      	ldr	r3, [r3, #32]
 8005caa:	4a21      	ldr	r2, [pc, #132]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005cac:	f023 0304 	bic.w	r3, r3, #4
 8005cb0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005cb2:	1d3b      	adds	r3, r7, #4
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d06b      	beq.n	8005d94 <HAL_RCC_OscConfig+0x994>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cbc:	f7fc fad8 	bl	8002270 <HAL_GetTick>
 8005cc0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005cc4:	e00b      	b.n	8005cde <HAL_RCC_OscConfig+0x8de>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005cc6:	f7fc fad3 	bl	8002270 <HAL_GetTick>
 8005cca:	4602      	mov	r2, r0
 8005ccc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005cd0:	1ad3      	subs	r3, r2, r3
 8005cd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005cd6:	4293      	cmp	r3, r2
 8005cd8:	d901      	bls.n	8005cde <HAL_RCC_OscConfig+0x8de>
        {
          return HAL_TIMEOUT;
 8005cda:	2303      	movs	r3, #3
 8005cdc:	e291      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
 8005cde:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005ce2:	2202      	movs	r2, #2
 8005ce4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ce6:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	fa93 f2a3 	rbit	r2, r3
 8005cf0:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8005cf4:	601a      	str	r2, [r3, #0]
 8005cf6:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005cfa:	2202      	movs	r2, #2
 8005cfc:	601a      	str	r2, [r3, #0]
 8005cfe:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	fa93 f2a3 	rbit	r2, r3
 8005d08:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005d0c:	601a      	str	r2, [r3, #0]
  return result;
 8005d0e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8005d12:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d14:	fab3 f383 	clz	r3, r3
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	095b      	lsrs	r3, r3, #5
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	f043 0302 	orr.w	r3, r3, #2
 8005d22:	b2db      	uxtb	r3, r3
 8005d24:	2b02      	cmp	r3, #2
 8005d26:	d109      	bne.n	8005d3c <HAL_RCC_OscConfig+0x93c>
 8005d28:	4b01      	ldr	r3, [pc, #4]	; (8005d30 <HAL_RCC_OscConfig+0x930>)
 8005d2a:	6a1b      	ldr	r3, [r3, #32]
 8005d2c:	e014      	b.n	8005d58 <HAL_RCC_OscConfig+0x958>
 8005d2e:	bf00      	nop
 8005d30:	40021000 	.word	0x40021000
 8005d34:	10908120 	.word	0x10908120
 8005d38:	40007000 	.word	0x40007000
 8005d3c:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005d40:	2202      	movs	r2, #2
 8005d42:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d44:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	fa93 f2a3 	rbit	r2, r3
 8005d4e:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8005d52:	601a      	str	r2, [r3, #0]
 8005d54:	4bbb      	ldr	r3, [pc, #748]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d58:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005d5c:	2102      	movs	r1, #2
 8005d5e:	6011      	str	r1, [r2, #0]
 8005d60:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8005d64:	6812      	ldr	r2, [r2, #0]
 8005d66:	fa92 f1a2 	rbit	r1, r2
 8005d6a:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005d6e:	6011      	str	r1, [r2, #0]
  return result;
 8005d70:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8005d74:	6812      	ldr	r2, [r2, #0]
 8005d76:	fab2 f282 	clz	r2, r2
 8005d7a:	b2d2      	uxtb	r2, r2
 8005d7c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d80:	b2d2      	uxtb	r2, r2
 8005d82:	f002 021f 	and.w	r2, r2, #31
 8005d86:	2101      	movs	r1, #1
 8005d88:	fa01 f202 	lsl.w	r2, r1, r2
 8005d8c:	4013      	ands	r3, r2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d099      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x8c6>
 8005d92:	e063      	b.n	8005e5c <HAL_RCC_OscConfig+0xa5c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d94:	f7fc fa6c 	bl	8002270 <HAL_GetTick>
 8005d98:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d9c:	e00b      	b.n	8005db6 <HAL_RCC_OscConfig+0x9b6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d9e:	f7fc fa67 	bl	8002270 <HAL_GetTick>
 8005da2:	4602      	mov	r2, r0
 8005da4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d901      	bls.n	8005db6 <HAL_RCC_OscConfig+0x9b6>
        {
          return HAL_TIMEOUT;
 8005db2:	2303      	movs	r3, #3
 8005db4:	e225      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
 8005db6:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005dba:	2202      	movs	r2, #2
 8005dbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005dbe:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	fa93 f2a3 	rbit	r2, r3
 8005dc8:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8005dcc:	601a      	str	r2, [r3, #0]
 8005dce:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005dd2:	2202      	movs	r2, #2
 8005dd4:	601a      	str	r2, [r3, #0]
 8005dd6:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	fa93 f2a3 	rbit	r2, r3
 8005de0:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005de4:	601a      	str	r2, [r3, #0]
  return result;
 8005de6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8005dea:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005dec:	fab3 f383 	clz	r3, r3
 8005df0:	b2db      	uxtb	r3, r3
 8005df2:	095b      	lsrs	r3, r3, #5
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	f043 0302 	orr.w	r3, r3, #2
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b02      	cmp	r3, #2
 8005dfe:	d102      	bne.n	8005e06 <HAL_RCC_OscConfig+0xa06>
 8005e00:	4b90      	ldr	r3, [pc, #576]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	e00d      	b.n	8005e22 <HAL_RCC_OscConfig+0xa22>
 8005e06:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005e0a:	2202      	movs	r2, #2
 8005e0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e0e:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	fa93 f2a3 	rbit	r2, r3
 8005e18:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8005e1c:	601a      	str	r2, [r3, #0]
 8005e1e:	4b89      	ldr	r3, [pc, #548]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e22:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005e26:	2102      	movs	r1, #2
 8005e28:	6011      	str	r1, [r2, #0]
 8005e2a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8005e2e:	6812      	ldr	r2, [r2, #0]
 8005e30:	fa92 f1a2 	rbit	r1, r2
 8005e34:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005e38:	6011      	str	r1, [r2, #0]
  return result;
 8005e3a:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8005e3e:	6812      	ldr	r2, [r2, #0]
 8005e40:	fab2 f282 	clz	r2, r2
 8005e44:	b2d2      	uxtb	r2, r2
 8005e46:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005e4a:	b2d2      	uxtb	r2, r2
 8005e4c:	f002 021f 	and.w	r2, r2, #31
 8005e50:	2101      	movs	r1, #1
 8005e52:	fa01 f202 	lsl.w	r2, r1, r2
 8005e56:	4013      	ands	r3, r2
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1a0      	bne.n	8005d9e <HAL_RCC_OscConfig+0x99e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8005e5c:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8005e60:	2b01      	cmp	r3, #1
 8005e62:	d105      	bne.n	8005e70 <HAL_RCC_OscConfig+0xa70>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e64:	4b77      	ldr	r3, [pc, #476]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005e66:	69db      	ldr	r3, [r3, #28]
 8005e68:	4a76      	ldr	r2, [pc, #472]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005e6a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e6e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e70:	1d3b      	adds	r3, r7, #4
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	69db      	ldr	r3, [r3, #28]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	f000 81c2 	beq.w	8006200 <HAL_RCC_OscConfig+0xe00>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e7c:	4b71      	ldr	r3, [pc, #452]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005e7e:	685b      	ldr	r3, [r3, #4]
 8005e80:	f003 030c 	and.w	r3, r3, #12
 8005e84:	2b08      	cmp	r3, #8
 8005e86:	f000 819c 	beq.w	80061c2 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e8a:	1d3b      	adds	r3, r7, #4
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	69db      	ldr	r3, [r3, #28]
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	f040 8114 	bne.w	80060be <HAL_RCC_OscConfig+0xcbe>
 8005e96:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005e9a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005e9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ea0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	fa93 f2a3 	rbit	r2, r3
 8005eaa:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005eae:	601a      	str	r2, [r3, #0]
  return result;
 8005eb0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8005eb4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eb6:	fab3 f383 	clz	r3, r3
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005ec0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005ec4:	009b      	lsls	r3, r3, #2
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	2300      	movs	r3, #0
 8005eca:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ecc:	f7fc f9d0 	bl	8002270 <HAL_GetTick>
 8005ed0:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005ed4:	e009      	b.n	8005eea <HAL_RCC_OscConfig+0xaea>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ed6:	f7fc f9cb 	bl	8002270 <HAL_GetTick>
 8005eda:	4602      	mov	r2, r0
 8005edc:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005ee0:	1ad3      	subs	r3, r2, r3
 8005ee2:	2b02      	cmp	r3, #2
 8005ee4:	d901      	bls.n	8005eea <HAL_RCC_OscConfig+0xaea>
          {
            return HAL_TIMEOUT;
 8005ee6:	2303      	movs	r3, #3
 8005ee8:	e18b      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
 8005eea:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005eee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005ef2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ef4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	fa93 f2a3 	rbit	r2, r3
 8005efe:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005f02:	601a      	str	r2, [r3, #0]
  return result;
 8005f04:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8005f08:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005f0a:	fab3 f383 	clz	r3, r3
 8005f0e:	b2db      	uxtb	r3, r3
 8005f10:	095b      	lsrs	r3, r3, #5
 8005f12:	b2db      	uxtb	r3, r3
 8005f14:	f043 0301 	orr.w	r3, r3, #1
 8005f18:	b2db      	uxtb	r3, r3
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d102      	bne.n	8005f24 <HAL_RCC_OscConfig+0xb24>
 8005f1e:	4b49      	ldr	r3, [pc, #292]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	e01b      	b.n	8005f5c <HAL_RCC_OscConfig+0xb5c>
 8005f24:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005f28:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f2e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	fa93 f2a3 	rbit	r2, r3
 8005f38:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8005f3c:	601a      	str	r2, [r3, #0]
 8005f3e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005f42:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005f46:	601a      	str	r2, [r3, #0]
 8005f48:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	fa93 f2a3 	rbit	r2, r3
 8005f52:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8005f56:	601a      	str	r2, [r3, #0]
 8005f58:	4b3a      	ldr	r3, [pc, #232]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f5c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005f60:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8005f64:	6011      	str	r1, [r2, #0]
 8005f66:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8005f6a:	6812      	ldr	r2, [r2, #0]
 8005f6c:	fa92 f1a2 	rbit	r1, r2
 8005f70:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005f74:	6011      	str	r1, [r2, #0]
  return result;
 8005f76:	f107 025c 	add.w	r2, r7, #92	; 0x5c
 8005f7a:	6812      	ldr	r2, [r2, #0]
 8005f7c:	fab2 f282 	clz	r2, r2
 8005f80:	b2d2      	uxtb	r2, r2
 8005f82:	f042 0220 	orr.w	r2, r2, #32
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	f002 021f 	and.w	r2, r2, #31
 8005f8c:	2101      	movs	r1, #1
 8005f8e:	fa01 f202 	lsl.w	r2, r1, r2
 8005f92:	4013      	ands	r3, r2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d19e      	bne.n	8005ed6 <HAL_RCC_OscConfig+0xad6>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005f98:	4b2a      	ldr	r3, [pc, #168]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005fa0:	1d3b      	adds	r3, r7, #4
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005fa6:	1d3b      	adds	r3, r7, #4
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	6a1b      	ldr	r3, [r3, #32]
 8005fac:	430b      	orrs	r3, r1
 8005fae:	4925      	ldr	r1, [pc, #148]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	604b      	str	r3, [r1, #4]
 8005fb4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005fb8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8005fbc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005fbe:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	fa93 f2a3 	rbit	r2, r3
 8005fc8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005fcc:	601a      	str	r2, [r3, #0]
  return result;
 8005fce:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8005fd2:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fd4:	fab3 f383 	clz	r3, r3
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8005fde:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8005fe2:	009b      	lsls	r3, r3, #2
 8005fe4:	461a      	mov	r2, r3
 8005fe6:	2301      	movs	r3, #1
 8005fe8:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005fea:	f7fc f941 	bl	8002270 <HAL_GetTick>
 8005fee:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005ff2:	e009      	b.n	8006008 <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ff4:	f7fc f93c 	bl	8002270 <HAL_GetTick>
 8005ff8:	4602      	mov	r2, r0
 8005ffa:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	2b02      	cmp	r3, #2
 8006002:	d901      	bls.n	8006008 <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8006004:	2303      	movs	r3, #3
 8006006:	e0fc      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
 8006008:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800600c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006010:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006012:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	fa93 f2a3 	rbit	r2, r3
 800601c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006020:	601a      	str	r2, [r3, #0]
  return result;
 8006022:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8006026:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006028:	fab3 f383 	clz	r3, r3
 800602c:	b2db      	uxtb	r3, r3
 800602e:	095b      	lsrs	r3, r3, #5
 8006030:	b2db      	uxtb	r3, r3
 8006032:	f043 0301 	orr.w	r3, r3, #1
 8006036:	b2db      	uxtb	r3, r3
 8006038:	2b01      	cmp	r3, #1
 800603a:	d105      	bne.n	8006048 <HAL_RCC_OscConfig+0xc48>
 800603c:	4b01      	ldr	r3, [pc, #4]	; (8006044 <HAL_RCC_OscConfig+0xc44>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	e01e      	b.n	8006080 <HAL_RCC_OscConfig+0xc80>
 8006042:	bf00      	nop
 8006044:	40021000 	.word	0x40021000
 8006048:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800604c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006050:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006052:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	fa93 f2a3 	rbit	r2, r3
 800605c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006066:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800606a:	601a      	str	r2, [r3, #0]
 800606c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	fa93 f2a3 	rbit	r2, r3
 8006076:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800607a:	601a      	str	r2, [r3, #0]
 800607c:	4b63      	ldr	r3, [pc, #396]	; (800620c <HAL_RCC_OscConfig+0xe0c>)
 800607e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006080:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006084:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8006088:	6011      	str	r1, [r2, #0]
 800608a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800608e:	6812      	ldr	r2, [r2, #0]
 8006090:	fa92 f1a2 	rbit	r1, r2
 8006094:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8006098:	6011      	str	r1, [r2, #0]
  return result;
 800609a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800609e:	6812      	ldr	r2, [r2, #0]
 80060a0:	fab2 f282 	clz	r2, r2
 80060a4:	b2d2      	uxtb	r2, r2
 80060a6:	f042 0220 	orr.w	r2, r2, #32
 80060aa:	b2d2      	uxtb	r2, r2
 80060ac:	f002 021f 	and.w	r2, r2, #31
 80060b0:	2101      	movs	r1, #1
 80060b2:	fa01 f202 	lsl.w	r2, r1, r2
 80060b6:	4013      	ands	r3, r2
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d09b      	beq.n	8005ff4 <HAL_RCC_OscConfig+0xbf4>
 80060bc:	e0a0      	b.n	8006200 <HAL_RCC_OscConfig+0xe00>
 80060be:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80060c2:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80060c6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060c8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	fa93 f2a3 	rbit	r2, r3
 80060d2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80060d6:	601a      	str	r2, [r3, #0]
  return result;
 80060d8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80060dc:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060de:	fab3 f383 	clz	r3, r3
 80060e2:	b2db      	uxtb	r3, r3
 80060e4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80060e8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80060ec:	009b      	lsls	r3, r3, #2
 80060ee:	461a      	mov	r2, r3
 80060f0:	2300      	movs	r3, #0
 80060f2:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060f4:	f7fc f8bc 	bl	8002270 <HAL_GetTick>
 80060f8:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80060fc:	e009      	b.n	8006112 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80060fe:	f7fc f8b7 	bl	8002270 <HAL_GetTick>
 8006102:	4602      	mov	r2, r0
 8006104:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8006108:	1ad3      	subs	r3, r2, r3
 800610a:	2b02      	cmp	r3, #2
 800610c:	d901      	bls.n	8006112 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e077      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
 8006112:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006116:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800611a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800611c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	fa93 f2a3 	rbit	r2, r3
 8006126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800612a:	601a      	str	r2, [r3, #0]
  return result;
 800612c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006130:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006132:	fab3 f383 	clz	r3, r3
 8006136:	b2db      	uxtb	r3, r3
 8006138:	095b      	lsrs	r3, r3, #5
 800613a:	b2db      	uxtb	r3, r3
 800613c:	f043 0301 	orr.w	r3, r3, #1
 8006140:	b2db      	uxtb	r3, r3
 8006142:	2b01      	cmp	r3, #1
 8006144:	d102      	bne.n	800614c <HAL_RCC_OscConfig+0xd4c>
 8006146:	4b31      	ldr	r3, [pc, #196]	; (800620c <HAL_RCC_OscConfig+0xe0c>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	e01b      	b.n	8006184 <HAL_RCC_OscConfig+0xd84>
 800614c:	f107 0320 	add.w	r3, r7, #32
 8006150:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006154:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006156:	f107 0320 	add.w	r3, r7, #32
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	fa93 f2a3 	rbit	r2, r3
 8006160:	f107 031c 	add.w	r3, r7, #28
 8006164:	601a      	str	r2, [r3, #0]
 8006166:	f107 0318 	add.w	r3, r7, #24
 800616a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800616e:	601a      	str	r2, [r3, #0]
 8006170:	f107 0318 	add.w	r3, r7, #24
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	fa93 f2a3 	rbit	r2, r3
 800617a:	f107 0314 	add.w	r3, r7, #20
 800617e:	601a      	str	r2, [r3, #0]
 8006180:	4b22      	ldr	r3, [pc, #136]	; (800620c <HAL_RCC_OscConfig+0xe0c>)
 8006182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006184:	f107 0210 	add.w	r2, r7, #16
 8006188:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800618c:	6011      	str	r1, [r2, #0]
 800618e:	f107 0210 	add.w	r2, r7, #16
 8006192:	6812      	ldr	r2, [r2, #0]
 8006194:	fa92 f1a2 	rbit	r1, r2
 8006198:	f107 020c 	add.w	r2, r7, #12
 800619c:	6011      	str	r1, [r2, #0]
  return result;
 800619e:	f107 020c 	add.w	r2, r7, #12
 80061a2:	6812      	ldr	r2, [r2, #0]
 80061a4:	fab2 f282 	clz	r2, r2
 80061a8:	b2d2      	uxtb	r2, r2
 80061aa:	f042 0220 	orr.w	r2, r2, #32
 80061ae:	b2d2      	uxtb	r2, r2
 80061b0:	f002 021f 	and.w	r2, r2, #31
 80061b4:	2101      	movs	r1, #1
 80061b6:	fa01 f202 	lsl.w	r2, r1, r2
 80061ba:	4013      	ands	r3, r2
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d19e      	bne.n	80060fe <HAL_RCC_OscConfig+0xcfe>
 80061c0:	e01e      	b.n	8006200 <HAL_RCC_OscConfig+0xe00>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80061c2:	1d3b      	adds	r3, r7, #4
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	69db      	ldr	r3, [r3, #28]
 80061c8:	2b01      	cmp	r3, #1
 80061ca:	d101      	bne.n	80061d0 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e018      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80061d0:	4b0e      	ldr	r3, [pc, #56]	; (800620c <HAL_RCC_OscConfig+0xe0c>)
 80061d2:	685b      	ldr	r3, [r3, #4]
 80061d4:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80061d8:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80061dc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80061e0:	1d3b      	adds	r3, r7, #4
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	6a1b      	ldr	r3, [r3, #32]
 80061e6:	429a      	cmp	r2, r3
 80061e8:	d108      	bne.n	80061fc <HAL_RCC_OscConfig+0xdfc>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 80061ea:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80061ee:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80061f2:	1d3b      	adds	r3, r7, #4
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80061f8:	429a      	cmp	r2, r3
 80061fa:	d001      	beq.n	8006200 <HAL_RCC_OscConfig+0xe00>
#endif
        {
          return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e000      	b.n	8006202 <HAL_RCC_OscConfig+0xe02>
        }
      }
    }
  }

  return HAL_OK;
 8006200:	2300      	movs	r3, #0
}
 8006202:	4618      	mov	r0, r3
 8006204:	f507 7700 	add.w	r7, r7, #512	; 0x200
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	40021000 	.word	0x40021000

08006210 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b09e      	sub	sp, #120	; 0x78
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
 8006218:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800621a:	2300      	movs	r3, #0
 800621c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d101      	bne.n	8006228 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006224:	2301      	movs	r3, #1
 8006226:	e162      	b.n	80064ee <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006228:	4b90      	ldr	r3, [pc, #576]	; (800646c <HAL_RCC_ClockConfig+0x25c>)
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f003 0307 	and.w	r3, r3, #7
 8006230:	683a      	ldr	r2, [r7, #0]
 8006232:	429a      	cmp	r2, r3
 8006234:	d910      	bls.n	8006258 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006236:	4b8d      	ldr	r3, [pc, #564]	; (800646c <HAL_RCC_ClockConfig+0x25c>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f023 0207 	bic.w	r2, r3, #7
 800623e:	498b      	ldr	r1, [pc, #556]	; (800646c <HAL_RCC_ClockConfig+0x25c>)
 8006240:	683b      	ldr	r3, [r7, #0]
 8006242:	4313      	orrs	r3, r2
 8006244:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006246:	4b89      	ldr	r3, [pc, #548]	; (800646c <HAL_RCC_ClockConfig+0x25c>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0307 	and.w	r3, r3, #7
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	429a      	cmp	r2, r3
 8006252:	d001      	beq.n	8006258 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006254:	2301      	movs	r3, #1
 8006256:	e14a      	b.n	80064ee <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f003 0302 	and.w	r3, r3, #2
 8006260:	2b00      	cmp	r3, #0
 8006262:	d008      	beq.n	8006276 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006264:	4b82      	ldr	r3, [pc, #520]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 8006266:	685b      	ldr	r3, [r3, #4]
 8006268:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	497f      	ldr	r1, [pc, #508]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 8006272:	4313      	orrs	r3, r2
 8006274:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f003 0301 	and.w	r3, r3, #1
 800627e:	2b00      	cmp	r3, #0
 8006280:	f000 80dc 	beq.w	800643c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	685b      	ldr	r3, [r3, #4]
 8006288:	2b01      	cmp	r3, #1
 800628a:	d13c      	bne.n	8006306 <HAL_RCC_ClockConfig+0xf6>
 800628c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006290:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006292:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006294:	fa93 f3a3 	rbit	r3, r3
 8006298:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800629a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800629c:	fab3 f383 	clz	r3, r3
 80062a0:	b2db      	uxtb	r3, r3
 80062a2:	095b      	lsrs	r3, r3, #5
 80062a4:	b2db      	uxtb	r3, r3
 80062a6:	f043 0301 	orr.w	r3, r3, #1
 80062aa:	b2db      	uxtb	r3, r3
 80062ac:	2b01      	cmp	r3, #1
 80062ae:	d102      	bne.n	80062b6 <HAL_RCC_ClockConfig+0xa6>
 80062b0:	4b6f      	ldr	r3, [pc, #444]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	e00f      	b.n	80062d6 <HAL_RCC_ClockConfig+0xc6>
 80062b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80062ba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80062be:	fa93 f3a3 	rbit	r3, r3
 80062c2:	667b      	str	r3, [r7, #100]	; 0x64
 80062c4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80062c8:	663b      	str	r3, [r7, #96]	; 0x60
 80062ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80062cc:	fa93 f3a3 	rbit	r3, r3
 80062d0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80062d2:	4b67      	ldr	r3, [pc, #412]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 80062d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80062da:	65ba      	str	r2, [r7, #88]	; 0x58
 80062dc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062de:	fa92 f2a2 	rbit	r2, r2
 80062e2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80062e4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80062e6:	fab2 f282 	clz	r2, r2
 80062ea:	b2d2      	uxtb	r2, r2
 80062ec:	f042 0220 	orr.w	r2, r2, #32
 80062f0:	b2d2      	uxtb	r2, r2
 80062f2:	f002 021f 	and.w	r2, r2, #31
 80062f6:	2101      	movs	r1, #1
 80062f8:	fa01 f202 	lsl.w	r2, r1, r2
 80062fc:	4013      	ands	r3, r2
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d17b      	bne.n	80063fa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e0f3      	b.n	80064ee <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	2b02      	cmp	r3, #2
 800630c:	d13c      	bne.n	8006388 <HAL_RCC_ClockConfig+0x178>
 800630e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006312:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006314:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006316:	fa93 f3a3 	rbit	r3, r3
 800631a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800631c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800631e:	fab3 f383 	clz	r3, r3
 8006322:	b2db      	uxtb	r3, r3
 8006324:	095b      	lsrs	r3, r3, #5
 8006326:	b2db      	uxtb	r3, r3
 8006328:	f043 0301 	orr.w	r3, r3, #1
 800632c:	b2db      	uxtb	r3, r3
 800632e:	2b01      	cmp	r3, #1
 8006330:	d102      	bne.n	8006338 <HAL_RCC_ClockConfig+0x128>
 8006332:	4b4f      	ldr	r3, [pc, #316]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	e00f      	b.n	8006358 <HAL_RCC_ClockConfig+0x148>
 8006338:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800633c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800633e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006340:	fa93 f3a3 	rbit	r3, r3
 8006344:	647b      	str	r3, [r7, #68]	; 0x44
 8006346:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800634a:	643b      	str	r3, [r7, #64]	; 0x40
 800634c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800634e:	fa93 f3a3 	rbit	r3, r3
 8006352:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006354:	4b46      	ldr	r3, [pc, #280]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 8006356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006358:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800635c:	63ba      	str	r2, [r7, #56]	; 0x38
 800635e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006360:	fa92 f2a2 	rbit	r2, r2
 8006364:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8006366:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006368:	fab2 f282 	clz	r2, r2
 800636c:	b2d2      	uxtb	r2, r2
 800636e:	f042 0220 	orr.w	r2, r2, #32
 8006372:	b2d2      	uxtb	r2, r2
 8006374:	f002 021f 	and.w	r2, r2, #31
 8006378:	2101      	movs	r1, #1
 800637a:	fa01 f202 	lsl.w	r2, r1, r2
 800637e:	4013      	ands	r3, r2
 8006380:	2b00      	cmp	r3, #0
 8006382:	d13a      	bne.n	80063fa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8006384:	2301      	movs	r3, #1
 8006386:	e0b2      	b.n	80064ee <HAL_RCC_ClockConfig+0x2de>
 8006388:	2302      	movs	r3, #2
 800638a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800638c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800638e:	fa93 f3a3 	rbit	r3, r3
 8006392:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8006394:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006396:	fab3 f383 	clz	r3, r3
 800639a:	b2db      	uxtb	r3, r3
 800639c:	095b      	lsrs	r3, r3, #5
 800639e:	b2db      	uxtb	r3, r3
 80063a0:	f043 0301 	orr.w	r3, r3, #1
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	2b01      	cmp	r3, #1
 80063a8:	d102      	bne.n	80063b0 <HAL_RCC_ClockConfig+0x1a0>
 80063aa:	4b31      	ldr	r3, [pc, #196]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	e00d      	b.n	80063cc <HAL_RCC_ClockConfig+0x1bc>
 80063b0:	2302      	movs	r3, #2
 80063b2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b6:	fa93 f3a3 	rbit	r3, r3
 80063ba:	627b      	str	r3, [r7, #36]	; 0x24
 80063bc:	2302      	movs	r3, #2
 80063be:	623b      	str	r3, [r7, #32]
 80063c0:	6a3b      	ldr	r3, [r7, #32]
 80063c2:	fa93 f3a3 	rbit	r3, r3
 80063c6:	61fb      	str	r3, [r7, #28]
 80063c8:	4b29      	ldr	r3, [pc, #164]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 80063ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063cc:	2202      	movs	r2, #2
 80063ce:	61ba      	str	r2, [r7, #24]
 80063d0:	69ba      	ldr	r2, [r7, #24]
 80063d2:	fa92 f2a2 	rbit	r2, r2
 80063d6:	617a      	str	r2, [r7, #20]
  return result;
 80063d8:	697a      	ldr	r2, [r7, #20]
 80063da:	fab2 f282 	clz	r2, r2
 80063de:	b2d2      	uxtb	r2, r2
 80063e0:	f042 0220 	orr.w	r2, r2, #32
 80063e4:	b2d2      	uxtb	r2, r2
 80063e6:	f002 021f 	and.w	r2, r2, #31
 80063ea:	2101      	movs	r1, #1
 80063ec:	fa01 f202 	lsl.w	r2, r1, r2
 80063f0:	4013      	ands	r3, r2
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d101      	bne.n	80063fa <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80063f6:	2301      	movs	r3, #1
 80063f8:	e079      	b.n	80064ee <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80063fa:	4b1d      	ldr	r3, [pc, #116]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	f023 0203 	bic.w	r2, r3, #3
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	491a      	ldr	r1, [pc, #104]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 8006408:	4313      	orrs	r3, r2
 800640a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800640c:	f7fb ff30 	bl	8002270 <HAL_GetTick>
 8006410:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006412:	e00a      	b.n	800642a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006414:	f7fb ff2c 	bl	8002270 <HAL_GetTick>
 8006418:	4602      	mov	r2, r0
 800641a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006422:	4293      	cmp	r3, r2
 8006424:	d901      	bls.n	800642a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8006426:	2303      	movs	r3, #3
 8006428:	e061      	b.n	80064ee <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800642a:	4b11      	ldr	r3, [pc, #68]	; (8006470 <HAL_RCC_ClockConfig+0x260>)
 800642c:	685b      	ldr	r3, [r3, #4]
 800642e:	f003 020c 	and.w	r2, r3, #12
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	009b      	lsls	r3, r3, #2
 8006438:	429a      	cmp	r2, r3
 800643a:	d1eb      	bne.n	8006414 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800643c:	4b0b      	ldr	r3, [pc, #44]	; (800646c <HAL_RCC_ClockConfig+0x25c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 0307 	and.w	r3, r3, #7
 8006444:	683a      	ldr	r2, [r7, #0]
 8006446:	429a      	cmp	r2, r3
 8006448:	d214      	bcs.n	8006474 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800644a:	4b08      	ldr	r3, [pc, #32]	; (800646c <HAL_RCC_ClockConfig+0x25c>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f023 0207 	bic.w	r2, r3, #7
 8006452:	4906      	ldr	r1, [pc, #24]	; (800646c <HAL_RCC_ClockConfig+0x25c>)
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	4313      	orrs	r3, r2
 8006458:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800645a:	4b04      	ldr	r3, [pc, #16]	; (800646c <HAL_RCC_ClockConfig+0x25c>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0307 	and.w	r3, r3, #7
 8006462:	683a      	ldr	r2, [r7, #0]
 8006464:	429a      	cmp	r2, r3
 8006466:	d005      	beq.n	8006474 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e040      	b.n	80064ee <HAL_RCC_ClockConfig+0x2de>
 800646c:	40022000 	.word	0x40022000
 8006470:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f003 0304 	and.w	r3, r3, #4
 800647c:	2b00      	cmp	r3, #0
 800647e:	d008      	beq.n	8006492 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006480:	4b1d      	ldr	r3, [pc, #116]	; (80064f8 <HAL_RCC_ClockConfig+0x2e8>)
 8006482:	685b      	ldr	r3, [r3, #4]
 8006484:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	491a      	ldr	r1, [pc, #104]	; (80064f8 <HAL_RCC_ClockConfig+0x2e8>)
 800648e:	4313      	orrs	r3, r2
 8006490:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f003 0308 	and.w	r3, r3, #8
 800649a:	2b00      	cmp	r3, #0
 800649c:	d009      	beq.n	80064b2 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800649e:	4b16      	ldr	r3, [pc, #88]	; (80064f8 <HAL_RCC_ClockConfig+0x2e8>)
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	00db      	lsls	r3, r3, #3
 80064ac:	4912      	ldr	r1, [pc, #72]	; (80064f8 <HAL_RCC_ClockConfig+0x2e8>)
 80064ae:	4313      	orrs	r3, r2
 80064b0:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80064b2:	f000 f829 	bl	8006508 <HAL_RCC_GetSysClockFreq>
 80064b6:	4601      	mov	r1, r0
 80064b8:	4b0f      	ldr	r3, [pc, #60]	; (80064f8 <HAL_RCC_ClockConfig+0x2e8>)
 80064ba:	685b      	ldr	r3, [r3, #4]
 80064bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80064c0:	22f0      	movs	r2, #240	; 0xf0
 80064c2:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064c4:	693a      	ldr	r2, [r7, #16]
 80064c6:	fa92 f2a2 	rbit	r2, r2
 80064ca:	60fa      	str	r2, [r7, #12]
  return result;
 80064cc:	68fa      	ldr	r2, [r7, #12]
 80064ce:	fab2 f282 	clz	r2, r2
 80064d2:	b2d2      	uxtb	r2, r2
 80064d4:	40d3      	lsrs	r3, r2
 80064d6:	4a09      	ldr	r2, [pc, #36]	; (80064fc <HAL_RCC_ClockConfig+0x2ec>)
 80064d8:	5cd3      	ldrb	r3, [r2, r3]
 80064da:	fa21 f303 	lsr.w	r3, r1, r3
 80064de:	4a08      	ldr	r2, [pc, #32]	; (8006500 <HAL_RCC_ClockConfig+0x2f0>)
 80064e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80064e2:	4b08      	ldr	r3, [pc, #32]	; (8006504 <HAL_RCC_ClockConfig+0x2f4>)
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	4618      	mov	r0, r3
 80064e8:	f7fb fd54 	bl	8001f94 <HAL_InitTick>
  
  return HAL_OK;
 80064ec:	2300      	movs	r3, #0
}
 80064ee:	4618      	mov	r0, r3
 80064f0:	3778      	adds	r7, #120	; 0x78
 80064f2:	46bd      	mov	sp, r7
 80064f4:	bd80      	pop	{r7, pc}
 80064f6:	bf00      	nop
 80064f8:	40021000 	.word	0x40021000
 80064fc:	0800b1d0 	.word	0x0800b1d0
 8006500:	20000004 	.word	0x20000004
 8006504:	20000008 	.word	0x20000008

08006508 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006508:	b480      	push	{r7}
 800650a:	b08b      	sub	sp, #44	; 0x2c
 800650c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800650e:	2300      	movs	r3, #0
 8006510:	61fb      	str	r3, [r7, #28]
 8006512:	2300      	movs	r3, #0
 8006514:	61bb      	str	r3, [r7, #24]
 8006516:	2300      	movs	r3, #0
 8006518:	627b      	str	r3, [r7, #36]	; 0x24
 800651a:	2300      	movs	r3, #0
 800651c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800651e:	2300      	movs	r3, #0
 8006520:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8006522:	4b29      	ldr	r3, [pc, #164]	; (80065c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006524:	685b      	ldr	r3, [r3, #4]
 8006526:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8006528:	69fb      	ldr	r3, [r7, #28]
 800652a:	f003 030c 	and.w	r3, r3, #12
 800652e:	2b04      	cmp	r3, #4
 8006530:	d002      	beq.n	8006538 <HAL_RCC_GetSysClockFreq+0x30>
 8006532:	2b08      	cmp	r3, #8
 8006534:	d003      	beq.n	800653e <HAL_RCC_GetSysClockFreq+0x36>
 8006536:	e03c      	b.n	80065b2 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8006538:	4b24      	ldr	r3, [pc, #144]	; (80065cc <HAL_RCC_GetSysClockFreq+0xc4>)
 800653a:	623b      	str	r3, [r7, #32]
      break;
 800653c:	e03c      	b.n	80065b8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800653e:	69fb      	ldr	r3, [r7, #28]
 8006540:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8006544:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8006548:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800654a:	68ba      	ldr	r2, [r7, #8]
 800654c:	fa92 f2a2 	rbit	r2, r2
 8006550:	607a      	str	r2, [r7, #4]
  return result;
 8006552:	687a      	ldr	r2, [r7, #4]
 8006554:	fab2 f282 	clz	r2, r2
 8006558:	b2d2      	uxtb	r2, r2
 800655a:	40d3      	lsrs	r3, r2
 800655c:	4a1c      	ldr	r2, [pc, #112]	; (80065d0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800655e:	5cd3      	ldrb	r3, [r2, r3]
 8006560:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8006562:	4b19      	ldr	r3, [pc, #100]	; (80065c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006564:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006566:	f003 030f 	and.w	r3, r3, #15
 800656a:	220f      	movs	r2, #15
 800656c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800656e:	693a      	ldr	r2, [r7, #16]
 8006570:	fa92 f2a2 	rbit	r2, r2
 8006574:	60fa      	str	r2, [r7, #12]
  return result;
 8006576:	68fa      	ldr	r2, [r7, #12]
 8006578:	fab2 f282 	clz	r2, r2
 800657c:	b2d2      	uxtb	r2, r2
 800657e:	40d3      	lsrs	r3, r2
 8006580:	4a14      	ldr	r2, [pc, #80]	; (80065d4 <HAL_RCC_GetSysClockFreq+0xcc>)
 8006582:	5cd3      	ldrb	r3, [r2, r3]
 8006584:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800658c:	2b00      	cmp	r3, #0
 800658e:	d008      	beq.n	80065a2 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006590:	4a0e      	ldr	r2, [pc, #56]	; (80065cc <HAL_RCC_GetSysClockFreq+0xc4>)
 8006592:	69bb      	ldr	r3, [r7, #24]
 8006594:	fbb2 f2f3 	udiv	r2, r2, r3
 8006598:	697b      	ldr	r3, [r7, #20]
 800659a:	fb02 f303 	mul.w	r3, r2, r3
 800659e:	627b      	str	r3, [r7, #36]	; 0x24
 80065a0:	e004      	b.n	80065ac <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80065a2:	697b      	ldr	r3, [r7, #20]
 80065a4:	4a0c      	ldr	r2, [pc, #48]	; (80065d8 <HAL_RCC_GetSysClockFreq+0xd0>)
 80065a6:	fb02 f303 	mul.w	r3, r2, r3
 80065aa:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80065ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065ae:	623b      	str	r3, [r7, #32]
      break;
 80065b0:	e002      	b.n	80065b8 <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80065b2:	4b06      	ldr	r3, [pc, #24]	; (80065cc <HAL_RCC_GetSysClockFreq+0xc4>)
 80065b4:	623b      	str	r3, [r7, #32]
      break;
 80065b6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80065b8:	6a3b      	ldr	r3, [r7, #32]
}
 80065ba:	4618      	mov	r0, r3
 80065bc:	372c      	adds	r7, #44	; 0x2c
 80065be:	46bd      	mov	sp, r7
 80065c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	40021000 	.word	0x40021000
 80065cc:	007a1200 	.word	0x007a1200
 80065d0:	0800b1e8 	.word	0x0800b1e8
 80065d4:	0800b1f8 	.word	0x0800b1f8
 80065d8:	003d0900 	.word	0x003d0900

080065dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80065dc:	b480      	push	{r7}
 80065de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80065e0:	4b03      	ldr	r3, [pc, #12]	; (80065f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80065e2:	681b      	ldr	r3, [r3, #0]
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	46bd      	mov	sp, r7
 80065e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ec:	4770      	bx	lr
 80065ee:	bf00      	nop
 80065f0:	20000004 	.word	0x20000004

080065f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b082      	sub	sp, #8
 80065f8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80065fa:	f7ff ffef 	bl	80065dc <HAL_RCC_GetHCLKFreq>
 80065fe:	4601      	mov	r1, r0
 8006600:	4b0b      	ldr	r3, [pc, #44]	; (8006630 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006608:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 800660c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800660e:	687a      	ldr	r2, [r7, #4]
 8006610:	fa92 f2a2 	rbit	r2, r2
 8006614:	603a      	str	r2, [r7, #0]
  return result;
 8006616:	683a      	ldr	r2, [r7, #0]
 8006618:	fab2 f282 	clz	r2, r2
 800661c:	b2d2      	uxtb	r2, r2
 800661e:	40d3      	lsrs	r3, r2
 8006620:	4a04      	ldr	r2, [pc, #16]	; (8006634 <HAL_RCC_GetPCLK1Freq+0x40>)
 8006622:	5cd3      	ldrb	r3, [r2, r3]
 8006624:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8006628:	4618      	mov	r0, r3
 800662a:	3708      	adds	r7, #8
 800662c:	46bd      	mov	sp, r7
 800662e:	bd80      	pop	{r7, pc}
 8006630:	40021000 	.word	0x40021000
 8006634:	0800b1e0 	.word	0x0800b1e0

08006638 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b082      	sub	sp, #8
 800663c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800663e:	f7ff ffcd 	bl	80065dc <HAL_RCC_GetHCLKFreq>
 8006642:	4601      	mov	r1, r0
 8006644:	4b0b      	ldr	r3, [pc, #44]	; (8006674 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800664c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8006650:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006652:	687a      	ldr	r2, [r7, #4]
 8006654:	fa92 f2a2 	rbit	r2, r2
 8006658:	603a      	str	r2, [r7, #0]
  return result;
 800665a:	683a      	ldr	r2, [r7, #0]
 800665c:	fab2 f282 	clz	r2, r2
 8006660:	b2d2      	uxtb	r2, r2
 8006662:	40d3      	lsrs	r3, r2
 8006664:	4a04      	ldr	r2, [pc, #16]	; (8006678 <HAL_RCC_GetPCLK2Freq+0x40>)
 8006666:	5cd3      	ldrb	r3, [r2, r3]
 8006668:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800666c:	4618      	mov	r0, r3
 800666e:	3708      	adds	r7, #8
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	40021000 	.word	0x40021000
 8006678:	0800b1e0 	.word	0x0800b1e0

0800667c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800667c:	b480      	push	{r7}
 800667e:	b083      	sub	sp, #12
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	220f      	movs	r2, #15
 800668a:	601a      	str	r2, [r3, #0]
  
  /* Get the SYSCLK configuration --------------------------------------------*/ 
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800668c:	4b12      	ldr	r3, [pc, #72]	; (80066d8 <HAL_RCC_GetClockConfig+0x5c>)
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	f003 0203 	and.w	r2, r3, #3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	605a      	str	r2, [r3, #4]
  
  /* Get the HCLK configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE); 
 8006698:	4b0f      	ldr	r3, [pc, #60]	; (80066d8 <HAL_RCC_GetClockConfig+0x5c>)
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	609a      	str	r2, [r3, #8]
  
  /* Get the APB1 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);   
 80066a4:	4b0c      	ldr	r3, [pc, #48]	; (80066d8 <HAL_RCC_GetClockConfig+0x5c>)
 80066a6:	685b      	ldr	r3, [r3, #4]
 80066a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	60da      	str	r2, [r3, #12]
  
  /* Get the APB2 configuration ----------------------------------------------*/ 
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80066b0:	4b09      	ldr	r3, [pc, #36]	; (80066d8 <HAL_RCC_GetClockConfig+0x5c>)
 80066b2:	685b      	ldr	r3, [r3, #4]
 80066b4:	08db      	lsrs	r3, r3, #3
 80066b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	611a      	str	r2, [r3, #16]
  
  /* Get the Flash Wait State (Latency) configuration ------------------------*/   
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY); 
 80066be:	4b07      	ldr	r3, [pc, #28]	; (80066dc <HAL_RCC_GetClockConfig+0x60>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f003 0207 	and.w	r2, r3, #7
 80066c6:	683b      	ldr	r3, [r7, #0]
 80066c8:	601a      	str	r2, [r3, #0]
}
 80066ca:	bf00      	nop
 80066cc:	370c      	adds	r7, #12
 80066ce:	46bd      	mov	sp, r7
 80066d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d4:	4770      	bx	lr
 80066d6:	bf00      	nop
 80066d8:	40021000 	.word	0x40021000
 80066dc:	40022000 	.word	0x40022000

080066e0 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b092      	sub	sp, #72	; 0x48
 80066e4:	af00      	add	r7, sp, #0
 80066e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80066e8:	2300      	movs	r3, #0
 80066ea:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 80066ec:	2300      	movs	r3, #0
 80066ee:	63fb      	str	r3, [r7, #60]	; 0x3c
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	f000 80d7 	beq.w	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 80066fe:	2300      	movs	r3, #0
 8006700:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006704:	4b4e      	ldr	r3, [pc, #312]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006706:	69db      	ldr	r3, [r3, #28]
 8006708:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800670c:	2b00      	cmp	r3, #0
 800670e:	d10e      	bne.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006710:	4b4b      	ldr	r3, [pc, #300]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006712:	69db      	ldr	r3, [r3, #28]
 8006714:	4a4a      	ldr	r2, [pc, #296]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006716:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800671a:	61d3      	str	r3, [r2, #28]
 800671c:	4b48      	ldr	r3, [pc, #288]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800671e:	69db      	ldr	r3, [r3, #28]
 8006720:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006724:	60bb      	str	r3, [r7, #8]
 8006726:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006728:	2301      	movs	r3, #1
 800672a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800672e:	4b45      	ldr	r3, [pc, #276]	; (8006844 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006736:	2b00      	cmp	r3, #0
 8006738:	d118      	bne.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800673a:	4b42      	ldr	r3, [pc, #264]	; (8006844 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	4a41      	ldr	r2, [pc, #260]	; (8006844 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006740:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006744:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006746:	f7fb fd93 	bl	8002270 <HAL_GetTick>
 800674a:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800674c:	e008      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800674e:	f7fb fd8f 	bl	8002270 <HAL_GetTick>
 8006752:	4602      	mov	r2, r0
 8006754:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006756:	1ad3      	subs	r3, r2, r3
 8006758:	2b64      	cmp	r3, #100	; 0x64
 800675a:	d901      	bls.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 800675c:	2303      	movs	r3, #3
 800675e:	e169      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x354>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006760:	4b38      	ldr	r3, [pc, #224]	; (8006844 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006768:	2b00      	cmp	r3, #0
 800676a:	d0f0      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800676c:	4b34      	ldr	r3, [pc, #208]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800676e:	6a1b      	ldr	r3, [r3, #32]
 8006770:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006774:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006776:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006778:	2b00      	cmp	r3, #0
 800677a:	f000 8084 	beq.w	8006886 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006786:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006788:	429a      	cmp	r2, r3
 800678a:	d07c      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800678c:	4b2c      	ldr	r3, [pc, #176]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800678e:	6a1b      	ldr	r3, [r3, #32]
 8006790:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006794:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006796:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800679a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800679c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800679e:	fa93 f3a3 	rbit	r3, r3
 80067a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80067a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80067a6:	fab3 f383 	clz	r3, r3
 80067aa:	b2db      	uxtb	r3, r3
 80067ac:	461a      	mov	r2, r3
 80067ae:	4b26      	ldr	r3, [pc, #152]	; (8006848 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80067b0:	4413      	add	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	461a      	mov	r2, r3
 80067b6:	2301      	movs	r3, #1
 80067b8:	6013      	str	r3, [r2, #0]
 80067ba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067be:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80067c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067c2:	fa93 f3a3 	rbit	r3, r3
 80067c6:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80067c8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 80067ca:	fab3 f383 	clz	r3, r3
 80067ce:	b2db      	uxtb	r3, r3
 80067d0:	461a      	mov	r2, r3
 80067d2:	4b1d      	ldr	r3, [pc, #116]	; (8006848 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80067d4:	4413      	add	r3, r2
 80067d6:	009b      	lsls	r3, r3, #2
 80067d8:	461a      	mov	r2, r3
 80067da:	2300      	movs	r3, #0
 80067dc:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80067de:	4a18      	ldr	r2, [pc, #96]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067e2:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80067e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80067e6:	f003 0301 	and.w	r3, r3, #1
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d04b      	beq.n	8006886 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067ee:	f7fb fd3f 	bl	8002270 <HAL_GetTick>
 80067f2:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80067f4:	e00a      	b.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067f6:	f7fb fd3b 	bl	8002270 <HAL_GetTick>
 80067fa:	4602      	mov	r2, r0
 80067fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80067fe:	1ad3      	subs	r3, r2, r3
 8006800:	f241 3288 	movw	r2, #5000	; 0x1388
 8006804:	4293      	cmp	r3, r2
 8006806:	d901      	bls.n	800680c <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8006808:	2303      	movs	r3, #3
 800680a:	e113      	b.n	8006a34 <HAL_RCCEx_PeriphCLKConfig+0x354>
 800680c:	2302      	movs	r3, #2
 800680e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006812:	fa93 f3a3 	rbit	r3, r3
 8006816:	627b      	str	r3, [r7, #36]	; 0x24
 8006818:	2302      	movs	r3, #2
 800681a:	623b      	str	r3, [r7, #32]
 800681c:	6a3b      	ldr	r3, [r7, #32]
 800681e:	fa93 f3a3 	rbit	r3, r3
 8006822:	61fb      	str	r3, [r7, #28]
  return result;
 8006824:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006826:	fab3 f383 	clz	r3, r3
 800682a:	b2db      	uxtb	r3, r3
 800682c:	095b      	lsrs	r3, r3, #5
 800682e:	b2db      	uxtb	r3, r3
 8006830:	f043 0302 	orr.w	r3, r3, #2
 8006834:	b2db      	uxtb	r3, r3
 8006836:	2b02      	cmp	r3, #2
 8006838:	d108      	bne.n	800684c <HAL_RCCEx_PeriphCLKConfig+0x16c>
 800683a:	4b01      	ldr	r3, [pc, #4]	; (8006840 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800683c:	6a1b      	ldr	r3, [r3, #32]
 800683e:	e00d      	b.n	800685c <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8006840:	40021000 	.word	0x40021000
 8006844:	40007000 	.word	0x40007000
 8006848:	10908100 	.word	0x10908100
 800684c:	2302      	movs	r3, #2
 800684e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	fa93 f3a3 	rbit	r3, r3
 8006856:	617b      	str	r3, [r7, #20]
 8006858:	4b78      	ldr	r3, [pc, #480]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800685a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800685c:	2202      	movs	r2, #2
 800685e:	613a      	str	r2, [r7, #16]
 8006860:	693a      	ldr	r2, [r7, #16]
 8006862:	fa92 f2a2 	rbit	r2, r2
 8006866:	60fa      	str	r2, [r7, #12]
  return result;
 8006868:	68fa      	ldr	r2, [r7, #12]
 800686a:	fab2 f282 	clz	r2, r2
 800686e:	b2d2      	uxtb	r2, r2
 8006870:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006874:	b2d2      	uxtb	r2, r2
 8006876:	f002 021f 	and.w	r2, r2, #31
 800687a:	2101      	movs	r1, #1
 800687c:	fa01 f202 	lsl.w	r2, r1, r2
 8006880:	4013      	ands	r3, r2
 8006882:	2b00      	cmp	r3, #0
 8006884:	d0b7      	beq.n	80067f6 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8006886:	4b6d      	ldr	r3, [pc, #436]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006888:	6a1b      	ldr	r3, [r3, #32]
 800688a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	685b      	ldr	r3, [r3, #4]
 8006892:	496a      	ldr	r1, [pc, #424]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006894:	4313      	orrs	r3, r2
 8006896:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006898:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800689c:	2b01      	cmp	r3, #1
 800689e:	d105      	bne.n	80068ac <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068a0:	4b66      	ldr	r3, [pc, #408]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068a2:	69db      	ldr	r3, [r3, #28]
 80068a4:	4a65      	ldr	r2, [pc, #404]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068a6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068aa:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f003 0301 	and.w	r3, r3, #1
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d008      	beq.n	80068ca <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80068b8:	4b60      	ldr	r3, [pc, #384]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068bc:	f023 0203 	bic.w	r2, r3, #3
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	689b      	ldr	r3, [r3, #8]
 80068c4:	495d      	ldr	r1, [pc, #372]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068c6:	4313      	orrs	r3, r2
 80068c8:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f003 0302 	and.w	r3, r3, #2
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d008      	beq.n	80068e8 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80068d6:	4b59      	ldr	r3, [pc, #356]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068da:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	68db      	ldr	r3, [r3, #12]
 80068e2:	4956      	ldr	r1, [pc, #344]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	f003 0304 	and.w	r3, r3, #4
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d008      	beq.n	8006906 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80068f4:	4b51      	ldr	r3, [pc, #324]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80068f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068f8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	691b      	ldr	r3, [r3, #16]
 8006900:	494e      	ldr	r1, [pc, #312]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006902:	4313      	orrs	r3, r2
 8006904:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 0320 	and.w	r3, r3, #32
 800690e:	2b00      	cmp	r3, #0
 8006910:	d008      	beq.n	8006924 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006912:	4b4a      	ldr	r3, [pc, #296]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006916:	f023 0210 	bic.w	r2, r3, #16
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	69db      	ldr	r3, [r3, #28]
 800691e:	4947      	ldr	r1, [pc, #284]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006920:	4313      	orrs	r3, r2
 8006922:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800692c:	2b00      	cmp	r3, #0
 800692e:	d008      	beq.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8006930:	4b42      	ldr	r3, [pc, #264]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006932:	685b      	ldr	r3, [r3, #4]
 8006934:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800693c:	493f      	ldr	r1, [pc, #252]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800693e:	4313      	orrs	r3, r2
 8006940:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800694a:	2b00      	cmp	r3, #0
 800694c:	d008      	beq.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800694e:	4b3b      	ldr	r3, [pc, #236]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006952:	f023 0220 	bic.w	r2, r3, #32
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6a1b      	ldr	r3, [r3, #32]
 800695a:	4938      	ldr	r1, [pc, #224]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800695c:	4313      	orrs	r3, r2
 800695e:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f003 0308 	and.w	r3, r3, #8
 8006968:	2b00      	cmp	r3, #0
 800696a:	d008      	beq.n	800697e <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800696c:	4b33      	ldr	r3, [pc, #204]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800696e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006970:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	695b      	ldr	r3, [r3, #20]
 8006978:	4930      	ldr	r1, [pc, #192]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800697a:	4313      	orrs	r3, r2
 800697c:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	f003 0310 	and.w	r3, r3, #16
 8006986:	2b00      	cmp	r3, #0
 8006988:	d008      	beq.n	800699c <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800698a:	4b2c      	ldr	r3, [pc, #176]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800698c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800698e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	699b      	ldr	r3, [r3, #24]
 8006996:	4929      	ldr	r1, [pc, #164]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006998:	4313      	orrs	r3, r2
 800699a:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d008      	beq.n	80069ba <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80069a8:	4b24      	ldr	r3, [pc, #144]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069aa:	685b      	ldr	r3, [r3, #4]
 80069ac:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069b4:	4921      	ldr	r1, [pc, #132]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069b6:	4313      	orrs	r3, r2
 80069b8:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d008      	beq.n	80069d8 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80069c6:	4b1d      	ldr	r3, [pc, #116]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069ca:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d2:	491a      	ldr	r1, [pc, #104]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069d4:	4313      	orrs	r3, r2
 80069d6:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d008      	beq.n	80069f6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80069e4:	4b15      	ldr	r3, [pc, #84]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069e8:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f0:	4912      	ldr	r1, [pc, #72]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d008      	beq.n	8006a14 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8006a02:	4b0e      	ldr	r3, [pc, #56]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a06:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a0e:	490b      	ldr	r1, [pc, #44]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a10:	4313      	orrs	r3, r2
 8006a12:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d008      	beq.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8006a20:	4b06      	ldr	r3, [pc, #24]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a24:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a2c:	4903      	ldr	r1, [pc, #12]	; (8006a3c <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	630b      	str	r3, [r1, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8006a32:	2300      	movs	r3, #0
}
 8006a34:	4618      	mov	r0, r3
 8006a36:	3748      	adds	r7, #72	; 0x48
 8006a38:	46bd      	mov	sp, r7
 8006a3a:	bd80      	pop	{r7, pc}
 8006a3c:	40021000 	.word	0x40021000

08006a40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b082      	sub	sp, #8
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d101      	bne.n	8006a52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a4e:	2301      	movs	r3, #1
 8006a50:	e01d      	b.n	8006a8e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a58:	b2db      	uxtb	r3, r3
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d106      	bne.n	8006a6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	2200      	movs	r2, #0
 8006a62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f7fb f906 	bl	8001c78 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2202      	movs	r2, #2
 8006a70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	3304      	adds	r3, #4
 8006a7c:	4619      	mov	r1, r3
 8006a7e:	4610      	mov	r0, r2
 8006a80:	f000 fcf0 	bl	8007464 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2201      	movs	r2, #1
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006a8c:	2300      	movs	r3, #0
}
 8006a8e:	4618      	mov	r0, r3
 8006a90:	3708      	adds	r7, #8
 8006a92:	46bd      	mov	sp, r7
 8006a94:	bd80      	pop	{r7, pc}
	...

08006a98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b085      	sub	sp, #20
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	68da      	ldr	r2, [r3, #12]
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f042 0201 	orr.w	r2, r2, #1
 8006aae:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	689a      	ldr	r2, [r3, #8]
 8006ab6:	4b0c      	ldr	r3, [pc, #48]	; (8006ae8 <HAL_TIM_Base_Start_IT+0x50>)
 8006ab8:	4013      	ands	r3, r2
 8006aba:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	2b06      	cmp	r3, #6
 8006ac0:	d00b      	beq.n	8006ada <HAL_TIM_Base_Start_IT+0x42>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ac8:	d007      	beq.n	8006ada <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	f042 0201 	orr.w	r2, r2, #1
 8006ad8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006ada:	2300      	movs	r3, #0
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr
 8006ae8:	00010007 	.word	0x00010007

08006aec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b082      	sub	sp, #8
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d101      	bne.n	8006afe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e01d      	b.n	8006b3a <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d106      	bne.n	8006b18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006b12:	6878      	ldr	r0, [r7, #4]
 8006b14:	f7fb f890 	bl	8001c38 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2202      	movs	r2, #2
 8006b1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681a      	ldr	r2, [r3, #0]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	3304      	adds	r3, #4
 8006b28:	4619      	mov	r1, r3
 8006b2a:	4610      	mov	r0, r2
 8006b2c:	f000 fc9a 	bl	8007464 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2201      	movs	r2, #1
 8006b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b38:	2300      	movs	r3, #0
}
 8006b3a:	4618      	mov	r0, r3
 8006b3c:	3708      	adds	r7, #8
 8006b3e:	46bd      	mov	sp, r7
 8006b40:	bd80      	pop	{r7, pc}
	...

08006b44 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006b44:	b580      	push	{r7, lr}
 8006b46:	b084      	sub	sp, #16
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2201      	movs	r2, #1
 8006b54:	6839      	ldr	r1, [r7, #0]
 8006b56:	4618      	mov	r0, r3
 8006b58:	f001 fa0f 	bl	8007f7a <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4a1e      	ldr	r2, [pc, #120]	; (8006bdc <HAL_TIM_PWM_Start+0x98>)
 8006b62:	4293      	cmp	r3, r2
 8006b64:	d013      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x4a>
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	4a1d      	ldr	r2, [pc, #116]	; (8006be0 <HAL_TIM_PWM_Start+0x9c>)
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d00e      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x4a>
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	4a1b      	ldr	r2, [pc, #108]	; (8006be4 <HAL_TIM_PWM_Start+0xa0>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d009      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x4a>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	4a1a      	ldr	r2, [pc, #104]	; (8006be8 <HAL_TIM_PWM_Start+0xa4>)
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d004      	beq.n	8006b8e <HAL_TIM_PWM_Start+0x4a>
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	4a18      	ldr	r2, [pc, #96]	; (8006bec <HAL_TIM_PWM_Start+0xa8>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d101      	bne.n	8006b92 <HAL_TIM_PWM_Start+0x4e>
 8006b8e:	2301      	movs	r3, #1
 8006b90:	e000      	b.n	8006b94 <HAL_TIM_PWM_Start+0x50>
 8006b92:	2300      	movs	r3, #0
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d007      	beq.n	8006ba8 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006ba6:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	689a      	ldr	r2, [r3, #8]
 8006bae:	4b10      	ldr	r3, [pc, #64]	; (8006bf0 <HAL_TIM_PWM_Start+0xac>)
 8006bb0:	4013      	ands	r3, r2
 8006bb2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	2b06      	cmp	r3, #6
 8006bb8:	d00b      	beq.n	8006bd2 <HAL_TIM_PWM_Start+0x8e>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006bc0:	d007      	beq.n	8006bd2 <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	681a      	ldr	r2, [r3, #0]
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	f042 0201 	orr.w	r2, r2, #1
 8006bd0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bd2:	2300      	movs	r3, #0
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3710      	adds	r7, #16
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}
 8006bdc:	40012c00 	.word	0x40012c00
 8006be0:	40013400 	.word	0x40013400
 8006be4:	40014000 	.word	0x40014000
 8006be8:	40014400 	.word	0x40014400
 8006bec:	40014800 	.word	0x40014800
 8006bf0:	00010007 	.word	0x00010007

08006bf4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006bf4:	b580      	push	{r7, lr}
 8006bf6:	b082      	sub	sp, #8
 8006bf8:	af00      	add	r7, sp, #0
 8006bfa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d101      	bne.n	8006c06 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8006c02:	2301      	movs	r3, #1
 8006c04:	e01d      	b.n	8006c42 <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c0c:	b2db      	uxtb	r3, r3
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d106      	bne.n	8006c20 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f815 	bl	8006c4a <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	2202      	movs	r2, #2
 8006c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681a      	ldr	r2, [r3, #0]
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	3304      	adds	r3, #4
 8006c30:	4619      	mov	r1, r3
 8006c32:	4610      	mov	r0, r2
 8006c34:	f000 fc16 	bl	8007464 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3708      	adds	r7, #8
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}

08006c4a <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8006c4a:	b480      	push	{r7}
 8006c4c:	b083      	sub	sp, #12
 8006c4e:	af00      	add	r7, sp, #0
 8006c50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006c52:	bf00      	nop
 8006c54:	370c      	adds	r7, #12
 8006c56:	46bd      	mov	sp, r7
 8006c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5c:	4770      	bx	lr
	...

08006c60 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b084      	sub	sp, #16
 8006c64:	af00      	add	r7, sp, #0
 8006c66:	6078      	str	r0, [r7, #4]
 8006c68:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8006c6a:	683b      	ldr	r3, [r7, #0]
 8006c6c:	2b0c      	cmp	r3, #12
 8006c6e:	d841      	bhi.n	8006cf4 <HAL_TIM_IC_Start_IT+0x94>
 8006c70:	a201      	add	r2, pc, #4	; (adr r2, 8006c78 <HAL_TIM_IC_Start_IT+0x18>)
 8006c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c76:	bf00      	nop
 8006c78:	08006cad 	.word	0x08006cad
 8006c7c:	08006cf5 	.word	0x08006cf5
 8006c80:	08006cf5 	.word	0x08006cf5
 8006c84:	08006cf5 	.word	0x08006cf5
 8006c88:	08006cbf 	.word	0x08006cbf
 8006c8c:	08006cf5 	.word	0x08006cf5
 8006c90:	08006cf5 	.word	0x08006cf5
 8006c94:	08006cf5 	.word	0x08006cf5
 8006c98:	08006cd1 	.word	0x08006cd1
 8006c9c:	08006cf5 	.word	0x08006cf5
 8006ca0:	08006cf5 	.word	0x08006cf5
 8006ca4:	08006cf5 	.word	0x08006cf5
 8006ca8:	08006ce3 	.word	0x08006ce3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68da      	ldr	r2, [r3, #12]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f042 0202 	orr.w	r2, r2, #2
 8006cba:	60da      	str	r2, [r3, #12]
      break;
 8006cbc:	e01b      	b.n	8006cf6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	68da      	ldr	r2, [r3, #12]
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f042 0204 	orr.w	r2, r2, #4
 8006ccc:	60da      	str	r2, [r3, #12]
      break;
 8006cce:	e012      	b.n	8006cf6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	68da      	ldr	r2, [r3, #12]
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f042 0208 	orr.w	r2, r2, #8
 8006cde:	60da      	str	r2, [r3, #12]
      break;
 8006ce0:	e009      	b.n	8006cf6 <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	68da      	ldr	r2, [r3, #12]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f042 0210 	orr.w	r2, r2, #16
 8006cf0:	60da      	str	r2, [r3, #12]
      break;
 8006cf2:	e000      	b.n	8006cf6 <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 8006cf4:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	6839      	ldr	r1, [r7, #0]
 8006cfe:	4618      	mov	r0, r3
 8006d00:	f001 f93b 	bl	8007f7a <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	689a      	ldr	r2, [r3, #8]
 8006d0a:	4b0b      	ldr	r3, [pc, #44]	; (8006d38 <HAL_TIM_IC_Start_IT+0xd8>)
 8006d0c:	4013      	ands	r3, r2
 8006d0e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2b06      	cmp	r3, #6
 8006d14:	d00b      	beq.n	8006d2e <HAL_TIM_IC_Start_IT+0xce>
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006d1c:	d007      	beq.n	8006d2e <HAL_TIM_IC_Start_IT+0xce>
  {
    __HAL_TIM_ENABLE(htim);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f042 0201 	orr.w	r2, r2, #1
 8006d2c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006d2e:	2300      	movs	r3, #0
}
 8006d30:	4618      	mov	r0, r3
 8006d32:	3710      	adds	r7, #16
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	00010007 	.word	0x00010007

08006d3c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	691b      	ldr	r3, [r3, #16]
 8006d4a:	f003 0302 	and.w	r3, r3, #2
 8006d4e:	2b02      	cmp	r3, #2
 8006d50:	d122      	bne.n	8006d98 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	68db      	ldr	r3, [r3, #12]
 8006d58:	f003 0302 	and.w	r3, r3, #2
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d11b      	bne.n	8006d98 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f06f 0202 	mvn.w	r2, #2
 8006d68:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2201      	movs	r2, #1
 8006d6e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	699b      	ldr	r3, [r3, #24]
 8006d76:	f003 0303 	and.w	r3, r3, #3
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d003      	beq.n	8006d86 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006d7e:	6878      	ldr	r0, [r7, #4]
 8006d80:	f7f9 fd30 	bl	80007e4 <HAL_TIM_IC_CaptureCallback>
 8006d84:	e005      	b.n	8006d92 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d86:	6878      	ldr	r0, [r7, #4]
 8006d88:	f000 fb4e 	bl	8007428 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d8c:	6878      	ldr	r0, [r7, #4]
 8006d8e:	f000 fb55 	bl	800743c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	691b      	ldr	r3, [r3, #16]
 8006d9e:	f003 0304 	and.w	r3, r3, #4
 8006da2:	2b04      	cmp	r3, #4
 8006da4:	d122      	bne.n	8006dec <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	68db      	ldr	r3, [r3, #12]
 8006dac:	f003 0304 	and.w	r3, r3, #4
 8006db0:	2b04      	cmp	r3, #4
 8006db2:	d11b      	bne.n	8006dec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f06f 0204 	mvn.w	r2, #4
 8006dbc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2202      	movs	r2, #2
 8006dc2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	699b      	ldr	r3, [r3, #24]
 8006dca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d003      	beq.n	8006dda <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006dd2:	6878      	ldr	r0, [r7, #4]
 8006dd4:	f7f9 fd06 	bl	80007e4 <HAL_TIM_IC_CaptureCallback>
 8006dd8:	e005      	b.n	8006de6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dda:	6878      	ldr	r0, [r7, #4]
 8006ddc:	f000 fb24 	bl	8007428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f000 fb2b 	bl	800743c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2200      	movs	r2, #0
 8006dea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	691b      	ldr	r3, [r3, #16]
 8006df2:	f003 0308 	and.w	r3, r3, #8
 8006df6:	2b08      	cmp	r3, #8
 8006df8:	d122      	bne.n	8006e40 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	f003 0308 	and.w	r3, r3, #8
 8006e04:	2b08      	cmp	r3, #8
 8006e06:	d11b      	bne.n	8006e40 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f06f 0208 	mvn.w	r2, #8
 8006e10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	2204      	movs	r2, #4
 8006e16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	69db      	ldr	r3, [r3, #28]
 8006e1e:	f003 0303 	and.w	r3, r3, #3
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d003      	beq.n	8006e2e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e26:	6878      	ldr	r0, [r7, #4]
 8006e28:	f7f9 fcdc 	bl	80007e4 <HAL_TIM_IC_CaptureCallback>
 8006e2c:	e005      	b.n	8006e3a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e2e:	6878      	ldr	r0, [r7, #4]
 8006e30:	f000 fafa 	bl	8007428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e34:	6878      	ldr	r0, [r7, #4]
 8006e36:	f000 fb01 	bl	800743c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	691b      	ldr	r3, [r3, #16]
 8006e46:	f003 0310 	and.w	r3, r3, #16
 8006e4a:	2b10      	cmp	r3, #16
 8006e4c:	d122      	bne.n	8006e94 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68db      	ldr	r3, [r3, #12]
 8006e54:	f003 0310 	and.w	r3, r3, #16
 8006e58:	2b10      	cmp	r3, #16
 8006e5a:	d11b      	bne.n	8006e94 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f06f 0210 	mvn.w	r2, #16
 8006e64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2208      	movs	r2, #8
 8006e6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	69db      	ldr	r3, [r3, #28]
 8006e72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d003      	beq.n	8006e82 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006e7a:	6878      	ldr	r0, [r7, #4]
 8006e7c:	f7f9 fcb2 	bl	80007e4 <HAL_TIM_IC_CaptureCallback>
 8006e80:	e005      	b.n	8006e8e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f000 fad0 	bl	8007428 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	f000 fad7 	bl	800743c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2200      	movs	r2, #0
 8006e92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	691b      	ldr	r3, [r3, #16]
 8006e9a:	f003 0301 	and.w	r3, r3, #1
 8006e9e:	2b01      	cmp	r3, #1
 8006ea0:	d10e      	bne.n	8006ec0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	f003 0301 	and.w	r3, r3, #1
 8006eac:	2b01      	cmp	r3, #1
 8006eae:	d107      	bne.n	8006ec0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f06f 0201 	mvn.w	r2, #1
 8006eb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006eba:	6878      	ldr	r0, [r7, #4]
 8006ebc:	f7fa fb8e 	bl	80015dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	691b      	ldr	r3, [r3, #16]
 8006ec6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eca:	2b80      	cmp	r3, #128	; 0x80
 8006ecc:	d10e      	bne.n	8006eec <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	68db      	ldr	r3, [r3, #12]
 8006ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006ed8:	2b80      	cmp	r3, #128	; 0x80
 8006eda:	d107      	bne.n	8006eec <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006ee4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006ee6:	6878      	ldr	r0, [r7, #4]
 8006ee8:	f001 f9a4 	bl	8008234 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ef6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006efa:	d10e      	bne.n	8006f1a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	68db      	ldr	r3, [r3, #12]
 8006f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f06:	2b80      	cmp	r3, #128	; 0x80
 8006f08:	d107      	bne.n	8006f1a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006f12:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f001 f997 	bl	8008248 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f24:	2b40      	cmp	r3, #64	; 0x40
 8006f26:	d10e      	bne.n	8006f46 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	68db      	ldr	r3, [r3, #12]
 8006f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f32:	2b40      	cmp	r3, #64	; 0x40
 8006f34:	d107      	bne.n	8006f46 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006f3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006f40:	6878      	ldr	r0, [r7, #4]
 8006f42:	f000 fa85 	bl	8007450 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	691b      	ldr	r3, [r3, #16]
 8006f4c:	f003 0320 	and.w	r3, r3, #32
 8006f50:	2b20      	cmp	r3, #32
 8006f52:	d10e      	bne.n	8006f72 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	68db      	ldr	r3, [r3, #12]
 8006f5a:	f003 0320 	and.w	r3, r3, #32
 8006f5e:	2b20      	cmp	r3, #32
 8006f60:	d107      	bne.n	8006f72 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f06f 0220 	mvn.w	r2, #32
 8006f6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006f6c:	6878      	ldr	r0, [r7, #4]
 8006f6e:	f001 f957 	bl	8008220 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006f72:	bf00      	nop
 8006f74:	3708      	adds	r7, #8
 8006f76:	46bd      	mov	sp, r7
 8006f78:	bd80      	pop	{r7, pc}

08006f7a <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006f7a:	b580      	push	{r7, lr}
 8006f7c:	b084      	sub	sp, #16
 8006f7e:	af00      	add	r7, sp, #0
 8006f80:	60f8      	str	r0, [r7, #12]
 8006f82:	60b9      	str	r1, [r7, #8]
 8006f84:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f8c:	2b01      	cmp	r3, #1
 8006f8e:	d101      	bne.n	8006f94 <HAL_TIM_IC_ConfigChannel+0x1a>
 8006f90:	2302      	movs	r3, #2
 8006f92:	e08a      	b.n	80070aa <HAL_TIM_IC_ConfigChannel+0x130>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2202      	movs	r2, #2
 8006fa0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d11b      	bne.n	8006fe2 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6818      	ldr	r0, [r3, #0]
 8006fae:	68bb      	ldr	r3, [r7, #8]
 8006fb0:	6819      	ldr	r1, [r3, #0]
 8006fb2:	68bb      	ldr	r3, [r7, #8]
 8006fb4:	685a      	ldr	r2, [r3, #4]
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	68db      	ldr	r3, [r3, #12]
 8006fba:	f000 fe41 	bl	8007c40 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	699a      	ldr	r2, [r3, #24]
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f022 020c 	bic.w	r2, r2, #12
 8006fcc:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	6999      	ldr	r1, [r3, #24]
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	689a      	ldr	r2, [r3, #8]
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	430a      	orrs	r2, r1
 8006fde:	619a      	str	r2, [r3, #24]
 8006fe0:	e05a      	b.n	8007098 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2b04      	cmp	r3, #4
 8006fe6:	d11c      	bne.n	8007022 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	6818      	ldr	r0, [r3, #0]
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	6819      	ldr	r1, [r3, #0]
 8006ff0:	68bb      	ldr	r3, [r7, #8]
 8006ff2:	685a      	ldr	r2, [r3, #4]
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	68db      	ldr	r3, [r3, #12]
 8006ff8:	f000 feb9 	bl	8007d6e <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	699a      	ldr	r2, [r3, #24]
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800700a:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	6999      	ldr	r1, [r3, #24]
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	021a      	lsls	r2, r3, #8
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	430a      	orrs	r2, r1
 800701e:	619a      	str	r2, [r3, #24]
 8007020:	e03a      	b.n	8007098 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b08      	cmp	r3, #8
 8007026:	d11b      	bne.n	8007060 <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	6818      	ldr	r0, [r3, #0]
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	6819      	ldr	r1, [r3, #0]
 8007030:	68bb      	ldr	r3, [r7, #8]
 8007032:	685a      	ldr	r2, [r3, #4]
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	f000 ff06 	bl	8007e48 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	69da      	ldr	r2, [r3, #28]
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	f022 020c 	bic.w	r2, r2, #12
 800704a:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	69d9      	ldr	r1, [r3, #28]
 8007052:	68bb      	ldr	r3, [r7, #8]
 8007054:	689a      	ldr	r2, [r3, #8]
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	430a      	orrs	r2, r1
 800705c:	61da      	str	r2, [r3, #28]
 800705e:	e01b      	b.n	8007098 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	6818      	ldr	r0, [r3, #0]
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	6819      	ldr	r1, [r3, #0]
 8007068:	68bb      	ldr	r3, [r7, #8]
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	68bb      	ldr	r3, [r7, #8]
 800706e:	68db      	ldr	r3, [r3, #12]
 8007070:	f000 ff26 	bl	8007ec0 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	69da      	ldr	r2, [r3, #28]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007082:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	69d9      	ldr	r1, [r3, #28]
 800708a:	68bb      	ldr	r3, [r7, #8]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	021a      	lsls	r2, r3, #8
 8007090:	68fb      	ldr	r3, [r7, #12]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	430a      	orrs	r2, r1
 8007096:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80070a8:	2300      	movs	r3, #0
}
 80070aa:	4618      	mov	r0, r3
 80070ac:	3710      	adds	r7, #16
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
	...

080070b4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80070b4:	b580      	push	{r7, lr}
 80070b6:	b084      	sub	sp, #16
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	60f8      	str	r0, [r7, #12]
 80070bc:	60b9      	str	r1, [r7, #8]
 80070be:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d101      	bne.n	80070ce <HAL_TIM_PWM_ConfigChannel+0x1a>
 80070ca:	2302      	movs	r3, #2
 80070cc:	e105      	b.n	80072da <HAL_TIM_PWM_ConfigChannel+0x226>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2201      	movs	r2, #1
 80070d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	2202      	movs	r2, #2
 80070da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	2b14      	cmp	r3, #20
 80070e2:	f200 80f0 	bhi.w	80072c6 <HAL_TIM_PWM_ConfigChannel+0x212>
 80070e6:	a201      	add	r2, pc, #4	; (adr r2, 80070ec <HAL_TIM_PWM_ConfigChannel+0x38>)
 80070e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070ec:	08007141 	.word	0x08007141
 80070f0:	080072c7 	.word	0x080072c7
 80070f4:	080072c7 	.word	0x080072c7
 80070f8:	080072c7 	.word	0x080072c7
 80070fc:	08007181 	.word	0x08007181
 8007100:	080072c7 	.word	0x080072c7
 8007104:	080072c7 	.word	0x080072c7
 8007108:	080072c7 	.word	0x080072c7
 800710c:	080071c3 	.word	0x080071c3
 8007110:	080072c7 	.word	0x080072c7
 8007114:	080072c7 	.word	0x080072c7
 8007118:	080072c7 	.word	0x080072c7
 800711c:	08007203 	.word	0x08007203
 8007120:	080072c7 	.word	0x080072c7
 8007124:	080072c7 	.word	0x080072c7
 8007128:	080072c7 	.word	0x080072c7
 800712c:	08007245 	.word	0x08007245
 8007130:	080072c7 	.word	0x080072c7
 8007134:	080072c7 	.word	0x080072c7
 8007138:	080072c7 	.word	0x080072c7
 800713c:	08007285 	.word	0x08007285
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68b9      	ldr	r1, [r7, #8]
 8007146:	4618      	mov	r0, r3
 8007148:	f000 fa1c 	bl	8007584 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	699a      	ldr	r2, [r3, #24]
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f042 0208 	orr.w	r2, r2, #8
 800715a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	699a      	ldr	r2, [r3, #24]
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f022 0204 	bic.w	r2, r2, #4
 800716a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	6999      	ldr	r1, [r3, #24]
 8007172:	68bb      	ldr	r3, [r7, #8]
 8007174:	691a      	ldr	r2, [r3, #16]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	430a      	orrs	r2, r1
 800717c:	619a      	str	r2, [r3, #24]
      break;
 800717e:	e0a3      	b.n	80072c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007180:	68fb      	ldr	r3, [r7, #12]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68b9      	ldr	r1, [r7, #8]
 8007186:	4618      	mov	r0, r3
 8007188:	f000 fa8c 	bl	80076a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	699a      	ldr	r2, [r3, #24]
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800719a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	699a      	ldr	r2, [r3, #24]
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	6999      	ldr	r1, [r3, #24]
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	691b      	ldr	r3, [r3, #16]
 80071b6:	021a      	lsls	r2, r3, #8
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	430a      	orrs	r2, r1
 80071be:	619a      	str	r2, [r3, #24]
      break;
 80071c0:	e082      	b.n	80072c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	68b9      	ldr	r1, [r7, #8]
 80071c8:	4618      	mov	r0, r3
 80071ca:	f000 faf5 	bl	80077b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	69da      	ldr	r2, [r3, #28]
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f042 0208 	orr.w	r2, r2, #8
 80071dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	69da      	ldr	r2, [r3, #28]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f022 0204 	bic.w	r2, r2, #4
 80071ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	69d9      	ldr	r1, [r3, #28]
 80071f4:	68bb      	ldr	r3, [r7, #8]
 80071f6:	691a      	ldr	r2, [r3, #16]
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	430a      	orrs	r2, r1
 80071fe:	61da      	str	r2, [r3, #28]
      break;
 8007200:	e062      	b.n	80072c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	68b9      	ldr	r1, [r7, #8]
 8007208:	4618      	mov	r0, r3
 800720a:	f000 fb5d 	bl	80078c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	69da      	ldr	r2, [r3, #28]
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800721c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	69da      	ldr	r2, [r3, #28]
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800722c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	69d9      	ldr	r1, [r3, #28]
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	691b      	ldr	r3, [r3, #16]
 8007238:	021a      	lsls	r2, r3, #8
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	430a      	orrs	r2, r1
 8007240:	61da      	str	r2, [r3, #28]
      break;
 8007242:	e041      	b.n	80072c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	68b9      	ldr	r1, [r7, #8]
 800724a:	4618      	mov	r0, r3
 800724c:	f000 fba6 	bl	800799c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	f042 0208 	orr.w	r2, r2, #8
 800725e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	f022 0204 	bic.w	r2, r2, #4
 800726e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007276:	68bb      	ldr	r3, [r7, #8]
 8007278:	691a      	ldr	r2, [r3, #16]
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	430a      	orrs	r2, r1
 8007280:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007282:	e021      	b.n	80072c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	68b9      	ldr	r1, [r7, #8]
 800728a:	4618      	mov	r0, r3
 800728c:	f000 fbea 	bl	8007a64 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800729e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	681b      	ldr	r3, [r3, #0]
 80072a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80072ae:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	691b      	ldr	r3, [r3, #16]
 80072ba:	021a      	lsls	r2, r3, #8
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	430a      	orrs	r2, r1
 80072c2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80072c4:	e000      	b.n	80072c8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 80072c6:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	2200      	movs	r2, #0
 80072d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072d8:	2300      	movs	r3, #0
}
 80072da:	4618      	mov	r0, r3
 80072dc:	3710      	adds	r7, #16
 80072de:	46bd      	mov	sp, r7
 80072e0:	bd80      	pop	{r7, pc}
 80072e2:	bf00      	nop

080072e4 <HAL_TIM_ConfigTI1Input>:
  *            @arg TIM_TI1SELECTION_XORCOMBINATION: The TIMx_CH1, CH2 and CH3
  *            pins are connected to the TI1 input (XOR combination)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigTI1Input(TIM_HandleTypeDef *htim, uint32_t TI1_Selection)
{
 80072e4:	b480      	push	{r7}
 80072e6:	b085      	sub	sp, #20
 80072e8:	af00      	add	r7, sp, #0
 80072ea:	6078      	str	r0, [r7, #4]
 80072ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_XOR_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TI1SELECTION(TI1_Selection));

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	60fb      	str	r3, [r7, #12]

  /* Reset the TI1 selection */
  tmpcr2 &= ~TIM_CR2_TI1S;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80072fc:	60fb      	str	r3, [r7, #12]

  /* Set the TI1 selection */
  tmpcr2 |= TI1_Selection;
 80072fe:	68fa      	ldr	r2, [r7, #12]
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	4313      	orrs	r3, r2
 8007304:	60fb      	str	r3, [r7, #12]

  /* Write to TIMxCR2 */
  htim->Instance->CR2 = tmpcr2;
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	68fa      	ldr	r2, [r7, #12]
 800730c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800730e:	2300      	movs	r3, #0
}
 8007310:	4618      	mov	r0, r3
 8007312:	3714      	adds	r7, #20
 8007314:	46bd      	mov	sp, r7
 8007316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731a:	4770      	bx	lr

0800731c <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	b082      	sub	sp, #8
 8007320:	af00      	add	r7, sp, #0
 8007322:	6078      	str	r0, [r7, #4]
 8007324:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800732c:	2b01      	cmp	r3, #1
 800732e:	d101      	bne.n	8007334 <HAL_TIM_SlaveConfigSynchro+0x18>
 8007330:	2302      	movs	r3, #2
 8007332:	e031      	b.n	8007398 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	2201      	movs	r2, #1
 8007338:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2202      	movs	r2, #2
 8007340:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8007344:	6839      	ldr	r1, [r7, #0]
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f000 fbf2 	bl	8007b30 <TIM_SlaveTimer_SetConfig>
 800734c:	4603      	mov	r3, r0
 800734e:	2b00      	cmp	r3, #0
 8007350:	d009      	beq.n	8007366 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2201      	movs	r2, #1
 8007356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2200      	movs	r2, #0
 800735e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8007362:	2301      	movs	r3, #1
 8007364:	e018      	b.n	8007398 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	68da      	ldr	r2, [r3, #12]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007374:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	68da      	ldr	r2, [r3, #12]
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007384:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2201      	movs	r2, #1
 800738a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2200      	movs	r2, #0
 8007392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007396:	2300      	movs	r3, #0
}
 8007398:	4618      	mov	r0, r3
 800739a:	3708      	adds	r7, #8
 800739c:	46bd      	mov	sp, r7
 800739e:	bd80      	pop	{r7, pc}

080073a0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	6078      	str	r0, [r7, #4]
 80073a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 80073aa:	2300      	movs	r3, #0
 80073ac:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 80073ae:	683b      	ldr	r3, [r7, #0]
 80073b0:	2b0c      	cmp	r3, #12
 80073b2:	d831      	bhi.n	8007418 <HAL_TIM_ReadCapturedValue+0x78>
 80073b4:	a201      	add	r2, pc, #4	; (adr r2, 80073bc <HAL_TIM_ReadCapturedValue+0x1c>)
 80073b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ba:	bf00      	nop
 80073bc:	080073f1 	.word	0x080073f1
 80073c0:	08007419 	.word	0x08007419
 80073c4:	08007419 	.word	0x08007419
 80073c8:	08007419 	.word	0x08007419
 80073cc:	080073fb 	.word	0x080073fb
 80073d0:	08007419 	.word	0x08007419
 80073d4:	08007419 	.word	0x08007419
 80073d8:	08007419 	.word	0x08007419
 80073dc:	08007405 	.word	0x08007405
 80073e0:	08007419 	.word	0x08007419
 80073e4:	08007419 	.word	0x08007419
 80073e8:	08007419 	.word	0x08007419
 80073ec:	0800740f 	.word	0x0800740f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073f6:	60fb      	str	r3, [r7, #12]

      break;
 80073f8:	e00f      	b.n	800741a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007400:	60fb      	str	r3, [r7, #12]

      break;
 8007402:	e00a      	b.n	800741a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800740a:	60fb      	str	r3, [r7, #12]

      break;
 800740c:	e005      	b.n	800741a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007414:	60fb      	str	r3, [r7, #12]

      break;
 8007416:	e000      	b.n	800741a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007418:	bf00      	nop
  }

  return tmpreg;
 800741a:	68fb      	ldr	r3, [r7, #12]
}
 800741c:	4618      	mov	r0, r3
 800741e:	3714      	adds	r7, #20
 8007420:	46bd      	mov	sp, r7
 8007422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007426:	4770      	bx	lr

08007428 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007428:	b480      	push	{r7}
 800742a:	b083      	sub	sp, #12
 800742c:	af00      	add	r7, sp, #0
 800742e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007430:	bf00      	nop
 8007432:	370c      	adds	r7, #12
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800743c:	b480      	push	{r7}
 800743e:	b083      	sub	sp, #12
 8007440:	af00      	add	r7, sp, #0
 8007442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007444:	bf00      	nop
 8007446:	370c      	adds	r7, #12
 8007448:	46bd      	mov	sp, r7
 800744a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800744e:	4770      	bx	lr

08007450 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007450:	b480      	push	{r7}
 8007452:	b083      	sub	sp, #12
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007458:	bf00      	nop
 800745a:	370c      	adds	r7, #12
 800745c:	46bd      	mov	sp, r7
 800745e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007462:	4770      	bx	lr

08007464 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
 800746c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	4a3c      	ldr	r2, [pc, #240]	; (8007568 <TIM_Base_SetConfig+0x104>)
 8007478:	4293      	cmp	r3, r2
 800747a:	d00f      	beq.n	800749c <TIM_Base_SetConfig+0x38>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007482:	d00b      	beq.n	800749c <TIM_Base_SetConfig+0x38>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	4a39      	ldr	r2, [pc, #228]	; (800756c <TIM_Base_SetConfig+0x108>)
 8007488:	4293      	cmp	r3, r2
 800748a:	d007      	beq.n	800749c <TIM_Base_SetConfig+0x38>
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	4a38      	ldr	r2, [pc, #224]	; (8007570 <TIM_Base_SetConfig+0x10c>)
 8007490:	4293      	cmp	r3, r2
 8007492:	d003      	beq.n	800749c <TIM_Base_SetConfig+0x38>
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	4a37      	ldr	r2, [pc, #220]	; (8007574 <TIM_Base_SetConfig+0x110>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d108      	bne.n	80074ae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	685b      	ldr	r3, [r3, #4]
 80074a8:	68fa      	ldr	r2, [r7, #12]
 80074aa:	4313      	orrs	r3, r2
 80074ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	4a2d      	ldr	r2, [pc, #180]	; (8007568 <TIM_Base_SetConfig+0x104>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d01b      	beq.n	80074ee <TIM_Base_SetConfig+0x8a>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80074bc:	d017      	beq.n	80074ee <TIM_Base_SetConfig+0x8a>
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	4a2a      	ldr	r2, [pc, #168]	; (800756c <TIM_Base_SetConfig+0x108>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d013      	beq.n	80074ee <TIM_Base_SetConfig+0x8a>
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	4a29      	ldr	r2, [pc, #164]	; (8007570 <TIM_Base_SetConfig+0x10c>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d00f      	beq.n	80074ee <TIM_Base_SetConfig+0x8a>
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	4a28      	ldr	r2, [pc, #160]	; (8007574 <TIM_Base_SetConfig+0x110>)
 80074d2:	4293      	cmp	r3, r2
 80074d4:	d00b      	beq.n	80074ee <TIM_Base_SetConfig+0x8a>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	4a27      	ldr	r2, [pc, #156]	; (8007578 <TIM_Base_SetConfig+0x114>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d007      	beq.n	80074ee <TIM_Base_SetConfig+0x8a>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	4a26      	ldr	r2, [pc, #152]	; (800757c <TIM_Base_SetConfig+0x118>)
 80074e2:	4293      	cmp	r3, r2
 80074e4:	d003      	beq.n	80074ee <TIM_Base_SetConfig+0x8a>
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	4a25      	ldr	r2, [pc, #148]	; (8007580 <TIM_Base_SetConfig+0x11c>)
 80074ea:	4293      	cmp	r3, r2
 80074ec:	d108      	bne.n	8007500 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80074f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80074f6:	683b      	ldr	r3, [r7, #0]
 80074f8:	68db      	ldr	r3, [r3, #12]
 80074fa:	68fa      	ldr	r2, [r7, #12]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007506:	683b      	ldr	r3, [r7, #0]
 8007508:	695b      	ldr	r3, [r3, #20]
 800750a:	4313      	orrs	r3, r2
 800750c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	68fa      	ldr	r2, [r7, #12]
 8007512:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007514:	683b      	ldr	r3, [r7, #0]
 8007516:	689a      	ldr	r2, [r3, #8]
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800751c:	683b      	ldr	r3, [r7, #0]
 800751e:	681a      	ldr	r2, [r3, #0]
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	4a10      	ldr	r2, [pc, #64]	; (8007568 <TIM_Base_SetConfig+0x104>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d00f      	beq.n	800754c <TIM_Base_SetConfig+0xe8>
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a11      	ldr	r2, [pc, #68]	; (8007574 <TIM_Base_SetConfig+0x110>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d00b      	beq.n	800754c <TIM_Base_SetConfig+0xe8>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a10      	ldr	r2, [pc, #64]	; (8007578 <TIM_Base_SetConfig+0x114>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d007      	beq.n	800754c <TIM_Base_SetConfig+0xe8>
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	4a0f      	ldr	r2, [pc, #60]	; (800757c <TIM_Base_SetConfig+0x118>)
 8007540:	4293      	cmp	r3, r2
 8007542:	d003      	beq.n	800754c <TIM_Base_SetConfig+0xe8>
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	4a0e      	ldr	r2, [pc, #56]	; (8007580 <TIM_Base_SetConfig+0x11c>)
 8007548:	4293      	cmp	r3, r2
 800754a:	d103      	bne.n	8007554 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	691a      	ldr	r2, [r3, #16]
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2201      	movs	r2, #1
 8007558:	615a      	str	r2, [r3, #20]
}
 800755a:	bf00      	nop
 800755c:	3714      	adds	r7, #20
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	40012c00 	.word	0x40012c00
 800756c:	40000400 	.word	0x40000400
 8007570:	40000800 	.word	0x40000800
 8007574:	40013400 	.word	0x40013400
 8007578:	40014000 	.word	0x40014000
 800757c:	40014400 	.word	0x40014400
 8007580:	40014800 	.word	0x40014800

08007584 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007584:	b480      	push	{r7}
 8007586:	b087      	sub	sp, #28
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
 800758c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	6a1b      	ldr	r3, [r3, #32]
 8007592:	f023 0201 	bic.w	r2, r3, #1
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6a1b      	ldr	r3, [r3, #32]
 800759e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	685b      	ldr	r3, [r3, #4]
 80075a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	699b      	ldr	r3, [r3, #24]
 80075aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80075b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80075b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f023 0303 	bic.w	r3, r3, #3
 80075be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075c0:	683b      	ldr	r3, [r7, #0]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	4313      	orrs	r3, r2
 80075c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80075ca:	697b      	ldr	r3, [r7, #20]
 80075cc:	f023 0302 	bic.w	r3, r3, #2
 80075d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	689b      	ldr	r3, [r3, #8]
 80075d6:	697a      	ldr	r2, [r7, #20]
 80075d8:	4313      	orrs	r3, r2
 80075da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	4a2c      	ldr	r2, [pc, #176]	; (8007690 <TIM_OC1_SetConfig+0x10c>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d00f      	beq.n	8007604 <TIM_OC1_SetConfig+0x80>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a2b      	ldr	r2, [pc, #172]	; (8007694 <TIM_OC1_SetConfig+0x110>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d00b      	beq.n	8007604 <TIM_OC1_SetConfig+0x80>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	4a2a      	ldr	r2, [pc, #168]	; (8007698 <TIM_OC1_SetConfig+0x114>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	d007      	beq.n	8007604 <TIM_OC1_SetConfig+0x80>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	4a29      	ldr	r2, [pc, #164]	; (800769c <TIM_OC1_SetConfig+0x118>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d003      	beq.n	8007604 <TIM_OC1_SetConfig+0x80>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	4a28      	ldr	r2, [pc, #160]	; (80076a0 <TIM_OC1_SetConfig+0x11c>)
 8007600:	4293      	cmp	r3, r2
 8007602:	d10c      	bne.n	800761e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007604:	697b      	ldr	r3, [r7, #20]
 8007606:	f023 0308 	bic.w	r3, r3, #8
 800760a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800760c:	683b      	ldr	r3, [r7, #0]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	697a      	ldr	r2, [r7, #20]
 8007612:	4313      	orrs	r3, r2
 8007614:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007616:	697b      	ldr	r3, [r7, #20]
 8007618:	f023 0304 	bic.w	r3, r3, #4
 800761c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a1b      	ldr	r2, [pc, #108]	; (8007690 <TIM_OC1_SetConfig+0x10c>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d00f      	beq.n	8007646 <TIM_OC1_SetConfig+0xc2>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	4a1a      	ldr	r2, [pc, #104]	; (8007694 <TIM_OC1_SetConfig+0x110>)
 800762a:	4293      	cmp	r3, r2
 800762c:	d00b      	beq.n	8007646 <TIM_OC1_SetConfig+0xc2>
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	4a19      	ldr	r2, [pc, #100]	; (8007698 <TIM_OC1_SetConfig+0x114>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d007      	beq.n	8007646 <TIM_OC1_SetConfig+0xc2>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	4a18      	ldr	r2, [pc, #96]	; (800769c <TIM_OC1_SetConfig+0x118>)
 800763a:	4293      	cmp	r3, r2
 800763c:	d003      	beq.n	8007646 <TIM_OC1_SetConfig+0xc2>
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	4a17      	ldr	r2, [pc, #92]	; (80076a0 <TIM_OC1_SetConfig+0x11c>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d111      	bne.n	800766a <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007646:	693b      	ldr	r3, [r7, #16]
 8007648:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800764c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800764e:	693b      	ldr	r3, [r7, #16]
 8007650:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007654:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007656:	683b      	ldr	r3, [r7, #0]
 8007658:	695b      	ldr	r3, [r3, #20]
 800765a:	693a      	ldr	r2, [r7, #16]
 800765c:	4313      	orrs	r3, r2
 800765e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007660:	683b      	ldr	r3, [r7, #0]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	693a      	ldr	r2, [r7, #16]
 8007666:	4313      	orrs	r3, r2
 8007668:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	693a      	ldr	r2, [r7, #16]
 800766e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007676:	683b      	ldr	r3, [r7, #0]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	697a      	ldr	r2, [r7, #20]
 8007682:	621a      	str	r2, [r3, #32]
}
 8007684:	bf00      	nop
 8007686:	371c      	adds	r7, #28
 8007688:	46bd      	mov	sp, r7
 800768a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768e:	4770      	bx	lr
 8007690:	40012c00 	.word	0x40012c00
 8007694:	40013400 	.word	0x40013400
 8007698:	40014000 	.word	0x40014000
 800769c:	40014400 	.word	0x40014400
 80076a0:	40014800 	.word	0x40014800

080076a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b087      	sub	sp, #28
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	6a1b      	ldr	r3, [r3, #32]
 80076b2:	f023 0210 	bic.w	r2, r3, #16
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6a1b      	ldr	r3, [r3, #32]
 80076be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	685b      	ldr	r3, [r3, #4]
 80076c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	699b      	ldr	r3, [r3, #24]
 80076ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076d2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80076d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076e0:	683b      	ldr	r3, [r7, #0]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	021b      	lsls	r3, r3, #8
 80076e6:	68fa      	ldr	r2, [r7, #12]
 80076e8:	4313      	orrs	r3, r2
 80076ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80076ec:	697b      	ldr	r3, [r7, #20]
 80076ee:	f023 0320 	bic.w	r3, r3, #32
 80076f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80076f4:	683b      	ldr	r3, [r7, #0]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	011b      	lsls	r3, r3, #4
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	4313      	orrs	r3, r2
 80076fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	4a28      	ldr	r2, [pc, #160]	; (80077a4 <TIM_OC2_SetConfig+0x100>)
 8007704:	4293      	cmp	r3, r2
 8007706:	d003      	beq.n	8007710 <TIM_OC2_SetConfig+0x6c>
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	4a27      	ldr	r2, [pc, #156]	; (80077a8 <TIM_OC2_SetConfig+0x104>)
 800770c:	4293      	cmp	r3, r2
 800770e:	d10d      	bne.n	800772c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007710:	697b      	ldr	r3, [r7, #20]
 8007712:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007716:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	68db      	ldr	r3, [r3, #12]
 800771c:	011b      	lsls	r3, r3, #4
 800771e:	697a      	ldr	r2, [r7, #20]
 8007720:	4313      	orrs	r3, r2
 8007722:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007724:	697b      	ldr	r3, [r7, #20]
 8007726:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800772a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	4a1d      	ldr	r2, [pc, #116]	; (80077a4 <TIM_OC2_SetConfig+0x100>)
 8007730:	4293      	cmp	r3, r2
 8007732:	d00f      	beq.n	8007754 <TIM_OC2_SetConfig+0xb0>
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	4a1c      	ldr	r2, [pc, #112]	; (80077a8 <TIM_OC2_SetConfig+0x104>)
 8007738:	4293      	cmp	r3, r2
 800773a:	d00b      	beq.n	8007754 <TIM_OC2_SetConfig+0xb0>
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a1b      	ldr	r2, [pc, #108]	; (80077ac <TIM_OC2_SetConfig+0x108>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d007      	beq.n	8007754 <TIM_OC2_SetConfig+0xb0>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	4a1a      	ldr	r2, [pc, #104]	; (80077b0 <TIM_OC2_SetConfig+0x10c>)
 8007748:	4293      	cmp	r3, r2
 800774a:	d003      	beq.n	8007754 <TIM_OC2_SetConfig+0xb0>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a19      	ldr	r2, [pc, #100]	; (80077b4 <TIM_OC2_SetConfig+0x110>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d113      	bne.n	800777c <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800775a:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800775c:	693b      	ldr	r3, [r7, #16]
 800775e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007762:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007764:	683b      	ldr	r3, [r7, #0]
 8007766:	695b      	ldr	r3, [r3, #20]
 8007768:	009b      	lsls	r3, r3, #2
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	4313      	orrs	r3, r2
 800776e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	699b      	ldr	r3, [r3, #24]
 8007774:	009b      	lsls	r3, r3, #2
 8007776:	693a      	ldr	r2, [r7, #16]
 8007778:	4313      	orrs	r3, r2
 800777a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	693a      	ldr	r2, [r7, #16]
 8007780:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007788:	683b      	ldr	r3, [r7, #0]
 800778a:	685a      	ldr	r2, [r3, #4]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	697a      	ldr	r2, [r7, #20]
 8007794:	621a      	str	r2, [r3, #32]
}
 8007796:	bf00      	nop
 8007798:	371c      	adds	r7, #28
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr
 80077a2:	bf00      	nop
 80077a4:	40012c00 	.word	0x40012c00
 80077a8:	40013400 	.word	0x40013400
 80077ac:	40014000 	.word	0x40014000
 80077b0:	40014400 	.word	0x40014400
 80077b4:	40014800 	.word	0x40014800

080077b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b087      	sub	sp, #28
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	6a1b      	ldr	r3, [r3, #32]
 80077c6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6a1b      	ldr	r3, [r3, #32]
 80077d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	69db      	ldr	r3, [r3, #28]
 80077de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80077e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80077ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	f023 0303 	bic.w	r3, r3, #3
 80077f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	68fa      	ldr	r2, [r7, #12]
 80077fa:	4313      	orrs	r3, r2
 80077fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80077fe:	697b      	ldr	r3, [r7, #20]
 8007800:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007804:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007806:	683b      	ldr	r3, [r7, #0]
 8007808:	689b      	ldr	r3, [r3, #8]
 800780a:	021b      	lsls	r3, r3, #8
 800780c:	697a      	ldr	r2, [r7, #20]
 800780e:	4313      	orrs	r3, r2
 8007810:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	4a27      	ldr	r2, [pc, #156]	; (80078b4 <TIM_OC3_SetConfig+0xfc>)
 8007816:	4293      	cmp	r3, r2
 8007818:	d003      	beq.n	8007822 <TIM_OC3_SetConfig+0x6a>
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	4a26      	ldr	r2, [pc, #152]	; (80078b8 <TIM_OC3_SetConfig+0x100>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d10d      	bne.n	800783e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007822:	697b      	ldr	r3, [r7, #20]
 8007824:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007828:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	68db      	ldr	r3, [r3, #12]
 800782e:	021b      	lsls	r3, r3, #8
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	4313      	orrs	r3, r2
 8007834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800783c:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	4a1c      	ldr	r2, [pc, #112]	; (80078b4 <TIM_OC3_SetConfig+0xfc>)
 8007842:	4293      	cmp	r3, r2
 8007844:	d00f      	beq.n	8007866 <TIM_OC3_SetConfig+0xae>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	4a1b      	ldr	r2, [pc, #108]	; (80078b8 <TIM_OC3_SetConfig+0x100>)
 800784a:	4293      	cmp	r3, r2
 800784c:	d00b      	beq.n	8007866 <TIM_OC3_SetConfig+0xae>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	4a1a      	ldr	r2, [pc, #104]	; (80078bc <TIM_OC3_SetConfig+0x104>)
 8007852:	4293      	cmp	r3, r2
 8007854:	d007      	beq.n	8007866 <TIM_OC3_SetConfig+0xae>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a19      	ldr	r2, [pc, #100]	; (80078c0 <TIM_OC3_SetConfig+0x108>)
 800785a:	4293      	cmp	r3, r2
 800785c:	d003      	beq.n	8007866 <TIM_OC3_SetConfig+0xae>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	4a18      	ldr	r2, [pc, #96]	; (80078c4 <TIM_OC3_SetConfig+0x10c>)
 8007862:	4293      	cmp	r3, r2
 8007864:	d113      	bne.n	800788e <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800786c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800786e:	693b      	ldr	r3, [r7, #16]
 8007870:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007874:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	695b      	ldr	r3, [r3, #20]
 800787a:	011b      	lsls	r3, r3, #4
 800787c:	693a      	ldr	r2, [r7, #16]
 800787e:	4313      	orrs	r3, r2
 8007880:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007882:	683b      	ldr	r3, [r7, #0]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	011b      	lsls	r3, r3, #4
 8007888:	693a      	ldr	r2, [r7, #16]
 800788a:	4313      	orrs	r3, r2
 800788c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	693a      	ldr	r2, [r7, #16]
 8007892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	68fa      	ldr	r2, [r7, #12]
 8007898:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	697a      	ldr	r2, [r7, #20]
 80078a6:	621a      	str	r2, [r3, #32]
}
 80078a8:	bf00      	nop
 80078aa:	371c      	adds	r7, #28
 80078ac:	46bd      	mov	sp, r7
 80078ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b2:	4770      	bx	lr
 80078b4:	40012c00 	.word	0x40012c00
 80078b8:	40013400 	.word	0x40013400
 80078bc:	40014000 	.word	0x40014000
 80078c0:	40014400 	.word	0x40014400
 80078c4:	40014800 	.word	0x40014800

080078c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078c8:	b480      	push	{r7}
 80078ca:	b087      	sub	sp, #28
 80078cc:	af00      	add	r7, sp, #0
 80078ce:	6078      	str	r0, [r7, #4]
 80078d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a1b      	ldr	r3, [r3, #32]
 80078d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	6a1b      	ldr	r3, [r3, #32]
 80078e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	69db      	ldr	r3, [r3, #28]
 80078ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80078f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80078fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007902:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	021b      	lsls	r3, r3, #8
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	4313      	orrs	r3, r2
 800790e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007916:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007918:	683b      	ldr	r3, [r7, #0]
 800791a:	689b      	ldr	r3, [r3, #8]
 800791c:	031b      	lsls	r3, r3, #12
 800791e:	693a      	ldr	r2, [r7, #16]
 8007920:	4313      	orrs	r3, r2
 8007922:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a18      	ldr	r2, [pc, #96]	; (8007988 <TIM_OC4_SetConfig+0xc0>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d00f      	beq.n	800794c <TIM_OC4_SetConfig+0x84>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4a17      	ldr	r2, [pc, #92]	; (800798c <TIM_OC4_SetConfig+0xc4>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d00b      	beq.n	800794c <TIM_OC4_SetConfig+0x84>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	4a16      	ldr	r2, [pc, #88]	; (8007990 <TIM_OC4_SetConfig+0xc8>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d007      	beq.n	800794c <TIM_OC4_SetConfig+0x84>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a15      	ldr	r2, [pc, #84]	; (8007994 <TIM_OC4_SetConfig+0xcc>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d003      	beq.n	800794c <TIM_OC4_SetConfig+0x84>
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	4a14      	ldr	r2, [pc, #80]	; (8007998 <TIM_OC4_SetConfig+0xd0>)
 8007948:	4293      	cmp	r3, r2
 800794a:	d109      	bne.n	8007960 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007952:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	695b      	ldr	r3, [r3, #20]
 8007958:	019b      	lsls	r3, r3, #6
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	4313      	orrs	r3, r2
 800795e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	697a      	ldr	r2, [r7, #20]
 8007964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	68fa      	ldr	r2, [r7, #12]
 800796a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	685a      	ldr	r2, [r3, #4]
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	693a      	ldr	r2, [r7, #16]
 8007978:	621a      	str	r2, [r3, #32]
}
 800797a:	bf00      	nop
 800797c:	371c      	adds	r7, #28
 800797e:	46bd      	mov	sp, r7
 8007980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	40012c00 	.word	0x40012c00
 800798c:	40013400 	.word	0x40013400
 8007990:	40014000 	.word	0x40014000
 8007994:	40014400 	.word	0x40014400
 8007998:	40014800 	.word	0x40014800

0800799c <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 800799c:	b480      	push	{r7}
 800799e:	b087      	sub	sp, #28
 80079a0:	af00      	add	r7, sp, #0
 80079a2:	6078      	str	r0, [r7, #4]
 80079a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6a1b      	ldr	r3, [r3, #32]
 80079aa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6a1b      	ldr	r3, [r3, #32]
 80079b6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	685b      	ldr	r3, [r3, #4]
 80079bc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80079c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80079ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079ce:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079d0:	683b      	ldr	r3, [r7, #0]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68fa      	ldr	r2, [r7, #12]
 80079d6:	4313      	orrs	r3, r2
 80079d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80079e0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	689b      	ldr	r3, [r3, #8]
 80079e6:	041b      	lsls	r3, r3, #16
 80079e8:	693a      	ldr	r2, [r7, #16]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	4a17      	ldr	r2, [pc, #92]	; (8007a50 <TIM_OC5_SetConfig+0xb4>)
 80079f2:	4293      	cmp	r3, r2
 80079f4:	d00f      	beq.n	8007a16 <TIM_OC5_SetConfig+0x7a>
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a16      	ldr	r2, [pc, #88]	; (8007a54 <TIM_OC5_SetConfig+0xb8>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d00b      	beq.n	8007a16 <TIM_OC5_SetConfig+0x7a>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a15      	ldr	r2, [pc, #84]	; (8007a58 <TIM_OC5_SetConfig+0xbc>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d007      	beq.n	8007a16 <TIM_OC5_SetConfig+0x7a>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a14      	ldr	r2, [pc, #80]	; (8007a5c <TIM_OC5_SetConfig+0xc0>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d003      	beq.n	8007a16 <TIM_OC5_SetConfig+0x7a>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a13      	ldr	r2, [pc, #76]	; (8007a60 <TIM_OC5_SetConfig+0xc4>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d109      	bne.n	8007a2a <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007a16:	697b      	ldr	r3, [r7, #20]
 8007a18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a1c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	695b      	ldr	r3, [r3, #20]
 8007a22:	021b      	lsls	r3, r3, #8
 8007a24:	697a      	ldr	r2, [r7, #20]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	697a      	ldr	r2, [r7, #20]
 8007a2e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	685a      	ldr	r2, [r3, #4]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	693a      	ldr	r2, [r7, #16]
 8007a42:	621a      	str	r2, [r3, #32]
}
 8007a44:	bf00      	nop
 8007a46:	371c      	adds	r7, #28
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr
 8007a50:	40012c00 	.word	0x40012c00
 8007a54:	40013400 	.word	0x40013400
 8007a58:	40014000 	.word	0x40014000
 8007a5c:	40014400 	.word	0x40014400
 8007a60:	40014800 	.word	0x40014800

08007a64 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007a64:	b480      	push	{r7}
 8007a66:	b087      	sub	sp, #28
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	6a1b      	ldr	r3, [r3, #32]
 8007a72:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	6a1b      	ldr	r3, [r3, #32]
 8007a7e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	685b      	ldr	r3, [r3, #4]
 8007a84:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007a92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007a96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	021b      	lsls	r3, r3, #8
 8007a9e:	68fa      	ldr	r2, [r7, #12]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007aa4:	693b      	ldr	r3, [r7, #16]
 8007aa6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007aaa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	689b      	ldr	r3, [r3, #8]
 8007ab0:	051b      	lsls	r3, r3, #20
 8007ab2:	693a      	ldr	r2, [r7, #16]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	4a18      	ldr	r2, [pc, #96]	; (8007b1c <TIM_OC6_SetConfig+0xb8>)
 8007abc:	4293      	cmp	r3, r2
 8007abe:	d00f      	beq.n	8007ae0 <TIM_OC6_SetConfig+0x7c>
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	4a17      	ldr	r2, [pc, #92]	; (8007b20 <TIM_OC6_SetConfig+0xbc>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d00b      	beq.n	8007ae0 <TIM_OC6_SetConfig+0x7c>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	4a16      	ldr	r2, [pc, #88]	; (8007b24 <TIM_OC6_SetConfig+0xc0>)
 8007acc:	4293      	cmp	r3, r2
 8007ace:	d007      	beq.n	8007ae0 <TIM_OC6_SetConfig+0x7c>
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	4a15      	ldr	r2, [pc, #84]	; (8007b28 <TIM_OC6_SetConfig+0xc4>)
 8007ad4:	4293      	cmp	r3, r2
 8007ad6:	d003      	beq.n	8007ae0 <TIM_OC6_SetConfig+0x7c>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4a14      	ldr	r2, [pc, #80]	; (8007b2c <TIM_OC6_SetConfig+0xc8>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d109      	bne.n	8007af4 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007ae0:	697b      	ldr	r3, [r7, #20]
 8007ae2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ae6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	695b      	ldr	r3, [r3, #20]
 8007aec:	029b      	lsls	r3, r3, #10
 8007aee:	697a      	ldr	r2, [r7, #20]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	697a      	ldr	r2, [r7, #20]
 8007af8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	685a      	ldr	r2, [r3, #4]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	693a      	ldr	r2, [r7, #16]
 8007b0c:	621a      	str	r2, [r3, #32]
}
 8007b0e:	bf00      	nop
 8007b10:	371c      	adds	r7, #28
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	40012c00 	.word	0x40012c00
 8007b20:	40013400 	.word	0x40013400
 8007b24:	40014000 	.word	0x40014000
 8007b28:	40014400 	.word	0x40014400
 8007b2c:	40014800 	.word	0x40014800

08007b30 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
 8007b38:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b42:	697b      	ldr	r3, [r7, #20]
 8007b44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b48:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	697a      	ldr	r2, [r7, #20]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007b5a:	f023 0307 	bic.w	r3, r3, #7
 8007b5e:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	697a      	ldr	r2, [r7, #20]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	681b      	ldr	r3, [r3, #0]
 8007b6e:	697a      	ldr	r2, [r7, #20]
 8007b70:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	685b      	ldr	r3, [r3, #4]
 8007b76:	2b30      	cmp	r3, #48	; 0x30
 8007b78:	d05c      	beq.n	8007c34 <TIM_SlaveTimer_SetConfig+0x104>
 8007b7a:	2b30      	cmp	r3, #48	; 0x30
 8007b7c:	d806      	bhi.n	8007b8c <TIM_SlaveTimer_SetConfig+0x5c>
 8007b7e:	2b10      	cmp	r3, #16
 8007b80:	d058      	beq.n	8007c34 <TIM_SlaveTimer_SetConfig+0x104>
 8007b82:	2b20      	cmp	r3, #32
 8007b84:	d056      	beq.n	8007c34 <TIM_SlaveTimer_SetConfig+0x104>
 8007b86:	2b00      	cmp	r3, #0
 8007b88:	d054      	beq.n	8007c34 <TIM_SlaveTimer_SetConfig+0x104>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 8007b8a:	e054      	b.n	8007c36 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 8007b8c:	2b50      	cmp	r3, #80	; 0x50
 8007b8e:	d03d      	beq.n	8007c0c <TIM_SlaveTimer_SetConfig+0xdc>
 8007b90:	2b50      	cmp	r3, #80	; 0x50
 8007b92:	d802      	bhi.n	8007b9a <TIM_SlaveTimer_SetConfig+0x6a>
 8007b94:	2b40      	cmp	r3, #64	; 0x40
 8007b96:	d010      	beq.n	8007bba <TIM_SlaveTimer_SetConfig+0x8a>
      break;
 8007b98:	e04d      	b.n	8007c36 <TIM_SlaveTimer_SetConfig+0x106>
  switch (sSlaveConfig->InputTrigger)
 8007b9a:	2b60      	cmp	r3, #96	; 0x60
 8007b9c:	d040      	beq.n	8007c20 <TIM_SlaveTimer_SetConfig+0xf0>
 8007b9e:	2b70      	cmp	r3, #112	; 0x70
 8007ba0:	d000      	beq.n	8007ba4 <TIM_SlaveTimer_SetConfig+0x74>
      break;
 8007ba2:	e048      	b.n	8007c36 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_ETR_SetConfig(htim->Instance,
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	6818      	ldr	r0, [r3, #0]
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	68d9      	ldr	r1, [r3, #12]
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	689a      	ldr	r2, [r3, #8]
 8007bb0:	683b      	ldr	r3, [r7, #0]
 8007bb2:	691b      	ldr	r3, [r3, #16]
 8007bb4:	f000 f9c1 	bl	8007f3a <TIM_ETR_SetConfig>
      break;
 8007bb8:	e03d      	b.n	8007c36 <TIM_SlaveTimer_SetConfig+0x106>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007bba:	683b      	ldr	r3, [r7, #0]
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	2b05      	cmp	r3, #5
 8007bc0:	d101      	bne.n	8007bc6 <TIM_SlaveTimer_SetConfig+0x96>
        return HAL_ERROR;
 8007bc2:	2301      	movs	r3, #1
 8007bc4:	e038      	b.n	8007c38 <TIM_SlaveTimer_SetConfig+0x108>
      tmpccer = htim->Instance->CCER;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	6a1b      	ldr	r3, [r3, #32]
 8007bcc:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	6a1a      	ldr	r2, [r3, #32]
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	f022 0201 	bic.w	r2, r2, #1
 8007bdc:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007bec:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	691b      	ldr	r3, [r3, #16]
 8007bf2:	011b      	lsls	r3, r3, #4
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	693a      	ldr	r2, [r7, #16]
 8007c08:	621a      	str	r2, [r3, #32]
      break;
 8007c0a:	e014      	b.n	8007c36 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	6818      	ldr	r0, [r3, #0]
 8007c10:	683b      	ldr	r3, [r7, #0]
 8007c12:	6899      	ldr	r1, [r3, #8]
 8007c14:	683b      	ldr	r3, [r7, #0]
 8007c16:	691b      	ldr	r3, [r3, #16]
 8007c18:	461a      	mov	r2, r3
 8007c1a:	f000 f879 	bl	8007d10 <TIM_TI1_ConfigInputStage>
      break;
 8007c1e:	e00a      	b.n	8007c36 <TIM_SlaveTimer_SetConfig+0x106>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	6818      	ldr	r0, [r3, #0]
 8007c24:	683b      	ldr	r3, [r7, #0]
 8007c26:	6899      	ldr	r1, [r3, #8]
 8007c28:	683b      	ldr	r3, [r7, #0]
 8007c2a:	691b      	ldr	r3, [r3, #16]
 8007c2c:	461a      	mov	r2, r3
 8007c2e:	f000 f8db 	bl	8007de8 <TIM_TI2_ConfigInputStage>
      break;
 8007c32:	e000      	b.n	8007c36 <TIM_SlaveTimer_SetConfig+0x106>
      break;
 8007c34:	bf00      	nop
  }
  return HAL_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3718      	adds	r7, #24
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	bd80      	pop	{r7, pc}

08007c40 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007c40:	b480      	push	{r7}
 8007c42:	b087      	sub	sp, #28
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60f8      	str	r0, [r7, #12]
 8007c48:	60b9      	str	r1, [r7, #8]
 8007c4a:	607a      	str	r2, [r7, #4]
 8007c4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	6a1b      	ldr	r3, [r3, #32]
 8007c52:	f023 0201 	bic.w	r2, r3, #1
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	699b      	ldr	r3, [r3, #24]
 8007c5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	6a1b      	ldr	r3, [r3, #32]
 8007c64:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	4a24      	ldr	r2, [pc, #144]	; (8007cfc <TIM_TI1_SetConfig+0xbc>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d013      	beq.n	8007c96 <TIM_TI1_SetConfig+0x56>
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c74:	d00f      	beq.n	8007c96 <TIM_TI1_SetConfig+0x56>
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	4a21      	ldr	r2, [pc, #132]	; (8007d00 <TIM_TI1_SetConfig+0xc0>)
 8007c7a:	4293      	cmp	r3, r2
 8007c7c:	d00b      	beq.n	8007c96 <TIM_TI1_SetConfig+0x56>
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	4a20      	ldr	r2, [pc, #128]	; (8007d04 <TIM_TI1_SetConfig+0xc4>)
 8007c82:	4293      	cmp	r3, r2
 8007c84:	d007      	beq.n	8007c96 <TIM_TI1_SetConfig+0x56>
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	4a1f      	ldr	r2, [pc, #124]	; (8007d08 <TIM_TI1_SetConfig+0xc8>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d003      	beq.n	8007c96 <TIM_TI1_SetConfig+0x56>
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	4a1e      	ldr	r2, [pc, #120]	; (8007d0c <TIM_TI1_SetConfig+0xcc>)
 8007c92:	4293      	cmp	r3, r2
 8007c94:	d101      	bne.n	8007c9a <TIM_TI1_SetConfig+0x5a>
 8007c96:	2301      	movs	r3, #1
 8007c98:	e000      	b.n	8007c9c <TIM_TI1_SetConfig+0x5c>
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d008      	beq.n	8007cb2 <TIM_TI1_SetConfig+0x72>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8007ca0:	697b      	ldr	r3, [r7, #20]
 8007ca2:	f023 0303 	bic.w	r3, r3, #3
 8007ca6:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8007ca8:	697a      	ldr	r2, [r7, #20]
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	4313      	orrs	r3, r2
 8007cae:	617b      	str	r3, [r7, #20]
 8007cb0:	e003      	b.n	8007cba <TIM_TI1_SetConfig+0x7a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	f043 0301 	orr.w	r3, r3, #1
 8007cb8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007cba:	697b      	ldr	r3, [r7, #20]
 8007cbc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007cc0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	011b      	lsls	r3, r3, #4
 8007cc6:	b2db      	uxtb	r3, r3
 8007cc8:	697a      	ldr	r2, [r7, #20]
 8007cca:	4313      	orrs	r3, r2
 8007ccc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007cce:	693b      	ldr	r3, [r7, #16]
 8007cd0:	f023 030a 	bic.w	r3, r3, #10
 8007cd4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8007cd6:	68bb      	ldr	r3, [r7, #8]
 8007cd8:	f003 030a 	and.w	r3, r3, #10
 8007cdc:	693a      	ldr	r2, [r7, #16]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	697a      	ldr	r2, [r7, #20]
 8007ce6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	693a      	ldr	r2, [r7, #16]
 8007cec:	621a      	str	r2, [r3, #32]
}
 8007cee:	bf00      	nop
 8007cf0:	371c      	adds	r7, #28
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	40012c00 	.word	0x40012c00
 8007d00:	40000400 	.word	0x40000400
 8007d04:	40000800 	.word	0x40000800
 8007d08:	40013400 	.word	0x40013400
 8007d0c:	40014000 	.word	0x40014000

08007d10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007d10:	b480      	push	{r7}
 8007d12:	b087      	sub	sp, #28
 8007d14:	af00      	add	r7, sp, #0
 8007d16:	60f8      	str	r0, [r7, #12]
 8007d18:	60b9      	str	r1, [r7, #8]
 8007d1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	6a1b      	ldr	r3, [r3, #32]
 8007d20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	6a1b      	ldr	r3, [r3, #32]
 8007d26:	f023 0201 	bic.w	r2, r3, #1
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	699b      	ldr	r3, [r3, #24]
 8007d32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007d34:	693b      	ldr	r3, [r7, #16]
 8007d36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	011b      	lsls	r3, r3, #4
 8007d40:	693a      	ldr	r2, [r7, #16]
 8007d42:	4313      	orrs	r3, r2
 8007d44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	f023 030a 	bic.w	r3, r3, #10
 8007d4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007d4e:	697a      	ldr	r2, [r7, #20]
 8007d50:	68bb      	ldr	r3, [r7, #8]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	693a      	ldr	r2, [r7, #16]
 8007d5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	621a      	str	r2, [r3, #32]
}
 8007d62:	bf00      	nop
 8007d64:	371c      	adds	r7, #28
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr

08007d6e <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007d6e:	b480      	push	{r7}
 8007d70:	b087      	sub	sp, #28
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	60f8      	str	r0, [r7, #12]
 8007d76:	60b9      	str	r1, [r7, #8]
 8007d78:	607a      	str	r2, [r7, #4]
 8007d7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	6a1b      	ldr	r3, [r3, #32]
 8007d80:	f023 0210 	bic.w	r2, r3, #16
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	699b      	ldr	r3, [r3, #24]
 8007d8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	6a1b      	ldr	r3, [r3, #32]
 8007d92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8007d94:	697b      	ldr	r3, [r7, #20]
 8007d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	021b      	lsls	r3, r3, #8
 8007da0:	697a      	ldr	r2, [r7, #20]
 8007da2:	4313      	orrs	r3, r2
 8007da4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007dac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8007dae:	683b      	ldr	r3, [r7, #0]
 8007db0:	031b      	lsls	r3, r3, #12
 8007db2:	b29b      	uxth	r3, r3
 8007db4:	697a      	ldr	r2, [r7, #20]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007dc0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	011b      	lsls	r3, r3, #4
 8007dc6:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8007dca:	693a      	ldr	r2, [r7, #16]
 8007dcc:	4313      	orrs	r3, r2
 8007dce:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	697a      	ldr	r2, [r7, #20]
 8007dd4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	693a      	ldr	r2, [r7, #16]
 8007dda:	621a      	str	r2, [r3, #32]
}
 8007ddc:	bf00      	nop
 8007dde:	371c      	adds	r7, #28
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr

08007de8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b087      	sub	sp, #28
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	60f8      	str	r0, [r7, #12]
 8007df0:	60b9      	str	r1, [r7, #8]
 8007df2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	6a1b      	ldr	r3, [r3, #32]
 8007df8:	f023 0210 	bic.w	r2, r3, #16
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	699b      	ldr	r3, [r3, #24]
 8007e04:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	6a1b      	ldr	r3, [r3, #32]
 8007e0a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e0c:	697b      	ldr	r3, [r7, #20]
 8007e0e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e12:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	031b      	lsls	r3, r3, #12
 8007e18:	697a      	ldr	r2, [r7, #20]
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007e1e:	693b      	ldr	r3, [r7, #16]
 8007e20:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007e24:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007e26:	68bb      	ldr	r3, [r7, #8]
 8007e28:	011b      	lsls	r3, r3, #4
 8007e2a:	693a      	ldr	r2, [r7, #16]
 8007e2c:	4313      	orrs	r3, r2
 8007e2e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	697a      	ldr	r2, [r7, #20]
 8007e34:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	693a      	ldr	r2, [r7, #16]
 8007e3a:	621a      	str	r2, [r3, #32]
}
 8007e3c:	bf00      	nop
 8007e3e:	371c      	adds	r7, #28
 8007e40:	46bd      	mov	sp, r7
 8007e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e46:	4770      	bx	lr

08007e48 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b087      	sub	sp, #28
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	60f8      	str	r0, [r7, #12]
 8007e50:	60b9      	str	r1, [r7, #8]
 8007e52:	607a      	str	r2, [r7, #4]
 8007e54:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	6a1b      	ldr	r3, [r3, #32]
 8007e5a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	69db      	ldr	r3, [r3, #28]
 8007e66:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	6a1b      	ldr	r3, [r3, #32]
 8007e6c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8007e6e:	697b      	ldr	r3, [r7, #20]
 8007e70:	f023 0303 	bic.w	r3, r3, #3
 8007e74:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8007e76:	697a      	ldr	r2, [r7, #20]
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	4313      	orrs	r3, r2
 8007e7c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8007e7e:	697b      	ldr	r3, [r7, #20]
 8007e80:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e84:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	011b      	lsls	r3, r3, #4
 8007e8a:	b2db      	uxtb	r3, r3
 8007e8c:	697a      	ldr	r2, [r7, #20]
 8007e8e:	4313      	orrs	r3, r2
 8007e90:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8007e92:	693b      	ldr	r3, [r7, #16]
 8007e94:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8007e98:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8007e9a:	68bb      	ldr	r3, [r7, #8]
 8007e9c:	021b      	lsls	r3, r3, #8
 8007e9e:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8007ea2:	693a      	ldr	r2, [r7, #16]
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	697a      	ldr	r2, [r7, #20]
 8007eac:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	693a      	ldr	r2, [r7, #16]
 8007eb2:	621a      	str	r2, [r3, #32]
}
 8007eb4:	bf00      	nop
 8007eb6:	371c      	adds	r7, #28
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b087      	sub	sp, #28
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	60f8      	str	r0, [r7, #12]
 8007ec8:	60b9      	str	r1, [r7, #8]
 8007eca:	607a      	str	r2, [r7, #4]
 8007ecc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	6a1b      	ldr	r3, [r3, #32]
 8007ed2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	69db      	ldr	r3, [r3, #28]
 8007ede:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	6a1b      	ldr	r3, [r3, #32]
 8007ee4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007ee6:	697b      	ldr	r3, [r7, #20]
 8007ee8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007eec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	021b      	lsls	r3, r3, #8
 8007ef2:	697a      	ldr	r2, [r7, #20]
 8007ef4:	4313      	orrs	r3, r2
 8007ef6:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007efe:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007f00:	683b      	ldr	r3, [r7, #0]
 8007f02:	031b      	lsls	r3, r3, #12
 8007f04:	b29b      	uxth	r3, r3
 8007f06:	697a      	ldr	r2, [r7, #20]
 8007f08:	4313      	orrs	r3, r2
 8007f0a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8007f0c:	693b      	ldr	r3, [r7, #16]
 8007f0e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007f12:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007f14:	68bb      	ldr	r3, [r7, #8]
 8007f16:	031b      	lsls	r3, r3, #12
 8007f18:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8007f1c:	693a      	ldr	r2, [r7, #16]
 8007f1e:	4313      	orrs	r3, r2
 8007f20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	697a      	ldr	r2, [r7, #20]
 8007f26:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	693a      	ldr	r2, [r7, #16]
 8007f2c:	621a      	str	r2, [r3, #32]
}
 8007f2e:	bf00      	nop
 8007f30:	371c      	adds	r7, #28
 8007f32:	46bd      	mov	sp, r7
 8007f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f38:	4770      	bx	lr

08007f3a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f3a:	b480      	push	{r7}
 8007f3c:	b087      	sub	sp, #28
 8007f3e:	af00      	add	r7, sp, #0
 8007f40:	60f8      	str	r0, [r7, #12]
 8007f42:	60b9      	str	r1, [r7, #8]
 8007f44:	607a      	str	r2, [r7, #4]
 8007f46:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	689b      	ldr	r3, [r3, #8]
 8007f4c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f4e:	697b      	ldr	r3, [r7, #20]
 8007f50:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f54:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f56:	683b      	ldr	r3, [r7, #0]
 8007f58:	021a      	lsls	r2, r3, #8
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	431a      	orrs	r2, r3
 8007f5e:	68bb      	ldr	r3, [r7, #8]
 8007f60:	4313      	orrs	r3, r2
 8007f62:	697a      	ldr	r2, [r7, #20]
 8007f64:	4313      	orrs	r3, r2
 8007f66:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	697a      	ldr	r2, [r7, #20]
 8007f6c:	609a      	str	r2, [r3, #8]
}
 8007f6e:	bf00      	nop
 8007f70:	371c      	adds	r7, #28
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr

08007f7a <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b087      	sub	sp, #28
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	60f8      	str	r0, [r7, #12]
 8007f82:	60b9      	str	r1, [r7, #8]
 8007f84:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	f003 031f 	and.w	r3, r3, #31
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	fa02 f303 	lsl.w	r3, r2, r3
 8007f92:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6a1a      	ldr	r2, [r3, #32]
 8007f98:	697b      	ldr	r3, [r7, #20]
 8007f9a:	43db      	mvns	r3, r3
 8007f9c:	401a      	ands	r2, r3
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6a1a      	ldr	r2, [r3, #32]
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	f003 031f 	and.w	r3, r3, #31
 8007fac:	6879      	ldr	r1, [r7, #4]
 8007fae:	fa01 f303 	lsl.w	r3, r1, r3
 8007fb2:	431a      	orrs	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	621a      	str	r2, [r3, #32]
}
 8007fb8:	bf00      	nop
 8007fba:	371c      	adds	r7, #28
 8007fbc:	46bd      	mov	sp, r7
 8007fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc2:	4770      	bx	lr

08007fc4 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b084      	sub	sp, #16
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	2204      	movs	r2, #4
 8007fd4:	6839      	ldr	r1, [r7, #0]
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	f000 f940 	bl	800825c <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007fea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	689a      	ldr	r2, [r3, #8]
 8007ff2:	4b0b      	ldr	r3, [pc, #44]	; (8008020 <HAL_TIMEx_PWMN_Start+0x5c>)
 8007ff4:	4013      	ands	r3, r2
 8007ff6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2b06      	cmp	r3, #6
 8007ffc:	d00b      	beq.n	8008016 <HAL_TIMEx_PWMN_Start+0x52>
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008004:	d007      	beq.n	8008016 <HAL_TIMEx_PWMN_Start+0x52>
  {
    __HAL_TIM_ENABLE(htim);
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	681a      	ldr	r2, [r3, #0]
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f042 0201 	orr.w	r2, r2, #1
 8008014:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3710      	adds	r7, #16
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}
 8008020:	00010007 	.word	0x00010007

08008024 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008024:	b480      	push	{r7}
 8008026:	b085      	sub	sp, #20
 8008028:	af00      	add	r7, sp, #0
 800802a:	6078      	str	r0, [r7, #4]
 800802c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008034:	2b01      	cmp	r3, #1
 8008036:	d101      	bne.n	800803c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008038:	2302      	movs	r3, #2
 800803a:	e063      	b.n	8008104 <HAL_TIMEx_MasterConfigSynchronization+0xe0>
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2201      	movs	r2, #1
 8008040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2202      	movs	r2, #2
 8008048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	685b      	ldr	r3, [r3, #4]
 8008052:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	689b      	ldr	r3, [r3, #8]
 800805a:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	4a2b      	ldr	r2, [pc, #172]	; (8008110 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008062:	4293      	cmp	r3, r2
 8008064:	d004      	beq.n	8008070 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	681b      	ldr	r3, [r3, #0]
 800806a:	4a2a      	ldr	r2, [pc, #168]	; (8008114 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800806c:	4293      	cmp	r3, r2
 800806e:	d108      	bne.n	8008082 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008076:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	4313      	orrs	r3, r2
 8008080:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008088:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800808a:	683b      	ldr	r3, [r7, #0]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	68fa      	ldr	r2, [r7, #12]
 8008090:	4313      	orrs	r3, r2
 8008092:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68fa      	ldr	r2, [r7, #12]
 800809a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	681b      	ldr	r3, [r3, #0]
 80080a0:	4a1b      	ldr	r2, [pc, #108]	; (8008110 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80080a2:	4293      	cmp	r3, r2
 80080a4:	d018      	beq.n	80080d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080ae:	d013      	beq.n	80080d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	4a18      	ldr	r2, [pc, #96]	; (8008118 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d00e      	beq.n	80080d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	4a17      	ldr	r2, [pc, #92]	; (800811c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d009      	beq.n	80080d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	4a12      	ldr	r2, [pc, #72]	; (8008114 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80080ca:	4293      	cmp	r3, r2
 80080cc:	d004      	beq.n	80080d8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	4a13      	ldr	r2, [pc, #76]	; (8008120 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80080d4:	4293      	cmp	r3, r2
 80080d6:	d10c      	bne.n	80080f2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080de:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	689b      	ldr	r3, [r3, #8]
 80080e4:	68ba      	ldr	r2, [r7, #8]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	68ba      	ldr	r2, [r7, #8]
 80080f0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2201      	movs	r2, #1
 80080f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2200      	movs	r2, #0
 80080fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3714      	adds	r7, #20
 8008108:	46bd      	mov	sp, r7
 800810a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810e:	4770      	bx	lr
 8008110:	40012c00 	.word	0x40012c00
 8008114:	40013400 	.word	0x40013400
 8008118:	40000400 	.word	0x40000400
 800811c:	40000800 	.word	0x40000800
 8008120:	40014000 	.word	0x40014000

08008124 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008124:	b480      	push	{r7}
 8008126:	b085      	sub	sp, #20
 8008128:	af00      	add	r7, sp, #0
 800812a:	6078      	str	r0, [r7, #4]
 800812c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800812e:	2300      	movs	r3, #0
 8008130:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008138:	2b01      	cmp	r3, #1
 800813a:	d101      	bne.n	8008140 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800813c:	2302      	movs	r3, #2
 800813e:	e065      	b.n	800820c <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2201      	movs	r2, #1
 8008144:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	68db      	ldr	r3, [r3, #12]
 8008152:	4313      	orrs	r3, r2
 8008154:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800815c:	683b      	ldr	r3, [r7, #0]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	4313      	orrs	r3, r2
 8008162:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800816a:	683b      	ldr	r3, [r7, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	4313      	orrs	r3, r2
 8008170:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008178:	683b      	ldr	r3, [r7, #0]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4313      	orrs	r3, r2
 800817e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	691b      	ldr	r3, [r3, #16]
 800818a:	4313      	orrs	r3, r2
 800818c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800818e:	68fb      	ldr	r3, [r7, #12]
 8008190:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	695b      	ldr	r3, [r3, #20]
 8008198:	4313      	orrs	r3, r2
 800819a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80081a2:	683b      	ldr	r3, [r7, #0]
 80081a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a6:	4313      	orrs	r3, r2
 80081a8:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80081b0:	683b      	ldr	r3, [r7, #0]
 80081b2:	699b      	ldr	r3, [r3, #24]
 80081b4:	041b      	lsls	r3, r3, #16
 80081b6:	4313      	orrs	r3, r2
 80081b8:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	4a16      	ldr	r2, [pc, #88]	; (8008218 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d004      	beq.n	80081ce <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	4a14      	ldr	r2, [pc, #80]	; (800821c <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80081ca:	4293      	cmp	r3, r2
 80081cc:	d115      	bne.n	80081fa <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d8:	051b      	lsls	r3, r3, #20
 80081da:	4313      	orrs	r3, r2
 80081dc:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80081e4:	683b      	ldr	r3, [r7, #0]
 80081e6:	69db      	ldr	r3, [r3, #28]
 80081e8:	4313      	orrs	r3, r2
 80081ea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	6a1b      	ldr	r3, [r3, #32]
 80081f6:	4313      	orrs	r3, r2
 80081f8:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	68fa      	ldr	r2, [r7, #12]
 8008200:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	2200      	movs	r2, #0
 8008206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800820a:	2300      	movs	r3, #0
}
 800820c:	4618      	mov	r0, r3
 800820e:	3714      	adds	r7, #20
 8008210:	46bd      	mov	sp, r7
 8008212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008216:	4770      	bx	lr
 8008218:	40012c00 	.word	0x40012c00
 800821c:	40013400 	.word	0x40013400

08008220 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008220:	b480      	push	{r7}
 8008222:	b083      	sub	sp, #12
 8008224:	af00      	add	r7, sp, #0
 8008226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008228:	bf00      	nop
 800822a:	370c      	adds	r7, #12
 800822c:	46bd      	mov	sp, r7
 800822e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008232:	4770      	bx	lr

08008234 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008234:	b480      	push	{r7}
 8008236:	b083      	sub	sp, #12
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800823c:	bf00      	nop
 800823e:	370c      	adds	r7, #12
 8008240:	46bd      	mov	sp, r7
 8008242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008246:	4770      	bx	lr

08008248 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008248:	b480      	push	{r7}
 800824a:	b083      	sub	sp, #12
 800824c:	af00      	add	r7, sp, #0
 800824e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008250:	bf00      	nop
 8008252:	370c      	adds	r7, #12
 8008254:	46bd      	mov	sp, r7
 8008256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800825a:	4770      	bx	lr

0800825c <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800825c:	b480      	push	{r7}
 800825e:	b087      	sub	sp, #28
 8008260:	af00      	add	r7, sp, #0
 8008262:	60f8      	str	r0, [r7, #12]
 8008264:	60b9      	str	r1, [r7, #8]
 8008266:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	f003 031f 	and.w	r3, r3, #31
 800826e:	2204      	movs	r2, #4
 8008270:	fa02 f303 	lsl.w	r3, r2, r3
 8008274:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	6a1a      	ldr	r2, [r3, #32]
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	43db      	mvns	r3, r3
 800827e:	401a      	ands	r2, r3
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	6a1a      	ldr	r2, [r3, #32]
 8008288:	68bb      	ldr	r3, [r7, #8]
 800828a:	f003 031f 	and.w	r3, r3, #31
 800828e:	6879      	ldr	r1, [r7, #4]
 8008290:	fa01 f303 	lsl.w	r3, r1, r3
 8008294:	431a      	orrs	r2, r3
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	621a      	str	r2, [r3, #32]
}
 800829a:	bf00      	nop
 800829c:	371c      	adds	r7, #28
 800829e:	46bd      	mov	sp, r7
 80082a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a4:	4770      	bx	lr

080082a6 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b082      	sub	sp, #8
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d101      	bne.n	80082b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80082b4:	2301      	movs	r3, #1
 80082b6:	e040      	b.n	800833a <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d106      	bne.n	80082ce <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f7f9 fdb9 	bl	8001e40 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	2224      	movs	r2, #36	; 0x24
 80082d2:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	681a      	ldr	r2, [r3, #0]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f022 0201 	bic.w	r2, r2, #1
 80082e2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80082e4:	6878      	ldr	r0, [r7, #4]
 80082e6:	f000 f8bf 	bl	8008468 <UART_SetConfig>
 80082ea:	4603      	mov	r3, r0
 80082ec:	2b01      	cmp	r3, #1
 80082ee:	d101      	bne.n	80082f4 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	e022      	b.n	800833a <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082f8:	2b00      	cmp	r3, #0
 80082fa:	d002      	beq.n	8008302 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 facd 	bl	800889c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	685a      	ldr	r2, [r3, #4]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008310:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	689a      	ldr	r2, [r3, #8]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008320:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	681a      	ldr	r2, [r3, #0]
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	f042 0201 	orr.w	r2, r2, #1
 8008330:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008332:	6878      	ldr	r0, [r7, #4]
 8008334:	f000 fb54 	bl	80089e0 <UART_CheckIdleState>
 8008338:	4603      	mov	r3, r0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3708      	adds	r7, #8
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}

08008342 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008342:	b580      	push	{r7, lr}
 8008344:	b08a      	sub	sp, #40	; 0x28
 8008346:	af02      	add	r7, sp, #8
 8008348:	60f8      	str	r0, [r7, #12]
 800834a:	60b9      	str	r1, [r7, #8]
 800834c:	603b      	str	r3, [r7, #0]
 800834e:	4613      	mov	r3, r2
 8008350:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008356:	2b20      	cmp	r3, #32
 8008358:	f040 8081 	bne.w	800845e <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 800835c:	68bb      	ldr	r3, [r7, #8]
 800835e:	2b00      	cmp	r3, #0
 8008360:	d002      	beq.n	8008368 <HAL_UART_Transmit+0x26>
 8008362:	88fb      	ldrh	r3, [r7, #6]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d101      	bne.n	800836c <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008368:	2301      	movs	r3, #1
 800836a:	e079      	b.n	8008460 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 800836c:	68fb      	ldr	r3, [r7, #12]
 800836e:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008372:	2b01      	cmp	r3, #1
 8008374:	d101      	bne.n	800837a <HAL_UART_Transmit+0x38>
 8008376:	2302      	movs	r3, #2
 8008378:	e072      	b.n	8008460 <HAL_UART_Transmit+0x11e>
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2201      	movs	r2, #1
 800837e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2200      	movs	r2, #0
 8008386:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	2221      	movs	r2, #33	; 0x21
 800838c:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800838e:	f7f9 ff6f 	bl	8002270 <HAL_GetTick>
 8008392:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	88fa      	ldrh	r2, [r7, #6]
 8008398:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	88fa      	ldrh	r2, [r7, #6]
 80083a0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80083ac:	d108      	bne.n	80083c0 <HAL_UART_Transmit+0x7e>
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	691b      	ldr	r3, [r3, #16]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d104      	bne.n	80083c0 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 80083b6:	2300      	movs	r3, #0
 80083b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	61bb      	str	r3, [r7, #24]
 80083be:	e003      	b.n	80083c8 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 80083c0:	68bb      	ldr	r3, [r7, #8]
 80083c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80083c4:	2300      	movs	r3, #0
 80083c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80083c8:	e02d      	b.n	8008426 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	9300      	str	r3, [sp, #0]
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	2200      	movs	r2, #0
 80083d2:	2180      	movs	r1, #128	; 0x80
 80083d4:	68f8      	ldr	r0, [r7, #12]
 80083d6:	f000 fb48 	bl	8008a6a <UART_WaitOnFlagUntilTimeout>
 80083da:	4603      	mov	r3, r0
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d001      	beq.n	80083e4 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 80083e0:	2303      	movs	r3, #3
 80083e2:	e03d      	b.n	8008460 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80083e4:	69fb      	ldr	r3, [r7, #28]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10b      	bne.n	8008402 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80083ea:	69bb      	ldr	r3, [r7, #24]
 80083ec:	881a      	ldrh	r2, [r3, #0]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80083f6:	b292      	uxth	r2, r2
 80083f8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80083fa:	69bb      	ldr	r3, [r7, #24]
 80083fc:	3302      	adds	r3, #2
 80083fe:	61bb      	str	r3, [r7, #24]
 8008400:	e008      	b.n	8008414 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008402:	69fb      	ldr	r3, [r7, #28]
 8008404:	781a      	ldrb	r2, [r3, #0]
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	b292      	uxth	r2, r2
 800840c:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800840e:	69fb      	ldr	r3, [r7, #28]
 8008410:	3301      	adds	r3, #1
 8008412:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800841a:	b29b      	uxth	r3, r3
 800841c:	3b01      	subs	r3, #1
 800841e:	b29a      	uxth	r2, r3
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800842c:	b29b      	uxth	r3, r3
 800842e:	2b00      	cmp	r3, #0
 8008430:	d1cb      	bne.n	80083ca <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008432:	683b      	ldr	r3, [r7, #0]
 8008434:	9300      	str	r3, [sp, #0]
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	2200      	movs	r2, #0
 800843a:	2140      	movs	r1, #64	; 0x40
 800843c:	68f8      	ldr	r0, [r7, #12]
 800843e:	f000 fb14 	bl	8008a6a <UART_WaitOnFlagUntilTimeout>
 8008442:	4603      	mov	r3, r0
 8008444:	2b00      	cmp	r3, #0
 8008446:	d001      	beq.n	800844c <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8008448:	2303      	movs	r3, #3
 800844a:	e009      	b.n	8008460 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	2220      	movs	r2, #32
 8008450:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2200      	movs	r2, #0
 8008456:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 800845a:	2300      	movs	r3, #0
 800845c:	e000      	b.n	8008460 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 800845e:	2302      	movs	r3, #2
  }
}
 8008460:	4618      	mov	r0, r3
 8008462:	3720      	adds	r7, #32
 8008464:	46bd      	mov	sp, r7
 8008466:	bd80      	pop	{r7, pc}

08008468 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008468:	b580      	push	{r7, lr}
 800846a:	b088      	sub	sp, #32
 800846c:	af00      	add	r7, sp, #0
 800846e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008470:	2300      	movs	r3, #0
 8008472:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008474:	2300      	movs	r3, #0
 8008476:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	689a      	ldr	r2, [r3, #8]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	431a      	orrs	r2, r3
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	695b      	ldr	r3, [r3, #20]
 8008486:	431a      	orrs	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	69db      	ldr	r3, [r3, #28]
 800848c:	4313      	orrs	r3, r2
 800848e:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800849a:	f023 030c 	bic.w	r3, r3, #12
 800849e:	687a      	ldr	r2, [r7, #4]
 80084a0:	6812      	ldr	r2, [r2, #0]
 80084a2:	6939      	ldr	r1, [r7, #16]
 80084a4:	430b      	orrs	r3, r1
 80084a6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	685b      	ldr	r3, [r3, #4]
 80084ae:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	68da      	ldr	r2, [r3, #12]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	430a      	orrs	r2, r1
 80084bc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	699b      	ldr	r3, [r3, #24]
 80084c2:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6a1b      	ldr	r3, [r3, #32]
 80084c8:	693a      	ldr	r2, [r7, #16]
 80084ca:	4313      	orrs	r3, r2
 80084cc:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	693a      	ldr	r2, [r7, #16]
 80084de:	430a      	orrs	r2, r1
 80084e0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	4aa9      	ldr	r2, [pc, #676]	; (800878c <UART_SetConfig+0x324>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d121      	bne.n	8008530 <UART_SetConfig+0xc8>
 80084ec:	4ba8      	ldr	r3, [pc, #672]	; (8008790 <UART_SetConfig+0x328>)
 80084ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084f0:	f003 0303 	and.w	r3, r3, #3
 80084f4:	2b03      	cmp	r3, #3
 80084f6:	d817      	bhi.n	8008528 <UART_SetConfig+0xc0>
 80084f8:	a201      	add	r2, pc, #4	; (adr r2, 8008500 <UART_SetConfig+0x98>)
 80084fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084fe:	bf00      	nop
 8008500:	08008511 	.word	0x08008511
 8008504:	0800851d 	.word	0x0800851d
 8008508:	08008523 	.word	0x08008523
 800850c:	08008517 	.word	0x08008517
 8008510:	2301      	movs	r3, #1
 8008512:	77fb      	strb	r3, [r7, #31]
 8008514:	e0b2      	b.n	800867c <UART_SetConfig+0x214>
 8008516:	2302      	movs	r3, #2
 8008518:	77fb      	strb	r3, [r7, #31]
 800851a:	e0af      	b.n	800867c <UART_SetConfig+0x214>
 800851c:	2304      	movs	r3, #4
 800851e:	77fb      	strb	r3, [r7, #31]
 8008520:	e0ac      	b.n	800867c <UART_SetConfig+0x214>
 8008522:	2308      	movs	r3, #8
 8008524:	77fb      	strb	r3, [r7, #31]
 8008526:	e0a9      	b.n	800867c <UART_SetConfig+0x214>
 8008528:	2310      	movs	r3, #16
 800852a:	77fb      	strb	r3, [r7, #31]
 800852c:	bf00      	nop
 800852e:	e0a5      	b.n	800867c <UART_SetConfig+0x214>
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	4a97      	ldr	r2, [pc, #604]	; (8008794 <UART_SetConfig+0x32c>)
 8008536:	4293      	cmp	r3, r2
 8008538:	d123      	bne.n	8008582 <UART_SetConfig+0x11a>
 800853a:	4b95      	ldr	r3, [pc, #596]	; (8008790 <UART_SetConfig+0x328>)
 800853c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800853e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8008542:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008546:	d012      	beq.n	800856e <UART_SetConfig+0x106>
 8008548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800854c:	d802      	bhi.n	8008554 <UART_SetConfig+0xec>
 800854e:	2b00      	cmp	r3, #0
 8008550:	d007      	beq.n	8008562 <UART_SetConfig+0xfa>
 8008552:	e012      	b.n	800857a <UART_SetConfig+0x112>
 8008554:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008558:	d00c      	beq.n	8008574 <UART_SetConfig+0x10c>
 800855a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800855e:	d003      	beq.n	8008568 <UART_SetConfig+0x100>
 8008560:	e00b      	b.n	800857a <UART_SetConfig+0x112>
 8008562:	2300      	movs	r3, #0
 8008564:	77fb      	strb	r3, [r7, #31]
 8008566:	e089      	b.n	800867c <UART_SetConfig+0x214>
 8008568:	2302      	movs	r3, #2
 800856a:	77fb      	strb	r3, [r7, #31]
 800856c:	e086      	b.n	800867c <UART_SetConfig+0x214>
 800856e:	2304      	movs	r3, #4
 8008570:	77fb      	strb	r3, [r7, #31]
 8008572:	e083      	b.n	800867c <UART_SetConfig+0x214>
 8008574:	2308      	movs	r3, #8
 8008576:	77fb      	strb	r3, [r7, #31]
 8008578:	e080      	b.n	800867c <UART_SetConfig+0x214>
 800857a:	2310      	movs	r3, #16
 800857c:	77fb      	strb	r3, [r7, #31]
 800857e:	bf00      	nop
 8008580:	e07c      	b.n	800867c <UART_SetConfig+0x214>
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	4a84      	ldr	r2, [pc, #528]	; (8008798 <UART_SetConfig+0x330>)
 8008588:	4293      	cmp	r3, r2
 800858a:	d123      	bne.n	80085d4 <UART_SetConfig+0x16c>
 800858c:	4b80      	ldr	r3, [pc, #512]	; (8008790 <UART_SetConfig+0x328>)
 800858e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008590:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8008594:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008598:	d012      	beq.n	80085c0 <UART_SetConfig+0x158>
 800859a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800859e:	d802      	bhi.n	80085a6 <UART_SetConfig+0x13e>
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d007      	beq.n	80085b4 <UART_SetConfig+0x14c>
 80085a4:	e012      	b.n	80085cc <UART_SetConfig+0x164>
 80085a6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80085aa:	d00c      	beq.n	80085c6 <UART_SetConfig+0x15e>
 80085ac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80085b0:	d003      	beq.n	80085ba <UART_SetConfig+0x152>
 80085b2:	e00b      	b.n	80085cc <UART_SetConfig+0x164>
 80085b4:	2300      	movs	r3, #0
 80085b6:	77fb      	strb	r3, [r7, #31]
 80085b8:	e060      	b.n	800867c <UART_SetConfig+0x214>
 80085ba:	2302      	movs	r3, #2
 80085bc:	77fb      	strb	r3, [r7, #31]
 80085be:	e05d      	b.n	800867c <UART_SetConfig+0x214>
 80085c0:	2304      	movs	r3, #4
 80085c2:	77fb      	strb	r3, [r7, #31]
 80085c4:	e05a      	b.n	800867c <UART_SetConfig+0x214>
 80085c6:	2308      	movs	r3, #8
 80085c8:	77fb      	strb	r3, [r7, #31]
 80085ca:	e057      	b.n	800867c <UART_SetConfig+0x214>
 80085cc:	2310      	movs	r3, #16
 80085ce:	77fb      	strb	r3, [r7, #31]
 80085d0:	bf00      	nop
 80085d2:	e053      	b.n	800867c <UART_SetConfig+0x214>
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4a70      	ldr	r2, [pc, #448]	; (800879c <UART_SetConfig+0x334>)
 80085da:	4293      	cmp	r3, r2
 80085dc:	d123      	bne.n	8008626 <UART_SetConfig+0x1be>
 80085de:	4b6c      	ldr	r3, [pc, #432]	; (8008790 <UART_SetConfig+0x328>)
 80085e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085e2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80085e6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085ea:	d012      	beq.n	8008612 <UART_SetConfig+0x1aa>
 80085ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80085f0:	d802      	bhi.n	80085f8 <UART_SetConfig+0x190>
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d007      	beq.n	8008606 <UART_SetConfig+0x19e>
 80085f6:	e012      	b.n	800861e <UART_SetConfig+0x1b6>
 80085f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80085fc:	d00c      	beq.n	8008618 <UART_SetConfig+0x1b0>
 80085fe:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8008602:	d003      	beq.n	800860c <UART_SetConfig+0x1a4>
 8008604:	e00b      	b.n	800861e <UART_SetConfig+0x1b6>
 8008606:	2300      	movs	r3, #0
 8008608:	77fb      	strb	r3, [r7, #31]
 800860a:	e037      	b.n	800867c <UART_SetConfig+0x214>
 800860c:	2302      	movs	r3, #2
 800860e:	77fb      	strb	r3, [r7, #31]
 8008610:	e034      	b.n	800867c <UART_SetConfig+0x214>
 8008612:	2304      	movs	r3, #4
 8008614:	77fb      	strb	r3, [r7, #31]
 8008616:	e031      	b.n	800867c <UART_SetConfig+0x214>
 8008618:	2308      	movs	r3, #8
 800861a:	77fb      	strb	r3, [r7, #31]
 800861c:	e02e      	b.n	800867c <UART_SetConfig+0x214>
 800861e:	2310      	movs	r3, #16
 8008620:	77fb      	strb	r3, [r7, #31]
 8008622:	bf00      	nop
 8008624:	e02a      	b.n	800867c <UART_SetConfig+0x214>
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	4a5d      	ldr	r2, [pc, #372]	; (80087a0 <UART_SetConfig+0x338>)
 800862c:	4293      	cmp	r3, r2
 800862e:	d123      	bne.n	8008678 <UART_SetConfig+0x210>
 8008630:	4b57      	ldr	r3, [pc, #348]	; (8008790 <UART_SetConfig+0x328>)
 8008632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008634:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8008638:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800863c:	d012      	beq.n	8008664 <UART_SetConfig+0x1fc>
 800863e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008642:	d802      	bhi.n	800864a <UART_SetConfig+0x1e2>
 8008644:	2b00      	cmp	r3, #0
 8008646:	d007      	beq.n	8008658 <UART_SetConfig+0x1f0>
 8008648:	e012      	b.n	8008670 <UART_SetConfig+0x208>
 800864a:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800864e:	d00c      	beq.n	800866a <UART_SetConfig+0x202>
 8008650:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008654:	d003      	beq.n	800865e <UART_SetConfig+0x1f6>
 8008656:	e00b      	b.n	8008670 <UART_SetConfig+0x208>
 8008658:	2300      	movs	r3, #0
 800865a:	77fb      	strb	r3, [r7, #31]
 800865c:	e00e      	b.n	800867c <UART_SetConfig+0x214>
 800865e:	2302      	movs	r3, #2
 8008660:	77fb      	strb	r3, [r7, #31]
 8008662:	e00b      	b.n	800867c <UART_SetConfig+0x214>
 8008664:	2304      	movs	r3, #4
 8008666:	77fb      	strb	r3, [r7, #31]
 8008668:	e008      	b.n	800867c <UART_SetConfig+0x214>
 800866a:	2308      	movs	r3, #8
 800866c:	77fb      	strb	r3, [r7, #31]
 800866e:	e005      	b.n	800867c <UART_SetConfig+0x214>
 8008670:	2310      	movs	r3, #16
 8008672:	77fb      	strb	r3, [r7, #31]
 8008674:	bf00      	nop
 8008676:	e001      	b.n	800867c <UART_SetConfig+0x214>
 8008678:	2310      	movs	r3, #16
 800867a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	69db      	ldr	r3, [r3, #28]
 8008680:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008684:	f040 808e 	bne.w	80087a4 <UART_SetConfig+0x33c>
  {
    switch (clocksource)
 8008688:	7ffb      	ldrb	r3, [r7, #31]
 800868a:	2b08      	cmp	r3, #8
 800868c:	d85e      	bhi.n	800874c <UART_SetConfig+0x2e4>
 800868e:	a201      	add	r2, pc, #4	; (adr r2, 8008694 <UART_SetConfig+0x22c>)
 8008690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008694:	080086b9 	.word	0x080086b9
 8008698:	080086d9 	.word	0x080086d9
 800869c:	080086f9 	.word	0x080086f9
 80086a0:	0800874d 	.word	0x0800874d
 80086a4:	08008715 	.word	0x08008715
 80086a8:	0800874d 	.word	0x0800874d
 80086ac:	0800874d 	.word	0x0800874d
 80086b0:	0800874d 	.word	0x0800874d
 80086b4:	08008735 	.word	0x08008735
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80086b8:	f7fd ff9c 	bl	80065f4 <HAL_RCC_GetPCLK1Freq>
 80086bc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	005a      	lsls	r2, r3, #1
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	685b      	ldr	r3, [r3, #4]
 80086c6:	085b      	lsrs	r3, r3, #1
 80086c8:	441a      	add	r2, r3
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	61bb      	str	r3, [r7, #24]
        break;
 80086d6:	e03c      	b.n	8008752 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80086d8:	f7fd ffae 	bl	8006638 <HAL_RCC_GetPCLK2Freq>
 80086dc:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	005a      	lsls	r2, r3, #1
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	085b      	lsrs	r3, r3, #1
 80086e8:	441a      	add	r2, r3
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	685b      	ldr	r3, [r3, #4]
 80086ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80086f2:	b29b      	uxth	r3, r3
 80086f4:	61bb      	str	r3, [r7, #24]
        break;
 80086f6:	e02c      	b.n	8008752 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	685b      	ldr	r3, [r3, #4]
 80086fc:	085b      	lsrs	r3, r3, #1
 80086fe:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8008702:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8008706:	687a      	ldr	r2, [r7, #4]
 8008708:	6852      	ldr	r2, [r2, #4]
 800870a:	fbb3 f3f2 	udiv	r3, r3, r2
 800870e:	b29b      	uxth	r3, r3
 8008710:	61bb      	str	r3, [r7, #24]
        break;
 8008712:	e01e      	b.n	8008752 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008714:	f7fd fef8 	bl	8006508 <HAL_RCC_GetSysClockFreq>
 8008718:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	005a      	lsls	r2, r3, #1
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	685b      	ldr	r3, [r3, #4]
 8008722:	085b      	lsrs	r3, r3, #1
 8008724:	441a      	add	r2, r3
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	685b      	ldr	r3, [r3, #4]
 800872a:	fbb2 f3f3 	udiv	r3, r2, r3
 800872e:	b29b      	uxth	r3, r3
 8008730:	61bb      	str	r3, [r7, #24]
        break;
 8008732:	e00e      	b.n	8008752 <UART_SetConfig+0x2ea>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	685b      	ldr	r3, [r3, #4]
 8008738:	085b      	lsrs	r3, r3, #1
 800873a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	fbb2 f3f3 	udiv	r3, r2, r3
 8008746:	b29b      	uxth	r3, r3
 8008748:	61bb      	str	r3, [r7, #24]
        break;
 800874a:	e002      	b.n	8008752 <UART_SetConfig+0x2ea>
      default:
        ret = HAL_ERROR;
 800874c:	2301      	movs	r3, #1
 800874e:	75fb      	strb	r3, [r7, #23]
        break;
 8008750:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008752:	69bb      	ldr	r3, [r7, #24]
 8008754:	2b0f      	cmp	r3, #15
 8008756:	d916      	bls.n	8008786 <UART_SetConfig+0x31e>
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800875e:	d212      	bcs.n	8008786 <UART_SetConfig+0x31e>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008760:	69bb      	ldr	r3, [r7, #24]
 8008762:	b29b      	uxth	r3, r3
 8008764:	f023 030f 	bic.w	r3, r3, #15
 8008768:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800876a:	69bb      	ldr	r3, [r7, #24]
 800876c:	085b      	lsrs	r3, r3, #1
 800876e:	b29b      	uxth	r3, r3
 8008770:	f003 0307 	and.w	r3, r3, #7
 8008774:	b29a      	uxth	r2, r3
 8008776:	897b      	ldrh	r3, [r7, #10]
 8008778:	4313      	orrs	r3, r2
 800877a:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	897a      	ldrh	r2, [r7, #10]
 8008782:	60da      	str	r2, [r3, #12]
 8008784:	e07e      	b.n	8008884 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8008786:	2301      	movs	r3, #1
 8008788:	75fb      	strb	r3, [r7, #23]
 800878a:	e07b      	b.n	8008884 <UART_SetConfig+0x41c>
 800878c:	40013800 	.word	0x40013800
 8008790:	40021000 	.word	0x40021000
 8008794:	40004400 	.word	0x40004400
 8008798:	40004800 	.word	0x40004800
 800879c:	40004c00 	.word	0x40004c00
 80087a0:	40005000 	.word	0x40005000
    }
  }
  else
  {
    switch (clocksource)
 80087a4:	7ffb      	ldrb	r3, [r7, #31]
 80087a6:	2b08      	cmp	r3, #8
 80087a8:	d85b      	bhi.n	8008862 <UART_SetConfig+0x3fa>
 80087aa:	a201      	add	r2, pc, #4	; (adr r2, 80087b0 <UART_SetConfig+0x348>)
 80087ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80087b0:	080087d5 	.word	0x080087d5
 80087b4:	080087f3 	.word	0x080087f3
 80087b8:	08008811 	.word	0x08008811
 80087bc:	08008863 	.word	0x08008863
 80087c0:	0800882d 	.word	0x0800882d
 80087c4:	08008863 	.word	0x08008863
 80087c8:	08008863 	.word	0x08008863
 80087cc:	08008863 	.word	0x08008863
 80087d0:	0800884b 	.word	0x0800884b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80087d4:	f7fd ff0e 	bl	80065f4 <HAL_RCC_GetPCLK1Freq>
 80087d8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	685b      	ldr	r3, [r3, #4]
 80087de:	085a      	lsrs	r2, r3, #1
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	441a      	add	r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	685b      	ldr	r3, [r3, #4]
 80087e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80087ec:	b29b      	uxth	r3, r3
 80087ee:	61bb      	str	r3, [r7, #24]
        break;
 80087f0:	e03a      	b.n	8008868 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80087f2:	f7fd ff21 	bl	8006638 <HAL_RCC_GetPCLK2Freq>
 80087f6:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	085a      	lsrs	r2, r3, #1
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	441a      	add	r2, r3
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	685b      	ldr	r3, [r3, #4]
 8008806:	fbb2 f3f3 	udiv	r3, r2, r3
 800880a:	b29b      	uxth	r3, r3
 800880c:	61bb      	str	r3, [r7, #24]
        break;
 800880e:	e02b      	b.n	8008868 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	685b      	ldr	r3, [r3, #4]
 8008814:	085b      	lsrs	r3, r3, #1
 8008816:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 800881a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 800881e:	687a      	ldr	r2, [r7, #4]
 8008820:	6852      	ldr	r2, [r2, #4]
 8008822:	fbb3 f3f2 	udiv	r3, r3, r2
 8008826:	b29b      	uxth	r3, r3
 8008828:	61bb      	str	r3, [r7, #24]
        break;
 800882a:	e01d      	b.n	8008868 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800882c:	f7fd fe6c 	bl	8006508 <HAL_RCC_GetSysClockFreq>
 8008830:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	085a      	lsrs	r2, r3, #1
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	441a      	add	r2, r3
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	685b      	ldr	r3, [r3, #4]
 8008840:	fbb2 f3f3 	udiv	r3, r2, r3
 8008844:	b29b      	uxth	r3, r3
 8008846:	61bb      	str	r3, [r7, #24]
        break;
 8008848:	e00e      	b.n	8008868 <UART_SetConfig+0x400>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	085b      	lsrs	r3, r3, #1
 8008850:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	fbb2 f3f3 	udiv	r3, r2, r3
 800885c:	b29b      	uxth	r3, r3
 800885e:	61bb      	str	r3, [r7, #24]
        break;
 8008860:	e002      	b.n	8008868 <UART_SetConfig+0x400>
      default:
        ret = HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	75fb      	strb	r3, [r7, #23]
        break;
 8008866:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008868:	69bb      	ldr	r3, [r7, #24]
 800886a:	2b0f      	cmp	r3, #15
 800886c:	d908      	bls.n	8008880 <UART_SetConfig+0x418>
 800886e:	69bb      	ldr	r3, [r7, #24]
 8008870:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008874:	d204      	bcs.n	8008880 <UART_SetConfig+0x418>
    {
      huart->Instance->BRR = usartdiv;
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	69ba      	ldr	r2, [r7, #24]
 800887c:	60da      	str	r2, [r3, #12]
 800887e:	e001      	b.n	8008884 <UART_SetConfig+0x41c>
    }
    else
    {
      ret = HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008890:	7dfb      	ldrb	r3, [r7, #23]
}
 8008892:	4618      	mov	r0, r3
 8008894:	3720      	adds	r7, #32
 8008896:	46bd      	mov	sp, r7
 8008898:	bd80      	pop	{r7, pc}
 800889a:	bf00      	nop

0800889c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800889c:	b480      	push	{r7}
 800889e:	b083      	sub	sp, #12
 80088a0:	af00      	add	r7, sp, #0
 80088a2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80088a4:	687b      	ldr	r3, [r7, #4]
 80088a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a8:	f003 0301 	and.w	r3, r3, #1
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d00a      	beq.n	80088c6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	430a      	orrs	r2, r1
 80088c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ca:	f003 0302 	and.w	r3, r3, #2
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00a      	beq.n	80088e8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	685b      	ldr	r3, [r3, #4]
 80088d8:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	430a      	orrs	r2, r1
 80088e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088ec:	f003 0304 	and.w	r3, r3, #4
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d00a      	beq.n	800890a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	685b      	ldr	r3, [r3, #4]
 80088fa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	430a      	orrs	r2, r1
 8008908:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800890e:	f003 0308 	and.w	r3, r3, #8
 8008912:	2b00      	cmp	r3, #0
 8008914:	d00a      	beq.n	800892c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	685b      	ldr	r3, [r3, #4]
 800891c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	681b      	ldr	r3, [r3, #0]
 8008928:	430a      	orrs	r2, r1
 800892a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008930:	f003 0310 	and.w	r3, r3, #16
 8008934:	2b00      	cmp	r3, #0
 8008936:	d00a      	beq.n	800894e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	430a      	orrs	r2, r1
 800894c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008952:	f003 0320 	and.w	r3, r3, #32
 8008956:	2b00      	cmp	r3, #0
 8008958:	d00a      	beq.n	8008970 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	689b      	ldr	r3, [r3, #8]
 8008960:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	430a      	orrs	r2, r1
 800896e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008974:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008978:	2b00      	cmp	r3, #0
 800897a:	d01a      	beq.n	80089b2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	685b      	ldr	r3, [r3, #4]
 8008982:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	430a      	orrs	r2, r1
 8008990:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008996:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800899a:	d10a      	bne.n	80089b2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	685b      	ldr	r3, [r3, #4]
 80089a2:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	430a      	orrs	r2, r1
 80089b0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d00a      	beq.n	80089d4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	430a      	orrs	r2, r1
 80089d2:	605a      	str	r2, [r3, #4]
  }
}
 80089d4:	bf00      	nop
 80089d6:	370c      	adds	r7, #12
 80089d8:	46bd      	mov	sp, r7
 80089da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089de:	4770      	bx	lr

080089e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af02      	add	r7, sp, #8
 80089e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	2200      	movs	r2, #0
 80089ec:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80089ee:	f7f9 fc3f 	bl	8002270 <HAL_GetTick>
 80089f2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	f003 0308 	and.w	r3, r3, #8
 80089fe:	2b08      	cmp	r3, #8
 8008a00:	d10e      	bne.n	8008a20 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a02:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a06:	9300      	str	r3, [sp, #0]
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	2200      	movs	r2, #0
 8008a0c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008a10:	6878      	ldr	r0, [r7, #4]
 8008a12:	f000 f82a 	bl	8008a6a <UART_WaitOnFlagUntilTimeout>
 8008a16:	4603      	mov	r3, r0
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d001      	beq.n	8008a20 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a1c:	2303      	movs	r3, #3
 8008a1e:	e020      	b.n	8008a62 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	f003 0304 	and.w	r3, r3, #4
 8008a2a:	2b04      	cmp	r3, #4
 8008a2c:	d10e      	bne.n	8008a4c <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008a2e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008a32:	9300      	str	r3, [sp, #0]
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2200      	movs	r2, #0
 8008a38:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008a3c:	6878      	ldr	r0, [r7, #4]
 8008a3e:	f000 f814 	bl	8008a6a <UART_WaitOnFlagUntilTimeout>
 8008a42:	4603      	mov	r3, r0
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d001      	beq.n	8008a4c <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008a48:	2303      	movs	r3, #3
 8008a4a:	e00a      	b.n	8008a62 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2220      	movs	r2, #32
 8008a50:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2220      	movs	r2, #32
 8008a56:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008a60:	2300      	movs	r3, #0
}
 8008a62:	4618      	mov	r0, r3
 8008a64:	3710      	adds	r7, #16
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bd80      	pop	{r7, pc}

08008a6a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008a6a:	b580      	push	{r7, lr}
 8008a6c:	b084      	sub	sp, #16
 8008a6e:	af00      	add	r7, sp, #0
 8008a70:	60f8      	str	r0, [r7, #12]
 8008a72:	60b9      	str	r1, [r7, #8]
 8008a74:	603b      	str	r3, [r7, #0]
 8008a76:	4613      	mov	r3, r2
 8008a78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a7a:	e05d      	b.n	8008b38 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a7c:	69bb      	ldr	r3, [r7, #24]
 8008a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a82:	d059      	beq.n	8008b38 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a84:	f7f9 fbf4 	bl	8002270 <HAL_GetTick>
 8008a88:	4602      	mov	r2, r0
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	1ad3      	subs	r3, r2, r3
 8008a8e:	69ba      	ldr	r2, [r7, #24]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d302      	bcc.n	8008a9a <UART_WaitOnFlagUntilTimeout+0x30>
 8008a94:	69bb      	ldr	r3, [r7, #24]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d11b      	bne.n	8008ad2 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008aa8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	689a      	ldr	r2, [r3, #8]
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f022 0201 	bic.w	r2, r2, #1
 8008ab8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	2220      	movs	r2, #32
 8008abe:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2220      	movs	r2, #32
 8008ac4:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008ace:	2303      	movs	r3, #3
 8008ad0:	e042      	b.n	8008b58 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	681b      	ldr	r3, [r3, #0]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f003 0304 	and.w	r3, r3, #4
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d02b      	beq.n	8008b38 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	69db      	ldr	r3, [r3, #28]
 8008ae6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008aea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008aee:	d123      	bne.n	8008b38 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008af8:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	681a      	ldr	r2, [r3, #0]
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008b08:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	689a      	ldr	r2, [r3, #8]
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	f022 0201 	bic.w	r2, r2, #1
 8008b18:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	2220      	movs	r2, #32
 8008b1e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2220      	movs	r2, #32
 8008b24:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	2220      	movs	r2, #32
 8008b2a:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 8008b34:	2303      	movs	r3, #3
 8008b36:	e00f      	b.n	8008b58 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	681b      	ldr	r3, [r3, #0]
 8008b3c:	69da      	ldr	r2, [r3, #28]
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	4013      	ands	r3, r2
 8008b42:	68ba      	ldr	r2, [r7, #8]
 8008b44:	429a      	cmp	r2, r3
 8008b46:	bf0c      	ite	eq
 8008b48:	2301      	moveq	r3, #1
 8008b4a:	2300      	movne	r3, #0
 8008b4c:	b2db      	uxtb	r3, r3
 8008b4e:	461a      	mov	r2, r3
 8008b50:	79fb      	ldrb	r3, [r7, #7]
 8008b52:	429a      	cmp	r2, r3
 8008b54:	d092      	beq.n	8008a7c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008b56:	2300      	movs	r3, #0
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3710      	adds	r7, #16
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008b60:	b490      	push	{r4, r7}
 8008b62:	b086      	sub	sp, #24
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
 8008b68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	75fb      	strb	r3, [r7, #23]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8008b6e:	687a      	ldr	r2, [r7, #4]
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	781b      	ldrb	r3, [r3, #0]
 8008b74:	009b      	lsls	r3, r3, #2
 8008b76:	4413      	add	r3, r2
 8008b78:	881b      	ldrh	r3, [r3, #0]
 8008b7a:	b29b      	uxth	r3, r3
 8008b7c:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8008b80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008b84:	82bb      	strh	r3, [r7, #20]

  /* initialize Endpoint */
  switch (ep->type)
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	78db      	ldrb	r3, [r3, #3]
 8008b8a:	2b03      	cmp	r3, #3
 8008b8c:	d819      	bhi.n	8008bc2 <USB_ActivateEndpoint+0x62>
 8008b8e:	a201      	add	r2, pc, #4	; (adr r2, 8008b94 <USB_ActivateEndpoint+0x34>)
 8008b90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b94:	08008ba5 	.word	0x08008ba5
 8008b98:	08008bb9 	.word	0x08008bb9
 8008b9c:	08008bc9 	.word	0x08008bc9
 8008ba0:	08008baf 	.word	0x08008baf
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8008ba4:	8abb      	ldrh	r3, [r7, #20]
 8008ba6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008baa:	82bb      	strh	r3, [r7, #20]
      break;
 8008bac:	e00d      	b.n	8008bca <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8008bae:	8abb      	ldrh	r3, [r7, #20]
 8008bb0:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8008bb4:	82bb      	strh	r3, [r7, #20]
      break;
 8008bb6:	e008      	b.n	8008bca <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8008bb8:	8abb      	ldrh	r3, [r7, #20]
 8008bba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008bbe:	82bb      	strh	r3, [r7, #20]
      break;
 8008bc0:	e003      	b.n	8008bca <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	75fb      	strb	r3, [r7, #23]
      break;
 8008bc6:	e000      	b.n	8008bca <USB_ActivateEndpoint+0x6a>
      break;
 8008bc8:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 8008bca:	687a      	ldr	r2, [r7, #4]
 8008bcc:	683b      	ldr	r3, [r7, #0]
 8008bce:	781b      	ldrb	r3, [r3, #0]
 8008bd0:	009b      	lsls	r3, r3, #2
 8008bd2:	441a      	add	r2, r3
 8008bd4:	8abb      	ldrh	r3, [r7, #20]
 8008bd6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008bda:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008bde:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008be2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8008bea:	687a      	ldr	r2, [r7, #4]
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	781b      	ldrb	r3, [r3, #0]
 8008bf0:	009b      	lsls	r3, r3, #2
 8008bf2:	4413      	add	r3, r2
 8008bf4:	881b      	ldrh	r3, [r3, #0]
 8008bf6:	b29b      	uxth	r3, r3
 8008bf8:	b21b      	sxth	r3, r3
 8008bfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c02:	b21a      	sxth	r2, r3
 8008c04:	683b      	ldr	r3, [r7, #0]
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	b21b      	sxth	r3, r3
 8008c0a:	4313      	orrs	r3, r2
 8008c0c:	b21b      	sxth	r3, r3
 8008c0e:	b29c      	uxth	r4, r3
 8008c10:	687a      	ldr	r2, [r7, #4]
 8008c12:	683b      	ldr	r3, [r7, #0]
 8008c14:	781b      	ldrb	r3, [r3, #0]
 8008c16:	009b      	lsls	r3, r3, #2
 8008c18:	441a      	add	r2, r3
 8008c1a:	4b8c      	ldr	r3, [pc, #560]	; (8008e4c <USB_ActivateEndpoint+0x2ec>)
 8008c1c:	4323      	orrs	r3, r4
 8008c1e:	b29b      	uxth	r3, r3
 8008c20:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008c22:	683b      	ldr	r3, [r7, #0]
 8008c24:	7b1b      	ldrb	r3, [r3, #12]
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	f040 8116 	bne.w	8008e58 <USB_ActivateEndpoint+0x2f8>
  {
    if (ep->is_in != 0U)
 8008c2c:	683b      	ldr	r3, [r7, #0]
 8008c2e:	785b      	ldrb	r3, [r3, #1]
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d067      	beq.n	8008d04 <USB_ActivateEndpoint+0x1a4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008c34:	687c      	ldr	r4, [r7, #4]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008c3c:	b29b      	uxth	r3, r3
 8008c3e:	441c      	add	r4, r3
 8008c40:	683b      	ldr	r3, [r7, #0]
 8008c42:	781b      	ldrb	r3, [r3, #0]
 8008c44:	011b      	lsls	r3, r3, #4
 8008c46:	4423      	add	r3, r4
 8008c48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008c4c:	461c      	mov	r4, r3
 8008c4e:	683b      	ldr	r3, [r7, #0]
 8008c50:	88db      	ldrh	r3, [r3, #6]
 8008c52:	085b      	lsrs	r3, r3, #1
 8008c54:	b29b      	uxth	r3, r3
 8008c56:	005b      	lsls	r3, r3, #1
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008c5c:	687a      	ldr	r2, [r7, #4]
 8008c5e:	683b      	ldr	r3, [r7, #0]
 8008c60:	781b      	ldrb	r3, [r3, #0]
 8008c62:	009b      	lsls	r3, r3, #2
 8008c64:	4413      	add	r3, r2
 8008c66:	881b      	ldrh	r3, [r3, #0]
 8008c68:	b29c      	uxth	r4, r3
 8008c6a:	4623      	mov	r3, r4
 8008c6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d014      	beq.n	8008c9e <USB_ActivateEndpoint+0x13e>
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	683b      	ldr	r3, [r7, #0]
 8008c78:	781b      	ldrb	r3, [r3, #0]
 8008c7a:	009b      	lsls	r3, r3, #2
 8008c7c:	4413      	add	r3, r2
 8008c7e:	881b      	ldrh	r3, [r3, #0]
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c86:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c8a:	b29c      	uxth	r4, r3
 8008c8c:	687a      	ldr	r2, [r7, #4]
 8008c8e:	683b      	ldr	r3, [r7, #0]
 8008c90:	781b      	ldrb	r3, [r3, #0]
 8008c92:	009b      	lsls	r3, r3, #2
 8008c94:	441a      	add	r2, r3
 8008c96:	4b6e      	ldr	r3, [pc, #440]	; (8008e50 <USB_ActivateEndpoint+0x2f0>)
 8008c98:	4323      	orrs	r3, r4
 8008c9a:	b29b      	uxth	r3, r3
 8008c9c:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008c9e:	683b      	ldr	r3, [r7, #0]
 8008ca0:	78db      	ldrb	r3, [r3, #3]
 8008ca2:	2b01      	cmp	r3, #1
 8008ca4:	d018      	beq.n	8008cd8 <USB_ActivateEndpoint+0x178>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008ca6:	687a      	ldr	r2, [r7, #4]
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	009b      	lsls	r3, r3, #2
 8008cae:	4413      	add	r3, r2
 8008cb0:	881b      	ldrh	r3, [r3, #0]
 8008cb2:	b29b      	uxth	r3, r3
 8008cb4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cb8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cbc:	b29c      	uxth	r4, r3
 8008cbe:	f084 0320 	eor.w	r3, r4, #32
 8008cc2:	b29c      	uxth	r4, r3
 8008cc4:	687a      	ldr	r2, [r7, #4]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	781b      	ldrb	r3, [r3, #0]
 8008cca:	009b      	lsls	r3, r3, #2
 8008ccc:	441a      	add	r2, r3
 8008cce:	4b5f      	ldr	r3, [pc, #380]	; (8008e4c <USB_ActivateEndpoint+0x2ec>)
 8008cd0:	4323      	orrs	r3, r4
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	8013      	strh	r3, [r2, #0]
 8008cd6:	e22f      	b.n	8009138 <USB_ActivateEndpoint+0x5d8>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008cd8:	687a      	ldr	r2, [r7, #4]
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	4413      	add	r3, r2
 8008ce2:	881b      	ldrh	r3, [r3, #0]
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008cea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008cee:	b29c      	uxth	r4, r3
 8008cf0:	687a      	ldr	r2, [r7, #4]
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	781b      	ldrb	r3, [r3, #0]
 8008cf6:	009b      	lsls	r3, r3, #2
 8008cf8:	441a      	add	r2, r3
 8008cfa:	4b54      	ldr	r3, [pc, #336]	; (8008e4c <USB_ActivateEndpoint+0x2ec>)
 8008cfc:	4323      	orrs	r3, r4
 8008cfe:	b29b      	uxth	r3, r3
 8008d00:	8013      	strh	r3, [r2, #0]
 8008d02:	e219      	b.n	8009138 <USB_ActivateEndpoint+0x5d8>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008d04:	687c      	ldr	r4, [r7, #4]
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d0c:	b29b      	uxth	r3, r3
 8008d0e:	441c      	add	r4, r3
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	781b      	ldrb	r3, [r3, #0]
 8008d14:	011b      	lsls	r3, r3, #4
 8008d16:	4423      	add	r3, r4
 8008d18:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008d1c:	461c      	mov	r4, r3
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	88db      	ldrh	r3, [r3, #6]
 8008d22:	085b      	lsrs	r3, r3, #1
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	005b      	lsls	r3, r3, #1
 8008d28:	b29b      	uxth	r3, r3
 8008d2a:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008d2c:	687c      	ldr	r4, [r7, #4]
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008d34:	b29b      	uxth	r3, r3
 8008d36:	441c      	add	r4, r3
 8008d38:	683b      	ldr	r3, [r7, #0]
 8008d3a:	781b      	ldrb	r3, [r3, #0]
 8008d3c:	011b      	lsls	r3, r3, #4
 8008d3e:	4423      	add	r3, r4
 8008d40:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8008d44:	60fb      	str	r3, [r7, #12]
 8008d46:	683b      	ldr	r3, [r7, #0]
 8008d48:	691b      	ldr	r3, [r3, #16]
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d110      	bne.n	8008d70 <USB_ActivateEndpoint+0x210>
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	881b      	ldrh	r3, [r3, #0]
 8008d52:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008d56:	b29a      	uxth	r2, r3
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	801a      	strh	r2, [r3, #0]
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	881b      	ldrh	r3, [r3, #0]
 8008d60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d68:	b29a      	uxth	r2, r3
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	801a      	strh	r2, [r3, #0]
 8008d6e:	e02f      	b.n	8008dd0 <USB_ActivateEndpoint+0x270>
 8008d70:	683b      	ldr	r3, [r7, #0]
 8008d72:	691b      	ldr	r3, [r3, #16]
 8008d74:	2b3e      	cmp	r3, #62	; 0x3e
 8008d76:	d813      	bhi.n	8008da0 <USB_ActivateEndpoint+0x240>
 8008d78:	683b      	ldr	r3, [r7, #0]
 8008d7a:	691b      	ldr	r3, [r3, #16]
 8008d7c:	085b      	lsrs	r3, r3, #1
 8008d7e:	613b      	str	r3, [r7, #16]
 8008d80:	683b      	ldr	r3, [r7, #0]
 8008d82:	691b      	ldr	r3, [r3, #16]
 8008d84:	f003 0301 	and.w	r3, r3, #1
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d002      	beq.n	8008d92 <USB_ActivateEndpoint+0x232>
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	3301      	adds	r3, #1
 8008d90:	613b      	str	r3, [r7, #16]
 8008d92:	693b      	ldr	r3, [r7, #16]
 8008d94:	b29b      	uxth	r3, r3
 8008d96:	029b      	lsls	r3, r3, #10
 8008d98:	b29a      	uxth	r2, r3
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	801a      	strh	r2, [r3, #0]
 8008d9e:	e017      	b.n	8008dd0 <USB_ActivateEndpoint+0x270>
 8008da0:	683b      	ldr	r3, [r7, #0]
 8008da2:	691b      	ldr	r3, [r3, #16]
 8008da4:	095b      	lsrs	r3, r3, #5
 8008da6:	613b      	str	r3, [r7, #16]
 8008da8:	683b      	ldr	r3, [r7, #0]
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	f003 031f 	and.w	r3, r3, #31
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d102      	bne.n	8008dba <USB_ActivateEndpoint+0x25a>
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	3b01      	subs	r3, #1
 8008db8:	613b      	str	r3, [r7, #16]
 8008dba:	693b      	ldr	r3, [r7, #16]
 8008dbc:	b29b      	uxth	r3, r3
 8008dbe:	029b      	lsls	r3, r3, #10
 8008dc0:	b29b      	uxth	r3, r3
 8008dc2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008dc6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008dca:	b29a      	uxth	r2, r3
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008dd0:	687a      	ldr	r2, [r7, #4]
 8008dd2:	683b      	ldr	r3, [r7, #0]
 8008dd4:	781b      	ldrb	r3, [r3, #0]
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	4413      	add	r3, r2
 8008dda:	881b      	ldrh	r3, [r3, #0]
 8008ddc:	b29c      	uxth	r4, r3
 8008dde:	4623      	mov	r3, r4
 8008de0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d014      	beq.n	8008e12 <USB_ActivateEndpoint+0x2b2>
 8008de8:	687a      	ldr	r2, [r7, #4]
 8008dea:	683b      	ldr	r3, [r7, #0]
 8008dec:	781b      	ldrb	r3, [r3, #0]
 8008dee:	009b      	lsls	r3, r3, #2
 8008df0:	4413      	add	r3, r2
 8008df2:	881b      	ldrh	r3, [r3, #0]
 8008df4:	b29b      	uxth	r3, r3
 8008df6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008dfa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dfe:	b29c      	uxth	r4, r3
 8008e00:	687a      	ldr	r2, [r7, #4]
 8008e02:	683b      	ldr	r3, [r7, #0]
 8008e04:	781b      	ldrb	r3, [r3, #0]
 8008e06:	009b      	lsls	r3, r3, #2
 8008e08:	441a      	add	r2, r3
 8008e0a:	4b12      	ldr	r3, [pc, #72]	; (8008e54 <USB_ActivateEndpoint+0x2f4>)
 8008e0c:	4323      	orrs	r3, r4
 8008e0e:	b29b      	uxth	r3, r3
 8008e10:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008e12:	687a      	ldr	r2, [r7, #4]
 8008e14:	683b      	ldr	r3, [r7, #0]
 8008e16:	781b      	ldrb	r3, [r3, #0]
 8008e18:	009b      	lsls	r3, r3, #2
 8008e1a:	4413      	add	r3, r2
 8008e1c:	881b      	ldrh	r3, [r3, #0]
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008e24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e28:	b29c      	uxth	r4, r3
 8008e2a:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008e2e:	b29c      	uxth	r4, r3
 8008e30:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008e34:	b29c      	uxth	r4, r3
 8008e36:	687a      	ldr	r2, [r7, #4]
 8008e38:	683b      	ldr	r3, [r7, #0]
 8008e3a:	781b      	ldrb	r3, [r3, #0]
 8008e3c:	009b      	lsls	r3, r3, #2
 8008e3e:	441a      	add	r2, r3
 8008e40:	4b02      	ldr	r3, [pc, #8]	; (8008e4c <USB_ActivateEndpoint+0x2ec>)
 8008e42:	4323      	orrs	r3, r4
 8008e44:	b29b      	uxth	r3, r3
 8008e46:	8013      	strh	r3, [r2, #0]
 8008e48:	e176      	b.n	8009138 <USB_ActivateEndpoint+0x5d8>
 8008e4a:	bf00      	nop
 8008e4c:	ffff8080 	.word	0xffff8080
 8008e50:	ffff80c0 	.word	0xffff80c0
 8008e54:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8008e58:	687a      	ldr	r2, [r7, #4]
 8008e5a:	683b      	ldr	r3, [r7, #0]
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	009b      	lsls	r3, r3, #2
 8008e60:	4413      	add	r3, r2
 8008e62:	881b      	ldrh	r3, [r3, #0]
 8008e64:	b29b      	uxth	r3, r3
 8008e66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e6e:	b29c      	uxth	r4, r3
 8008e70:	687a      	ldr	r2, [r7, #4]
 8008e72:	683b      	ldr	r3, [r7, #0]
 8008e74:	781b      	ldrb	r3, [r3, #0]
 8008e76:	009b      	lsls	r3, r3, #2
 8008e78:	441a      	add	r2, r3
 8008e7a:	4b96      	ldr	r3, [pc, #600]	; (80090d4 <USB_ActivateEndpoint+0x574>)
 8008e7c:	4323      	orrs	r3, r4
 8008e7e:	b29b      	uxth	r3, r3
 8008e80:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008e82:	687c      	ldr	r4, [r7, #4]
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008e8a:	b29b      	uxth	r3, r3
 8008e8c:	441c      	add	r4, r3
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	781b      	ldrb	r3, [r3, #0]
 8008e92:	011b      	lsls	r3, r3, #4
 8008e94:	4423      	add	r3, r4
 8008e96:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008e9a:	461c      	mov	r4, r3
 8008e9c:	683b      	ldr	r3, [r7, #0]
 8008e9e:	891b      	ldrh	r3, [r3, #8]
 8008ea0:	085b      	lsrs	r3, r3, #1
 8008ea2:	b29b      	uxth	r3, r3
 8008ea4:	005b      	lsls	r3, r3, #1
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	8023      	strh	r3, [r4, #0]
 8008eaa:	687c      	ldr	r4, [r7, #4]
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008eb2:	b29b      	uxth	r3, r3
 8008eb4:	441c      	add	r4, r3
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	781b      	ldrb	r3, [r3, #0]
 8008eba:	011b      	lsls	r3, r3, #4
 8008ebc:	4423      	add	r3, r4
 8008ebe:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8008ec2:	461c      	mov	r4, r3
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	895b      	ldrh	r3, [r3, #10]
 8008ec8:	085b      	lsrs	r3, r3, #1
 8008eca:	b29b      	uxth	r3, r3
 8008ecc:	005b      	lsls	r3, r3, #1
 8008ece:	b29b      	uxth	r3, r3
 8008ed0:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	785b      	ldrb	r3, [r3, #1]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	f040 8088 	bne.w	8008fec <USB_ActivateEndpoint+0x48c>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008edc:	687a      	ldr	r2, [r7, #4]
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	781b      	ldrb	r3, [r3, #0]
 8008ee2:	009b      	lsls	r3, r3, #2
 8008ee4:	4413      	add	r3, r2
 8008ee6:	881b      	ldrh	r3, [r3, #0]
 8008ee8:	b29c      	uxth	r4, r3
 8008eea:	4623      	mov	r3, r4
 8008eec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d014      	beq.n	8008f1e <USB_ActivateEndpoint+0x3be>
 8008ef4:	687a      	ldr	r2, [r7, #4]
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	781b      	ldrb	r3, [r3, #0]
 8008efa:	009b      	lsls	r3, r3, #2
 8008efc:	4413      	add	r3, r2
 8008efe:	881b      	ldrh	r3, [r3, #0]
 8008f00:	b29b      	uxth	r3, r3
 8008f02:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f0a:	b29c      	uxth	r4, r3
 8008f0c:	687a      	ldr	r2, [r7, #4]
 8008f0e:	683b      	ldr	r3, [r7, #0]
 8008f10:	781b      	ldrb	r3, [r3, #0]
 8008f12:	009b      	lsls	r3, r3, #2
 8008f14:	441a      	add	r2, r3
 8008f16:	4b70      	ldr	r3, [pc, #448]	; (80090d8 <USB_ActivateEndpoint+0x578>)
 8008f18:	4323      	orrs	r3, r4
 8008f1a:	b29b      	uxth	r3, r3
 8008f1c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008f1e:	687a      	ldr	r2, [r7, #4]
 8008f20:	683b      	ldr	r3, [r7, #0]
 8008f22:	781b      	ldrb	r3, [r3, #0]
 8008f24:	009b      	lsls	r3, r3, #2
 8008f26:	4413      	add	r3, r2
 8008f28:	881b      	ldrh	r3, [r3, #0]
 8008f2a:	b29c      	uxth	r4, r3
 8008f2c:	4623      	mov	r3, r4
 8008f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d014      	beq.n	8008f60 <USB_ActivateEndpoint+0x400>
 8008f36:	687a      	ldr	r2, [r7, #4]
 8008f38:	683b      	ldr	r3, [r7, #0]
 8008f3a:	781b      	ldrb	r3, [r3, #0]
 8008f3c:	009b      	lsls	r3, r3, #2
 8008f3e:	4413      	add	r3, r2
 8008f40:	881b      	ldrh	r3, [r3, #0]
 8008f42:	b29b      	uxth	r3, r3
 8008f44:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f4c:	b29c      	uxth	r4, r3
 8008f4e:	687a      	ldr	r2, [r7, #4]
 8008f50:	683b      	ldr	r3, [r7, #0]
 8008f52:	781b      	ldrb	r3, [r3, #0]
 8008f54:	009b      	lsls	r3, r3, #2
 8008f56:	441a      	add	r2, r3
 8008f58:	4b60      	ldr	r3, [pc, #384]	; (80090dc <USB_ActivateEndpoint+0x57c>)
 8008f5a:	4323      	orrs	r3, r4
 8008f5c:	b29b      	uxth	r3, r3
 8008f5e:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8008f60:	687a      	ldr	r2, [r7, #4]
 8008f62:	683b      	ldr	r3, [r7, #0]
 8008f64:	781b      	ldrb	r3, [r3, #0]
 8008f66:	009b      	lsls	r3, r3, #2
 8008f68:	4413      	add	r3, r2
 8008f6a:	881b      	ldrh	r3, [r3, #0]
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f76:	b29c      	uxth	r4, r3
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	683b      	ldr	r3, [r7, #0]
 8008f7c:	781b      	ldrb	r3, [r3, #0]
 8008f7e:	009b      	lsls	r3, r3, #2
 8008f80:	441a      	add	r2, r3
 8008f82:	4b56      	ldr	r3, [pc, #344]	; (80090dc <USB_ActivateEndpoint+0x57c>)
 8008f84:	4323      	orrs	r3, r4
 8008f86:	b29b      	uxth	r3, r3
 8008f88:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008f8a:	687a      	ldr	r2, [r7, #4]
 8008f8c:	683b      	ldr	r3, [r7, #0]
 8008f8e:	781b      	ldrb	r3, [r3, #0]
 8008f90:	009b      	lsls	r3, r3, #2
 8008f92:	4413      	add	r3, r2
 8008f94:	881b      	ldrh	r3, [r3, #0]
 8008f96:	b29b      	uxth	r3, r3
 8008f98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fa0:	b29c      	uxth	r4, r3
 8008fa2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008fa6:	b29c      	uxth	r4, r3
 8008fa8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008fac:	b29c      	uxth	r4, r3
 8008fae:	687a      	ldr	r2, [r7, #4]
 8008fb0:	683b      	ldr	r3, [r7, #0]
 8008fb2:	781b      	ldrb	r3, [r3, #0]
 8008fb4:	009b      	lsls	r3, r3, #2
 8008fb6:	441a      	add	r2, r3
 8008fb8:	4b49      	ldr	r3, [pc, #292]	; (80090e0 <USB_ActivateEndpoint+0x580>)
 8008fba:	4323      	orrs	r3, r4
 8008fbc:	b29b      	uxth	r3, r3
 8008fbe:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	781b      	ldrb	r3, [r3, #0]
 8008fc6:	009b      	lsls	r3, r3, #2
 8008fc8:	4413      	add	r3, r2
 8008fca:	881b      	ldrh	r3, [r3, #0]
 8008fcc:	b29b      	uxth	r3, r3
 8008fce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008fd6:	b29c      	uxth	r4, r3
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	781b      	ldrb	r3, [r3, #0]
 8008fde:	009b      	lsls	r3, r3, #2
 8008fe0:	441a      	add	r2, r3
 8008fe2:	4b3f      	ldr	r3, [pc, #252]	; (80090e0 <USB_ActivateEndpoint+0x580>)
 8008fe4:	4323      	orrs	r3, r4
 8008fe6:	b29b      	uxth	r3, r3
 8008fe8:	8013      	strh	r3, [r2, #0]
 8008fea:	e0a5      	b.n	8009138 <USB_ActivateEndpoint+0x5d8>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	683b      	ldr	r3, [r7, #0]
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	4413      	add	r3, r2
 8008ff6:	881b      	ldrh	r3, [r3, #0]
 8008ff8:	b29c      	uxth	r4, r3
 8008ffa:	4623      	mov	r3, r4
 8008ffc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009000:	2b00      	cmp	r3, #0
 8009002:	d014      	beq.n	800902e <USB_ActivateEndpoint+0x4ce>
 8009004:	687a      	ldr	r2, [r7, #4]
 8009006:	683b      	ldr	r3, [r7, #0]
 8009008:	781b      	ldrb	r3, [r3, #0]
 800900a:	009b      	lsls	r3, r3, #2
 800900c:	4413      	add	r3, r2
 800900e:	881b      	ldrh	r3, [r3, #0]
 8009010:	b29b      	uxth	r3, r3
 8009012:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009016:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800901a:	b29c      	uxth	r4, r3
 800901c:	687a      	ldr	r2, [r7, #4]
 800901e:	683b      	ldr	r3, [r7, #0]
 8009020:	781b      	ldrb	r3, [r3, #0]
 8009022:	009b      	lsls	r3, r3, #2
 8009024:	441a      	add	r2, r3
 8009026:	4b2c      	ldr	r3, [pc, #176]	; (80090d8 <USB_ActivateEndpoint+0x578>)
 8009028:	4323      	orrs	r3, r4
 800902a:	b29b      	uxth	r3, r3
 800902c:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800902e:	687a      	ldr	r2, [r7, #4]
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	4413      	add	r3, r2
 8009038:	881b      	ldrh	r3, [r3, #0]
 800903a:	b29c      	uxth	r4, r3
 800903c:	4623      	mov	r3, r4
 800903e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009042:	2b00      	cmp	r3, #0
 8009044:	d014      	beq.n	8009070 <USB_ActivateEndpoint+0x510>
 8009046:	687a      	ldr	r2, [r7, #4]
 8009048:	683b      	ldr	r3, [r7, #0]
 800904a:	781b      	ldrb	r3, [r3, #0]
 800904c:	009b      	lsls	r3, r3, #2
 800904e:	4413      	add	r3, r2
 8009050:	881b      	ldrh	r3, [r3, #0]
 8009052:	b29b      	uxth	r3, r3
 8009054:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009058:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800905c:	b29c      	uxth	r4, r3
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	683b      	ldr	r3, [r7, #0]
 8009062:	781b      	ldrb	r3, [r3, #0]
 8009064:	009b      	lsls	r3, r3, #2
 8009066:	441a      	add	r2, r3
 8009068:	4b1c      	ldr	r3, [pc, #112]	; (80090dc <USB_ActivateEndpoint+0x57c>)
 800906a:	4323      	orrs	r3, r4
 800906c:	b29b      	uxth	r3, r3
 800906e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009070:	687a      	ldr	r2, [r7, #4]
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	781b      	ldrb	r3, [r3, #0]
 8009076:	009b      	lsls	r3, r3, #2
 8009078:	4413      	add	r3, r2
 800907a:	881b      	ldrh	r3, [r3, #0]
 800907c:	b29b      	uxth	r3, r3
 800907e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009086:	b29c      	uxth	r4, r3
 8009088:	687a      	ldr	r2, [r7, #4]
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	781b      	ldrb	r3, [r3, #0]
 800908e:	009b      	lsls	r3, r3, #2
 8009090:	441a      	add	r2, r3
 8009092:	4b11      	ldr	r3, [pc, #68]	; (80090d8 <USB_ActivateEndpoint+0x578>)
 8009094:	4323      	orrs	r3, r4
 8009096:	b29b      	uxth	r3, r3
 8009098:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800909a:	683b      	ldr	r3, [r7, #0]
 800909c:	78db      	ldrb	r3, [r3, #3]
 800909e:	2b01      	cmp	r3, #1
 80090a0:	d020      	beq.n	80090e4 <USB_ActivateEndpoint+0x584>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80090a2:	687a      	ldr	r2, [r7, #4]
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	781b      	ldrb	r3, [r3, #0]
 80090a8:	009b      	lsls	r3, r3, #2
 80090aa:	4413      	add	r3, r2
 80090ac:	881b      	ldrh	r3, [r3, #0]
 80090ae:	b29b      	uxth	r3, r3
 80090b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090b4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090b8:	b29c      	uxth	r4, r3
 80090ba:	f084 0320 	eor.w	r3, r4, #32
 80090be:	b29c      	uxth	r4, r3
 80090c0:	687a      	ldr	r2, [r7, #4]
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	781b      	ldrb	r3, [r3, #0]
 80090c6:	009b      	lsls	r3, r3, #2
 80090c8:	441a      	add	r2, r3
 80090ca:	4b05      	ldr	r3, [pc, #20]	; (80090e0 <USB_ActivateEndpoint+0x580>)
 80090cc:	4323      	orrs	r3, r4
 80090ce:	b29b      	uxth	r3, r3
 80090d0:	8013      	strh	r3, [r2, #0]
 80090d2:	e01c      	b.n	800910e <USB_ActivateEndpoint+0x5ae>
 80090d4:	ffff8180 	.word	0xffff8180
 80090d8:	ffffc080 	.word	0xffffc080
 80090dc:	ffff80c0 	.word	0xffff80c0
 80090e0:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80090e4:	687a      	ldr	r2, [r7, #4]
 80090e6:	683b      	ldr	r3, [r7, #0]
 80090e8:	781b      	ldrb	r3, [r3, #0]
 80090ea:	009b      	lsls	r3, r3, #2
 80090ec:	4413      	add	r3, r2
 80090ee:	881b      	ldrh	r3, [r3, #0]
 80090f0:	b29b      	uxth	r3, r3
 80090f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80090fa:	b29c      	uxth	r4, r3
 80090fc:	687a      	ldr	r2, [r7, #4]
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	781b      	ldrb	r3, [r3, #0]
 8009102:	009b      	lsls	r3, r3, #2
 8009104:	441a      	add	r2, r3
 8009106:	4b0f      	ldr	r3, [pc, #60]	; (8009144 <USB_ActivateEndpoint+0x5e4>)
 8009108:	4323      	orrs	r3, r4
 800910a:	b29b      	uxth	r3, r3
 800910c:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800910e:	687a      	ldr	r2, [r7, #4]
 8009110:	683b      	ldr	r3, [r7, #0]
 8009112:	781b      	ldrb	r3, [r3, #0]
 8009114:	009b      	lsls	r3, r3, #2
 8009116:	4413      	add	r3, r2
 8009118:	881b      	ldrh	r3, [r3, #0]
 800911a:	b29b      	uxth	r3, r3
 800911c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009120:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009124:	b29c      	uxth	r4, r3
 8009126:	687a      	ldr	r2, [r7, #4]
 8009128:	683b      	ldr	r3, [r7, #0]
 800912a:	781b      	ldrb	r3, [r3, #0]
 800912c:	009b      	lsls	r3, r3, #2
 800912e:	441a      	add	r2, r3
 8009130:	4b04      	ldr	r3, [pc, #16]	; (8009144 <USB_ActivateEndpoint+0x5e4>)
 8009132:	4323      	orrs	r3, r4
 8009134:	b29b      	uxth	r3, r3
 8009136:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8009138:	7dfb      	ldrb	r3, [r7, #23]
}
 800913a:	4618      	mov	r0, r3
 800913c:	3718      	adds	r7, #24
 800913e:	46bd      	mov	sp, r7
 8009140:	bc90      	pop	{r4, r7}
 8009142:	4770      	bx	lr
 8009144:	ffff8080 	.word	0xffff8080

08009148 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009148:	b590      	push	{r4, r7, lr}
 800914a:	b095      	sub	sp, #84	; 0x54
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
 8009150:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009152:	683b      	ldr	r3, [r7, #0]
 8009154:	785b      	ldrb	r3, [r3, #1]
 8009156:	2b01      	cmp	r3, #1
 8009158:	f040 816d 	bne.w	8009436 <USB_EPStartXfer+0x2ee>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800915c:	683b      	ldr	r3, [r7, #0]
 800915e:	699a      	ldr	r2, [r3, #24]
 8009160:	683b      	ldr	r3, [r7, #0]
 8009162:	691b      	ldr	r3, [r3, #16]
 8009164:	429a      	cmp	r2, r3
 8009166:	d909      	bls.n	800917c <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 8009168:	683b      	ldr	r3, [r7, #0]
 800916a:	691b      	ldr	r3, [r3, #16]
 800916c:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 800916e:	683b      	ldr	r3, [r7, #0]
 8009170:	699a      	ldr	r2, [r3, #24]
 8009172:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009174:	1ad2      	subs	r2, r2, r3
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	619a      	str	r2, [r3, #24]
 800917a:	e005      	b.n	8009188 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 800917c:	683b      	ldr	r3, [r7, #0]
 800917e:	699b      	ldr	r3, [r3, #24]
 8009180:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	2200      	movs	r2, #0
 8009186:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	7b1b      	ldrb	r3, [r3, #12]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d11a      	bne.n	80091c6 <USB_EPStartXfer+0x7e>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	6959      	ldr	r1, [r3, #20]
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	88da      	ldrh	r2, [r3, #6]
 8009198:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800919a:	b29b      	uxth	r3, r3
 800919c:	6878      	ldr	r0, [r7, #4]
 800919e:	f000 fbab 	bl	80098f8 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80091a2:	687c      	ldr	r4, [r7, #4]
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091aa:	b29b      	uxth	r3, r3
 80091ac:	441c      	add	r4, r3
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	011b      	lsls	r3, r3, #4
 80091b4:	4423      	add	r3, r4
 80091b6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80091ba:	60fb      	str	r3, [r7, #12]
 80091bc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80091be:	b29a      	uxth	r2, r3
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	801a      	strh	r2, [r3, #0]
 80091c4:	e11b      	b.n	80093fe <USB_EPStartXfer+0x2b6>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80091c6:	687a      	ldr	r2, [r7, #4]
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	4413      	add	r3, r2
 80091d0:	881b      	ldrh	r3, [r3, #0]
 80091d2:	b29b      	uxth	r3, r3
 80091d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d06a      	beq.n	80092b2 <USB_EPStartXfer+0x16a>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80091dc:	687c      	ldr	r4, [r7, #4]
 80091de:	683b      	ldr	r3, [r7, #0]
 80091e0:	785b      	ldrb	r3, [r3, #1]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d14c      	bne.n	8009280 <USB_EPStartXfer+0x138>
 80091e6:	687c      	ldr	r4, [r7, #4]
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	441c      	add	r4, r3
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	781b      	ldrb	r3, [r3, #0]
 80091f6:	011b      	lsls	r3, r3, #4
 80091f8:	4423      	add	r3, r4
 80091fa:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80091fe:	613b      	str	r3, [r7, #16]
 8009200:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009202:	2b00      	cmp	r3, #0
 8009204:	d110      	bne.n	8009228 <USB_EPStartXfer+0xe0>
 8009206:	693b      	ldr	r3, [r7, #16]
 8009208:	881b      	ldrh	r3, [r3, #0]
 800920a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800920e:	b29a      	uxth	r2, r3
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	801a      	strh	r2, [r3, #0]
 8009214:	693b      	ldr	r3, [r7, #16]
 8009216:	881b      	ldrh	r3, [r3, #0]
 8009218:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800921c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009220:	b29a      	uxth	r2, r3
 8009222:	693b      	ldr	r3, [r7, #16]
 8009224:	801a      	strh	r2, [r3, #0]
 8009226:	e03f      	b.n	80092a8 <USB_EPStartXfer+0x160>
 8009228:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800922a:	2b3e      	cmp	r3, #62	; 0x3e
 800922c:	d811      	bhi.n	8009252 <USB_EPStartXfer+0x10a>
 800922e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009230:	085b      	lsrs	r3, r3, #1
 8009232:	647b      	str	r3, [r7, #68]	; 0x44
 8009234:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009236:	f003 0301 	and.w	r3, r3, #1
 800923a:	2b00      	cmp	r3, #0
 800923c:	d002      	beq.n	8009244 <USB_EPStartXfer+0xfc>
 800923e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009240:	3301      	adds	r3, #1
 8009242:	647b      	str	r3, [r7, #68]	; 0x44
 8009244:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009246:	b29b      	uxth	r3, r3
 8009248:	029b      	lsls	r3, r3, #10
 800924a:	b29a      	uxth	r2, r3
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	801a      	strh	r2, [r3, #0]
 8009250:	e02a      	b.n	80092a8 <USB_EPStartXfer+0x160>
 8009252:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009254:	095b      	lsrs	r3, r3, #5
 8009256:	647b      	str	r3, [r7, #68]	; 0x44
 8009258:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800925a:	f003 031f 	and.w	r3, r3, #31
 800925e:	2b00      	cmp	r3, #0
 8009260:	d102      	bne.n	8009268 <USB_EPStartXfer+0x120>
 8009262:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009264:	3b01      	subs	r3, #1
 8009266:	647b      	str	r3, [r7, #68]	; 0x44
 8009268:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800926a:	b29b      	uxth	r3, r3
 800926c:	029b      	lsls	r3, r3, #10
 800926e:	b29b      	uxth	r3, r3
 8009270:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009274:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009278:	b29a      	uxth	r2, r3
 800927a:	693b      	ldr	r3, [r7, #16]
 800927c:	801a      	strh	r2, [r3, #0]
 800927e:	e013      	b.n	80092a8 <USB_EPStartXfer+0x160>
 8009280:	683b      	ldr	r3, [r7, #0]
 8009282:	785b      	ldrb	r3, [r3, #1]
 8009284:	2b01      	cmp	r3, #1
 8009286:	d10f      	bne.n	80092a8 <USB_EPStartXfer+0x160>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800928e:	b29b      	uxth	r3, r3
 8009290:	441c      	add	r4, r3
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	781b      	ldrb	r3, [r3, #0]
 8009296:	011b      	lsls	r3, r3, #4
 8009298:	4423      	add	r3, r4
 800929a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800929e:	617b      	str	r3, [r7, #20]
 80092a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092a2:	b29a      	uxth	r2, r3
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	895b      	ldrh	r3, [r3, #10]
 80092ac:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 80092b0:	e069      	b.n	8009386 <USB_EPStartXfer+0x23e>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	785b      	ldrb	r3, [r3, #1]
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d14c      	bne.n	8009354 <USB_EPStartXfer+0x20c>
 80092ba:	687c      	ldr	r4, [r7, #4]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	441c      	add	r4, r3
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	781b      	ldrb	r3, [r3, #0]
 80092ca:	011b      	lsls	r3, r3, #4
 80092cc:	4423      	add	r3, r4
 80092ce:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80092d2:	61bb      	str	r3, [r7, #24]
 80092d4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d110      	bne.n	80092fc <USB_EPStartXfer+0x1b4>
 80092da:	69bb      	ldr	r3, [r7, #24]
 80092dc:	881b      	ldrh	r3, [r3, #0]
 80092de:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80092e2:	b29a      	uxth	r2, r3
 80092e4:	69bb      	ldr	r3, [r7, #24]
 80092e6:	801a      	strh	r2, [r3, #0]
 80092e8:	69bb      	ldr	r3, [r7, #24]
 80092ea:	881b      	ldrh	r3, [r3, #0]
 80092ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80092f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80092f4:	b29a      	uxth	r2, r3
 80092f6:	69bb      	ldr	r3, [r7, #24]
 80092f8:	801a      	strh	r2, [r3, #0]
 80092fa:	e040      	b.n	800937e <USB_EPStartXfer+0x236>
 80092fc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092fe:	2b3e      	cmp	r3, #62	; 0x3e
 8009300:	d811      	bhi.n	8009326 <USB_EPStartXfer+0x1de>
 8009302:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009304:	085b      	lsrs	r3, r3, #1
 8009306:	643b      	str	r3, [r7, #64]	; 0x40
 8009308:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800930a:	f003 0301 	and.w	r3, r3, #1
 800930e:	2b00      	cmp	r3, #0
 8009310:	d002      	beq.n	8009318 <USB_EPStartXfer+0x1d0>
 8009312:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009314:	3301      	adds	r3, #1
 8009316:	643b      	str	r3, [r7, #64]	; 0x40
 8009318:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800931a:	b29b      	uxth	r3, r3
 800931c:	029b      	lsls	r3, r3, #10
 800931e:	b29a      	uxth	r2, r3
 8009320:	69bb      	ldr	r3, [r7, #24]
 8009322:	801a      	strh	r2, [r3, #0]
 8009324:	e02b      	b.n	800937e <USB_EPStartXfer+0x236>
 8009326:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009328:	095b      	lsrs	r3, r3, #5
 800932a:	643b      	str	r3, [r7, #64]	; 0x40
 800932c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800932e:	f003 031f 	and.w	r3, r3, #31
 8009332:	2b00      	cmp	r3, #0
 8009334:	d102      	bne.n	800933c <USB_EPStartXfer+0x1f4>
 8009336:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009338:	3b01      	subs	r3, #1
 800933a:	643b      	str	r3, [r7, #64]	; 0x40
 800933c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800933e:	b29b      	uxth	r3, r3
 8009340:	029b      	lsls	r3, r3, #10
 8009342:	b29b      	uxth	r3, r3
 8009344:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009348:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800934c:	b29a      	uxth	r2, r3
 800934e:	69bb      	ldr	r3, [r7, #24]
 8009350:	801a      	strh	r2, [r3, #0]
 8009352:	e014      	b.n	800937e <USB_EPStartXfer+0x236>
 8009354:	683b      	ldr	r3, [r7, #0]
 8009356:	785b      	ldrb	r3, [r3, #1]
 8009358:	2b01      	cmp	r3, #1
 800935a:	d110      	bne.n	800937e <USB_EPStartXfer+0x236>
 800935c:	687c      	ldr	r4, [r7, #4]
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009364:	b29b      	uxth	r3, r3
 8009366:	441c      	add	r4, r3
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	781b      	ldrb	r3, [r3, #0]
 800936c:	011b      	lsls	r3, r3, #4
 800936e:	4423      	add	r3, r4
 8009370:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009374:	61fb      	str	r3, [r7, #28]
 8009376:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009378:	b29a      	uxth	r2, r3
 800937a:	69fb      	ldr	r3, [r7, #28]
 800937c:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr0;
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	891b      	ldrh	r3, [r3, #8]
 8009382:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	6959      	ldr	r1, [r3, #20]
 800938a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800938c:	b29b      	uxth	r3, r3
 800938e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8009392:	6878      	ldr	r0, [r7, #4]
 8009394:	f000 fab0 	bl	80098f8 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	785b      	ldrb	r3, [r3, #1]
 800939c:	2b00      	cmp	r3, #0
 800939e:	d115      	bne.n	80093cc <USB_EPStartXfer+0x284>
 80093a0:	687a      	ldr	r2, [r7, #4]
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	781b      	ldrb	r3, [r3, #0]
 80093a6:	009b      	lsls	r3, r3, #2
 80093a8:	4413      	add	r3, r2
 80093aa:	881b      	ldrh	r3, [r3, #0]
 80093ac:	b29b      	uxth	r3, r3
 80093ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093b6:	b29c      	uxth	r4, r3
 80093b8:	687a      	ldr	r2, [r7, #4]
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	781b      	ldrb	r3, [r3, #0]
 80093be:	009b      	lsls	r3, r3, #2
 80093c0:	441a      	add	r2, r3
 80093c2:	4b96      	ldr	r3, [pc, #600]	; (800961c <USB_EPStartXfer+0x4d4>)
 80093c4:	4323      	orrs	r3, r4
 80093c6:	b29b      	uxth	r3, r3
 80093c8:	8013      	strh	r3, [r2, #0]
 80093ca:	e018      	b.n	80093fe <USB_EPStartXfer+0x2b6>
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	785b      	ldrb	r3, [r3, #1]
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	d114      	bne.n	80093fe <USB_EPStartXfer+0x2b6>
 80093d4:	687a      	ldr	r2, [r7, #4]
 80093d6:	683b      	ldr	r3, [r7, #0]
 80093d8:	781b      	ldrb	r3, [r3, #0]
 80093da:	009b      	lsls	r3, r3, #2
 80093dc:	4413      	add	r3, r2
 80093de:	881b      	ldrh	r3, [r3, #0]
 80093e0:	b29b      	uxth	r3, r3
 80093e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80093ea:	b29c      	uxth	r4, r3
 80093ec:	687a      	ldr	r2, [r7, #4]
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	781b      	ldrb	r3, [r3, #0]
 80093f2:	009b      	lsls	r3, r3, #2
 80093f4:	441a      	add	r2, r3
 80093f6:	4b8a      	ldr	r3, [pc, #552]	; (8009620 <USB_EPStartXfer+0x4d8>)
 80093f8:	4323      	orrs	r3, r4
 80093fa:	b29b      	uxth	r3, r3
 80093fc:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80093fe:	687a      	ldr	r2, [r7, #4]
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	781b      	ldrb	r3, [r3, #0]
 8009404:	009b      	lsls	r3, r3, #2
 8009406:	4413      	add	r3, r2
 8009408:	881b      	ldrh	r3, [r3, #0]
 800940a:	b29b      	uxth	r3, r3
 800940c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009410:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009414:	b29c      	uxth	r4, r3
 8009416:	f084 0310 	eor.w	r3, r4, #16
 800941a:	b29c      	uxth	r4, r3
 800941c:	f084 0320 	eor.w	r3, r4, #32
 8009420:	b29c      	uxth	r4, r3
 8009422:	687a      	ldr	r2, [r7, #4]
 8009424:	683b      	ldr	r3, [r7, #0]
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	009b      	lsls	r3, r3, #2
 800942a:	441a      	add	r2, r3
 800942c:	4b7d      	ldr	r3, [pc, #500]	; (8009624 <USB_EPStartXfer+0x4dc>)
 800942e:	4323      	orrs	r3, r4
 8009430:	b29b      	uxth	r3, r3
 8009432:	8013      	strh	r3, [r2, #0]
 8009434:	e153      	b.n	80096de <USB_EPStartXfer+0x596>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8009436:	683b      	ldr	r3, [r7, #0]
 8009438:	699a      	ldr	r2, [r3, #24]
 800943a:	683b      	ldr	r3, [r7, #0]
 800943c:	691b      	ldr	r3, [r3, #16]
 800943e:	429a      	cmp	r2, r3
 8009440:	d909      	bls.n	8009456 <USB_EPStartXfer+0x30e>
    {
      len = ep->maxpacket;
 8009442:	683b      	ldr	r3, [r7, #0]
 8009444:	691b      	ldr	r3, [r3, #16]
 8009446:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len -= len;
 8009448:	683b      	ldr	r3, [r7, #0]
 800944a:	699a      	ldr	r2, [r3, #24]
 800944c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800944e:	1ad2      	subs	r2, r2, r3
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	619a      	str	r2, [r3, #24]
 8009454:	e005      	b.n	8009462 <USB_EPStartXfer+0x31a>
    }
    else
    {
      len = ep->xfer_len;
 8009456:	683b      	ldr	r3, [r7, #0]
 8009458:	699b      	ldr	r3, [r3, #24]
 800945a:	64bb      	str	r3, [r7, #72]	; 0x48
      ep->xfer_len = 0U;
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	2200      	movs	r2, #0
 8009460:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	7b1b      	ldrb	r3, [r3, #12]
 8009466:	2b00      	cmp	r3, #0
 8009468:	d14c      	bne.n	8009504 <USB_EPStartXfer+0x3bc>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800946a:	687c      	ldr	r4, [r7, #4]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009472:	b29b      	uxth	r3, r3
 8009474:	441c      	add	r4, r3
 8009476:	683b      	ldr	r3, [r7, #0]
 8009478:	781b      	ldrb	r3, [r3, #0]
 800947a:	011b      	lsls	r3, r3, #4
 800947c:	4423      	add	r3, r4
 800947e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8009482:	623b      	str	r3, [r7, #32]
 8009484:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009486:	2b00      	cmp	r3, #0
 8009488:	d110      	bne.n	80094ac <USB_EPStartXfer+0x364>
 800948a:	6a3b      	ldr	r3, [r7, #32]
 800948c:	881b      	ldrh	r3, [r3, #0]
 800948e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009492:	b29a      	uxth	r2, r3
 8009494:	6a3b      	ldr	r3, [r7, #32]
 8009496:	801a      	strh	r2, [r3, #0]
 8009498:	6a3b      	ldr	r3, [r7, #32]
 800949a:	881b      	ldrh	r3, [r3, #0]
 800949c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094a0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094a4:	b29a      	uxth	r2, r3
 80094a6:	6a3b      	ldr	r3, [r7, #32]
 80094a8:	801a      	strh	r2, [r3, #0]
 80094aa:	e0fd      	b.n	80096a8 <USB_EPStartXfer+0x560>
 80094ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094ae:	2b3e      	cmp	r3, #62	; 0x3e
 80094b0:	d811      	bhi.n	80094d6 <USB_EPStartXfer+0x38e>
 80094b2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094b4:	085b      	lsrs	r3, r3, #1
 80094b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094ba:	f003 0301 	and.w	r3, r3, #1
 80094be:	2b00      	cmp	r3, #0
 80094c0:	d002      	beq.n	80094c8 <USB_EPStartXfer+0x380>
 80094c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094c4:	3301      	adds	r3, #1
 80094c6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094ca:	b29b      	uxth	r3, r3
 80094cc:	029b      	lsls	r3, r3, #10
 80094ce:	b29a      	uxth	r2, r3
 80094d0:	6a3b      	ldr	r3, [r7, #32]
 80094d2:	801a      	strh	r2, [r3, #0]
 80094d4:	e0e8      	b.n	80096a8 <USB_EPStartXfer+0x560>
 80094d6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094d8:	095b      	lsrs	r3, r3, #5
 80094da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80094de:	f003 031f 	and.w	r3, r3, #31
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	d102      	bne.n	80094ec <USB_EPStartXfer+0x3a4>
 80094e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094e8:	3b01      	subs	r3, #1
 80094ea:	63fb      	str	r3, [r7, #60]	; 0x3c
 80094ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094ee:	b29b      	uxth	r3, r3
 80094f0:	029b      	lsls	r3, r3, #10
 80094f2:	b29b      	uxth	r3, r3
 80094f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094fc:	b29a      	uxth	r2, r3
 80094fe:	6a3b      	ldr	r3, [r7, #32]
 8009500:	801a      	strh	r2, [r3, #0]
 8009502:	e0d1      	b.n	80096a8 <USB_EPStartXfer+0x560>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009504:	683b      	ldr	r3, [r7, #0]
 8009506:	785b      	ldrb	r3, [r3, #1]
 8009508:	2b00      	cmp	r3, #0
 800950a:	d14c      	bne.n	80095a6 <USB_EPStartXfer+0x45e>
 800950c:	687c      	ldr	r4, [r7, #4]
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009514:	b29b      	uxth	r3, r3
 8009516:	441c      	add	r4, r3
 8009518:	683b      	ldr	r3, [r7, #0]
 800951a:	781b      	ldrb	r3, [r3, #0]
 800951c:	011b      	lsls	r3, r3, #4
 800951e:	4423      	add	r3, r4
 8009520:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8009524:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009526:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009528:	2b00      	cmp	r3, #0
 800952a:	d110      	bne.n	800954e <USB_EPStartXfer+0x406>
 800952c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800952e:	881b      	ldrh	r3, [r3, #0]
 8009530:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009534:	b29a      	uxth	r2, r3
 8009536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009538:	801a      	strh	r2, [r3, #0]
 800953a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800953c:	881b      	ldrh	r3, [r3, #0]
 800953e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009542:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009546:	b29a      	uxth	r2, r3
 8009548:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800954a:	801a      	strh	r2, [r3, #0]
 800954c:	e040      	b.n	80095d0 <USB_EPStartXfer+0x488>
 800954e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009550:	2b3e      	cmp	r3, #62	; 0x3e
 8009552:	d811      	bhi.n	8009578 <USB_EPStartXfer+0x430>
 8009554:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009556:	085b      	lsrs	r3, r3, #1
 8009558:	63bb      	str	r3, [r7, #56]	; 0x38
 800955a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800955c:	f003 0301 	and.w	r3, r3, #1
 8009560:	2b00      	cmp	r3, #0
 8009562:	d002      	beq.n	800956a <USB_EPStartXfer+0x422>
 8009564:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009566:	3301      	adds	r3, #1
 8009568:	63bb      	str	r3, [r7, #56]	; 0x38
 800956a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800956c:	b29b      	uxth	r3, r3
 800956e:	029b      	lsls	r3, r3, #10
 8009570:	b29a      	uxth	r2, r3
 8009572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009574:	801a      	strh	r2, [r3, #0]
 8009576:	e02b      	b.n	80095d0 <USB_EPStartXfer+0x488>
 8009578:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800957a:	095b      	lsrs	r3, r3, #5
 800957c:	63bb      	str	r3, [r7, #56]	; 0x38
 800957e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009580:	f003 031f 	and.w	r3, r3, #31
 8009584:	2b00      	cmp	r3, #0
 8009586:	d102      	bne.n	800958e <USB_EPStartXfer+0x446>
 8009588:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800958a:	3b01      	subs	r3, #1
 800958c:	63bb      	str	r3, [r7, #56]	; 0x38
 800958e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009590:	b29b      	uxth	r3, r3
 8009592:	029b      	lsls	r3, r3, #10
 8009594:	b29b      	uxth	r3, r3
 8009596:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800959a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800959e:	b29a      	uxth	r2, r3
 80095a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095a2:	801a      	strh	r2, [r3, #0]
 80095a4:	e014      	b.n	80095d0 <USB_EPStartXfer+0x488>
 80095a6:	683b      	ldr	r3, [r7, #0]
 80095a8:	785b      	ldrb	r3, [r3, #1]
 80095aa:	2b01      	cmp	r3, #1
 80095ac:	d110      	bne.n	80095d0 <USB_EPStartXfer+0x488>
 80095ae:	687c      	ldr	r4, [r7, #4]
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095b6:	b29b      	uxth	r3, r3
 80095b8:	441c      	add	r4, r3
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	781b      	ldrb	r3, [r3, #0]
 80095be:	011b      	lsls	r3, r3, #4
 80095c0:	4423      	add	r3, r4
 80095c2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80095c6:	633b      	str	r3, [r7, #48]	; 0x30
 80095c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095ca:	b29a      	uxth	r2, r3
 80095cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80095ce:	801a      	strh	r2, [r3, #0]
 80095d0:	687c      	ldr	r4, [r7, #4]
 80095d2:	683b      	ldr	r3, [r7, #0]
 80095d4:	785b      	ldrb	r3, [r3, #1]
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d152      	bne.n	8009680 <USB_EPStartXfer+0x538>
 80095da:	687c      	ldr	r4, [r7, #4]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095e2:	b29b      	uxth	r3, r3
 80095e4:	441c      	add	r4, r3
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	781b      	ldrb	r3, [r3, #0]
 80095ea:	011b      	lsls	r3, r3, #4
 80095ec:	4423      	add	r3, r4
 80095ee:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80095f2:	627b      	str	r3, [r7, #36]	; 0x24
 80095f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d116      	bne.n	8009628 <USB_EPStartXfer+0x4e0>
 80095fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095fc:	881b      	ldrh	r3, [r3, #0]
 80095fe:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009602:	b29a      	uxth	r2, r3
 8009604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009606:	801a      	strh	r2, [r3, #0]
 8009608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800960a:	881b      	ldrh	r3, [r3, #0]
 800960c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009610:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009614:	b29a      	uxth	r2, r3
 8009616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009618:	801a      	strh	r2, [r3, #0]
 800961a:	e045      	b.n	80096a8 <USB_EPStartXfer+0x560>
 800961c:	ffff80c0 	.word	0xffff80c0
 8009620:	ffffc080 	.word	0xffffc080
 8009624:	ffff8080 	.word	0xffff8080
 8009628:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800962a:	2b3e      	cmp	r3, #62	; 0x3e
 800962c:	d811      	bhi.n	8009652 <USB_EPStartXfer+0x50a>
 800962e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009630:	085b      	lsrs	r3, r3, #1
 8009632:	637b      	str	r3, [r7, #52]	; 0x34
 8009634:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009636:	f003 0301 	and.w	r3, r3, #1
 800963a:	2b00      	cmp	r3, #0
 800963c:	d002      	beq.n	8009644 <USB_EPStartXfer+0x4fc>
 800963e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009640:	3301      	adds	r3, #1
 8009642:	637b      	str	r3, [r7, #52]	; 0x34
 8009644:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009646:	b29b      	uxth	r3, r3
 8009648:	029b      	lsls	r3, r3, #10
 800964a:	b29a      	uxth	r2, r3
 800964c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800964e:	801a      	strh	r2, [r3, #0]
 8009650:	e02a      	b.n	80096a8 <USB_EPStartXfer+0x560>
 8009652:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009654:	095b      	lsrs	r3, r3, #5
 8009656:	637b      	str	r3, [r7, #52]	; 0x34
 8009658:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800965a:	f003 031f 	and.w	r3, r3, #31
 800965e:	2b00      	cmp	r3, #0
 8009660:	d102      	bne.n	8009668 <USB_EPStartXfer+0x520>
 8009662:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009664:	3b01      	subs	r3, #1
 8009666:	637b      	str	r3, [r7, #52]	; 0x34
 8009668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800966a:	b29b      	uxth	r3, r3
 800966c:	029b      	lsls	r3, r3, #10
 800966e:	b29b      	uxth	r3, r3
 8009670:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009674:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009678:	b29a      	uxth	r2, r3
 800967a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800967c:	801a      	strh	r2, [r3, #0]
 800967e:	e013      	b.n	80096a8 <USB_EPStartXfer+0x560>
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	785b      	ldrb	r3, [r3, #1]
 8009684:	2b01      	cmp	r3, #1
 8009686:	d10f      	bne.n	80096a8 <USB_EPStartXfer+0x560>
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800968e:	b29b      	uxth	r3, r3
 8009690:	441c      	add	r4, r3
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	781b      	ldrb	r3, [r3, #0]
 8009696:	011b      	lsls	r3, r3, #4
 8009698:	4423      	add	r3, r4
 800969a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800969e:	62bb      	str	r3, [r7, #40]	; 0x28
 80096a0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80096a2:	b29a      	uxth	r2, r3
 80096a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a6:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80096a8:	687a      	ldr	r2, [r7, #4]
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	781b      	ldrb	r3, [r3, #0]
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	4413      	add	r3, r2
 80096b2:	881b      	ldrh	r3, [r3, #0]
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80096ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096be:	b29c      	uxth	r4, r3
 80096c0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80096c4:	b29c      	uxth	r4, r3
 80096c6:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80096ca:	b29c      	uxth	r4, r3
 80096cc:	687a      	ldr	r2, [r7, #4]
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	009b      	lsls	r3, r3, #2
 80096d4:	441a      	add	r2, r3
 80096d6:	4b04      	ldr	r3, [pc, #16]	; (80096e8 <USB_EPStartXfer+0x5a0>)
 80096d8:	4323      	orrs	r3, r4
 80096da:	b29b      	uxth	r3, r3
 80096dc:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80096de:	2300      	movs	r3, #0
}
 80096e0:	4618      	mov	r0, r3
 80096e2:	3754      	adds	r7, #84	; 0x54
 80096e4:	46bd      	mov	sp, r7
 80096e6:	bd90      	pop	{r4, r7, pc}
 80096e8:	ffff8080 	.word	0xffff8080

080096ec <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80096ec:	b490      	push	{r4, r7}
 80096ee:	b082      	sub	sp, #8
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
 80096f4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	785b      	ldrb	r3, [r3, #1]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d018      	beq.n	8009730 <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80096fe:	687a      	ldr	r2, [r7, #4]
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	781b      	ldrb	r3, [r3, #0]
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	4413      	add	r3, r2
 8009708:	881b      	ldrh	r3, [r3, #0]
 800970a:	b29b      	uxth	r3, r3
 800970c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009710:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009714:	b29c      	uxth	r4, r3
 8009716:	f084 0310 	eor.w	r3, r4, #16
 800971a:	b29c      	uxth	r4, r3
 800971c:	687a      	ldr	r2, [r7, #4]
 800971e:	683b      	ldr	r3, [r7, #0]
 8009720:	781b      	ldrb	r3, [r3, #0]
 8009722:	009b      	lsls	r3, r3, #2
 8009724:	441a      	add	r2, r3
 8009726:	4b11      	ldr	r3, [pc, #68]	; (800976c <USB_EPSetStall+0x80>)
 8009728:	4323      	orrs	r3, r4
 800972a:	b29b      	uxth	r3, r3
 800972c:	8013      	strh	r3, [r2, #0]
 800972e:	e017      	b.n	8009760 <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009730:	687a      	ldr	r2, [r7, #4]
 8009732:	683b      	ldr	r3, [r7, #0]
 8009734:	781b      	ldrb	r3, [r3, #0]
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	4413      	add	r3, r2
 800973a:	881b      	ldrh	r3, [r3, #0]
 800973c:	b29b      	uxth	r3, r3
 800973e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009742:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009746:	b29c      	uxth	r4, r3
 8009748:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 800974c:	b29c      	uxth	r4, r3
 800974e:	687a      	ldr	r2, [r7, #4]
 8009750:	683b      	ldr	r3, [r7, #0]
 8009752:	781b      	ldrb	r3, [r3, #0]
 8009754:	009b      	lsls	r3, r3, #2
 8009756:	441a      	add	r2, r3
 8009758:	4b04      	ldr	r3, [pc, #16]	; (800976c <USB_EPSetStall+0x80>)
 800975a:	4323      	orrs	r3, r4
 800975c:	b29b      	uxth	r3, r3
 800975e:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8009760:	2300      	movs	r3, #0
}
 8009762:	4618      	mov	r0, r3
 8009764:	3708      	adds	r7, #8
 8009766:	46bd      	mov	sp, r7
 8009768:	bc90      	pop	{r4, r7}
 800976a:	4770      	bx	lr
 800976c:	ffff8080 	.word	0xffff8080

08009770 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009770:	b490      	push	{r4, r7}
 8009772:	b082      	sub	sp, #8
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800977a:	683b      	ldr	r3, [r7, #0]
 800977c:	7b1b      	ldrb	r3, [r3, #12]
 800977e:	2b00      	cmp	r3, #0
 8009780:	d17d      	bne.n	800987e <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 8009782:	683b      	ldr	r3, [r7, #0]
 8009784:	785b      	ldrb	r3, [r3, #1]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d03d      	beq.n	8009806 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800978a:	687a      	ldr	r2, [r7, #4]
 800978c:	683b      	ldr	r3, [r7, #0]
 800978e:	781b      	ldrb	r3, [r3, #0]
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	4413      	add	r3, r2
 8009794:	881b      	ldrh	r3, [r3, #0]
 8009796:	b29c      	uxth	r4, r3
 8009798:	4623      	mov	r3, r4
 800979a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d014      	beq.n	80097cc <USB_EPClearStall+0x5c>
 80097a2:	687a      	ldr	r2, [r7, #4]
 80097a4:	683b      	ldr	r3, [r7, #0]
 80097a6:	781b      	ldrb	r3, [r3, #0]
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	4413      	add	r3, r2
 80097ac:	881b      	ldrh	r3, [r3, #0]
 80097ae:	b29b      	uxth	r3, r3
 80097b0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097b8:	b29c      	uxth	r4, r3
 80097ba:	687a      	ldr	r2, [r7, #4]
 80097bc:	683b      	ldr	r3, [r7, #0]
 80097be:	781b      	ldrb	r3, [r3, #0]
 80097c0:	009b      	lsls	r3, r3, #2
 80097c2:	441a      	add	r2, r3
 80097c4:	4b31      	ldr	r3, [pc, #196]	; (800988c <USB_EPClearStall+0x11c>)
 80097c6:	4323      	orrs	r3, r4
 80097c8:	b29b      	uxth	r3, r3
 80097ca:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80097cc:	683b      	ldr	r3, [r7, #0]
 80097ce:	78db      	ldrb	r3, [r3, #3]
 80097d0:	2b01      	cmp	r3, #1
 80097d2:	d054      	beq.n	800987e <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80097d4:	687a      	ldr	r2, [r7, #4]
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	781b      	ldrb	r3, [r3, #0]
 80097da:	009b      	lsls	r3, r3, #2
 80097dc:	4413      	add	r3, r2
 80097de:	881b      	ldrh	r3, [r3, #0]
 80097e0:	b29b      	uxth	r3, r3
 80097e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80097e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80097ea:	b29c      	uxth	r4, r3
 80097ec:	f084 0320 	eor.w	r3, r4, #32
 80097f0:	b29c      	uxth	r4, r3
 80097f2:	687a      	ldr	r2, [r7, #4]
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	781b      	ldrb	r3, [r3, #0]
 80097f8:	009b      	lsls	r3, r3, #2
 80097fa:	441a      	add	r2, r3
 80097fc:	4b24      	ldr	r3, [pc, #144]	; (8009890 <USB_EPClearStall+0x120>)
 80097fe:	4323      	orrs	r3, r4
 8009800:	b29b      	uxth	r3, r3
 8009802:	8013      	strh	r3, [r2, #0]
 8009804:	e03b      	b.n	800987e <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	683b      	ldr	r3, [r7, #0]
 800980a:	781b      	ldrb	r3, [r3, #0]
 800980c:	009b      	lsls	r3, r3, #2
 800980e:	4413      	add	r3, r2
 8009810:	881b      	ldrh	r3, [r3, #0]
 8009812:	b29c      	uxth	r4, r3
 8009814:	4623      	mov	r3, r4
 8009816:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800981a:	2b00      	cmp	r3, #0
 800981c:	d014      	beq.n	8009848 <USB_EPClearStall+0xd8>
 800981e:	687a      	ldr	r2, [r7, #4]
 8009820:	683b      	ldr	r3, [r7, #0]
 8009822:	781b      	ldrb	r3, [r3, #0]
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	4413      	add	r3, r2
 8009828:	881b      	ldrh	r3, [r3, #0]
 800982a:	b29b      	uxth	r3, r3
 800982c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009830:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009834:	b29c      	uxth	r4, r3
 8009836:	687a      	ldr	r2, [r7, #4]
 8009838:	683b      	ldr	r3, [r7, #0]
 800983a:	781b      	ldrb	r3, [r3, #0]
 800983c:	009b      	lsls	r3, r3, #2
 800983e:	441a      	add	r2, r3
 8009840:	4b14      	ldr	r3, [pc, #80]	; (8009894 <USB_EPClearStall+0x124>)
 8009842:	4323      	orrs	r3, r4
 8009844:	b29b      	uxth	r3, r3
 8009846:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	683b      	ldr	r3, [r7, #0]
 800984c:	781b      	ldrb	r3, [r3, #0]
 800984e:	009b      	lsls	r3, r3, #2
 8009850:	4413      	add	r3, r2
 8009852:	881b      	ldrh	r3, [r3, #0]
 8009854:	b29b      	uxth	r3, r3
 8009856:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800985a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800985e:	b29c      	uxth	r4, r3
 8009860:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8009864:	b29c      	uxth	r4, r3
 8009866:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800986a:	b29c      	uxth	r4, r3
 800986c:	687a      	ldr	r2, [r7, #4]
 800986e:	683b      	ldr	r3, [r7, #0]
 8009870:	781b      	ldrb	r3, [r3, #0]
 8009872:	009b      	lsls	r3, r3, #2
 8009874:	441a      	add	r2, r3
 8009876:	4b06      	ldr	r3, [pc, #24]	; (8009890 <USB_EPClearStall+0x120>)
 8009878:	4323      	orrs	r3, r4
 800987a:	b29b      	uxth	r3, r3
 800987c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3708      	adds	r7, #8
 8009884:	46bd      	mov	sp, r7
 8009886:	bc90      	pop	{r4, r7}
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop
 800988c:	ffff80c0 	.word	0xffff80c0
 8009890:	ffff8080 	.word	0xffff8080
 8009894:	ffffc080 	.word	0xffffc080

08009898 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8009898:	b480      	push	{r7}
 800989a:	b083      	sub	sp, #12
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	460b      	mov	r3, r1
 80098a2:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80098a4:	78fb      	ldrb	r3, [r7, #3]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d103      	bne.n	80098b2 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 80098aa:	687b      	ldr	r3, [r7, #4]
 80098ac:	2280      	movs	r2, #128	; 0x80
 80098ae:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80098b2:	2300      	movs	r3, #0
}
 80098b4:	4618      	mov	r0, r3
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098be:	4770      	bx	lr

080098c0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 80098c0:	b480      	push	{r7}
 80098c2:	b085      	sub	sp, #20
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80098ce:	b29b      	uxth	r3, r3
 80098d0:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80098d2:	68fb      	ldr	r3, [r7, #12]
}
 80098d4:	4618      	mov	r0, r3
 80098d6:	3714      	adds	r7, #20
 80098d8:	46bd      	mov	sp, r7
 80098da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098de:	4770      	bx	lr

080098e0 <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 80098e0:	b480      	push	{r7}
 80098e2:	b083      	sub	sp, #12
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 80098ea:	2300      	movs	r3, #0
}
 80098ec:	4618      	mov	r0, r3
 80098ee:	370c      	adds	r7, #12
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80098f8:	b480      	push	{r7}
 80098fa:	b08d      	sub	sp, #52	; 0x34
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	4611      	mov	r1, r2
 8009904:	461a      	mov	r2, r3
 8009906:	460b      	mov	r3, r1
 8009908:	80fb      	strh	r3, [r7, #6]
 800990a:	4613      	mov	r3, r2
 800990c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800990e:	88bb      	ldrh	r3, [r7, #4]
 8009910:	3301      	adds	r3, #1
 8009912:	085b      	lsrs	r3, r3, #1
 8009914:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800991e:	88fb      	ldrh	r3, [r7, #6]
 8009920:	005a      	lsls	r2, r3, #1
 8009922:	69fb      	ldr	r3, [r7, #28]
 8009924:	4413      	add	r3, r2
 8009926:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800992a:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 800992c:	6a3b      	ldr	r3, [r7, #32]
 800992e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009930:	e01e      	b.n	8009970 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8009932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009934:	781b      	ldrb	r3, [r3, #0]
 8009936:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8009938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800993a:	3301      	adds	r3, #1
 800993c:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 800993e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009940:	781b      	ldrb	r3, [r3, #0]
 8009942:	b29b      	uxth	r3, r3
 8009944:	021b      	lsls	r3, r3, #8
 8009946:	b29b      	uxth	r3, r3
 8009948:	461a      	mov	r2, r3
 800994a:	69bb      	ldr	r3, [r7, #24]
 800994c:	4313      	orrs	r3, r2
 800994e:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8009950:	697b      	ldr	r3, [r7, #20]
 8009952:	b29a      	uxth	r2, r3
 8009954:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009956:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009958:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800995a:	3302      	adds	r3, #2
 800995c:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 800995e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009960:	3302      	adds	r3, #2
 8009962:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 8009964:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009966:	3301      	adds	r3, #1
 8009968:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 800996a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800996c:	3b01      	subs	r3, #1
 800996e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009972:	2b00      	cmp	r3, #0
 8009974:	d1dd      	bne.n	8009932 <USB_WritePMA+0x3a>
  }
}
 8009976:	bf00      	nop
 8009978:	3734      	adds	r7, #52	; 0x34
 800997a:	46bd      	mov	sp, r7
 800997c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009980:	4770      	bx	lr

08009982 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009982:	b480      	push	{r7}
 8009984:	b08b      	sub	sp, #44	; 0x2c
 8009986:	af00      	add	r7, sp, #0
 8009988:	60f8      	str	r0, [r7, #12]
 800998a:	60b9      	str	r1, [r7, #8]
 800998c:	4611      	mov	r1, r2
 800998e:	461a      	mov	r2, r3
 8009990:	460b      	mov	r3, r1
 8009992:	80fb      	strh	r3, [r7, #6]
 8009994:	4613      	mov	r3, r2
 8009996:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009998:	88bb      	ldrh	r3, [r7, #4]
 800999a:	085b      	lsrs	r3, r3, #1
 800999c:	b29b      	uxth	r3, r3
 800999e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80099a4:	68bb      	ldr	r3, [r7, #8]
 80099a6:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80099a8:	88fb      	ldrh	r3, [r7, #6]
 80099aa:	005a      	lsls	r2, r3, #1
 80099ac:	697b      	ldr	r3, [r7, #20]
 80099ae:	4413      	add	r3, r2
 80099b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80099b4:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 80099b6:	69bb      	ldr	r3, [r7, #24]
 80099b8:	627b      	str	r3, [r7, #36]	; 0x24
 80099ba:	e01b      	b.n	80099f4 <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 80099bc:	6a3b      	ldr	r3, [r7, #32]
 80099be:	881b      	ldrh	r3, [r3, #0]
 80099c0:	b29b      	uxth	r3, r3
 80099c2:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80099c4:	6a3b      	ldr	r3, [r7, #32]
 80099c6:	3302      	adds	r3, #2
 80099c8:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	b2da      	uxtb	r2, r3
 80099ce:	69fb      	ldr	r3, [r7, #28]
 80099d0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80099d2:	69fb      	ldr	r3, [r7, #28]
 80099d4:	3301      	adds	r3, #1
 80099d6:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 80099d8:	693b      	ldr	r3, [r7, #16]
 80099da:	0a1b      	lsrs	r3, r3, #8
 80099dc:	b2da      	uxtb	r2, r3
 80099de:	69fb      	ldr	r3, [r7, #28]
 80099e0:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80099e2:	69fb      	ldr	r3, [r7, #28]
 80099e4:	3301      	adds	r3, #1
 80099e6:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 80099e8:	6a3b      	ldr	r3, [r7, #32]
 80099ea:	3302      	adds	r3, #2
 80099ec:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80099ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f0:	3b01      	subs	r3, #1
 80099f2:	627b      	str	r3, [r7, #36]	; 0x24
 80099f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d1e0      	bne.n	80099bc <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80099fa:	88bb      	ldrh	r3, [r7, #4]
 80099fc:	f003 0301 	and.w	r3, r3, #1
 8009a00:	b29b      	uxth	r3, r3
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d007      	beq.n	8009a16 <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 8009a06:	6a3b      	ldr	r3, [r7, #32]
 8009a08:	881b      	ldrh	r3, [r3, #0]
 8009a0a:	b29b      	uxth	r3, r3
 8009a0c:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009a0e:	693b      	ldr	r3, [r7, #16]
 8009a10:	b2da      	uxtb	r2, r3
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	701a      	strb	r2, [r3, #0]
  }
}
 8009a16:	bf00      	nop
 8009a18:	372c      	adds	r7, #44	; 0x2c
 8009a1a:	46bd      	mov	sp, r7
 8009a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a20:	4770      	bx	lr

08009a22 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8009a22:	b480      	push	{r7}
 8009a24:	b083      	sub	sp, #12
 8009a26:	af00      	add	r7, sp, #0
 8009a28:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009a2a:	2300      	movs	r3, #0
}
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	370c      	adds	r7, #12
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr

08009a38 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b084      	sub	sp, #16
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
 8009a40:	460b      	mov	r3, r1
 8009a42:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8009a44:	2302      	movs	r3, #2
 8009a46:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d00c      	beq.n	8009a6c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	78fa      	ldrb	r2, [r7, #3]
 8009a5c:	4611      	mov	r1, r2
 8009a5e:	6878      	ldr	r0, [r7, #4]
 8009a60:	4798      	blx	r3
 8009a62:	4603      	mov	r3, r0
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	d101      	bne.n	8009a6c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8009a6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a6e:	4618      	mov	r0, r3
 8009a70:	3710      	adds	r7, #16
 8009a72:	46bd      	mov	sp, r7
 8009a74:	bd80      	pop	{r7, pc}

08009a76 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009a76:	b580      	push	{r7, lr}
 8009a78:	b082      	sub	sp, #8
 8009a7a:	af00      	add	r7, sp, #0
 8009a7c:	6078      	str	r0, [r7, #4]
 8009a7e:	460b      	mov	r3, r1
 8009a80:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009a88:	685b      	ldr	r3, [r3, #4]
 8009a8a:	78fa      	ldrb	r2, [r7, #3]
 8009a8c:	4611      	mov	r1, r2
 8009a8e:	6878      	ldr	r0, [r7, #4]
 8009a90:	4798      	blx	r3

  return USBD_OK;
 8009a92:	2300      	movs	r3, #0
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3708      	adds	r7, #8
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8009a9c:	b580      	push	{r7, lr}
 8009a9e:	b082      	sub	sp, #8
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	6078      	str	r0, [r7, #4]
 8009aa4:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009aac:	6839      	ldr	r1, [r7, #0]
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f000 fece 	bl	800a850 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8009ac2:	461a      	mov	r2, r3
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009aca:	687b      	ldr	r3, [r7, #4]
 8009acc:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009ad0:	f003 031f 	and.w	r3, r3, #31
 8009ad4:	2b01      	cmp	r3, #1
 8009ad6:	d00c      	beq.n	8009af2 <USBD_LL_SetupStage+0x56>
 8009ad8:	2b01      	cmp	r3, #1
 8009ada:	d302      	bcc.n	8009ae2 <USBD_LL_SetupStage+0x46>
 8009adc:	2b02      	cmp	r3, #2
 8009ade:	d010      	beq.n	8009b02 <USBD_LL_SetupStage+0x66>
 8009ae0:	e017      	b.n	8009b12 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009ae8:	4619      	mov	r1, r3
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f000 f9ce 	bl	8009e8c <USBD_StdDevReq>
      break;
 8009af0:	e01a      	b.n	8009b28 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009af8:	4619      	mov	r1, r3
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f000 fa30 	bl	8009f60 <USBD_StdItfReq>
      break;
 8009b00:	e012      	b.n	8009b28 <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8009b08:	4619      	mov	r1, r3
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f000 fa6e 	bl	8009fec <USBD_StdEPReq>
      break;
 8009b10:	e00a      	b.n	8009b28 <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8009b18:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009b1c:	b2db      	uxtb	r3, r3
 8009b1e:	4619      	mov	r1, r3
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f001 fa05 	bl	800af30 <USBD_LL_StallEP>
      break;
 8009b26:	bf00      	nop
  }

  return USBD_OK;
 8009b28:	2300      	movs	r3, #0
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	3708      	adds	r7, #8
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	bd80      	pop	{r7, pc}

08009b32 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8009b32:	b580      	push	{r7, lr}
 8009b34:	b086      	sub	sp, #24
 8009b36:	af00      	add	r7, sp, #0
 8009b38:	60f8      	str	r0, [r7, #12]
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	607a      	str	r2, [r7, #4]
 8009b3e:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009b40:	7afb      	ldrb	r3, [r7, #11]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d14b      	bne.n	8009bde <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8009b4c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009b54:	2b03      	cmp	r3, #3
 8009b56:	d134      	bne.n	8009bc2 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009b58:	697b      	ldr	r3, [r7, #20]
 8009b5a:	68da      	ldr	r2, [r3, #12]
 8009b5c:	697b      	ldr	r3, [r7, #20]
 8009b5e:	691b      	ldr	r3, [r3, #16]
 8009b60:	429a      	cmp	r2, r3
 8009b62:	d919      	bls.n	8009b98 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8009b64:	697b      	ldr	r3, [r7, #20]
 8009b66:	68da      	ldr	r2, [r3, #12]
 8009b68:	697b      	ldr	r3, [r7, #20]
 8009b6a:	691b      	ldr	r3, [r3, #16]
 8009b6c:	1ad2      	subs	r2, r2, r3
 8009b6e:	697b      	ldr	r3, [r7, #20]
 8009b70:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	68da      	ldr	r2, [r3, #12]
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d203      	bcs.n	8009b86 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8009b82:	b29b      	uxth	r3, r3
 8009b84:	e002      	b.n	8009b8c <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8009b86:	697b      	ldr	r3, [r7, #20]
 8009b88:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8009b8a:	b29b      	uxth	r3, r3
 8009b8c:	461a      	mov	r2, r3
 8009b8e:	6879      	ldr	r1, [r7, #4]
 8009b90:	68f8      	ldr	r0, [r7, #12]
 8009b92:	f000 fed9 	bl	800a948 <USBD_CtlContinueRx>
 8009b96:	e038      	b.n	8009c0a <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009b9e:	691b      	ldr	r3, [r3, #16]
 8009ba0:	2b00      	cmp	r3, #0
 8009ba2:	d00a      	beq.n	8009bba <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009baa:	2b03      	cmp	r3, #3
 8009bac:	d105      	bne.n	8009bba <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bb4:	691b      	ldr	r3, [r3, #16]
 8009bb6:	68f8      	ldr	r0, [r7, #12]
 8009bb8:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8009bba:	68f8      	ldr	r0, [r7, #12]
 8009bbc:	f000 fed6 	bl	800a96c <USBD_CtlSendStatus>
 8009bc0:	e023      	b.n	8009c0a <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009bc8:	2b05      	cmp	r3, #5
 8009bca:	d11e      	bne.n	8009c0a <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009bd4:	2100      	movs	r1, #0
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f001 f9aa 	bl	800af30 <USBD_LL_StallEP>
 8009bdc:	e015      	b.n	8009c0a <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009bde:	68fb      	ldr	r3, [r7, #12]
 8009be0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009be4:	699b      	ldr	r3, [r3, #24]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00d      	beq.n	8009c06 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009bf0:	2b03      	cmp	r3, #3
 8009bf2:	d108      	bne.n	8009c06 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009bf4:	68fb      	ldr	r3, [r7, #12]
 8009bf6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009bfa:	699b      	ldr	r3, [r3, #24]
 8009bfc:	7afa      	ldrb	r2, [r7, #11]
 8009bfe:	4611      	mov	r1, r2
 8009c00:	68f8      	ldr	r0, [r7, #12]
 8009c02:	4798      	blx	r3
 8009c04:	e001      	b.n	8009c0a <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009c06:	2302      	movs	r3, #2
 8009c08:	e000      	b.n	8009c0c <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009c0a:	2300      	movs	r3, #0
}
 8009c0c:	4618      	mov	r0, r3
 8009c0e:	3718      	adds	r7, #24
 8009c10:	46bd      	mov	sp, r7
 8009c12:	bd80      	pop	{r7, pc}

08009c14 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b086      	sub	sp, #24
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	460b      	mov	r3, r1
 8009c1e:	607a      	str	r2, [r7, #4]
 8009c20:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009c22:	7afb      	ldrb	r3, [r7, #11]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d17f      	bne.n	8009d28 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	3314      	adds	r3, #20
 8009c2c:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009c34:	2b02      	cmp	r3, #2
 8009c36:	d15c      	bne.n	8009cf2 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009c38:	697b      	ldr	r3, [r7, #20]
 8009c3a:	68da      	ldr	r2, [r3, #12]
 8009c3c:	697b      	ldr	r3, [r7, #20]
 8009c3e:	691b      	ldr	r3, [r3, #16]
 8009c40:	429a      	cmp	r2, r3
 8009c42:	d915      	bls.n	8009c70 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009c44:	697b      	ldr	r3, [r7, #20]
 8009c46:	68da      	ldr	r2, [r3, #12]
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	691b      	ldr	r3, [r3, #16]
 8009c4c:	1ad2      	subs	r2, r2, r3
 8009c4e:	697b      	ldr	r3, [r7, #20]
 8009c50:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009c52:	697b      	ldr	r3, [r7, #20]
 8009c54:	68db      	ldr	r3, [r3, #12]
 8009c56:	b29b      	uxth	r3, r3
 8009c58:	461a      	mov	r2, r3
 8009c5a:	6879      	ldr	r1, [r7, #4]
 8009c5c:	68f8      	ldr	r0, [r7, #12]
 8009c5e:	f000 fe61 	bl	800a924 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009c62:	2300      	movs	r3, #0
 8009c64:	2200      	movs	r2, #0
 8009c66:	2100      	movs	r1, #0
 8009c68:	68f8      	ldr	r0, [r7, #12]
 8009c6a:	f001 fa07 	bl	800b07c <USBD_LL_PrepareReceive>
 8009c6e:	e04e      	b.n	8009d0e <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009c70:	697b      	ldr	r3, [r7, #20]
 8009c72:	689b      	ldr	r3, [r3, #8]
 8009c74:	697a      	ldr	r2, [r7, #20]
 8009c76:	6912      	ldr	r2, [r2, #16]
 8009c78:	fbb3 f1f2 	udiv	r1, r3, r2
 8009c7c:	fb02 f201 	mul.w	r2, r2, r1
 8009c80:	1a9b      	subs	r3, r3, r2
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d11c      	bne.n	8009cc0 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8009c86:	697b      	ldr	r3, [r7, #20]
 8009c88:	689a      	ldr	r2, [r3, #8]
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d316      	bcc.n	8009cc0 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	689a      	ldr	r2, [r3, #8]
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009c9c:	429a      	cmp	r2, r3
 8009c9e:	d20f      	bcs.n	8009cc0 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	2100      	movs	r1, #0
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f000 fe3d 	bl	800a924 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2200      	movs	r2, #0
 8009cae:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	2200      	movs	r2, #0
 8009cb6:	2100      	movs	r1, #0
 8009cb8:	68f8      	ldr	r0, [r7, #12]
 8009cba:	f001 f9df 	bl	800b07c <USBD_LL_PrepareReceive>
 8009cbe:	e026      	b.n	8009d0e <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cc6:	68db      	ldr	r3, [r3, #12]
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d00a      	beq.n	8009ce2 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009cd2:	2b03      	cmp	r3, #3
 8009cd4:	d105      	bne.n	8009ce2 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009cd6:	68fb      	ldr	r3, [r7, #12]
 8009cd8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009cdc:	68db      	ldr	r3, [r3, #12]
 8009cde:	68f8      	ldr	r0, [r7, #12]
 8009ce0:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8009ce2:	2180      	movs	r1, #128	; 0x80
 8009ce4:	68f8      	ldr	r0, [r7, #12]
 8009ce6:	f001 f923 	bl	800af30 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009cea:	68f8      	ldr	r0, [r7, #12]
 8009cec:	f000 fe51 	bl	800a992 <USBD_CtlReceiveStatus>
 8009cf0:	e00d      	b.n	8009d0e <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009cf8:	2b04      	cmp	r3, #4
 8009cfa:	d004      	beq.n	8009d06 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	d103      	bne.n	8009d0e <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009d06:	2180      	movs	r1, #128	; 0x80
 8009d08:	68f8      	ldr	r0, [r7, #12]
 8009d0a:	f001 f911 	bl	800af30 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009d14:	2b01      	cmp	r3, #1
 8009d16:	d11d      	bne.n	8009d54 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009d18:	68f8      	ldr	r0, [r7, #12]
 8009d1a:	f7ff fe82 	bl	8009a22 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009d26:	e015      	b.n	8009d54 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d2e:	695b      	ldr	r3, [r3, #20]
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d00d      	beq.n	8009d50 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009d3a:	2b03      	cmp	r3, #3
 8009d3c:	d108      	bne.n	8009d50 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009d3e:	68fb      	ldr	r3, [r7, #12]
 8009d40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009d44:	695b      	ldr	r3, [r3, #20]
 8009d46:	7afa      	ldrb	r2, [r7, #11]
 8009d48:	4611      	mov	r1, r2
 8009d4a:	68f8      	ldr	r0, [r7, #12]
 8009d4c:	4798      	blx	r3
 8009d4e:	e001      	b.n	8009d54 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009d50:	2302      	movs	r3, #2
 8009d52:	e000      	b.n	8009d56 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009d54:	2300      	movs	r3, #0
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3718      	adds	r7, #24
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}

08009d5e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009d5e:	b580      	push	{r7, lr}
 8009d60:	b082      	sub	sp, #8
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009d66:	2340      	movs	r3, #64	; 0x40
 8009d68:	2200      	movs	r2, #0
 8009d6a:	2100      	movs	r1, #0
 8009d6c:	6878      	ldr	r0, [r7, #4]
 8009d6e:	f001 f8b9 	bl	800aee4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	2201      	movs	r2, #1
 8009d76:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2240      	movs	r2, #64	; 0x40
 8009d7e:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009d82:	2340      	movs	r3, #64	; 0x40
 8009d84:	2200      	movs	r2, #0
 8009d86:	2180      	movs	r1, #128	; 0x80
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f001 f8ab 	bl	800aee4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2201      	movs	r2, #1
 8009d92:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2240      	movs	r2, #64	; 0x40
 8009d98:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	2201      	movs	r2, #1
 8009d9e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	2200      	movs	r2, #0
 8009da6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	2200      	movs	r2, #0
 8009db4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d009      	beq.n	8009dd6 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009dc8:	685b      	ldr	r3, [r3, #4]
 8009dca:	687a      	ldr	r2, [r7, #4]
 8009dcc:	6852      	ldr	r2, [r2, #4]
 8009dce:	b2d2      	uxtb	r2, r2
 8009dd0:	4611      	mov	r1, r2
 8009dd2:	6878      	ldr	r0, [r7, #4]
 8009dd4:	4798      	blx	r3
  }

  return USBD_OK;
 8009dd6:	2300      	movs	r3, #0
}
 8009dd8:	4618      	mov	r0, r3
 8009dda:	3708      	adds	r7, #8
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	bd80      	pop	{r7, pc}

08009de0 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009de0:	b480      	push	{r7}
 8009de2:	b083      	sub	sp, #12
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
 8009de8:	460b      	mov	r3, r1
 8009dea:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	78fa      	ldrb	r2, [r7, #3]
 8009df0:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009df2:	2300      	movs	r3, #0
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	370c      	adds	r7, #12
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	2204      	movs	r2, #4
 8009e18:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009e1c:	2300      	movs	r3, #0
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	370c      	adds	r7, #12
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr

08009e2a <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009e2a:	b480      	push	{r7}
 8009e2c:	b083      	sub	sp, #12
 8009e2e:	af00      	add	r7, sp, #0
 8009e30:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e38:	2b04      	cmp	r3, #4
 8009e3a:	d105      	bne.n	8009e48 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009e48:	2300      	movs	r3, #0
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	370c      	adds	r7, #12
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e54:	4770      	bx	lr

08009e56 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009e56:	b580      	push	{r7, lr}
 8009e58:	b082      	sub	sp, #8
 8009e5a:	af00      	add	r7, sp, #0
 8009e5c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e64:	2b03      	cmp	r3, #3
 8009e66:	d10b      	bne.n	8009e80 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e6e:	69db      	ldr	r3, [r3, #28]
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d005      	beq.n	8009e80 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009e7a:	69db      	ldr	r3, [r3, #28]
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009e80:	2300      	movs	r3, #0
}
 8009e82:	4618      	mov	r0, r3
 8009e84:	3708      	adds	r7, #8
 8009e86:	46bd      	mov	sp, r7
 8009e88:	bd80      	pop	{r7, pc}
	...

08009e8c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b084      	sub	sp, #16
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	6078      	str	r0, [r7, #4]
 8009e94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e96:	2300      	movs	r3, #0
 8009e98:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009ea2:	2b20      	cmp	r3, #32
 8009ea4:	d004      	beq.n	8009eb0 <USBD_StdDevReq+0x24>
 8009ea6:	2b40      	cmp	r3, #64	; 0x40
 8009ea8:	d002      	beq.n	8009eb0 <USBD_StdDevReq+0x24>
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d008      	beq.n	8009ec0 <USBD_StdDevReq+0x34>
 8009eae:	e04c      	b.n	8009f4a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009eb6:	689b      	ldr	r3, [r3, #8]
 8009eb8:	6839      	ldr	r1, [r7, #0]
 8009eba:	6878      	ldr	r0, [r7, #4]
 8009ebc:	4798      	blx	r3
      break;
 8009ebe:	e049      	b.n	8009f54 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009ec0:	683b      	ldr	r3, [r7, #0]
 8009ec2:	785b      	ldrb	r3, [r3, #1]
 8009ec4:	2b09      	cmp	r3, #9
 8009ec6:	d83a      	bhi.n	8009f3e <USBD_StdDevReq+0xb2>
 8009ec8:	a201      	add	r2, pc, #4	; (adr r2, 8009ed0 <USBD_StdDevReq+0x44>)
 8009eca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ece:	bf00      	nop
 8009ed0:	08009f21 	.word	0x08009f21
 8009ed4:	08009f35 	.word	0x08009f35
 8009ed8:	08009f3f 	.word	0x08009f3f
 8009edc:	08009f2b 	.word	0x08009f2b
 8009ee0:	08009f3f 	.word	0x08009f3f
 8009ee4:	08009f03 	.word	0x08009f03
 8009ee8:	08009ef9 	.word	0x08009ef9
 8009eec:	08009f3f 	.word	0x08009f3f
 8009ef0:	08009f17 	.word	0x08009f17
 8009ef4:	08009f0d 	.word	0x08009f0d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009ef8:	6839      	ldr	r1, [r7, #0]
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f000 f9d4 	bl	800a2a8 <USBD_GetDescriptor>
          break;
 8009f00:	e022      	b.n	8009f48 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009f02:	6839      	ldr	r1, [r7, #0]
 8009f04:	6878      	ldr	r0, [r7, #4]
 8009f06:	f000 fb37 	bl	800a578 <USBD_SetAddress>
          break;
 8009f0a:	e01d      	b.n	8009f48 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009f0c:	6839      	ldr	r1, [r7, #0]
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f000 fb74 	bl	800a5fc <USBD_SetConfig>
          break;
 8009f14:	e018      	b.n	8009f48 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009f16:	6839      	ldr	r1, [r7, #0]
 8009f18:	6878      	ldr	r0, [r7, #4]
 8009f1a:	f000 fbfd 	bl	800a718 <USBD_GetConfig>
          break;
 8009f1e:	e013      	b.n	8009f48 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009f20:	6839      	ldr	r1, [r7, #0]
 8009f22:	6878      	ldr	r0, [r7, #4]
 8009f24:	f000 fc2c 	bl	800a780 <USBD_GetStatus>
          break;
 8009f28:	e00e      	b.n	8009f48 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009f2a:	6839      	ldr	r1, [r7, #0]
 8009f2c:	6878      	ldr	r0, [r7, #4]
 8009f2e:	f000 fc5a 	bl	800a7e6 <USBD_SetFeature>
          break;
 8009f32:	e009      	b.n	8009f48 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009f34:	6839      	ldr	r1, [r7, #0]
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 fc69 	bl	800a80e <USBD_ClrFeature>
          break;
 8009f3c:	e004      	b.n	8009f48 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8009f3e:	6839      	ldr	r1, [r7, #0]
 8009f40:	6878      	ldr	r0, [r7, #4]
 8009f42:	f000 fcc2 	bl	800a8ca <USBD_CtlError>
          break;
 8009f46:	bf00      	nop
      }
      break;
 8009f48:	e004      	b.n	8009f54 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009f4a:	6839      	ldr	r1, [r7, #0]
 8009f4c:	6878      	ldr	r0, [r7, #4]
 8009f4e:	f000 fcbc 	bl	800a8ca <USBD_CtlError>
      break;
 8009f52:	bf00      	nop
  }

  return ret;
 8009f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f56:	4618      	mov	r0, r3
 8009f58:	3710      	adds	r7, #16
 8009f5a:	46bd      	mov	sp, r7
 8009f5c:	bd80      	pop	{r7, pc}
 8009f5e:	bf00      	nop

08009f60 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b084      	sub	sp, #16
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
 8009f68:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009f6a:	2300      	movs	r3, #0
 8009f6c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f6e:	683b      	ldr	r3, [r7, #0]
 8009f70:	781b      	ldrb	r3, [r3, #0]
 8009f72:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009f76:	2b20      	cmp	r3, #32
 8009f78:	d003      	beq.n	8009f82 <USBD_StdItfReq+0x22>
 8009f7a:	2b40      	cmp	r3, #64	; 0x40
 8009f7c:	d001      	beq.n	8009f82 <USBD_StdItfReq+0x22>
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d12a      	bne.n	8009fd8 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f88:	3b01      	subs	r3, #1
 8009f8a:	2b02      	cmp	r3, #2
 8009f8c:	d81d      	bhi.n	8009fca <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009f8e:	683b      	ldr	r3, [r7, #0]
 8009f90:	889b      	ldrh	r3, [r3, #4]
 8009f92:	b2db      	uxtb	r3, r3
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d813      	bhi.n	8009fc0 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009f9e:	689b      	ldr	r3, [r3, #8]
 8009fa0:	6839      	ldr	r1, [r7, #0]
 8009fa2:	6878      	ldr	r0, [r7, #4]
 8009fa4:	4798      	blx	r3
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8009faa:	683b      	ldr	r3, [r7, #0]
 8009fac:	88db      	ldrh	r3, [r3, #6]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d110      	bne.n	8009fd4 <USBD_StdItfReq+0x74>
 8009fb2:	7bfb      	ldrb	r3, [r7, #15]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d10d      	bne.n	8009fd4 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 fcd7 	bl	800a96c <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8009fbe:	e009      	b.n	8009fd4 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8009fc0:	6839      	ldr	r1, [r7, #0]
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fc81 	bl	800a8ca <USBD_CtlError>
          break;
 8009fc8:	e004      	b.n	8009fd4 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8009fca:	6839      	ldr	r1, [r7, #0]
 8009fcc:	6878      	ldr	r0, [r7, #4]
 8009fce:	f000 fc7c 	bl	800a8ca <USBD_CtlError>
          break;
 8009fd2:	e000      	b.n	8009fd6 <USBD_StdItfReq+0x76>
          break;
 8009fd4:	bf00      	nop
      }
      break;
 8009fd6:	e004      	b.n	8009fe2 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8009fd8:	6839      	ldr	r1, [r7, #0]
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f000 fc75 	bl	800a8ca <USBD_CtlError>
      break;
 8009fe0:	bf00      	nop
  }

  return USBD_OK;
 8009fe2:	2300      	movs	r3, #0
}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	3710      	adds	r7, #16
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	bd80      	pop	{r7, pc}

08009fec <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b084      	sub	sp, #16
 8009ff0:	af00      	add	r7, sp, #0
 8009ff2:	6078      	str	r0, [r7, #4]
 8009ff4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	889b      	ldrh	r3, [r3, #4]
 8009ffe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a000:	683b      	ldr	r3, [r7, #0]
 800a002:	781b      	ldrb	r3, [r3, #0]
 800a004:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a008:	2b20      	cmp	r3, #32
 800a00a:	d004      	beq.n	800a016 <USBD_StdEPReq+0x2a>
 800a00c:	2b40      	cmp	r3, #64	; 0x40
 800a00e:	d002      	beq.n	800a016 <USBD_StdEPReq+0x2a>
 800a010:	2b00      	cmp	r3, #0
 800a012:	d008      	beq.n	800a026 <USBD_StdEPReq+0x3a>
 800a014:	e13d      	b.n	800a292 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a01c:	689b      	ldr	r3, [r3, #8]
 800a01e:	6839      	ldr	r1, [r7, #0]
 800a020:	6878      	ldr	r0, [r7, #4]
 800a022:	4798      	blx	r3
      break;
 800a024:	e13a      	b.n	800a29c <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a026:	683b      	ldr	r3, [r7, #0]
 800a028:	781b      	ldrb	r3, [r3, #0]
 800a02a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a02e:	2b20      	cmp	r3, #32
 800a030:	d10a      	bne.n	800a048 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a038:	689b      	ldr	r3, [r3, #8]
 800a03a:	6839      	ldr	r1, [r7, #0]
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	4798      	blx	r3
 800a040:	4603      	mov	r3, r0
 800a042:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a044:	7bfb      	ldrb	r3, [r7, #15]
 800a046:	e12a      	b.n	800a29e <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	785b      	ldrb	r3, [r3, #1]
 800a04c:	2b01      	cmp	r3, #1
 800a04e:	d03e      	beq.n	800a0ce <USBD_StdEPReq+0xe2>
 800a050:	2b03      	cmp	r3, #3
 800a052:	d002      	beq.n	800a05a <USBD_StdEPReq+0x6e>
 800a054:	2b00      	cmp	r3, #0
 800a056:	d070      	beq.n	800a13a <USBD_StdEPReq+0x14e>
 800a058:	e115      	b.n	800a286 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a05a:	687b      	ldr	r3, [r7, #4]
 800a05c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a060:	2b02      	cmp	r3, #2
 800a062:	d002      	beq.n	800a06a <USBD_StdEPReq+0x7e>
 800a064:	2b03      	cmp	r3, #3
 800a066:	d015      	beq.n	800a094 <USBD_StdEPReq+0xa8>
 800a068:	e02b      	b.n	800a0c2 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a06a:	7bbb      	ldrb	r3, [r7, #14]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d00c      	beq.n	800a08a <USBD_StdEPReq+0x9e>
 800a070:	7bbb      	ldrb	r3, [r7, #14]
 800a072:	2b80      	cmp	r3, #128	; 0x80
 800a074:	d009      	beq.n	800a08a <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a076:	7bbb      	ldrb	r3, [r7, #14]
 800a078:	4619      	mov	r1, r3
 800a07a:	6878      	ldr	r0, [r7, #4]
 800a07c:	f000 ff58 	bl	800af30 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a080:	2180      	movs	r1, #128	; 0x80
 800a082:	6878      	ldr	r0, [r7, #4]
 800a084:	f000 ff54 	bl	800af30 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a088:	e020      	b.n	800a0cc <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800a08a:	6839      	ldr	r1, [r7, #0]
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f000 fc1c 	bl	800a8ca <USBD_CtlError>
              break;
 800a092:	e01b      	b.n	800a0cc <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	885b      	ldrh	r3, [r3, #2]
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d10e      	bne.n	800a0ba <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800a09c:	7bbb      	ldrb	r3, [r7, #14]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d00b      	beq.n	800a0ba <USBD_StdEPReq+0xce>
 800a0a2:	7bbb      	ldrb	r3, [r7, #14]
 800a0a4:	2b80      	cmp	r3, #128	; 0x80
 800a0a6:	d008      	beq.n	800a0ba <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	88db      	ldrh	r3, [r3, #6]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d104      	bne.n	800a0ba <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a0b0:	7bbb      	ldrb	r3, [r7, #14]
 800a0b2:	4619      	mov	r1, r3
 800a0b4:	6878      	ldr	r0, [r7, #4]
 800a0b6:	f000 ff3b 	bl	800af30 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f000 fc56 	bl	800a96c <USBD_CtlSendStatus>

              break;
 800a0c0:	e004      	b.n	800a0cc <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800a0c2:	6839      	ldr	r1, [r7, #0]
 800a0c4:	6878      	ldr	r0, [r7, #4]
 800a0c6:	f000 fc00 	bl	800a8ca <USBD_CtlError>
              break;
 800a0ca:	bf00      	nop
          }
          break;
 800a0cc:	e0e0      	b.n	800a290 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a0ce:	687b      	ldr	r3, [r7, #4]
 800a0d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a0d4:	2b02      	cmp	r3, #2
 800a0d6:	d002      	beq.n	800a0de <USBD_StdEPReq+0xf2>
 800a0d8:	2b03      	cmp	r3, #3
 800a0da:	d015      	beq.n	800a108 <USBD_StdEPReq+0x11c>
 800a0dc:	e026      	b.n	800a12c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a0de:	7bbb      	ldrb	r3, [r7, #14]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d00c      	beq.n	800a0fe <USBD_StdEPReq+0x112>
 800a0e4:	7bbb      	ldrb	r3, [r7, #14]
 800a0e6:	2b80      	cmp	r3, #128	; 0x80
 800a0e8:	d009      	beq.n	800a0fe <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a0ea:	7bbb      	ldrb	r3, [r7, #14]
 800a0ec:	4619      	mov	r1, r3
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f000 ff1e 	bl	800af30 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a0f4:	2180      	movs	r1, #128	; 0x80
 800a0f6:	6878      	ldr	r0, [r7, #4]
 800a0f8:	f000 ff1a 	bl	800af30 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a0fc:	e01c      	b.n	800a138 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800a0fe:	6839      	ldr	r1, [r7, #0]
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f000 fbe2 	bl	800a8ca <USBD_CtlError>
              break;
 800a106:	e017      	b.n	800a138 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a108:	683b      	ldr	r3, [r7, #0]
 800a10a:	885b      	ldrh	r3, [r3, #2]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d112      	bne.n	800a136 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a110:	7bbb      	ldrb	r3, [r7, #14]
 800a112:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a116:	2b00      	cmp	r3, #0
 800a118:	d004      	beq.n	800a124 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a11a:	7bbb      	ldrb	r3, [r7, #14]
 800a11c:	4619      	mov	r1, r3
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f000 ff25 	bl	800af6e <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f000 fc21 	bl	800a96c <USBD_CtlSendStatus>
              }
              break;
 800a12a:	e004      	b.n	800a136 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800a12c:	6839      	ldr	r1, [r7, #0]
 800a12e:	6878      	ldr	r0, [r7, #4]
 800a130:	f000 fbcb 	bl	800a8ca <USBD_CtlError>
              break;
 800a134:	e000      	b.n	800a138 <USBD_StdEPReq+0x14c>
              break;
 800a136:	bf00      	nop
          }
          break;
 800a138:	e0aa      	b.n	800a290 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a140:	2b02      	cmp	r3, #2
 800a142:	d002      	beq.n	800a14a <USBD_StdEPReq+0x15e>
 800a144:	2b03      	cmp	r3, #3
 800a146:	d032      	beq.n	800a1ae <USBD_StdEPReq+0x1c2>
 800a148:	e097      	b.n	800a27a <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a14a:	7bbb      	ldrb	r3, [r7, #14]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d007      	beq.n	800a160 <USBD_StdEPReq+0x174>
 800a150:	7bbb      	ldrb	r3, [r7, #14]
 800a152:	2b80      	cmp	r3, #128	; 0x80
 800a154:	d004      	beq.n	800a160 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800a156:	6839      	ldr	r1, [r7, #0]
 800a158:	6878      	ldr	r0, [r7, #4]
 800a15a:	f000 fbb6 	bl	800a8ca <USBD_CtlError>
                break;
 800a15e:	e091      	b.n	800a284 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a160:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a164:	2b00      	cmp	r3, #0
 800a166:	da0b      	bge.n	800a180 <USBD_StdEPReq+0x194>
 800a168:	7bbb      	ldrb	r3, [r7, #14]
 800a16a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a16e:	4613      	mov	r3, r2
 800a170:	009b      	lsls	r3, r3, #2
 800a172:	4413      	add	r3, r2
 800a174:	009b      	lsls	r3, r3, #2
 800a176:	3310      	adds	r3, #16
 800a178:	687a      	ldr	r2, [r7, #4]
 800a17a:	4413      	add	r3, r2
 800a17c:	3304      	adds	r3, #4
 800a17e:	e00b      	b.n	800a198 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a180:	7bbb      	ldrb	r3, [r7, #14]
 800a182:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a186:	4613      	mov	r3, r2
 800a188:	009b      	lsls	r3, r3, #2
 800a18a:	4413      	add	r3, r2
 800a18c:	009b      	lsls	r3, r3, #2
 800a18e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a192:	687a      	ldr	r2, [r7, #4]
 800a194:	4413      	add	r3, r2
 800a196:	3304      	adds	r3, #4
 800a198:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a19a:	68bb      	ldr	r3, [r7, #8]
 800a19c:	2200      	movs	r2, #0
 800a19e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	2202      	movs	r2, #2
 800a1a4:	4619      	mov	r1, r3
 800a1a6:	6878      	ldr	r0, [r7, #4]
 800a1a8:	f000 fba0 	bl	800a8ec <USBD_CtlSendData>
              break;
 800a1ac:	e06a      	b.n	800a284 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a1ae:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	da11      	bge.n	800a1da <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a1b6:	7bbb      	ldrb	r3, [r7, #14]
 800a1b8:	f003 020f 	and.w	r2, r3, #15
 800a1bc:	6879      	ldr	r1, [r7, #4]
 800a1be:	4613      	mov	r3, r2
 800a1c0:	009b      	lsls	r3, r3, #2
 800a1c2:	4413      	add	r3, r2
 800a1c4:	009b      	lsls	r3, r3, #2
 800a1c6:	440b      	add	r3, r1
 800a1c8:	3318      	adds	r3, #24
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	2b00      	cmp	r3, #0
 800a1ce:	d117      	bne.n	800a200 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800a1d0:	6839      	ldr	r1, [r7, #0]
 800a1d2:	6878      	ldr	r0, [r7, #4]
 800a1d4:	f000 fb79 	bl	800a8ca <USBD_CtlError>
                  break;
 800a1d8:	e054      	b.n	800a284 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a1da:	7bbb      	ldrb	r3, [r7, #14]
 800a1dc:	f003 020f 	and.w	r2, r3, #15
 800a1e0:	6879      	ldr	r1, [r7, #4]
 800a1e2:	4613      	mov	r3, r2
 800a1e4:	009b      	lsls	r3, r3, #2
 800a1e6:	4413      	add	r3, r2
 800a1e8:	009b      	lsls	r3, r3, #2
 800a1ea:	440b      	add	r3, r1
 800a1ec:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a1f0:	681b      	ldr	r3, [r3, #0]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d104      	bne.n	800a200 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800a1f6:	6839      	ldr	r1, [r7, #0]
 800a1f8:	6878      	ldr	r0, [r7, #4]
 800a1fa:	f000 fb66 	bl	800a8ca <USBD_CtlError>
                  break;
 800a1fe:	e041      	b.n	800a284 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a200:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a204:	2b00      	cmp	r3, #0
 800a206:	da0b      	bge.n	800a220 <USBD_StdEPReq+0x234>
 800a208:	7bbb      	ldrb	r3, [r7, #14]
 800a20a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a20e:	4613      	mov	r3, r2
 800a210:	009b      	lsls	r3, r3, #2
 800a212:	4413      	add	r3, r2
 800a214:	009b      	lsls	r3, r3, #2
 800a216:	3310      	adds	r3, #16
 800a218:	687a      	ldr	r2, [r7, #4]
 800a21a:	4413      	add	r3, r2
 800a21c:	3304      	adds	r3, #4
 800a21e:	e00b      	b.n	800a238 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a220:	7bbb      	ldrb	r3, [r7, #14]
 800a222:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a226:	4613      	mov	r3, r2
 800a228:	009b      	lsls	r3, r3, #2
 800a22a:	4413      	add	r3, r2
 800a22c:	009b      	lsls	r3, r3, #2
 800a22e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a232:	687a      	ldr	r2, [r7, #4]
 800a234:	4413      	add	r3, r2
 800a236:	3304      	adds	r3, #4
 800a238:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a23a:	7bbb      	ldrb	r3, [r7, #14]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d002      	beq.n	800a246 <USBD_StdEPReq+0x25a>
 800a240:	7bbb      	ldrb	r3, [r7, #14]
 800a242:	2b80      	cmp	r3, #128	; 0x80
 800a244:	d103      	bne.n	800a24e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800a246:	68bb      	ldr	r3, [r7, #8]
 800a248:	2200      	movs	r2, #0
 800a24a:	601a      	str	r2, [r3, #0]
 800a24c:	e00e      	b.n	800a26c <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a24e:	7bbb      	ldrb	r3, [r7, #14]
 800a250:	4619      	mov	r1, r3
 800a252:	6878      	ldr	r0, [r7, #4]
 800a254:	f000 feaa 	bl	800afac <USBD_LL_IsStallEP>
 800a258:	4603      	mov	r3, r0
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d003      	beq.n	800a266 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	2201      	movs	r2, #1
 800a262:	601a      	str	r2, [r3, #0]
 800a264:	e002      	b.n	800a26c <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	2200      	movs	r2, #0
 800a26a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a26c:	68bb      	ldr	r3, [r7, #8]
 800a26e:	2202      	movs	r2, #2
 800a270:	4619      	mov	r1, r3
 800a272:	6878      	ldr	r0, [r7, #4]
 800a274:	f000 fb3a 	bl	800a8ec <USBD_CtlSendData>
              break;
 800a278:	e004      	b.n	800a284 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800a27a:	6839      	ldr	r1, [r7, #0]
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 fb24 	bl	800a8ca <USBD_CtlError>
              break;
 800a282:	bf00      	nop
          }
          break;
 800a284:	e004      	b.n	800a290 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800a286:	6839      	ldr	r1, [r7, #0]
 800a288:	6878      	ldr	r0, [r7, #4]
 800a28a:	f000 fb1e 	bl	800a8ca <USBD_CtlError>
          break;
 800a28e:	bf00      	nop
      }
      break;
 800a290:	e004      	b.n	800a29c <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800a292:	6839      	ldr	r1, [r7, #0]
 800a294:	6878      	ldr	r0, [r7, #4]
 800a296:	f000 fb18 	bl	800a8ca <USBD_CtlError>
      break;
 800a29a:	bf00      	nop
  }

  return ret;
 800a29c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a29e:	4618      	mov	r0, r3
 800a2a0:	3710      	adds	r7, #16
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	bd80      	pop	{r7, pc}
	...

0800a2a8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b084      	sub	sp, #16
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
 800a2b0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a2b2:	2300      	movs	r3, #0
 800a2b4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a2ba:	2300      	movs	r3, #0
 800a2bc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a2be:	683b      	ldr	r3, [r7, #0]
 800a2c0:	885b      	ldrh	r3, [r3, #2]
 800a2c2:	0a1b      	lsrs	r3, r3, #8
 800a2c4:	b29b      	uxth	r3, r3
 800a2c6:	3b01      	subs	r3, #1
 800a2c8:	2b06      	cmp	r3, #6
 800a2ca:	f200 8128 	bhi.w	800a51e <USBD_GetDescriptor+0x276>
 800a2ce:	a201      	add	r2, pc, #4	; (adr r2, 800a2d4 <USBD_GetDescriptor+0x2c>)
 800a2d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2d4:	0800a2f1 	.word	0x0800a2f1
 800a2d8:	0800a309 	.word	0x0800a309
 800a2dc:	0800a349 	.word	0x0800a349
 800a2e0:	0800a51f 	.word	0x0800a51f
 800a2e4:	0800a51f 	.word	0x0800a51f
 800a2e8:	0800a4bf 	.word	0x0800a4bf
 800a2ec:	0800a4eb 	.word	0x0800a4eb
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	687a      	ldr	r2, [r7, #4]
 800a2fa:	7c12      	ldrb	r2, [r2, #16]
 800a2fc:	f107 0108 	add.w	r1, r7, #8
 800a300:	4610      	mov	r0, r2
 800a302:	4798      	blx	r3
 800a304:	60f8      	str	r0, [r7, #12]
      break;
 800a306:	e112      	b.n	800a52e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	7c1b      	ldrb	r3, [r3, #16]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d10d      	bne.n	800a32c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a318:	f107 0208 	add.w	r2, r7, #8
 800a31c:	4610      	mov	r0, r2
 800a31e:	4798      	blx	r3
 800a320:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	3301      	adds	r3, #1
 800a326:	2202      	movs	r2, #2
 800a328:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800a32a:	e100      	b.n	800a52e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a32c:	687b      	ldr	r3, [r7, #4]
 800a32e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a334:	f107 0208 	add.w	r2, r7, #8
 800a338:	4610      	mov	r0, r2
 800a33a:	4798      	blx	r3
 800a33c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a33e:	68fb      	ldr	r3, [r7, #12]
 800a340:	3301      	adds	r3, #1
 800a342:	2202      	movs	r2, #2
 800a344:	701a      	strb	r2, [r3, #0]
      break;
 800a346:	e0f2      	b.n	800a52e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800a348:	683b      	ldr	r3, [r7, #0]
 800a34a:	885b      	ldrh	r3, [r3, #2]
 800a34c:	b2db      	uxtb	r3, r3
 800a34e:	2b05      	cmp	r3, #5
 800a350:	f200 80ac 	bhi.w	800a4ac <USBD_GetDescriptor+0x204>
 800a354:	a201      	add	r2, pc, #4	; (adr r2, 800a35c <USBD_GetDescriptor+0xb4>)
 800a356:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a35a:	bf00      	nop
 800a35c:	0800a375 	.word	0x0800a375
 800a360:	0800a3a9 	.word	0x0800a3a9
 800a364:	0800a3dd 	.word	0x0800a3dd
 800a368:	0800a411 	.word	0x0800a411
 800a36c:	0800a445 	.word	0x0800a445
 800a370:	0800a479 	.word	0x0800a479
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a37a:	685b      	ldr	r3, [r3, #4]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d00b      	beq.n	800a398 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a386:	685b      	ldr	r3, [r3, #4]
 800a388:	687a      	ldr	r2, [r7, #4]
 800a38a:	7c12      	ldrb	r2, [r2, #16]
 800a38c:	f107 0108 	add.w	r1, r7, #8
 800a390:	4610      	mov	r0, r2
 800a392:	4798      	blx	r3
 800a394:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a396:	e091      	b.n	800a4bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a398:	6839      	ldr	r1, [r7, #0]
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 fa95 	bl	800a8ca <USBD_CtlError>
            err++;
 800a3a0:	7afb      	ldrb	r3, [r7, #11]
 800a3a2:	3301      	adds	r3, #1
 800a3a4:	72fb      	strb	r3, [r7, #11]
          break;
 800a3a6:	e089      	b.n	800a4bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a3ae:	689b      	ldr	r3, [r3, #8]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d00b      	beq.n	800a3cc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a3ba:	689b      	ldr	r3, [r3, #8]
 800a3bc:	687a      	ldr	r2, [r7, #4]
 800a3be:	7c12      	ldrb	r2, [r2, #16]
 800a3c0:	f107 0108 	add.w	r1, r7, #8
 800a3c4:	4610      	mov	r0, r2
 800a3c6:	4798      	blx	r3
 800a3c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3ca:	e077      	b.n	800a4bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a3cc:	6839      	ldr	r1, [r7, #0]
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 fa7b 	bl	800a8ca <USBD_CtlError>
            err++;
 800a3d4:	7afb      	ldrb	r3, [r7, #11]
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	72fb      	strb	r3, [r7, #11]
          break;
 800a3da:	e06f      	b.n	800a4bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a3e2:	68db      	ldr	r3, [r3, #12]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d00b      	beq.n	800a400 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a3ee:	68db      	ldr	r3, [r3, #12]
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	7c12      	ldrb	r2, [r2, #16]
 800a3f4:	f107 0108 	add.w	r1, r7, #8
 800a3f8:	4610      	mov	r0, r2
 800a3fa:	4798      	blx	r3
 800a3fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a3fe:	e05d      	b.n	800a4bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a400:	6839      	ldr	r1, [r7, #0]
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f000 fa61 	bl	800a8ca <USBD_CtlError>
            err++;
 800a408:	7afb      	ldrb	r3, [r7, #11]
 800a40a:	3301      	adds	r3, #1
 800a40c:	72fb      	strb	r3, [r7, #11]
          break;
 800a40e:	e055      	b.n	800a4bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a416:	691b      	ldr	r3, [r3, #16]
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d00b      	beq.n	800a434 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a422:	691b      	ldr	r3, [r3, #16]
 800a424:	687a      	ldr	r2, [r7, #4]
 800a426:	7c12      	ldrb	r2, [r2, #16]
 800a428:	f107 0108 	add.w	r1, r7, #8
 800a42c:	4610      	mov	r0, r2
 800a42e:	4798      	blx	r3
 800a430:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a432:	e043      	b.n	800a4bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a434:	6839      	ldr	r1, [r7, #0]
 800a436:	6878      	ldr	r0, [r7, #4]
 800a438:	f000 fa47 	bl	800a8ca <USBD_CtlError>
            err++;
 800a43c:	7afb      	ldrb	r3, [r7, #11]
 800a43e:	3301      	adds	r3, #1
 800a440:	72fb      	strb	r3, [r7, #11]
          break;
 800a442:	e03b      	b.n	800a4bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a44a:	695b      	ldr	r3, [r3, #20]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d00b      	beq.n	800a468 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a456:	695b      	ldr	r3, [r3, #20]
 800a458:	687a      	ldr	r2, [r7, #4]
 800a45a:	7c12      	ldrb	r2, [r2, #16]
 800a45c:	f107 0108 	add.w	r1, r7, #8
 800a460:	4610      	mov	r0, r2
 800a462:	4798      	blx	r3
 800a464:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a466:	e029      	b.n	800a4bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a468:	6839      	ldr	r1, [r7, #0]
 800a46a:	6878      	ldr	r0, [r7, #4]
 800a46c:	f000 fa2d 	bl	800a8ca <USBD_CtlError>
            err++;
 800a470:	7afb      	ldrb	r3, [r7, #11]
 800a472:	3301      	adds	r3, #1
 800a474:	72fb      	strb	r3, [r7, #11]
          break;
 800a476:	e021      	b.n	800a4bc <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a47e:	699b      	ldr	r3, [r3, #24]
 800a480:	2b00      	cmp	r3, #0
 800a482:	d00b      	beq.n	800a49c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800a48a:	699b      	ldr	r3, [r3, #24]
 800a48c:	687a      	ldr	r2, [r7, #4]
 800a48e:	7c12      	ldrb	r2, [r2, #16]
 800a490:	f107 0108 	add.w	r1, r7, #8
 800a494:	4610      	mov	r0, r2
 800a496:	4798      	blx	r3
 800a498:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800a49a:	e00f      	b.n	800a4bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800a49c:	6839      	ldr	r1, [r7, #0]
 800a49e:	6878      	ldr	r0, [r7, #4]
 800a4a0:	f000 fa13 	bl	800a8ca <USBD_CtlError>
            err++;
 800a4a4:	7afb      	ldrb	r3, [r7, #11]
 800a4a6:	3301      	adds	r3, #1
 800a4a8:	72fb      	strb	r3, [r7, #11]
          break;
 800a4aa:	e007      	b.n	800a4bc <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800a4ac:	6839      	ldr	r1, [r7, #0]
 800a4ae:	6878      	ldr	r0, [r7, #4]
 800a4b0:	f000 fa0b 	bl	800a8ca <USBD_CtlError>
          err++;
 800a4b4:	7afb      	ldrb	r3, [r7, #11]
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800a4ba:	e038      	b.n	800a52e <USBD_GetDescriptor+0x286>
 800a4bc:	e037      	b.n	800a52e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	7c1b      	ldrb	r3, [r3, #16]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d109      	bne.n	800a4da <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a4cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a4ce:	f107 0208 	add.w	r2, r7, #8
 800a4d2:	4610      	mov	r0, r2
 800a4d4:	4798      	blx	r3
 800a4d6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a4d8:	e029      	b.n	800a52e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a4da:	6839      	ldr	r1, [r7, #0]
 800a4dc:	6878      	ldr	r0, [r7, #4]
 800a4de:	f000 f9f4 	bl	800a8ca <USBD_CtlError>
        err++;
 800a4e2:	7afb      	ldrb	r3, [r7, #11]
 800a4e4:	3301      	adds	r3, #1
 800a4e6:	72fb      	strb	r3, [r7, #11]
      break;
 800a4e8:	e021      	b.n	800a52e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	7c1b      	ldrb	r3, [r3, #16]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d10d      	bne.n	800a50e <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a4f2:	687b      	ldr	r3, [r7, #4]
 800a4f4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a4f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4fa:	f107 0208 	add.w	r2, r7, #8
 800a4fe:	4610      	mov	r0, r2
 800a500:	4798      	blx	r3
 800a502:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	3301      	adds	r3, #1
 800a508:	2207      	movs	r2, #7
 800a50a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a50c:	e00f      	b.n	800a52e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800a50e:	6839      	ldr	r1, [r7, #0]
 800a510:	6878      	ldr	r0, [r7, #4]
 800a512:	f000 f9da 	bl	800a8ca <USBD_CtlError>
        err++;
 800a516:	7afb      	ldrb	r3, [r7, #11]
 800a518:	3301      	adds	r3, #1
 800a51a:	72fb      	strb	r3, [r7, #11]
      break;
 800a51c:	e007      	b.n	800a52e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800a51e:	6839      	ldr	r1, [r7, #0]
 800a520:	6878      	ldr	r0, [r7, #4]
 800a522:	f000 f9d2 	bl	800a8ca <USBD_CtlError>
      err++;
 800a526:	7afb      	ldrb	r3, [r7, #11]
 800a528:	3301      	adds	r3, #1
 800a52a:	72fb      	strb	r3, [r7, #11]
      break;
 800a52c:	bf00      	nop
  }

  if (err != 0U)
 800a52e:	7afb      	ldrb	r3, [r7, #11]
 800a530:	2b00      	cmp	r3, #0
 800a532:	d11c      	bne.n	800a56e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800a534:	893b      	ldrh	r3, [r7, #8]
 800a536:	2b00      	cmp	r3, #0
 800a538:	d011      	beq.n	800a55e <USBD_GetDescriptor+0x2b6>
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	88db      	ldrh	r3, [r3, #6]
 800a53e:	2b00      	cmp	r3, #0
 800a540:	d00d      	beq.n	800a55e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800a542:	683b      	ldr	r3, [r7, #0]
 800a544:	88da      	ldrh	r2, [r3, #6]
 800a546:	893b      	ldrh	r3, [r7, #8]
 800a548:	4293      	cmp	r3, r2
 800a54a:	bf28      	it	cs
 800a54c:	4613      	movcs	r3, r2
 800a54e:	b29b      	uxth	r3, r3
 800a550:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a552:	893b      	ldrh	r3, [r7, #8]
 800a554:	461a      	mov	r2, r3
 800a556:	68f9      	ldr	r1, [r7, #12]
 800a558:	6878      	ldr	r0, [r7, #4]
 800a55a:	f000 f9c7 	bl	800a8ec <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800a55e:	683b      	ldr	r3, [r7, #0]
 800a560:	88db      	ldrh	r3, [r3, #6]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d104      	bne.n	800a570 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 800a566:	6878      	ldr	r0, [r7, #4]
 800a568:	f000 fa00 	bl	800a96c <USBD_CtlSendStatus>
 800a56c:	e000      	b.n	800a570 <USBD_GetDescriptor+0x2c8>
    return;
 800a56e:	bf00      	nop
    }
  }
}
 800a570:	3710      	adds	r7, #16
 800a572:	46bd      	mov	sp, r7
 800a574:	bd80      	pop	{r7, pc}
 800a576:	bf00      	nop

0800a578 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b084      	sub	sp, #16
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
 800a580:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a582:	683b      	ldr	r3, [r7, #0]
 800a584:	889b      	ldrh	r3, [r3, #4]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d130      	bne.n	800a5ec <USBD_SetAddress+0x74>
 800a58a:	683b      	ldr	r3, [r7, #0]
 800a58c:	88db      	ldrh	r3, [r3, #6]
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d12c      	bne.n	800a5ec <USBD_SetAddress+0x74>
 800a592:	683b      	ldr	r3, [r7, #0]
 800a594:	885b      	ldrh	r3, [r3, #2]
 800a596:	2b7f      	cmp	r3, #127	; 0x7f
 800a598:	d828      	bhi.n	800a5ec <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a59a:	683b      	ldr	r3, [r7, #0]
 800a59c:	885b      	ldrh	r3, [r3, #2]
 800a59e:	b2db      	uxtb	r3, r3
 800a5a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a5a4:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5ac:	2b03      	cmp	r3, #3
 800a5ae:	d104      	bne.n	800a5ba <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a5b0:	6839      	ldr	r1, [r7, #0]
 800a5b2:	6878      	ldr	r0, [r7, #4]
 800a5b4:	f000 f989 	bl	800a8ca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5b8:	e01c      	b.n	800a5f4 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	7bfa      	ldrb	r2, [r7, #15]
 800a5be:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a5c2:	7bfb      	ldrb	r3, [r7, #15]
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	6878      	ldr	r0, [r7, #4]
 800a5c8:	f000 fd16 	bl	800aff8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800a5cc:	6878      	ldr	r0, [r7, #4]
 800a5ce:	f000 f9cd 	bl	800a96c <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a5d2:	7bfb      	ldrb	r3, [r7, #15]
 800a5d4:	2b00      	cmp	r3, #0
 800a5d6:	d004      	beq.n	800a5e2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2202      	movs	r2, #2
 800a5dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5e0:	e008      	b.n	800a5f4 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5ea:	e003      	b.n	800a5f4 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a5ec:	6839      	ldr	r1, [r7, #0]
 800a5ee:	6878      	ldr	r0, [r7, #4]
 800a5f0:	f000 f96b 	bl	800a8ca <USBD_CtlError>
  }
}
 800a5f4:	bf00      	nop
 800a5f6:	3710      	adds	r7, #16
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}

0800a5fc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b082      	sub	sp, #8
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
 800a604:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a606:	683b      	ldr	r3, [r7, #0]
 800a608:	885b      	ldrh	r3, [r3, #2]
 800a60a:	b2da      	uxtb	r2, r3
 800a60c:	4b41      	ldr	r3, [pc, #260]	; (800a714 <USBD_SetConfig+0x118>)
 800a60e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a610:	4b40      	ldr	r3, [pc, #256]	; (800a714 <USBD_SetConfig+0x118>)
 800a612:	781b      	ldrb	r3, [r3, #0]
 800a614:	2b01      	cmp	r3, #1
 800a616:	d904      	bls.n	800a622 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800a618:	6839      	ldr	r1, [r7, #0]
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 f955 	bl	800a8ca <USBD_CtlError>
 800a620:	e075      	b.n	800a70e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a628:	2b02      	cmp	r3, #2
 800a62a:	d002      	beq.n	800a632 <USBD_SetConfig+0x36>
 800a62c:	2b03      	cmp	r3, #3
 800a62e:	d023      	beq.n	800a678 <USBD_SetConfig+0x7c>
 800a630:	e062      	b.n	800a6f8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800a632:	4b38      	ldr	r3, [pc, #224]	; (800a714 <USBD_SetConfig+0x118>)
 800a634:	781b      	ldrb	r3, [r3, #0]
 800a636:	2b00      	cmp	r3, #0
 800a638:	d01a      	beq.n	800a670 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800a63a:	4b36      	ldr	r3, [pc, #216]	; (800a714 <USBD_SetConfig+0x118>)
 800a63c:	781b      	ldrb	r3, [r3, #0]
 800a63e:	461a      	mov	r2, r3
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	2203      	movs	r2, #3
 800a648:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a64c:	4b31      	ldr	r3, [pc, #196]	; (800a714 <USBD_SetConfig+0x118>)
 800a64e:	781b      	ldrb	r3, [r3, #0]
 800a650:	4619      	mov	r1, r3
 800a652:	6878      	ldr	r0, [r7, #4]
 800a654:	f7ff f9f0 	bl	8009a38 <USBD_SetClassConfig>
 800a658:	4603      	mov	r3, r0
 800a65a:	2b02      	cmp	r3, #2
 800a65c:	d104      	bne.n	800a668 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800a65e:	6839      	ldr	r1, [r7, #0]
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 f932 	bl	800a8ca <USBD_CtlError>
            return;
 800a666:	e052      	b.n	800a70e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800a668:	6878      	ldr	r0, [r7, #4]
 800a66a:	f000 f97f 	bl	800a96c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a66e:	e04e      	b.n	800a70e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a670:	6878      	ldr	r0, [r7, #4]
 800a672:	f000 f97b 	bl	800a96c <USBD_CtlSendStatus>
        break;
 800a676:	e04a      	b.n	800a70e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800a678:	4b26      	ldr	r3, [pc, #152]	; (800a714 <USBD_SetConfig+0x118>)
 800a67a:	781b      	ldrb	r3, [r3, #0]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d112      	bne.n	800a6a6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	2202      	movs	r2, #2
 800a684:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800a688:	4b22      	ldr	r3, [pc, #136]	; (800a714 <USBD_SetConfig+0x118>)
 800a68a:	781b      	ldrb	r3, [r3, #0]
 800a68c:	461a      	mov	r2, r3
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800a692:	4b20      	ldr	r3, [pc, #128]	; (800a714 <USBD_SetConfig+0x118>)
 800a694:	781b      	ldrb	r3, [r3, #0]
 800a696:	4619      	mov	r1, r3
 800a698:	6878      	ldr	r0, [r7, #4]
 800a69a:	f7ff f9ec 	bl	8009a76 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800a69e:	6878      	ldr	r0, [r7, #4]
 800a6a0:	f000 f964 	bl	800a96c <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800a6a4:	e033      	b.n	800a70e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800a6a6:	4b1b      	ldr	r3, [pc, #108]	; (800a714 <USBD_SetConfig+0x118>)
 800a6a8:	781b      	ldrb	r3, [r3, #0]
 800a6aa:	461a      	mov	r2, r3
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	429a      	cmp	r2, r3
 800a6b2:	d01d      	beq.n	800a6f0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	685b      	ldr	r3, [r3, #4]
 800a6b8:	b2db      	uxtb	r3, r3
 800a6ba:	4619      	mov	r1, r3
 800a6bc:	6878      	ldr	r0, [r7, #4]
 800a6be:	f7ff f9da 	bl	8009a76 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800a6c2:	4b14      	ldr	r3, [pc, #80]	; (800a714 <USBD_SetConfig+0x118>)
 800a6c4:	781b      	ldrb	r3, [r3, #0]
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800a6cc:	4b11      	ldr	r3, [pc, #68]	; (800a714 <USBD_SetConfig+0x118>)
 800a6ce:	781b      	ldrb	r3, [r3, #0]
 800a6d0:	4619      	mov	r1, r3
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	f7ff f9b0 	bl	8009a38 <USBD_SetClassConfig>
 800a6d8:	4603      	mov	r3, r0
 800a6da:	2b02      	cmp	r3, #2
 800a6dc:	d104      	bne.n	800a6e8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800a6de:	6839      	ldr	r1, [r7, #0]
 800a6e0:	6878      	ldr	r0, [r7, #4]
 800a6e2:	f000 f8f2 	bl	800a8ca <USBD_CtlError>
            return;
 800a6e6:	e012      	b.n	800a70e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a6e8:	6878      	ldr	r0, [r7, #4]
 800a6ea:	f000 f93f 	bl	800a96c <USBD_CtlSendStatus>
        break;
 800a6ee:	e00e      	b.n	800a70e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800a6f0:	6878      	ldr	r0, [r7, #4]
 800a6f2:	f000 f93b 	bl	800a96c <USBD_CtlSendStatus>
        break;
 800a6f6:	e00a      	b.n	800a70e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800a6f8:	6839      	ldr	r1, [r7, #0]
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 f8e5 	bl	800a8ca <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800a700:	4b04      	ldr	r3, [pc, #16]	; (800a714 <USBD_SetConfig+0x118>)
 800a702:	781b      	ldrb	r3, [r3, #0]
 800a704:	4619      	mov	r1, r3
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f7ff f9b5 	bl	8009a76 <USBD_ClrClassConfig>
        break;
 800a70c:	bf00      	nop
    }
  }
}
 800a70e:	3708      	adds	r7, #8
 800a710:	46bd      	mov	sp, r7
 800a712:	bd80      	pop	{r7, pc}
 800a714:	20000048 	.word	0x20000048

0800a718 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b082      	sub	sp, #8
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
 800a720:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a722:	683b      	ldr	r3, [r7, #0]
 800a724:	88db      	ldrh	r3, [r3, #6]
 800a726:	2b01      	cmp	r3, #1
 800a728:	d004      	beq.n	800a734 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a72a:	6839      	ldr	r1, [r7, #0]
 800a72c:	6878      	ldr	r0, [r7, #4]
 800a72e:	f000 f8cc 	bl	800a8ca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800a732:	e021      	b.n	800a778 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a73a:	2b01      	cmp	r3, #1
 800a73c:	db17      	blt.n	800a76e <USBD_GetConfig+0x56>
 800a73e:	2b02      	cmp	r3, #2
 800a740:	dd02      	ble.n	800a748 <USBD_GetConfig+0x30>
 800a742:	2b03      	cmp	r3, #3
 800a744:	d00b      	beq.n	800a75e <USBD_GetConfig+0x46>
 800a746:	e012      	b.n	800a76e <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	2200      	movs	r2, #0
 800a74c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	3308      	adds	r3, #8
 800a752:	2201      	movs	r2, #1
 800a754:	4619      	mov	r1, r3
 800a756:	6878      	ldr	r0, [r7, #4]
 800a758:	f000 f8c8 	bl	800a8ec <USBD_CtlSendData>
        break;
 800a75c:	e00c      	b.n	800a778 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	3304      	adds	r3, #4
 800a762:	2201      	movs	r2, #1
 800a764:	4619      	mov	r1, r3
 800a766:	6878      	ldr	r0, [r7, #4]
 800a768:	f000 f8c0 	bl	800a8ec <USBD_CtlSendData>
        break;
 800a76c:	e004      	b.n	800a778 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800a76e:	6839      	ldr	r1, [r7, #0]
 800a770:	6878      	ldr	r0, [r7, #4]
 800a772:	f000 f8aa 	bl	800a8ca <USBD_CtlError>
        break;
 800a776:	bf00      	nop
}
 800a778:	bf00      	nop
 800a77a:	3708      	adds	r7, #8
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}

0800a780 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b082      	sub	sp, #8
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
 800a788:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a790:	3b01      	subs	r3, #1
 800a792:	2b02      	cmp	r3, #2
 800a794:	d81e      	bhi.n	800a7d4 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800a796:	683b      	ldr	r3, [r7, #0]
 800a798:	88db      	ldrh	r3, [r3, #6]
 800a79a:	2b02      	cmp	r3, #2
 800a79c:	d004      	beq.n	800a7a8 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800a79e:	6839      	ldr	r1, [r7, #0]
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f000 f892 	bl	800a8ca <USBD_CtlError>
        break;
 800a7a6:	e01a      	b.n	800a7de <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	2201      	movs	r2, #1
 800a7ac:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d005      	beq.n	800a7c4 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	68db      	ldr	r3, [r3, #12]
 800a7bc:	f043 0202 	orr.w	r2, r3, #2
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	330c      	adds	r3, #12
 800a7c8:	2202      	movs	r2, #2
 800a7ca:	4619      	mov	r1, r3
 800a7cc:	6878      	ldr	r0, [r7, #4]
 800a7ce:	f000 f88d 	bl	800a8ec <USBD_CtlSendData>
      break;
 800a7d2:	e004      	b.n	800a7de <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800a7d4:	6839      	ldr	r1, [r7, #0]
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	f000 f877 	bl	800a8ca <USBD_CtlError>
      break;
 800a7dc:	bf00      	nop
  }
}
 800a7de:	bf00      	nop
 800a7e0:	3708      	adds	r7, #8
 800a7e2:	46bd      	mov	sp, r7
 800a7e4:	bd80      	pop	{r7, pc}

0800a7e6 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a7e6:	b580      	push	{r7, lr}
 800a7e8:	b082      	sub	sp, #8
 800a7ea:	af00      	add	r7, sp, #0
 800a7ec:	6078      	str	r0, [r7, #4]
 800a7ee:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7f0:	683b      	ldr	r3, [r7, #0]
 800a7f2:	885b      	ldrh	r3, [r3, #2]
 800a7f4:	2b01      	cmp	r3, #1
 800a7f6:	d106      	bne.n	800a806 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800a800:	6878      	ldr	r0, [r7, #4]
 800a802:	f000 f8b3 	bl	800a96c <USBD_CtlSendStatus>
  }
}
 800a806:	bf00      	nop
 800a808:	3708      	adds	r7, #8
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}

0800a80e <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800a80e:	b580      	push	{r7, lr}
 800a810:	b082      	sub	sp, #8
 800a812:	af00      	add	r7, sp, #0
 800a814:	6078      	str	r0, [r7, #4]
 800a816:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a81e:	3b01      	subs	r3, #1
 800a820:	2b02      	cmp	r3, #2
 800a822:	d80b      	bhi.n	800a83c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a824:	683b      	ldr	r3, [r7, #0]
 800a826:	885b      	ldrh	r3, [r3, #2]
 800a828:	2b01      	cmp	r3, #1
 800a82a:	d10c      	bne.n	800a846 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2200      	movs	r2, #0
 800a830:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800a834:	6878      	ldr	r0, [r7, #4]
 800a836:	f000 f899 	bl	800a96c <USBD_CtlSendStatus>
      }
      break;
 800a83a:	e004      	b.n	800a846 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a83c:	6839      	ldr	r1, [r7, #0]
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f000 f843 	bl	800a8ca <USBD_CtlError>
      break;
 800a844:	e000      	b.n	800a848 <USBD_ClrFeature+0x3a>
      break;
 800a846:	bf00      	nop
  }
}
 800a848:	bf00      	nop
 800a84a:	3708      	adds	r7, #8
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}

0800a850 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a850:	b480      	push	{r7}
 800a852:	b083      	sub	sp, #12
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	781a      	ldrb	r2, [r3, #0]
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	785a      	ldrb	r2, [r3, #1]
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800a86a:	683b      	ldr	r3, [r7, #0]
 800a86c:	3302      	adds	r3, #2
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	b29a      	uxth	r2, r3
 800a872:	683b      	ldr	r3, [r7, #0]
 800a874:	3303      	adds	r3, #3
 800a876:	781b      	ldrb	r3, [r3, #0]
 800a878:	b29b      	uxth	r3, r3
 800a87a:	021b      	lsls	r3, r3, #8
 800a87c:	b29b      	uxth	r3, r3
 800a87e:	4413      	add	r3, r2
 800a880:	b29a      	uxth	r2, r3
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	3304      	adds	r3, #4
 800a88a:	781b      	ldrb	r3, [r3, #0]
 800a88c:	b29a      	uxth	r2, r3
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	3305      	adds	r3, #5
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	b29b      	uxth	r3, r3
 800a896:	021b      	lsls	r3, r3, #8
 800a898:	b29b      	uxth	r3, r3
 800a89a:	4413      	add	r3, r2
 800a89c:	b29a      	uxth	r2, r3
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	3306      	adds	r3, #6
 800a8a6:	781b      	ldrb	r3, [r3, #0]
 800a8a8:	b29a      	uxth	r2, r3
 800a8aa:	683b      	ldr	r3, [r7, #0]
 800a8ac:	3307      	adds	r3, #7
 800a8ae:	781b      	ldrb	r3, [r3, #0]
 800a8b0:	b29b      	uxth	r3, r3
 800a8b2:	021b      	lsls	r3, r3, #8
 800a8b4:	b29b      	uxth	r3, r3
 800a8b6:	4413      	add	r3, r2
 800a8b8:	b29a      	uxth	r2, r3
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	80da      	strh	r2, [r3, #6]

}
 800a8be:	bf00      	nop
 800a8c0:	370c      	adds	r7, #12
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr

0800a8ca <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a8ca:	b580      	push	{r7, lr}
 800a8cc:	b082      	sub	sp, #8
 800a8ce:	af00      	add	r7, sp, #0
 800a8d0:	6078      	str	r0, [r7, #4]
 800a8d2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a8d4:	2180      	movs	r1, #128	; 0x80
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f000 fb2a 	bl	800af30 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a8dc:	2100      	movs	r1, #0
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f000 fb26 	bl	800af30 <USBD_LL_StallEP>
}
 800a8e4:	bf00      	nop
 800a8e6:	3708      	adds	r7, #8
 800a8e8:	46bd      	mov	sp, r7
 800a8ea:	bd80      	pop	{r7, pc}

0800a8ec <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b084      	sub	sp, #16
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	60f8      	str	r0, [r7, #12]
 800a8f4:	60b9      	str	r1, [r7, #8]
 800a8f6:	4613      	mov	r3, r2
 800a8f8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	2202      	movs	r2, #2
 800a8fe:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a902:	88fa      	ldrh	r2, [r7, #6]
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a908:	88fa      	ldrh	r2, [r7, #6]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a90e:	88fb      	ldrh	r3, [r7, #6]
 800a910:	68ba      	ldr	r2, [r7, #8]
 800a912:	2100      	movs	r1, #0
 800a914:	68f8      	ldr	r0, [r7, #12]
 800a916:	f000 fb8e 	bl	800b036 <USBD_LL_Transmit>

  return USBD_OK;
 800a91a:	2300      	movs	r3, #0
}
 800a91c:	4618      	mov	r0, r3
 800a91e:	3710      	adds	r7, #16
 800a920:	46bd      	mov	sp, r7
 800a922:	bd80      	pop	{r7, pc}

0800a924 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a924:	b580      	push	{r7, lr}
 800a926:	b084      	sub	sp, #16
 800a928:	af00      	add	r7, sp, #0
 800a92a:	60f8      	str	r0, [r7, #12]
 800a92c:	60b9      	str	r1, [r7, #8]
 800a92e:	4613      	mov	r3, r2
 800a930:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a932:	88fb      	ldrh	r3, [r7, #6]
 800a934:	68ba      	ldr	r2, [r7, #8]
 800a936:	2100      	movs	r1, #0
 800a938:	68f8      	ldr	r0, [r7, #12]
 800a93a:	f000 fb7c 	bl	800b036 <USBD_LL_Transmit>

  return USBD_OK;
 800a93e:	2300      	movs	r3, #0
}
 800a940:	4618      	mov	r0, r3
 800a942:	3710      	adds	r7, #16
 800a944:	46bd      	mov	sp, r7
 800a946:	bd80      	pop	{r7, pc}

0800a948 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a948:	b580      	push	{r7, lr}
 800a94a:	b084      	sub	sp, #16
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	60f8      	str	r0, [r7, #12]
 800a950:	60b9      	str	r1, [r7, #8]
 800a952:	4613      	mov	r3, r2
 800a954:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a956:	88fb      	ldrh	r3, [r7, #6]
 800a958:	68ba      	ldr	r2, [r7, #8]
 800a95a:	2100      	movs	r1, #0
 800a95c:	68f8      	ldr	r0, [r7, #12]
 800a95e:	f000 fb8d 	bl	800b07c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a962:	2300      	movs	r3, #0
}
 800a964:	4618      	mov	r0, r3
 800a966:	3710      	adds	r7, #16
 800a968:	46bd      	mov	sp, r7
 800a96a:	bd80      	pop	{r7, pc}

0800a96c <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a96c:	b580      	push	{r7, lr}
 800a96e:	b082      	sub	sp, #8
 800a970:	af00      	add	r7, sp, #0
 800a972:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	2204      	movs	r2, #4
 800a978:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a97c:	2300      	movs	r3, #0
 800a97e:	2200      	movs	r2, #0
 800a980:	2100      	movs	r1, #0
 800a982:	6878      	ldr	r0, [r7, #4]
 800a984:	f000 fb57 	bl	800b036 <USBD_LL_Transmit>

  return USBD_OK;
 800a988:	2300      	movs	r3, #0
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3708      	adds	r7, #8
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b082      	sub	sp, #8
 800a996:	af00      	add	r7, sp, #0
 800a998:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	2205      	movs	r2, #5
 800a99e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	2100      	movs	r1, #0
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f000 fb67 	bl	800b07c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9ae:	2300      	movs	r3, #0
}
 800a9b0:	4618      	mov	r0, r3
 800a9b2:	3708      	adds	r7, #8
 800a9b4:	46bd      	mov	sp, r7
 800a9b6:	bd80      	pop	{r7, pc}

0800a9b8 <vListInsertEnd>:
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a9b8:	b480      	push	{r7}
 800a9ba:	b085      	sub	sp, #20
 800a9bc:	af00      	add	r7, sp, #0
 800a9be:	6078      	str	r0, [r7, #4]
 800a9c0:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	685b      	ldr	r3, [r3, #4]
 800a9c6:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a9c8:	683b      	ldr	r3, [r7, #0]
 800a9ca:	68fa      	ldr	r2, [r7, #12]
 800a9cc:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	689a      	ldr	r2, [r3, #8]
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	689b      	ldr	r3, [r3, #8]
 800a9da:	683a      	ldr	r2, [r7, #0]
 800a9dc:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a9de:	68fb      	ldr	r3, [r7, #12]
 800a9e0:	683a      	ldr	r2, [r7, #0]
 800a9e2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	687a      	ldr	r2, [r7, #4]
 800a9e8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	1c5a      	adds	r2, r3, #1
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	601a      	str	r2, [r3, #0]
}
 800a9f4:	bf00      	nop
 800a9f6:	3714      	adds	r7, #20
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fe:	4770      	bx	lr

0800aa00 <uxListRemove>:
	( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800aa00:	b480      	push	{r7}
 800aa02:	b085      	sub	sp, #20
 800aa04:	af00      	add	r7, sp, #0
 800aa06:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	691b      	ldr	r3, [r3, #16]
 800aa0c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	685b      	ldr	r3, [r3, #4]
 800aa12:	687a      	ldr	r2, [r7, #4]
 800aa14:	6892      	ldr	r2, [r2, #8]
 800aa16:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800aa18:	687b      	ldr	r3, [r7, #4]
 800aa1a:	689b      	ldr	r3, [r3, #8]
 800aa1c:	687a      	ldr	r2, [r7, #4]
 800aa1e:	6852      	ldr	r2, [r2, #4]
 800aa20:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800aa22:	68fb      	ldr	r3, [r7, #12]
 800aa24:	685b      	ldr	r3, [r3, #4]
 800aa26:	687a      	ldr	r2, [r7, #4]
 800aa28:	429a      	cmp	r2, r3
 800aa2a:	d103      	bne.n	800aa34 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	689a      	ldr	r2, [r3, #8]
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	2200      	movs	r2, #0
 800aa38:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	1e5a      	subs	r2, r3, #1
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	681b      	ldr	r3, [r3, #0]
}
 800aa48:	4618      	mov	r0, r3
 800aa4a:	3714      	adds	r7, #20
 800aa4c:	46bd      	mov	sp, r7
 800aa4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa52:	4770      	bx	lr

0800aa54 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b086      	sub	sp, #24
 800aa58:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800aa5e:	4b51      	ldr	r3, [pc, #324]	; (800aba4 <xTaskIncrementTick+0x150>)
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	f040 808d 	bne.w	800ab82 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aa68:	4b4f      	ldr	r3, [pc, #316]	; (800aba8 <xTaskIncrementTick+0x154>)
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aa70:	4a4d      	ldr	r2, [pc, #308]	; (800aba8 <xTaskIncrementTick+0x154>)
 800aa72:	693b      	ldr	r3, [r7, #16]
 800aa74:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aa76:	693b      	ldr	r3, [r7, #16]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d11f      	bne.n	800aabc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800aa7c:	4b4b      	ldr	r3, [pc, #300]	; (800abac <xTaskIncrementTick+0x158>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d009      	beq.n	800aa9a <xTaskIncrementTick+0x46>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800aa86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aa8a:	f383 8811 	msr	BASEPRI, r3
 800aa8e:	f3bf 8f6f 	isb	sy
 800aa92:	f3bf 8f4f 	dsb	sy
 800aa96:	603b      	str	r3, [r7, #0]
 800aa98:	e7fe      	b.n	800aa98 <xTaskIncrementTick+0x44>
 800aa9a:	4b44      	ldr	r3, [pc, #272]	; (800abac <xTaskIncrementTick+0x158>)
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	60fb      	str	r3, [r7, #12]
 800aaa0:	4b43      	ldr	r3, [pc, #268]	; (800abb0 <xTaskIncrementTick+0x15c>)
 800aaa2:	681b      	ldr	r3, [r3, #0]
 800aaa4:	4a41      	ldr	r2, [pc, #260]	; (800abac <xTaskIncrementTick+0x158>)
 800aaa6:	6013      	str	r3, [r2, #0]
 800aaa8:	4a41      	ldr	r2, [pc, #260]	; (800abb0 <xTaskIncrementTick+0x15c>)
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	6013      	str	r3, [r2, #0]
 800aaae:	4b41      	ldr	r3, [pc, #260]	; (800abb4 <xTaskIncrementTick+0x160>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	3301      	adds	r3, #1
 800aab4:	4a3f      	ldr	r2, [pc, #252]	; (800abb4 <xTaskIncrementTick+0x160>)
 800aab6:	6013      	str	r3, [r2, #0]
 800aab8:	f000 f8e6 	bl	800ac88 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aabc:	4b3e      	ldr	r3, [pc, #248]	; (800abb8 <xTaskIncrementTick+0x164>)
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	693a      	ldr	r2, [r7, #16]
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d34e      	bcc.n	800ab64 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800aac6:	4b39      	ldr	r3, [pc, #228]	; (800abac <xTaskIncrementTick+0x158>)
 800aac8:	681b      	ldr	r3, [r3, #0]
 800aaca:	681b      	ldr	r3, [r3, #0]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d101      	bne.n	800aad4 <xTaskIncrementTick+0x80>
 800aad0:	2301      	movs	r3, #1
 800aad2:	e000      	b.n	800aad6 <xTaskIncrementTick+0x82>
 800aad4:	2300      	movs	r3, #0
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d004      	beq.n	800aae4 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aada:	4b37      	ldr	r3, [pc, #220]	; (800abb8 <xTaskIncrementTick+0x164>)
 800aadc:	f04f 32ff 	mov.w	r2, #4294967295
 800aae0:	601a      	str	r2, [r3, #0]
					break;
 800aae2:	e03f      	b.n	800ab64 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800aae4:	4b31      	ldr	r3, [pc, #196]	; (800abac <xTaskIncrementTick+0x158>)
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	68db      	ldr	r3, [r3, #12]
 800aaea:	68db      	ldr	r3, [r3, #12]
 800aaec:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800aaee:	68bb      	ldr	r3, [r7, #8]
 800aaf0:	685b      	ldr	r3, [r3, #4]
 800aaf2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800aaf4:	693a      	ldr	r2, [r7, #16]
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	429a      	cmp	r2, r3
 800aafa:	d203      	bcs.n	800ab04 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800aafc:	4a2e      	ldr	r2, [pc, #184]	; (800abb8 <xTaskIncrementTick+0x164>)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	6013      	str	r3, [r2, #0]
						break;
 800ab02:	e02f      	b.n	800ab64 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	3304      	adds	r3, #4
 800ab08:	4618      	mov	r0, r3
 800ab0a:	f7ff ff79 	bl	800aa00 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ab0e:	68bb      	ldr	r3, [r7, #8]
 800ab10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d004      	beq.n	800ab20 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	3318      	adds	r3, #24
 800ab1a:	4618      	mov	r0, r3
 800ab1c:	f7ff ff70 	bl	800aa00 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800ab20:	68bb      	ldr	r3, [r7, #8]
 800ab22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab24:	4b25      	ldr	r3, [pc, #148]	; (800abbc <xTaskIncrementTick+0x168>)
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	d903      	bls.n	800ab34 <xTaskIncrementTick+0xe0>
 800ab2c:	68bb      	ldr	r3, [r7, #8]
 800ab2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab30:	4a22      	ldr	r2, [pc, #136]	; (800abbc <xTaskIncrementTick+0x168>)
 800ab32:	6013      	str	r3, [r2, #0]
 800ab34:	68bb      	ldr	r3, [r7, #8]
 800ab36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab38:	4613      	mov	r3, r2
 800ab3a:	009b      	lsls	r3, r3, #2
 800ab3c:	4413      	add	r3, r2
 800ab3e:	009b      	lsls	r3, r3, #2
 800ab40:	4a1f      	ldr	r2, [pc, #124]	; (800abc0 <xTaskIncrementTick+0x16c>)
 800ab42:	441a      	add	r2, r3
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	3304      	adds	r3, #4
 800ab48:	4619      	mov	r1, r3
 800ab4a:	4610      	mov	r0, r2
 800ab4c:	f7ff ff34 	bl	800a9b8 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab54:	4b1b      	ldr	r3, [pc, #108]	; (800abc4 <xTaskIncrementTick+0x170>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ab5a:	429a      	cmp	r2, r3
 800ab5c:	d3b3      	bcc.n	800aac6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800ab5e:	2301      	movs	r3, #1
 800ab60:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ab62:	e7b0      	b.n	800aac6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800ab64:	4b17      	ldr	r3, [pc, #92]	; (800abc4 <xTaskIncrementTick+0x170>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ab6a:	4915      	ldr	r1, [pc, #84]	; (800abc0 <xTaskIncrementTick+0x16c>)
 800ab6c:	4613      	mov	r3, r2
 800ab6e:	009b      	lsls	r3, r3, #2
 800ab70:	4413      	add	r3, r2
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	440b      	add	r3, r1
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	2b01      	cmp	r3, #1
 800ab7a:	d907      	bls.n	800ab8c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	617b      	str	r3, [r7, #20]
 800ab80:	e004      	b.n	800ab8c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800ab82:	4b11      	ldr	r3, [pc, #68]	; (800abc8 <xTaskIncrementTick+0x174>)
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	3301      	adds	r3, #1
 800ab88:	4a0f      	ldr	r2, [pc, #60]	; (800abc8 <xTaskIncrementTick+0x174>)
 800ab8a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800ab8c:	4b0f      	ldr	r3, [pc, #60]	; (800abcc <xTaskIncrementTick+0x178>)
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	d001      	beq.n	800ab98 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800ab94:	2301      	movs	r3, #1
 800ab96:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800ab98:	697b      	ldr	r3, [r7, #20]
}
 800ab9a:	4618      	mov	r0, r3
 800ab9c:	3718      	adds	r7, #24
 800ab9e:	46bd      	mov	sp, r7
 800aba0:	bd80      	pop	{r7, pc}
 800aba2:	bf00      	nop
 800aba4:	200004d0 	.word	0x200004d0
 800aba8:	200004b8 	.word	0x200004b8
 800abac:	200004b0 	.word	0x200004b0
 800abb0:	200004b4 	.word	0x200004b4
 800abb4:	200004c8 	.word	0x200004c8
 800abb8:	200004cc 	.word	0x200004cc
 800abbc:	200004bc 	.word	0x200004bc
 800abc0:	20000050 	.word	0x20000050
 800abc4:	2000004c 	.word	0x2000004c
 800abc8:	200004c0 	.word	0x200004c0
 800abcc:	200004c4 	.word	0x200004c4

0800abd0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800abd0:	b480      	push	{r7}
 800abd2:	b085      	sub	sp, #20
 800abd4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800abd6:	4b27      	ldr	r3, [pc, #156]	; (800ac74 <vTaskSwitchContext+0xa4>)
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d003      	beq.n	800abe6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800abde:	4b26      	ldr	r3, [pc, #152]	; (800ac78 <vTaskSwitchContext+0xa8>)
 800abe0:	2201      	movs	r2, #1
 800abe2:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800abe4:	e040      	b.n	800ac68 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 800abe6:	4b24      	ldr	r3, [pc, #144]	; (800ac78 <vTaskSwitchContext+0xa8>)
 800abe8:	2200      	movs	r2, #0
 800abea:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800abec:	4b23      	ldr	r3, [pc, #140]	; (800ac7c <vTaskSwitchContext+0xac>)
 800abee:	681b      	ldr	r3, [r3, #0]
 800abf0:	60fb      	str	r3, [r7, #12]
 800abf2:	e00f      	b.n	800ac14 <vTaskSwitchContext+0x44>
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d109      	bne.n	800ac0e <vTaskSwitchContext+0x3e>
 800abfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abfe:	f383 8811 	msr	BASEPRI, r3
 800ac02:	f3bf 8f6f 	isb	sy
 800ac06:	f3bf 8f4f 	dsb	sy
 800ac0a:	607b      	str	r3, [r7, #4]
 800ac0c:	e7fe      	b.n	800ac0c <vTaskSwitchContext+0x3c>
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	3b01      	subs	r3, #1
 800ac12:	60fb      	str	r3, [r7, #12]
 800ac14:	491a      	ldr	r1, [pc, #104]	; (800ac80 <vTaskSwitchContext+0xb0>)
 800ac16:	68fa      	ldr	r2, [r7, #12]
 800ac18:	4613      	mov	r3, r2
 800ac1a:	009b      	lsls	r3, r3, #2
 800ac1c:	4413      	add	r3, r2
 800ac1e:	009b      	lsls	r3, r3, #2
 800ac20:	440b      	add	r3, r1
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	2b00      	cmp	r3, #0
 800ac26:	d0e5      	beq.n	800abf4 <vTaskSwitchContext+0x24>
 800ac28:	68fa      	ldr	r2, [r7, #12]
 800ac2a:	4613      	mov	r3, r2
 800ac2c:	009b      	lsls	r3, r3, #2
 800ac2e:	4413      	add	r3, r2
 800ac30:	009b      	lsls	r3, r3, #2
 800ac32:	4a13      	ldr	r2, [pc, #76]	; (800ac80 <vTaskSwitchContext+0xb0>)
 800ac34:	4413      	add	r3, r2
 800ac36:	60bb      	str	r3, [r7, #8]
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	685b      	ldr	r3, [r3, #4]
 800ac3c:	685a      	ldr	r2, [r3, #4]
 800ac3e:	68bb      	ldr	r3, [r7, #8]
 800ac40:	605a      	str	r2, [r3, #4]
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	685a      	ldr	r2, [r3, #4]
 800ac46:	68bb      	ldr	r3, [r7, #8]
 800ac48:	3308      	adds	r3, #8
 800ac4a:	429a      	cmp	r2, r3
 800ac4c:	d104      	bne.n	800ac58 <vTaskSwitchContext+0x88>
 800ac4e:	68bb      	ldr	r3, [r7, #8]
 800ac50:	685b      	ldr	r3, [r3, #4]
 800ac52:	685a      	ldr	r2, [r3, #4]
 800ac54:	68bb      	ldr	r3, [r7, #8]
 800ac56:	605a      	str	r2, [r3, #4]
 800ac58:	68bb      	ldr	r3, [r7, #8]
 800ac5a:	685b      	ldr	r3, [r3, #4]
 800ac5c:	68db      	ldr	r3, [r3, #12]
 800ac5e:	4a09      	ldr	r2, [pc, #36]	; (800ac84 <vTaskSwitchContext+0xb4>)
 800ac60:	6013      	str	r3, [r2, #0]
 800ac62:	4a06      	ldr	r2, [pc, #24]	; (800ac7c <vTaskSwitchContext+0xac>)
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	6013      	str	r3, [r2, #0]
}
 800ac68:	bf00      	nop
 800ac6a:	3714      	adds	r7, #20
 800ac6c:	46bd      	mov	sp, r7
 800ac6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac72:	4770      	bx	lr
 800ac74:	200004d0 	.word	0x200004d0
 800ac78:	200004c4 	.word	0x200004c4
 800ac7c:	200004bc 	.word	0x200004bc
 800ac80:	20000050 	.word	0x20000050
 800ac84:	2000004c 	.word	0x2000004c

0800ac88 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800ac88:	b480      	push	{r7}
 800ac8a:	b083      	sub	sp, #12
 800ac8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ac8e:	4b0f      	ldr	r3, [pc, #60]	; (800accc <prvResetNextTaskUnblockTime+0x44>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d101      	bne.n	800ac9c <prvResetNextTaskUnblockTime+0x14>
 800ac98:	2301      	movs	r3, #1
 800ac9a:	e000      	b.n	800ac9e <prvResetNextTaskUnblockTime+0x16>
 800ac9c:	2300      	movs	r3, #0
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d004      	beq.n	800acac <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800aca2:	4b0b      	ldr	r3, [pc, #44]	; (800acd0 <prvResetNextTaskUnblockTime+0x48>)
 800aca4:	f04f 32ff 	mov.w	r2, #4294967295
 800aca8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800acaa:	e008      	b.n	800acbe <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800acac:	4b07      	ldr	r3, [pc, #28]	; (800accc <prvResetNextTaskUnblockTime+0x44>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	68db      	ldr	r3, [r3, #12]
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	685b      	ldr	r3, [r3, #4]
 800acba:	4a05      	ldr	r2, [pc, #20]	; (800acd0 <prvResetNextTaskUnblockTime+0x48>)
 800acbc:	6013      	str	r3, [r2, #0]
}
 800acbe:	bf00      	nop
 800acc0:	370c      	adds	r7, #12
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr
 800acca:	bf00      	nop
 800accc:	200004b0 	.word	0x200004b0
 800acd0:	200004cc 	.word	0x200004cc
	...

0800ace0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ace0:	4b07      	ldr	r3, [pc, #28]	; (800ad00 <pxCurrentTCBConst2>)
 800ace2:	6819      	ldr	r1, [r3, #0]
 800ace4:	6808      	ldr	r0, [r1, #0]
 800ace6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acea:	f380 8809 	msr	PSP, r0
 800acee:	f3bf 8f6f 	isb	sy
 800acf2:	f04f 0000 	mov.w	r0, #0
 800acf6:	f380 8811 	msr	BASEPRI, r0
 800acfa:	4770      	bx	lr
 800acfc:	f3af 8000 	nop.w

0800ad00 <pxCurrentTCBConst2>:
 800ad00:	2000004c 	.word	0x2000004c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ad04:	bf00      	nop
 800ad06:	bf00      	nop
	...

0800ad10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ad10:	f3ef 8009 	mrs	r0, PSP
 800ad14:	f3bf 8f6f 	isb	sy
 800ad18:	4b15      	ldr	r3, [pc, #84]	; (800ad70 <pxCurrentTCBConst>)
 800ad1a:	681a      	ldr	r2, [r3, #0]
 800ad1c:	f01e 0f10 	tst.w	lr, #16
 800ad20:	bf08      	it	eq
 800ad22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ad26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad2a:	6010      	str	r0, [r2, #0]
 800ad2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ad30:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ad34:	f380 8811 	msr	BASEPRI, r0
 800ad38:	f3bf 8f4f 	dsb	sy
 800ad3c:	f3bf 8f6f 	isb	sy
 800ad40:	f7ff ff46 	bl	800abd0 <vTaskSwitchContext>
 800ad44:	f04f 0000 	mov.w	r0, #0
 800ad48:	f380 8811 	msr	BASEPRI, r0
 800ad4c:	bc09      	pop	{r0, r3}
 800ad4e:	6819      	ldr	r1, [r3, #0]
 800ad50:	6808      	ldr	r0, [r1, #0]
 800ad52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad56:	f01e 0f10 	tst.w	lr, #16
 800ad5a:	bf08      	it	eq
 800ad5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ad60:	f380 8809 	msr	PSP, r0
 800ad64:	f3bf 8f6f 	isb	sy
 800ad68:	4770      	bx	lr
 800ad6a:	bf00      	nop
 800ad6c:	f3af 8000 	nop.w

0800ad70 <pxCurrentTCBConst>:
 800ad70:	2000004c 	.word	0x2000004c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ad74:	bf00      	nop
 800ad76:	bf00      	nop

0800ad78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b082      	sub	sp, #8
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad82:	f383 8811 	msr	BASEPRI, r3
 800ad86:	f3bf 8f6f 	isb	sy
 800ad8a:	f3bf 8f4f 	dsb	sy
 800ad8e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ad90:	f7ff fe60 	bl	800aa54 <xTaskIncrementTick>
 800ad94:	4603      	mov	r3, r0
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d003      	beq.n	800ada2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ad9a:	4b06      	ldr	r3, [pc, #24]	; (800adb4 <SysTick_Handler+0x3c>)
 800ad9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ada0:	601a      	str	r2, [r3, #0]
 800ada2:	2300      	movs	r3, #0
 800ada4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800adac:	bf00      	nop
 800adae:	3708      	adds	r7, #8
 800adb0:	46bd      	mov	sp, r7
 800adb2:	bd80      	pop	{r7, pc}
 800adb4:	e000ed04 	.word	0xe000ed04

0800adb8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b082      	sub	sp, #8
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	f8d3 2268 	ldr.w	r2, [r3, #616]	; 0x268
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800adcc:	4619      	mov	r1, r3
 800adce:	4610      	mov	r0, r2
 800add0:	f7fe fe64 	bl	8009a9c <USBD_LL_SetupStage>
}
 800add4:	bf00      	nop
 800add6:	3708      	adds	r7, #8
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800addc:	b580      	push	{r7, lr}
 800adde:	b082      	sub	sp, #8
 800ade0:	af00      	add	r7, sp, #0
 800ade2:	6078      	str	r0, [r7, #4]
 800ade4:	460b      	mov	r3, r1
 800ade6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800adee:	78fb      	ldrb	r3, [r7, #3]
 800adf0:	687a      	ldr	r2, [r7, #4]
 800adf2:	015b      	lsls	r3, r3, #5
 800adf4:	4413      	add	r3, r2
 800adf6:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800adfa:	681a      	ldr	r2, [r3, #0]
 800adfc:	78fb      	ldrb	r3, [r7, #3]
 800adfe:	4619      	mov	r1, r3
 800ae00:	f7fe fe97 	bl	8009b32 <USBD_LL_DataOutStage>
}
 800ae04:	bf00      	nop
 800ae06:	3708      	adds	r7, #8
 800ae08:	46bd      	mov	sp, r7
 800ae0a:	bd80      	pop	{r7, pc}

0800ae0c <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	b082      	sub	sp, #8
 800ae10:	af00      	add	r7, sp, #0
 800ae12:	6078      	str	r0, [r7, #4]
 800ae14:	460b      	mov	r3, r1
 800ae16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 0268 	ldr.w	r0, [r3, #616]	; 0x268
 800ae1e:	78fb      	ldrb	r3, [r7, #3]
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	015b      	lsls	r3, r3, #5
 800ae24:	4413      	add	r3, r2
 800ae26:	333c      	adds	r3, #60	; 0x3c
 800ae28:	681a      	ldr	r2, [r3, #0]
 800ae2a:	78fb      	ldrb	r3, [r7, #3]
 800ae2c:	4619      	mov	r1, r3
 800ae2e:	f7fe fef1 	bl	8009c14 <USBD_LL_DataInStage>
}
 800ae32:	bf00      	nop
 800ae34:	3708      	adds	r7, #8
 800ae36:	46bd      	mov	sp, r7
 800ae38:	bd80      	pop	{r7, pc}

0800ae3a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae3a:	b580      	push	{r7, lr}
 800ae3c:	b082      	sub	sp, #8
 800ae3e:	af00      	add	r7, sp, #0
 800ae40:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ae48:	4618      	mov	r0, r3
 800ae4a:	f7ff f804 	bl	8009e56 <USBD_LL_SOF>
}
 800ae4e:	bf00      	nop
 800ae50:	3708      	adds	r7, #8
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}

0800ae56 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae56:	b580      	push	{r7, lr}
 800ae58:	b084      	sub	sp, #16
 800ae5a:	af00      	add	r7, sp, #0
 800ae5c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ae5e:	2301      	movs	r3, #1
 800ae60:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ae62:	687b      	ldr	r3, [r7, #4]
 800ae64:	689b      	ldr	r3, [r3, #8]
 800ae66:	2b02      	cmp	r3, #2
 800ae68:	d001      	beq.n	800ae6e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800ae6a:	f7f6 fbc9 	bl	8001600 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ae74:	7bfa      	ldrb	r2, [r7, #15]
 800ae76:	4611      	mov	r1, r2
 800ae78:	4618      	mov	r0, r3
 800ae7a:	f7fe ffb1 	bl	8009de0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800ae84:	4618      	mov	r0, r3
 800ae86:	f7fe ff6a 	bl	8009d5e <USBD_LL_Reset>
}
 800ae8a:	bf00      	nop
 800ae8c:	3710      	adds	r7, #16
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}
	...

0800ae94 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ae94:	b580      	push	{r7, lr}
 800ae96:	b082      	sub	sp, #8
 800ae98:	af00      	add	r7, sp, #0
 800ae9a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800aea2:	4618      	mov	r0, r3
 800aea4:	f7fe ffac 	bl	8009e00 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	699b      	ldr	r3, [r3, #24]
 800aeac:	2b00      	cmp	r3, #0
 800aeae:	d005      	beq.n	800aebc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aeb0:	4b04      	ldr	r3, [pc, #16]	; (800aec4 <HAL_PCD_SuspendCallback+0x30>)
 800aeb2:	691b      	ldr	r3, [r3, #16]
 800aeb4:	4a03      	ldr	r2, [pc, #12]	; (800aec4 <HAL_PCD_SuspendCallback+0x30>)
 800aeb6:	f043 0306 	orr.w	r3, r3, #6
 800aeba:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800aebc:	bf00      	nop
 800aebe:	3708      	adds	r7, #8
 800aec0:	46bd      	mov	sp, r7
 800aec2:	bd80      	pop	{r7, pc}
 800aec4:	e000ed00 	.word	0xe000ed00

0800aec8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b082      	sub	sp, #8
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	f8d3 3268 	ldr.w	r3, [r3, #616]	; 0x268
 800aed6:	4618      	mov	r0, r3
 800aed8:	f7fe ffa7 	bl	8009e2a <USBD_LL_Resume>
}
 800aedc:	bf00      	nop
 800aede:	3708      	adds	r7, #8
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}

0800aee4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b084      	sub	sp, #16
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	4608      	mov	r0, r1
 800aeee:	4611      	mov	r1, r2
 800aef0:	461a      	mov	r2, r3
 800aef2:	4603      	mov	r3, r0
 800aef4:	70fb      	strb	r3, [r7, #3]
 800aef6:	460b      	mov	r3, r1
 800aef8:	70bb      	strb	r3, [r7, #2]
 800aefa:	4613      	mov	r3, r2
 800aefc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aefe:	2300      	movs	r3, #0
 800af00:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af02:	2300      	movs	r3, #0
 800af04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800af0c:	78bb      	ldrb	r3, [r7, #2]
 800af0e:	883a      	ldrh	r2, [r7, #0]
 800af10:	78f9      	ldrb	r1, [r7, #3]
 800af12:	f7f9 fe5b 	bl	8004bcc <HAL_PCD_EP_Open>
 800af16:	4603      	mov	r3, r0
 800af18:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af1a:	7bfb      	ldrb	r3, [r7, #15]
 800af1c:	4618      	mov	r0, r3
 800af1e:	f000 f8d1 	bl	800b0c4 <USBD_Get_USB_Status>
 800af22:	4603      	mov	r3, r0
 800af24:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af26:	7bbb      	ldrb	r3, [r7, #14]
}
 800af28:	4618      	mov	r0, r3
 800af2a:	3710      	adds	r7, #16
 800af2c:	46bd      	mov	sp, r7
 800af2e:	bd80      	pop	{r7, pc}

0800af30 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af30:	b580      	push	{r7, lr}
 800af32:	b084      	sub	sp, #16
 800af34:	af00      	add	r7, sp, #0
 800af36:	6078      	str	r0, [r7, #4]
 800af38:	460b      	mov	r3, r1
 800af3a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af3c:	2300      	movs	r3, #0
 800af3e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af40:	2300      	movs	r3, #0
 800af42:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af4a:	78fa      	ldrb	r2, [r7, #3]
 800af4c:	4611      	mov	r1, r2
 800af4e:	4618      	mov	r0, r3
 800af50:	f7f9 ff0f 	bl	8004d72 <HAL_PCD_EP_SetStall>
 800af54:	4603      	mov	r3, r0
 800af56:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af58:	7bfb      	ldrb	r3, [r7, #15]
 800af5a:	4618      	mov	r0, r3
 800af5c:	f000 f8b2 	bl	800b0c4 <USBD_Get_USB_Status>
 800af60:	4603      	mov	r3, r0
 800af62:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800af64:	7bbb      	ldrb	r3, [r7, #14]
}
 800af66:	4618      	mov	r0, r3
 800af68:	3710      	adds	r7, #16
 800af6a:	46bd      	mov	sp, r7
 800af6c:	bd80      	pop	{r7, pc}

0800af6e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800af6e:	b580      	push	{r7, lr}
 800af70:	b084      	sub	sp, #16
 800af72:	af00      	add	r7, sp, #0
 800af74:	6078      	str	r0, [r7, #4]
 800af76:	460b      	mov	r3, r1
 800af78:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af7a:	2300      	movs	r3, #0
 800af7c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af7e:	2300      	movs	r3, #0
 800af80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800af88:	78fa      	ldrb	r2, [r7, #3]
 800af8a:	4611      	mov	r1, r2
 800af8c:	4618      	mov	r0, r3
 800af8e:	f7f9 ff4a 	bl	8004e26 <HAL_PCD_EP_ClrStall>
 800af92:	4603      	mov	r3, r0
 800af94:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800af96:	7bfb      	ldrb	r3, [r7, #15]
 800af98:	4618      	mov	r0, r3
 800af9a:	f000 f893 	bl	800b0c4 <USBD_Get_USB_Status>
 800af9e:	4603      	mov	r3, r0
 800afa0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800afa2:	7bbb      	ldrb	r3, [r7, #14]
}
 800afa4:	4618      	mov	r0, r3
 800afa6:	3710      	adds	r7, #16
 800afa8:	46bd      	mov	sp, r7
 800afaa:	bd80      	pop	{r7, pc}

0800afac <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800afac:	b480      	push	{r7}
 800afae:	b085      	sub	sp, #20
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	460b      	mov	r3, r1
 800afb6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800afbe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800afc0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	da08      	bge.n	800afda <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800afc8:	78fb      	ldrb	r3, [r7, #3]
 800afca:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afce:	68fa      	ldr	r2, [r7, #12]
 800afd0:	015b      	lsls	r3, r3, #5
 800afd2:	4413      	add	r3, r2
 800afd4:	332a      	adds	r3, #42	; 0x2a
 800afd6:	781b      	ldrb	r3, [r3, #0]
 800afd8:	e008      	b.n	800afec <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800afda:	78fb      	ldrb	r3, [r7, #3]
 800afdc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afe0:	68fa      	ldr	r2, [r7, #12]
 800afe2:	015b      	lsls	r3, r3, #5
 800afe4:	4413      	add	r3, r2
 800afe6:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800afea:	781b      	ldrb	r3, [r3, #0]
  }
}
 800afec:	4618      	mov	r0, r3
 800afee:	3714      	adds	r7, #20
 800aff0:	46bd      	mov	sp, r7
 800aff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff6:	4770      	bx	lr

0800aff8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aff8:	b580      	push	{r7, lr}
 800affa:	b084      	sub	sp, #16
 800affc:	af00      	add	r7, sp, #0
 800affe:	6078      	str	r0, [r7, #4]
 800b000:	460b      	mov	r3, r1
 800b002:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b004:	2300      	movs	r3, #0
 800b006:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b008:	2300      	movs	r3, #0
 800b00a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b012:	78fa      	ldrb	r2, [r7, #3]
 800b014:	4611      	mov	r1, r2
 800b016:	4618      	mov	r0, r3
 800b018:	f7f9 fdb3 	bl	8004b82 <HAL_PCD_SetAddress>
 800b01c:	4603      	mov	r3, r0
 800b01e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b020:	7bfb      	ldrb	r3, [r7, #15]
 800b022:	4618      	mov	r0, r3
 800b024:	f000 f84e 	bl	800b0c4 <USBD_Get_USB_Status>
 800b028:	4603      	mov	r3, r0
 800b02a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800b02c:	7bbb      	ldrb	r3, [r7, #14]
}
 800b02e:	4618      	mov	r0, r3
 800b030:	3710      	adds	r7, #16
 800b032:	46bd      	mov	sp, r7
 800b034:	bd80      	pop	{r7, pc}

0800b036 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b036:	b580      	push	{r7, lr}
 800b038:	b086      	sub	sp, #24
 800b03a:	af00      	add	r7, sp, #0
 800b03c:	60f8      	str	r0, [r7, #12]
 800b03e:	607a      	str	r2, [r7, #4]
 800b040:	461a      	mov	r2, r3
 800b042:	460b      	mov	r3, r1
 800b044:	72fb      	strb	r3, [r7, #11]
 800b046:	4613      	mov	r3, r2
 800b048:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b04a:	2300      	movs	r3, #0
 800b04c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b04e:	2300      	movs	r3, #0
 800b050:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b058:	893b      	ldrh	r3, [r7, #8]
 800b05a:	7af9      	ldrb	r1, [r7, #11]
 800b05c:	687a      	ldr	r2, [r7, #4]
 800b05e:	f7f9 fe4f 	bl	8004d00 <HAL_PCD_EP_Transmit>
 800b062:	4603      	mov	r3, r0
 800b064:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b066:	7dfb      	ldrb	r3, [r7, #23]
 800b068:	4618      	mov	r0, r3
 800b06a:	f000 f82b 	bl	800b0c4 <USBD_Get_USB_Status>
 800b06e:	4603      	mov	r3, r0
 800b070:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b072:	7dbb      	ldrb	r3, [r7, #22]
}
 800b074:	4618      	mov	r0, r3
 800b076:	3718      	adds	r7, #24
 800b078:	46bd      	mov	sp, r7
 800b07a:	bd80      	pop	{r7, pc}

0800b07c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b086      	sub	sp, #24
 800b080:	af00      	add	r7, sp, #0
 800b082:	60f8      	str	r0, [r7, #12]
 800b084:	607a      	str	r2, [r7, #4]
 800b086:	461a      	mov	r2, r3
 800b088:	460b      	mov	r3, r1
 800b08a:	72fb      	strb	r3, [r7, #11]
 800b08c:	4613      	mov	r3, r2
 800b08e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b090:	2300      	movs	r3, #0
 800b092:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b094:	2300      	movs	r3, #0
 800b096:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b098:	68fb      	ldr	r3, [r7, #12]
 800b09a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b09e:	893b      	ldrh	r3, [r7, #8]
 800b0a0:	7af9      	ldrb	r1, [r7, #11]
 800b0a2:	687a      	ldr	r2, [r7, #4]
 800b0a4:	f7f9 fdf2 	bl	8004c8c <HAL_PCD_EP_Receive>
 800b0a8:	4603      	mov	r3, r0
 800b0aa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b0ac:	7dfb      	ldrb	r3, [r7, #23]
 800b0ae:	4618      	mov	r0, r3
 800b0b0:	f000 f808 	bl	800b0c4 <USBD_Get_USB_Status>
 800b0b4:	4603      	mov	r3, r0
 800b0b6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800b0b8:	7dbb      	ldrb	r3, [r7, #22]
}
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	3718      	adds	r7, #24
 800b0be:	46bd      	mov	sp, r7
 800b0c0:	bd80      	pop	{r7, pc}
	...

0800b0c4 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800b0c4:	b480      	push	{r7}
 800b0c6:	b085      	sub	sp, #20
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0ce:	2300      	movs	r3, #0
 800b0d0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800b0d2:	79fb      	ldrb	r3, [r7, #7]
 800b0d4:	2b03      	cmp	r3, #3
 800b0d6:	d817      	bhi.n	800b108 <USBD_Get_USB_Status+0x44>
 800b0d8:	a201      	add	r2, pc, #4	; (adr r2, 800b0e0 <USBD_Get_USB_Status+0x1c>)
 800b0da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0de:	bf00      	nop
 800b0e0:	0800b0f1 	.word	0x0800b0f1
 800b0e4:	0800b0f7 	.word	0x0800b0f7
 800b0e8:	0800b0fd 	.word	0x0800b0fd
 800b0ec:	0800b103 	.word	0x0800b103
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	73fb      	strb	r3, [r7, #15]
    break;
 800b0f4:	e00b      	b.n	800b10e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b0f6:	2302      	movs	r3, #2
 800b0f8:	73fb      	strb	r3, [r7, #15]
    break;
 800b0fa:	e008      	b.n	800b10e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b0fc:	2301      	movs	r3, #1
 800b0fe:	73fb      	strb	r3, [r7, #15]
    break;
 800b100:	e005      	b.n	800b10e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b102:	2302      	movs	r3, #2
 800b104:	73fb      	strb	r3, [r7, #15]
    break;
 800b106:	e002      	b.n	800b10e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800b108:	2302      	movs	r3, #2
 800b10a:	73fb      	strb	r3, [r7, #15]
    break;
 800b10c:	bf00      	nop
  }
  return usb_status;
 800b10e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b110:	4618      	mov	r0, r3
 800b112:	3714      	adds	r7, #20
 800b114:	46bd      	mov	sp, r7
 800b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11a:	4770      	bx	lr

0800b11c <__libc_init_array>:
 800b11c:	b570      	push	{r4, r5, r6, lr}
 800b11e:	4e0d      	ldr	r6, [pc, #52]	; (800b154 <__libc_init_array+0x38>)
 800b120:	4c0d      	ldr	r4, [pc, #52]	; (800b158 <__libc_init_array+0x3c>)
 800b122:	1ba4      	subs	r4, r4, r6
 800b124:	10a4      	asrs	r4, r4, #2
 800b126:	2500      	movs	r5, #0
 800b128:	42a5      	cmp	r5, r4
 800b12a:	d109      	bne.n	800b140 <__libc_init_array+0x24>
 800b12c:	4e0b      	ldr	r6, [pc, #44]	; (800b15c <__libc_init_array+0x40>)
 800b12e:	4c0c      	ldr	r4, [pc, #48]	; (800b160 <__libc_init_array+0x44>)
 800b130:	f000 f820 	bl	800b174 <_init>
 800b134:	1ba4      	subs	r4, r4, r6
 800b136:	10a4      	asrs	r4, r4, #2
 800b138:	2500      	movs	r5, #0
 800b13a:	42a5      	cmp	r5, r4
 800b13c:	d105      	bne.n	800b14a <__libc_init_array+0x2e>
 800b13e:	bd70      	pop	{r4, r5, r6, pc}
 800b140:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b144:	4798      	blx	r3
 800b146:	3501      	adds	r5, #1
 800b148:	e7ee      	b.n	800b128 <__libc_init_array+0xc>
 800b14a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b14e:	4798      	blx	r3
 800b150:	3501      	adds	r5, #1
 800b152:	e7f2      	b.n	800b13a <__libc_init_array+0x1e>
 800b154:	0800b208 	.word	0x0800b208
 800b158:	0800b208 	.word	0x0800b208
 800b15c:	0800b208 	.word	0x0800b208
 800b160:	0800b20c 	.word	0x0800b20c

0800b164 <memset>:
 800b164:	4402      	add	r2, r0
 800b166:	4603      	mov	r3, r0
 800b168:	4293      	cmp	r3, r2
 800b16a:	d100      	bne.n	800b16e <memset+0xa>
 800b16c:	4770      	bx	lr
 800b16e:	f803 1b01 	strb.w	r1, [r3], #1
 800b172:	e7f9      	b.n	800b168 <memset+0x4>

0800b174 <_init>:
 800b174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b176:	bf00      	nop
 800b178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b17a:	bc08      	pop	{r3}
 800b17c:	469e      	mov	lr, r3
 800b17e:	4770      	bx	lr

0800b180 <_fini>:
 800b180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b182:	bf00      	nop
 800b184:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b186:	bc08      	pop	{r3}
 800b188:	469e      	mov	lr, r3
 800b18a:	4770      	bx	lr
