// Seed: 1811623710
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output wor id_3
    , id_17,
    input tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    output wand id_8,
    input wire id_9,
    input wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    input uwire id_13,
    output tri0 id_14,
    input tri1 id_15
);
  tri  id_18 = 1;
  wire id_19;
  module_0(
      id_19, id_19, id_17, id_18, id_18, id_17, id_18, id_17
  );
endmodule
