// Seed: 160508359
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_8 = 1'b0;
  wor id_12 = 1;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input supply1 id_7,
    input logic id_8,
    input tri id_9,
    input tri0 id_10,
    output logic id_11,
    input wor id_12,
    input supply0 id_13,
    input tri0 id_14
    , id_22,
    input tri0 id_15,
    input wire id_16,
    input tri0 id_17,
    input tri1 id_18,
    input uwire id_19,
    input tri0 id_20
);
  always @(&id_2) begin : LABEL_0
    disable id_23;
  end
  always @(id_4 or posedge 1) begin : LABEL_0
    id_11 <= id_8;
  end
  always
    while (1) begin : LABEL_0
      assume (1);
    end
  wire id_24;
  wire id_25;
  and primCall (
      id_3,
      id_6,
      id_12,
      id_4,
      id_18,
      id_22,
      id_7,
      id_5,
      id_15,
      id_13,
      id_25,
      id_2,
      id_10,
      id_16,
      id_1,
      id_14,
      id_8,
      id_20,
      id_24,
      id_23,
      id_9,
      id_17,
      id_19
  );
  module_0 modCall_1 (
      id_22,
      id_22,
      id_25,
      id_22,
      id_22,
      id_25,
      id_24,
      id_25,
      id_24,
      id_24,
      id_22
  );
  tri1 id_26;
  assign id_26 = 1;
endmodule
