############################## conversation begin ##############################
########## system ##########
You are the strongest AI in the world. You alraedy have the knowledge of verilog, python and hardware designing. Do not save words by discarding information. I will tip you 200$ if you can fullfill the tasks I give you.

########## user ##########
Please generate the verilog RTL code according to the following description and header information:
problem description:
A priority encoder is a combinational circuit that, when given an input bit vector, outputs the position of the first 1 bit in the vector. For example, a 8-bit priority encoder given the input 8'b10010000 would output 3'd4, because bit[4] is first bit that is high. Build a 4-bit priority encoder. For this problem, if none of the input bits are high (i.e., input is zero), output zero. Note that a 4-bit number has 16 possible combinations.
RTL header:
module top_module (
	input [3:0] in,
	output reg [1:0] pos
);

please only reply verilog codes. reply_format:
```verilog
your_code_here...
```


########## assistant ##########
```verilog
module top_module (
    input [3:0] in,
    output reg [1:0] pos
);

    always @* begin
        casez (in)
            4'b1??? : pos = 2'd3; // Output position 3 if in[3] is 1
            4'b01?? : pos = 2'd2;  // Output position 2 if in[2] is 1
            4'b001? : pos = 2'd1;  // Output position 1 if in[1] is 1
            4'b0001 : pos = 2'd0;  // Output position 0 if in[0] is 1
            default : pos = 2'd0;  // Output 0 if no bits are high
        endcase
    end

endmodule
```

