#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Sep 12 16:25:06 2023
# Process ID: 2096
# Current directory: C:/v23.1/FEB_test/FEB_test.runs/impl_1
# Command line: vivado.exe -log FEB.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FEB.tcl -notrace
# Log file: C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB.vdi
# Journal file: C:/v23.1/FEB_test/FEB_test.runs/impl_1\vivado.jou
# Running On: CD-135239, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 8, Host memory: 34286 MB
#-----------------------------------------------------------
source FEB.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1505.852 ; gain = 197.949
Command: link_design -top FEB -part xc7s50fgga484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s50fgga484-2
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.dcp' for cell 'HF_PLL'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.dcp' for cell 'PLL'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0.dcp' for cell 'AFEControl/buttons'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_0/DAC_ila_0.dcp' for cell 'AFEControl/generateILA0.DAC_ILA'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_1/DAC_ila_1.dcp' for cell 'AFEControl/generateILA1.DAC_ILA'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DPRAM_1Kx16/DPRAM_1Kx16.dcp' for cell 'AFE_DataPath_inst/Gen_Two_AFEs[0].Gen_Eight_Chans[0].AFEBuff'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DP_Pipeline/AFE_DP_Pipeline.dcp' for cell 'AFE_DataPath_inst/AFE_Pipeline_inst/Gen_Two_AFEs[0].Pipeline'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController.dcp' for cell 'DDR/DDR_Controller'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/DDR_ila_0.dcp' for cell 'DDR/ila'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff.dcp' for cell 'uC_to_LVDSTX/FMTx_Buff'
INFO: [Project 1-454] Reading design checkpoint 'c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.dcp' for cell 'uControllerRegister/AFE_DEBUG'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.751 . Memory (MB): peak = 2194.777 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3885 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. HF_PLL/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'HF_PLL/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Chipscope 16-324] Core: AFEControl/buttons UUID: 92b155ca-7a80-5e54-9d06-95f00a8b8d6f 
INFO: [Chipscope 16-324] Core: AFEControl/generateILA0.DAC_ILA UUID: 70745a02-84fc-58e0-a4bc-6c6c4a7df370 
INFO: [Chipscope 16-324] Core: AFEControl/generateILA1.DAC_ILA UUID: 33beeee1-851f-5aa3-a24a-4b521fc6bffc 
INFO: [Chipscope 16-324] Core: DDR/ila UUID: cbf13a52-8f0d-5762-b485-05ca6bb2f421 
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0_board.xdc] for cell 'PLL/inst'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0_board.xdc] for cell 'PLL/inst'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc] for cell 'PLL/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2875.660 ; gain = 497.938
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_0/PLL_0.xdc] for cell 'PLL/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'uC_ILA'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'uC_ILA'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/uC_ILA/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'DDR/ila/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'DDR/ila/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'DDR/ila/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'DDR/ila/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'AFEControl/buttons'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/vio_0/vio_0.xdc] for cell 'AFEControl/buttons'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/constraints/DDR3LController.xdc] for cell 'DDR/DDR_Controller'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR3LController/DDR3LController/user_design/constraints/DDR3LController.xdc] for cell 'DDR/DDR_Controller'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'CMD_Fifo'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/CMD_Fifo/CMD_Fifo.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/LVDSTxBuff/LVDSTxBuff.xdc] for cell 'uC_to_LVDSTX/FMTx_Buff/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'Trigger_ila'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/Trigger_ila/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'Trigger_ila'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/Trigger_ila/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE_board.xdc] for cell 'HF_PLL/inst'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE_board.xdc] for cell 'HF_PLL/inst'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.xdc] for cell 'HF_PLL/inst'
INFO: [Timing 38-2] Deriving generated clocks [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.xdc:57]
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/PLL_AFE/PLL_AFE.xdc] for cell 'HF_PLL/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'EVB_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/EVB_ila0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'EVB_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/EVB_ila0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.xdc] for cell 'uControllerRegister/AFE_DEBUG/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_1Kx16/SCFIFO_1Kx16.xdc] for cell 'uControllerRegister/AFE_DEBUG/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'SCFIFO_32x256'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/SCFIFO_32x256/SCFIFO_32x256.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila2'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila2/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila2'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila2/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila3'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila3/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_DataPath_ila3'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_DataPath_ila3/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'AFEControl/generateILA0.DAC_ILA/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'AFEControl/generateILA0.DAC_ILA/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'AFEControl/generateILA0.DAC_ILA/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_0/ila_v6_2/constraints/ila.xdc] for cell 'AFEControl/generateILA0.DAC_ILA/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'AFEControl/generateILA1.DAC_ILA/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_1/ila_v6_2/constraints/ila_impl.xdc] for cell 'AFEControl/generateILA1.DAC_ILA/U0'
Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_1/ila_v6_2/constraints/ila.xdc] for cell 'AFEControl/generateILA1.DAC_ILA/U0'
Finished Parsing XDC File [c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DAC_ila_1/ila_v6_2/constraints/ila.xdc] for cell 'AFEControl/generateILA1.DAC_ILA/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_ila_0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_ila_0/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_ila_0'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_ila_0/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_ila_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'AFE_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/AFE_ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_1/ila_v6_2/constraints/ila_impl.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'DDR_ila_1'. The XDC file c:/v23.1/FEB_test/FEB_test.gen/sources_1/ip/DDR_ila_1/ila_v6_2/constraints/ila.xdc will not be read for any cell of this module.
Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
Finished Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/FEB_pinout.xdc]
Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'BD_VXO_P'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BD_VXO_P'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BD_VXO_N'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BD_CpldRst'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BD_CpldRst'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'SysClk'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:31]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_rxd'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_0_txd'. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/v23.1/FEB_test/FEB_test.srcs/constrs_1/new/BD_constraints.xdc]
INFO: [Project 1-1714] 2 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2906.559 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2201 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 1948 instances
  IOBUF => IOBUF (IBUF, OBUFT): 36 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 114 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances
  RAM64M => RAM64M (RAMD64E(x4)): 96 instances

26 Infos, 12 Warnings, 32 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:57 . Memory (MB): peak = 2906.559 ; gain = 1237.391
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2906.559 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1e1684dc9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3003.230 ; gain = 96.672

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 89e54770bec2479d.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 3401.566 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1c7d886f0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 3401.566 ; gain = 19.977

Phase 2 Retarget
INFO: [Opt 31-1566] Pulled 14 inverters resulting in an inversion of 123 pins
INFO: [Opt 31-138] Pushed 12 inverter(s) to 12 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1cc28da54

Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 3401.566 ; gain = 19.977
INFO: [Opt 31-389] Phase Retarget created 96 cells and removed 269 cells
INFO: [Opt 31-1021] In phase Retarget, 162 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 13b9dfc01

Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 3401.566 ; gain = 19.977
INFO: [Opt 31-389] Phase Constant propagation created 37 cells and removed 160 cells
INFO: [Opt 31-1021] In phase Constant propagation, 112 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1921bf33f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 3401.566 ; gain = 19.977
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 3771 cells
INFO: [Opt 31-1021] In phase Sweep, 2505 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 1ffc08f88

Time (s): cpu = 00:00:10 ; elapsed = 00:00:32 . Memory (MB): peak = 3401.566 ; gain = 19.977
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: d35ff08f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 3401.566 ; gain = 19.977
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: f294d79d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 3401.566 ; gain = 19.977
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 122 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              96  |             269  |                                            162  |
|  Constant propagation         |              37  |             160  |                                            112  |
|  Sweep                        |               0  |            3771  |                                           2505  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            122  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 3401.566 ; gain = 0.000
Ending Logic Optimization Task | Checksum: a7763ee5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 3401.566 ; gain = 19.977

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 15 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 18 newly gated: 2 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 18bcffe5c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3647.555 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18bcffe5c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3647.555 ; gain = 245.988

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18bcffe5c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 3647.555 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 3647.555 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 23ece98bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 3647.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 12 Warnings, 32 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:48 . Memory (MB): peak = 3647.555 ; gain = 740.996
INFO: [runtcl-4] Executing : report_drc -file FEB_drc_opted.rpt -pb FEB_drc_opted.pb -rpx FEB_drc_opted.rpx
Command: report_drc -file FEB_drc_opted.rpt -pb FEB_drc_opted.pb -rpx FEB_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 3647.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3647.555 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 4 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3647.555 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15e0955d2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 3647.555 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19f3887a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a5441b8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a5441b8a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3647.555 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a5441b8a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 229aafaad

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1d9bfdc99

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27c1728e7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 16431b615

Time (s): cpu = 00:00:52 ; elapsed = 00:00:30 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 225 LUTNM shape to break, 1470 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 219, total 225, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 881 nets or LUTs. Breaked 225 LUTs, combined 656 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 13 nets or cells. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 3647.555 ; gain = 0.000
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 3647.555 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |          225  |            656  |                   881  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |           26  |              0  |                    13  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          251  |            656  |                   894  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: c61fbfbb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:34 . Memory (MB): peak = 3647.555 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1223c9cde

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 3647.555 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1223c9cde

Time (s): cpu = 00:00:58 ; elapsed = 00:00:34 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 108723659

Time (s): cpu = 00:01:01 ; elapsed = 00:00:36 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1461ba83a

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16414c786

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 183251eab

Time (s): cpu = 00:01:08 ; elapsed = 00:00:41 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1992eb332

Time (s): cpu = 00:01:18 ; elapsed = 00:00:48 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: f9da1f8c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:59 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 128ab4406

Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2314f858f

Time (s): cpu = 00:01:31 ; elapsed = 00:01:01 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13fb7fa4a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:11 . Memory (MB): peak = 3647.555 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13fb7fa4a

Time (s): cpu = 00:01:46 ; elapsed = 00:01:12 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11fecb698

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.900 | TNS=-4369.063 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c03eb6a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3647.555 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c03eb6a0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3647.555 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11fecb698

Time (s): cpu = 00:02:02 ; elapsed = 00:01:23 . Memory (MB): peak = 3647.555 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.564. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1218a38c9

Time (s): cpu = 00:02:48 ; elapsed = 00:02:05 . Memory (MB): peak = 3661.652 ; gain = 14.098

Time (s): cpu = 00:02:48 ; elapsed = 00:02:05 . Memory (MB): peak = 3661.652 ; gain = 14.098
Phase 4.1 Post Commit Optimization | Checksum: 1218a38c9

Time (s): cpu = 00:02:48 ; elapsed = 00:02:05 . Memory (MB): peak = 3661.652 ; gain = 14.098

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1218a38c9

Time (s): cpu = 00:02:49 ; elapsed = 00:02:05 . Memory (MB): peak = 3661.652 ; gain = 14.098

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1218a38c9

Time (s): cpu = 00:02:49 ; elapsed = 00:02:06 . Memory (MB): peak = 3661.652 ; gain = 14.098
Phase 4.3 Placer Reporting | Checksum: 1218a38c9

Time (s): cpu = 00:02:49 ; elapsed = 00:02:06 . Memory (MB): peak = 3661.652 ; gain = 14.098

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 3661.652 ; gain = 0.000

Time (s): cpu = 00:02:49 ; elapsed = 00:02:06 . Memory (MB): peak = 3661.652 ; gain = 14.098
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 162353b55

Time (s): cpu = 00:02:49 ; elapsed = 00:02:06 . Memory (MB): peak = 3661.652 ; gain = 14.098
Ending Placer Task | Checksum: 134b08e9d

Time (s): cpu = 00:02:49 ; elapsed = 00:02:06 . Memory (MB): peak = 3661.652 ; gain = 14.098
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 12 Warnings, 32 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:52 ; elapsed = 00:02:08 . Memory (MB): peak = 3661.652 ; gain = 14.098
INFO: [runtcl-4] Executing : report_io -file FEB_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 3661.652 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FEB_utilization_placed.rpt -pb FEB_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FEB_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 3661.652 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3690.074 ; gain = 28.422
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3690.074 ; gain = 28.422
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3731.594 ; gain = 41.520
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 9.00s |  WALL: 6.41s
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.041 . Memory (MB): peak = 3731.832 ; gain = 0.172

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.763 | TNS=-4189.281 |
Phase 1 Physical Synthesis Initialization | Checksum: 2197f7e91

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3753.219 ; gain = 21.387
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.763 | TNS=-4189.281 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2197f7e91

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3753.219 ; gain = 21.387

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.763 | TNS=-4189.281 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[29].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[29]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.623 | TNS=-4189.509 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[49].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[49]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[49]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.610 | TNS=-4189.075 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[70].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[70]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[70]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.601 | TNS=-4189.205 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[16].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[8]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[16]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.570 | TNS=-4189.139 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[113].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[113]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[113]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4188.873 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[10].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[10]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4188.581 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net DDR/DDR3_addr[10] was not replicated.
INFO: [Physopt 32-702] Processed net DDR/DDR3_addr[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte[1]_i_2_n_0.  Re-placed instance OneWire/OneWWrtByte[1]_i_2
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4188.579 |
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[1]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[1]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4188.386 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4187.315 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[5]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[5]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4187.206 |
INFO: [Physopt 32-702] Processed net OneWire/OneWRstReq_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWRstReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWRstReq_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWRstReq0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4187.084 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[4]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[4]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4187.017 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte[7]_i_3_n_0.  Re-placed instance OneWire/OneWWrtByte[7]_i_3
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4186.456 |
INFO: [Physopt 32-663] Processed net OneWire/OneWBitCount[3]_i_3_n_0.  Re-placed instance OneWire/OneWBitCount[3]_i_3
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4186.320 |
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4180.909 |
INFO: [Physopt 32-571] Net OneWire/OneWWrtByte1 was not replicated.
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte1.  Re-placed instance OneWire/OneWireCmdReg[7]_i_1
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4180.627 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWBitCount[7]_i_6_n_0.  Re-placed instance OneWire/OneWBitCount[7]_i_6
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4180.518 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4173.403 |
INFO: [Physopt 32-710] Processed net OneWire/OneWRstReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWRstReq_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWRstReq_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4173.045 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[5]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[5]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.840 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[0].  Re-placed instance OneWire/OneWireCmdReg_reg[0]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.764 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[1].  Re-placed instance OneWire/OneWireCmdReg_reg[1]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.687 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[2].  Re-placed instance OneWire/OneWireCmdReg_reg[2]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.609 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[3].  Re-placed instance OneWire/OneWireCmdReg_reg[3]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.532 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[4].  Re-placed instance OneWire/OneWireCmdReg_reg[4]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.487 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[5].  Re-placed instance OneWire/OneWireCmdReg_reg[5]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.441 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[6].  Re-placed instance OneWire/OneWireCmdReg_reg[6]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.395 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[7].  Re-placed instance OneWire/OneWireCmdReg_reg[7]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.348 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[3]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4172.166 |
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/OneWWrtByte1 was not replicated.
INFO: [Physopt 32-81] Processed net OneWire/OneWWrtByte1. Replicated 2 times.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4175.241 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR3_addr[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte1_repN.  Re-placed instance OneWire/OneWireCmdReg[7]_i_1_replica
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4174.891 |
INFO: [Physopt 32-702] Processed net OneWire/OneWireCmdReg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 13 pins.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4168.133 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4166.457 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4163.319 |
INFO: [Physopt 32-702] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net Trigger_logic/WRDL_reg[1].  Re-placed instance Trigger_logic/TurnOnTime[8]_i_5
INFO: [Physopt 32-735] Processed net Trigger_logic/WRDL_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4165.463 |
INFO: [Physopt 32-702] Processed net Trigger_logic/WRDL_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWWrtByte1_repN_1.  Re-placed instance OneWire/OneWireCmdReg[7]_i_1_replica_1
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte1_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4165.036 |
INFO: [Physopt 32-663] Processed net OneWire/p_4_in[1].  Re-placed instance OneWire/TempCtrl_reg[1]
INFO: [Physopt 32-735] Processed net OneWire/p_4_in[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4165.020 |
INFO: [Physopt 32-663] Processed net OneWire/p_4_in[2].  Re-placed instance OneWire/TempCtrl_reg[2]
INFO: [Physopt 32-735] Processed net OneWire/p_4_in[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4165.004 |
INFO: [Physopt 32-702] Processed net OneWire/TempCtrl0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount__0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net WRDL_reg_n_0_[1].  Re-placed instance WRDL_reg[1]
INFO: [Physopt 32-735] Processed net WRDL_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4162.041 |
INFO: [Physopt 32-663] Processed net WRDL_reg_n_0_[0].  Re-placed instance WRDL_reg[0]
INFO: [Physopt 32-735] Processed net WRDL_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4158.332 |
INFO: [Physopt 32-702] Processed net WRDL_reg_n_0_[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4158.332 |
Phase 3 Critical Path Optimization | Checksum: 1ff0de12e

Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3759.117 ; gain = 27.285

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.564 | TNS=-4158.332 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[10]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[10]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.562 | TNS=-4158.429 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[15].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.535 | TNS=-4158.286 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[170].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M_i_8
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[170]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.518 | TNS=-4157.755 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[71].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[71]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[71]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.512 | TNS=-4157.096 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[38].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[38]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[38]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.469 | TNS=-4156.776 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[106].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[106]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[106]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.465 | TNS=-4156.613 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[107].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[107]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[107]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.463 | TNS=-4156.475 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[15].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[15]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.460 | TNS=-4156.102 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[119].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[119]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[119]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.456 | TNS=-4155.923 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[54]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.456 | TNS=-4155.760 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[74].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[74]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[74]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.438 | TNS=-4155.278 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[13]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.432 | TNS=-4154.861 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[126]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[159]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDR/DDR3_wrt_data[126].  Re-placed instance DDR/DDR3_wrt_data_reg[126]
INFO: [Physopt 32-735] Processed net DDR/DDR3_wrt_data[126]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.428 | TNS=-4154.751 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[51].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[51]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[33].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[51]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.426 | TNS=-4154.632 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[10].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 2 pins.
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[162]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.423 | TNS=-4154.014 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[10]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.419 | TNS=-4153.920 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[48].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M_i_113
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[48]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.418 | TNS=-4153.425 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[19].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.417 | TNS=-4153.376 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[91].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[91]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[32].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[91]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.412 | TNS=-4153.151 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.410 | TNS=-4153.052 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[19].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[19]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.405 | TNS=-4153.113 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[20].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[20]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[20]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.405 | TNS=-4153.004 |
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[9].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[161]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.405 | TNS=-4152.801 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[34].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[34]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[34]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.404 | TNS=-4152.533 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[1].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[25].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.403 | TNS=-4152.399 |
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[5].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
INFO: [Physopt 32-735] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4152.280 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4152.192 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[3]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4151.908 |
INFO: [Physopt 32-702] Processed net OneWire/p_4_in[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/TempCtrl0. Critical path length was reduced through logic transformation on cell OneWire/TempCtrl[3]_i_1_comp_3.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4148.802 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[4].  Re-placed instance OneWire/OneWireCmdReg_reg[4]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4148.649 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[5].  Re-placed instance OneWire/OneWireCmdReg_reg[5]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4148.495 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[6].  Re-placed instance OneWire/OneWireCmdReg_reg[6]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4148.343 |
INFO: [Physopt 32-663] Processed net OneWire/OneWireCmdReg[7].  Re-placed instance OneWire/OneWireCmdReg_reg[7]
INFO: [Physopt 32-735] Processed net OneWire/OneWireCmdReg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4148.189 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[1]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[1]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4148.041 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[5]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[5]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte1_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4147.929 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[4]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[4]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4147.775 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4147.742 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_1_comp.
INFO: [Physopt 32-735] Processed net Trigger_logic/WRDL_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4146.248 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[4]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[4]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4146.188 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4146.182 |
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte1_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte1_repN. Critical path length was reduced through logic transformation on cell OneWire/OneWireCmdReg[7]_i_1_replica_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4146.003 |
INFO: [Physopt 32-702] Processed net OneWire/OneWireCmdReg[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte1_repN_1. Critical path length was reduced through logic transformation on cell OneWire/OneWireCmdReg[7]_i_1_replica_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4145.005 |
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdTmp_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWrRdTmp__0[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWrRdTmp[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWrRdTmp[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4144.926 |
INFO: [Physopt 32-702] Processed net OneWire/OneWireCmdReg[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte1. Critical path length was reduced through logic transformation on cell OneWire/OneWireCmdReg[7]_i_1_comp_2.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4144.095 |
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[5]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[5]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4143.887 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[4]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[4]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4143.771 |
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[1]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[1]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4143.631 |
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[4]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[4]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4143.486 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_2_comp_2.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4143.278 |
INFO: [Physopt 32-710] Processed net OneWire/OneWrRdTmp__0[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWrRdTmp[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/TempCtrl[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4142.891 |
INFO: [Physopt 32-710] Processed net OneWire/TempCtrl0. Critical path length was reduced through logic transformation on cell OneWire/TempCtrl[3]_i_1_comp_4.
INFO: [Physopt 32-735] Processed net Trigger_logic/WRDL_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4140.541 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte[7]_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4138.299 |
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4138.075 |
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[5]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[5]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4137.751 |
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[2]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.402 | TNS=-4137.331 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net OneWire/OneWRdReq. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWRdReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWRdReq_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWRdReq0. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[7]_i_2_comp.
INFO: [Physopt 32-735] Processed net OneWire/OneWWrtByte[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-81] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net OneWire/OneWBitCount[1].  Re-placed instance OneWire/OneWBitCount_reg[1]
INFO: [Physopt 32-735] Processed net OneWire/OneWBitCount[1]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]_i_1_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net WRDL_reg_n_0_[0]. Replicated 2 times.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[3]_i_1_comp.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net WRDL_reg_n_0_[0]_repN_1. Replicated 1 times.
INFO: [Physopt 32-702] Processed net OneWire/OneWRstReq_reg_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/OneWRstReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWRstReq_i_1_comp.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[1]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[1]_i_1_comp_2.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte1. Critical path length was reduced through logic transformation on cell OneWire/OneWireCmdReg[7]_i_1_comp_3.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte1_repN. Critical path length was reduced through logic transformation on cell OneWire/OneWireCmdReg[7]_i_1_replica_comp_2.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[4]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[4]_i_1_comp_2.
INFO: [Physopt 32-710] Processed net OneWire/OneWWrtByte1_repN_1. Critical path length was reduced through logic transformation on cell OneWire/OneWireCmdReg[7]_i_1_replica_1_comp_1.
INFO: [Physopt 32-663] Processed net WRDL_reg_n_0_[1].  Re-placed instance WRDL_reg[1]
INFO: [Physopt 32-81] Processed net WRDL_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[5]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[5]_i_1_comp_2.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OneWire/TempCtrl0 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[1]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[1]_i_1_comp.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[3]_i_1_comp_2.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[3]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[3]_i_1_comp.
INFO: [Physopt 32-702] Processed net OneWire/OneWWrtByte[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OneWire/p_2_in[6]. Critical path length was reduced through logic transformation on cell OneWire/OneWWrtByte[6]_i_1_comp.
INFO: [Physopt 32-710] Processed net OneWire/OneWRdReq_i_1_n_0. Critical path length was reduced through logic transformation on cell OneWire/OneWRdReq_i_1_comp_1.
INFO: [Physopt 32-571] Net OneWire/OneWWrtByte[7]_i_5_n_0 was not replicated.
INFO: [Physopt 32-81] Processed net OneWire/OneWWrtByte[7]_i_5_n_0. Replicated 1 times.
INFO: [Physopt 32-571] Net OneWire/OneWWrtByte[7]_i_5_n_0_repN_1 was not replicated.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_2_comp.
INFO: [Physopt 32-702] Processed net OneWire/OneWrRdROM__0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net WRDL_reg_n_0_[0].  Re-placed instance WRDL_reg[0]
INFO: [Physopt 32-571] Net OneWire/TempCtrl0 was not replicated.
INFO: [Physopt 32-601] Processed net OneWire/TempCtrl0. Net driver OneWire/TempCtrl[3]_i_1_comp_4 was replaced.
INFO: [Physopt 32-710] Processed net OneWire/OneWrRdTmp__0[0]. Critical path length was reduced through logic transformation on cell OneWire/OneWrRdTmp[0]_i_1_comp.
INFO: [Physopt 32-710] Processed net OneWire/OneWBitCount__0[7]. Critical path length was reduced through logic transformation on cell OneWire/OneWBitCount[7]_i_2_comp_3.
INFO: [Physopt 32-702] Processed net WRDL_reg_n_0_[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[69].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[69]
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[114]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR_Controller/u_DDR3LController_mig/u_ddr3_infrastructure/clk_pll_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 7 pins.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[55].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[55]
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[62]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[0].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[39].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[109].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[15].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[109]
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[49]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/all_dly1[5].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[13].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[14].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[13]
INFO: [Physopt 32-663] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[120].  Re-placed instance DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[7].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[120]
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[6].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/ila/U0/ila_core_inst/u_trig/U_TM/probe_data[77]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DDR/DDR3_wrt_data[44]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net PLL/inst/SysClk_PLL_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OneWire/OneWBitCount[7]_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net WRDL_reg_n_0_[0]_repN_2. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 15ca4bda8

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 3759.117 ; gain = 27.285
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 3759.117 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.380 | TNS=-4123.711 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.383  |         65.570  |           10  |              0  |                   133  |           0  |           2  |  00:00:17  |
|  Total          |          0.383  |         65.570  |           10  |              0  |                   133  |           0  |           3  |  00:00:17  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 3759.117 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 190b87f42

Time (s): cpu = 00:00:34 ; elapsed = 00:00:21 . Memory (MB): peak = 3759.117 ; gain = 27.285
INFO: [Common 17-83] Releasing license: Implementation
537 Infos, 12 Warnings, 32 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3759.117 ; gain = 69.043
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 3762.844 ; gain = 3.727
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 3762.844 ; gain = 3.727
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 52aaa7db ConstDB: 0 ShapeSum: d62a2c65 RouteDB: 0
Post Restoration Checksum: NetGraph: d288099a | NumContArr: b769c677 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1a2fc25be

Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 3788.855 ; gain = 26.012

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a2fc25be

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3788.855 ; gain = 26.012

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a2fc25be

Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 3788.855 ; gain = 26.012
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19e3cdaeb

Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 3840.156 ; gain = 77.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.324 | TNS=-4032.255| WHS=-1.342 | THS=-1511.044|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 120938e7d

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3890.309 ; gain = 127.465
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.324 | TNS=-4030.096| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 16bfa9e79

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 3902.402 ; gain = 139.559

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 37862
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 37862
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 13e67f814

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3902.402 ; gain = 139.559

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 13e67f814

Time (s): cpu = 00:00:54 ; elapsed = 00:00:39 . Memory (MB): peak = 3902.402 ; gain = 139.559
Phase 3 Initial Routing | Checksum: 170094de9

Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 3908.117 ; gain = 145.273
INFO: [Route 35-580] Design has 49 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[3]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[7]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[4]/D |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWrRdROM_reg[0]/D   |
| SysClk_PLL_0       | SysClk_PLL_0      | OneWire/OneWBitCount_reg[0]/D |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2140
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.470 | TNS=-4084.357| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2a950ff48

Time (s): cpu = 00:01:39 ; elapsed = 00:01:13 . Memory (MB): peak = 3953.496 ; gain = 190.652

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.486 | TNS=-4083.422| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1a4253c6a

Time (s): cpu = 00:01:40 ; elapsed = 00:01:14 . Memory (MB): peak = 3953.496 ; gain = 190.652
Phase 4 Rip-up And Reroute | Checksum: 1a4253c6a

Time (s): cpu = 00:01:40 ; elapsed = 00:01:14 . Memory (MB): peak = 3953.496 ; gain = 190.652

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1f183b565

Time (s): cpu = 00:01:44 ; elapsed = 00:01:16 . Memory (MB): peak = 3953.496 ; gain = 190.652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.470 | TNS=-4083.136| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 15a107376

Time (s): cpu = 00:01:45 ; elapsed = 00:01:17 . Memory (MB): peak = 3953.496 ; gain = 190.652

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15a107376

Time (s): cpu = 00:01:45 ; elapsed = 00:01:17 . Memory (MB): peak = 3953.496 ; gain = 190.652
Phase 5 Delay and Skew Optimization | Checksum: 15a107376

Time (s): cpu = 00:01:45 ; elapsed = 00:01:17 . Memory (MB): peak = 3953.496 ; gain = 190.652

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15a5f70db

Time (s): cpu = 00:01:49 ; elapsed = 00:01:19 . Memory (MB): peak = 3953.496 ; gain = 190.652
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.467 | TNS=-4081.802| WHS=0.043  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c2310c49

Time (s): cpu = 00:01:49 ; elapsed = 00:01:19 . Memory (MB): peak = 3953.496 ; gain = 190.652
Phase 6 Post Hold Fix | Checksum: 1c2310c49

Time (s): cpu = 00:01:49 ; elapsed = 00:01:19 . Memory (MB): peak = 3953.496 ; gain = 190.652

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.9898 %
  Global Horizontal Routing Utilization  = 13.6771 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 65.7658%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 72.0588%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 52.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 173228e45

Time (s): cpu = 00:01:49 ; elapsed = 00:01:20 . Memory (MB): peak = 3953.496 ; gain = 190.652

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 173228e45

Time (s): cpu = 00:01:49 ; elapsed = 00:01:20 . Memory (MB): peak = 3953.496 ; gain = 190.652

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1fd27856d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:22 . Memory (MB): peak = 3953.496 ; gain = 190.652

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.467 | TNS=-4081.802| WHS=0.043  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1fd27856d

Time (s): cpu = 00:01:56 ; elapsed = 00:01:24 . Memory (MB): peak = 3953.496 ; gain = 190.652
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13b36a119

Time (s): cpu = 00:01:56 ; elapsed = 00:01:25 . Memory (MB): peak = 3953.496 ; gain = 190.652

Time (s): cpu = 00:01:56 ; elapsed = 00:01:25 . Memory (MB): peak = 3953.496 ; gain = 190.652

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
557 Infos, 13 Warnings, 32 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:02 ; elapsed = 00:01:47 . Memory (MB): peak = 3953.496 ; gain = 190.652
INFO: [runtcl-4] Executing : report_drc -file FEB_drc_routed.rpt -pb FEB_drc_routed.pb -rpx FEB_drc_routed.rpx
Command: report_drc -file FEB_drc_routed.rpt -pb FEB_drc_routed.pb -rpx FEB_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FEB_methodology_drc_routed.rpt -pb FEB_methodology_drc_routed.pb -rpx FEB_methodology_drc_routed.rpx
Command: report_methodology -file FEB_methodology_drc_routed.rpt -pb FEB_methodology_drc_routed.pb -rpx FEB_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 4028.008 ; gain = 74.512
INFO: [runtcl-4] Executing : report_power -file FEB_power_routed.rpt -pb FEB_power_summary_routed.pb -rpx FEB_power_routed.rpx
Command: report_power -file FEB_power_routed.rpt -pb FEB_power_summary_routed.pb -rpx FEB_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
567 Infos, 13 Warnings, 32 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 4076.574 ; gain = 48.566
INFO: [runtcl-4] Executing : report_route_status -file FEB_route_status.rpt -pb FEB_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file FEB_timing_summary_routed.rpt -pb FEB_timing_summary_routed.pb -rpx FEB_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file FEB_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FEB_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FEB_bus_skew_routed.rpt -pb FEB_bus_skew_routed.pb -rpx FEB_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 4153.273 ; gain = 43.918
INFO: [Common 17-1381] The checkpoint 'C:/v23.1/FEB_test/FEB_test.runs/impl_1/FEB_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 4153.273 ; gain = 43.918
INFO: [Common 17-206] Exiting Vivado at Tue Sep 12 16:32:54 2023...
