#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jul 30 22:03:04 2018
# Process ID: 21628
# Current directory: /home/tingyuan/Documents/SoSo/AllocationCheck/64k
# Command line: vivado
# Log file: /home/tingyuan/Documents/SoSo/AllocationCheck/64k/vivado.log
# Journal file: /home/tingyuan/Documents/SoSo/AllocationCheck/64k/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.xpr
update_compile_order -fileset sources_1
update_ip_catalog -rebuild
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  {/home/tingyuan/Temporary/vivado-outputs /home/tingyuan/Temporary/ip_repo /home/tingyuan/Temporary} [current_project]
update_ip_catalog
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:acc_64k_mau64k:1.0 acc_64k_mau64k_0
endgroup
delete_bd_objs [get_bd_ports ap_return]
startgroup
make_bd_pins_external  [get_bd_pins acc_64k_mau64k_0/ap_return]
endgroup
connect_bd_net [get_bd_ports ap_start_0] [get_bd_pins acc_64k_mau64k_0/ap_start]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size_ap_ack] [get_bd_pins Ext_KWTA_0/alloc_size_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_vld] [get_bd_pins Ext_KWTA_0/alloc_addr_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target_ap_ack] [get_bd_pins Ext_KWTA_0/alloc_free_target_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd_ap_ack] [get_bd_pins Ext_KWTA_0/alloc_cmd_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/ap_clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/ap_rst] [get_bd_pins rst_clk_wiz_100M/peripheral_reset]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr] [get_bd_pins Ext_KWTA_0/alloc_addr]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size_ap_vld] [get_bd_pins Ext_KWTA_0/alloc_size_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_ack] [get_bd_pins Ext_KWTA_0/alloc_addr_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target_ap_vld] [get_bd_pins Ext_KWTA_0/alloc_free_target_ap_vld]
connect_bd_net [get_bd_pins Ext_KWTA_0/alloc_cmd_ap_vld] [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size] [get_bd_pins Ext_KWTA_0/alloc_size]
connect_bd_net [get_bd_pins Ext_KWTA_0/alloc_free_target] [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd] [get_bd_pins Ext_KWTA_0/alloc_cmd]
generate_target all [get_files  /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_address_display_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_acc_64k_mau64k_0_0] }
export_ip_user_files -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_acc_64k_mau64k_0_0_synth_1
export_simulation -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/sim_scripts -ip_user_files_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files -ipstatic_source_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/modelsim} {questa=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/questa} {ies=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/ies} {xcelium=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/xcelium} {vcs=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/vcs} {riviera=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.xpr
update_compile_order -fileset sources_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
close_project
open_project /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:acc_64k_mau64k:1.0 acc_64k_mau64k_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Ext_KWTA64k:1.0 Ext_KWTA64k_0
endgroup
startgroup
make_bd_pins_external  [get_bd_pins Ext_KWTA64k_0/ap_start]
endgroup
startgroup
connect_bd_net [get_bd_ports ap_start_0] [get_bd_pins acc_64k_mau64k_0/ap_start]
endgroup
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size_ap_ack] [get_bd_pins Ext_KWTA64k_0/alloc_size_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_vld] [get_bd_pins Ext_KWTA64k_0/alloc_free_target_ap_ack]
undo
connect_bd_net [get_bd_pins Ext_KWTA64k_0/alloc_addr_ap_vld] [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target_ap_ack] [get_bd_pins Ext_KWTA64k_0/alloc_free_target_ap_ack]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/alloc_cmd_ap_ack] [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr] [get_bd_pins Ext_KWTA64k_0/alloc_addr]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size_ap_vld] [get_bd_pins Ext_KWTA64k_0/alloc_size_ap_vld]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/alloc_free_target_ap_vld] [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target_ap_vld]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_addr_ap_ack] [get_bd_pins Ext_KWTA64k_0/alloc_addr_ap_ack]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd_ap_vld] [get_bd_pins Ext_KWTA64k_0/alloc_cmd_ap_vld]
startgroup
make_bd_pins_external  [get_bd_pins acc_64k_mau64k_0/ap_return]
endgroup
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_size] [get_bd_pins Ext_KWTA64k_0/alloc_size]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/alloc_free_target] [get_bd_pins acc_64k_mau64k_0/alloc_1_free_target]
connect_bd_net [get_bd_pins acc_64k_mau64k_0/alloc_1_cmd] [get_bd_pins Ext_KWTA64k_0/alloc_cmd]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:Ext_HTA:1.0 Ext_HTA_0
endgroup
set_property location {1 151 -125} [get_bd_cells Ext_HTA_0]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_layer_V_ap_ack] [get_bd_pins Ext_KWTA64k_0/com_port_layer_V_ap_ack]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/com_port_target_V_ap_ack] [get_bd_pins Ext_HTA_0/alloc_target_V_ap_ack]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_allocated_addr_V_ap_vld] [get_bd_pins Ext_KWTA64k_0/com_port_allocated_addr_V_ap_vld]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_cmd_ap_ack] [get_bd_pins Ext_KWTA64k_0/com_port_cmd_ap_ack]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_allocated_addr_V] [get_bd_pins Ext_KWTA64k_0/com_port_allocated_addr_V]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_layer_V_ap_vld] [get_bd_pins Ext_KWTA64k_0/com_port_layer_V_ap_vld]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/com_port_target_V_ap_vld] [get_bd_pins Ext_HTA_0/alloc_target_V_ap_vld]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_allocated_addr_V_ap_ack] [get_bd_pins Ext_KWTA64k_0/com_port_allocated_addr_V_ap_ack]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/com_port_cmd_ap_vld] [get_bd_pins Ext_HTA_0/alloc_cmd_ap_vld]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_layer_V] [get_bd_pins Ext_KWTA64k_0/com_port_layer_V]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/com_port_target_V] [get_bd_pins Ext_HTA_0/alloc_target_V]
connect_bd_net [get_bd_pins Ext_HTA_0/alloc_cmd] [get_bd_pins Ext_KWTA64k_0/com_port_cmd]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "New Clocking Wizard (100 MHz)" }  [get_bd_pins acc_64k_mau64k_0/ap_clk]
startgroup
make_bd_pins_external  [get_bd_pins clk_wiz/clk_in1] [get_bd_pins clk_wiz/reset]
endgroup
connect_bd_net [get_bd_pins Ext_KWTA64k_0/ap_clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins Ext_KWTA64k_0/ap_rst] [get_bd_pins rst_clk_wiz_100M/peripheral_reset]
connect_bd_net [get_bd_pins Ext_HTA_0/ap_clk] [get_bd_pins clk_wiz/clk_out1]
connect_bd_net [get_bd_pins Ext_HTA_0/ap_rst] [get_bd_pins rst_clk_wiz_100M/peripheral_reset]
startgroup
make_bd_pins_external  [get_bd_pins rst_clk_wiz_100M/ext_reset_in]
endgroup
startgroup
create_bd_cell -type ip -vlnv user.org:user:address_display:1.0 address_display_0
endgroup
set_property location {3 1570 -210} [get_bd_cells address_display_0]
connect_bd_net [get_bd_pins address_display_0/addr_vld] [get_bd_pins Ext_KWTA64k_0/alloc_addr]
undo
connect_bd_net [get_bd_pins address_display_0/address] [get_bd_pins Ext_KWTA64k_0/alloc_addr]
connect_bd_net [get_bd_pins address_display_0/addr_vld] [get_bd_pins Ext_KWTA64k_0/alloc_addr_ap_vld]
generate_target all [get_files  /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_acc_64k_mau64k_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_Ext_KWTA64k_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_Ext_HTA_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_clk_wiz_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_address_display_0_0] }
export_ip_user_files -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_acc_64k_mau64k_0_0_synth_1 design_1_Ext_KWTA64k_0_0_synth_1}
export_simulation -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/sim_scripts -ip_user_files_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files -ipstatic_source_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/modelsim} {questa=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/questa} {ies=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/ies} {xcelium=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/xcelium} {vcs=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/vcs} {riviera=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_ports ap_start_0] [get_bd_pins Ext_HTA_0/ap_start]
save_bd_design
generate_target all [get_files  /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_acc_64k_mau64k_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_Ext_KWTA64k_0_0] }
export_ip_user_files -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_acc_64k_mau64k_0_0_synth_1 design_1_Ext_KWTA64k_0_0_synth_1}
export_simulation -of_objects [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/sim_scripts -ip_user_files_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files -ipstatic_source_dir /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/modelsim} {questa=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/questa} {ies=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/ies} {xcelium=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/xcelium} {vcs=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/vcs} {riviera=/home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files /home/tingyuan/Temporary/vivado-outputs/test64kmau/test64kmau.srcs/sources_1/bd/design_1/design_1.bd] -top
launch_simulation
launch_simulation
