<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
       Lattice Mapping Report File for Design Module 'PulseController'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-1200HC -t QFN32 -s 6 -oc Industrial
     PulseController_impl1.ngd -o PulseController_impl1_map.ncd -pr
     PulseController_impl1.prf -mp PulseController_impl1.mrp -lpf
     C:/Users/scott/Documents/PulseController/impl1/PulseController_impl1.lpf
     -lpf C:/Users/scott/Documents/PulseController/PulseController.lpf -c 0 -gui
     -msgset C:/Users/scott/Documents/PulseController/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-1200HCQFN32
Target Performance:   6
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  03/28/21  23:42:36


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    291 out of  1346 (22%)
      PFU registers:          291 out of  1280 (23%)
      PIO registers:            0 out of    66 (0%)
   Number of SLICEs:       157 out of   640 (25%)
      SLICEs as Logic/ROM:    157 out of   640 (25%)
      SLICEs as RAM:            0 out of   480 (0%)
      SLICEs as Carry:         56 out of   640 (9%)
   Number of LUT4s:        274 out of  1280 (21%)
      Number used as logic LUTs:        162
      Number used as distributed RAM:     0
      Number used as ripple logic:      112
      Number used as shift registers:     0
   Number of PIO sites used: 12 + 4(JTAG) out of 22 (73%)
   Number of block RAMs:  0 out of 7 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        Yes
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 1 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net clk: 150 loads, 150 rising, 0 falling (Driver: internal_oscillator )
     Net i2c1_scli: 1 loads, 1 rising, 0 falling (Driver: PIO scl )

     Net i_rev_pulse_c: 5 loads, 5 rising, 0 falling (Driver: PIO i_rev_pulse )
   Number of Clock Enables:  13
     Net clk_enable_58: 2 loads, 2 LSLICEs
     Net clk_enable_56: 4 loads, 4 LSLICEs
     Net clk_enable_49: 3 loads, 3 LSLICEs
     Net n783: 4 loads, 4 LSLICEs
     Net clk_enable_44: 13 loads, 13 LSLICEs
     Net clk_enable_20: 4 loads, 4 LSLICEs
     Net a4_pulsein/o_pw_12__N_220: 6 loads, 6 LSLICEs
     Net clk_enable_13: 3 loads, 3 LSLICEs
     Net a1_pulsein/o_pw_12__N_220: 7 loads, 7 LSLICEs
     Net a2_pulsein/o_pw_12__N_220: 6 loads, 6 LSLICEs
     Net clk_enable_67: 6 loads, 6 LSLICEs
     Net a3_pulsein/o_pw_12__N_220: 6 loads, 6 LSLICEs
     Net a0_pulsein/o_pw_12__N_220: 7 loads, 7 LSLICEs
   Number of LSRs:  6
     Net n2267: 2 loads, 2 LSLICEs
     Net rst_c: 9 loads, 8 LSLICEs
     Net n2272: 2 loads, 2 LSLICEs
     Net a1_pulsein/high: 1 loads, 1 LSLICEs
     Net n2268: 4 loads, 4 LSLICEs
     Net a0_pulsein/high: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n775: 31 loads
     Net count_1: 29 loads
     Net count_2: 29 loads
     Net o_select_indicator_c: 28 loads
     Net count_0: 20 loads
     Net n777: 20 loads
     Net a0_pulsein/signal: 16 loads
     Net a1_pulsein/signal: 16 loads
     Net a2_pulsein/signal: 15 loads
     Net a3_pulsein/signal: 15 loads




   Number of warnings:  2
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: In "LOCATE COMP "sda" SITE "27" ;": Current SYS_CONFIG setting
     prohibits pin "27" to be used as user IO. This preference has been
     disabled.
WARNING - map: In "LOCATE COMP "scl" SITE "28" ;": Current SYS_CONFIG setting
     prohibits pin "28" to be used as user IO. This preference has been
     disabled.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+

| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| i_a3_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| sda                 | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| scl                 | BIDIR     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_a2_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_a4_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_a1_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_a0_pwm            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_y1_pwm            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_y0_pwm            | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_select_indicator  | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| i_rev_pulse         | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal n3230 was merged into signal rst_c
Signal clk_enable_66 was merged into signal n783
Signal GND_net undriven or does not drive anything - clipped.
Signal y1_pulseout/count_523_add_4_15/S1 undriven or does not drive anything -
     clipped.
Signal y1_pulseout/count_523_add_4_15/CO undriven or does not drive anything -
     clipped.
Signal y1_pulseout/count_523_add_4_1/S1 undriven or does not drive anything -
     clipped.
Signal y1_pulseout/count_523_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal y1_pulseout/count_523_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_522_add_4_1/S1 undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_522_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_522_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_522_add_4_15/S1 undriven or does not drive anything -
     clipped.
Signal y0_pulseout/count_522_add_4_15/CO undriven or does not drive anything -
     clipped.
Signal a0_pulsein/count_517_add_4_1/S0 undriven or does not drive anything -
     clipped.

Signal a0_pulsein/count_517_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a0_pulsein/count_517_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal a3_pulsein/count_520_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal a3_pulsein/count_520_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a3_pulsein/count_520_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal revcounter/dff_6_524_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal revcounter/dff_6_524_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal revcounter/dff_6_524_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal revcounter/dff_6_524_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal a2_pulsein/count_519_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal a2_pulsein/count_519_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a2_pulsein/count_519_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal a1_pulsein/count_518_add_4_13/CO undriven or does not drive anything -
     clipped.
Signal a1_pulsein/count_518_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal a1_pulsein/count_518_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a4_pulsein/count_521_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal a4_pulsein/count_521_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal a4_pulsein/count_521_add_4_13/CO undriven or does not drive anything -
     clipped.
Block revcounter/rst_I_0_1_lut_rep_30 was optimized away.
Block i1029_1_lut_rep_21 was optimized away.
Block i1 was optimized away.

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                internal_oscillator
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      3.02



<A name="mrp_efb"></A><B><U><big>Embedded Functional Block Connection Summary</big></U></B>

   Desired WISHBONE clock frequency: 50.0 MHz

   Clock source:                     clk
   Reset source:                     rst_c
   Functions mode:
      I2C #1 (Primary) Function:     ENABLED
      I2C #2 (Secondary) Function:   DISABLED
      SPI Function:                  DISABLED
      Timer/Counter Function:        DISABLED
      Timer/Counter Mode:            WB
      UFM Connection:                DISABLED
      PLL0 Connection:               DISABLED
      PLL1 Connection:               DISABLED
   I2C Function Summary:
   --------------------
      I2C Component:          PRIMARY
      I2C Addressing:         7BIT
      I2C Performance:        100kHz
      Slave Address:          0b0001001
      General Call:           DISABLED
      I2C Wake Up:            DISABLED
      I2C Component:          UFM/Configuration
      I2C Addressing:         7BIT
      I2C Performance:        100kHz
      Slave Address:          0b0001000
   SPI Function Summary:
   --------------------
      None
   Timer/Counter Function Summary:
   ------------------------------
      None
   UFM Function Summary:
   --------------------
      UFM Utilization:        General Purpose Flash Memory
      Available General
      Purpose Flash Memory:   511 Pages (511*128 Bits)

           EBR Blocks with Unique
      Initialization Data:    0

           WID		EBR Instance
      ---		------------




<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: internal_oscillator
         Type: OSCH
Instance Name: efb/EFBInst_0
         Type: EFB



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'rst_c'.

        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'rst_c' via the GSR component.

     Type and number of components of the type: 
   Register = 283 

     Type and instance name of component: 
   Register : state_FSM_i5
   Register : state_FSM_i4
   Register : state_FSM_i3
   Register : state_FSM_i2
   Register : y1_pw_i0
   Register : count__i0
   Register : i2c_pw0_i0_i0
   Register : wb_we_i_112
   Register : b0_pw_i0_i0
   Register : b1_pw_i0_i0
   Register : i2c_pw1_i0
   Register : y0_pw_i0
   Register : a4_pulsein/count_521__i0
   Register : a4_pulsein/pw__i1
   Register : a4_pulsein/signal_sync1_19
   Register : a4_pulsein/signal_20
   Register : a4_pulsein/high_21
   Register : a4_pulsein/signal_sync0_18
   Register : a4_pulsein/pw__i12
   Register : a4_pulsein/pw__i11
   Register : a4_pulsein/pw__i10
   Register : a4_pulsein/pw__i9
   Register : a4_pulsein/pw__i8
   Register : a4_pulsein/pw__i7
   Register : a4_pulsein/pw__i6
   Register : a4_pulsein/pw__i5
   Register : a4_pulsein/pw__i4
   Register : a4_pulsein/pw__i3
   Register : a4_pulsein/pw__i2
   Register : a4_pulsein/count_521__i12
   Register : a4_pulsein/count_521__i11
   Register : a4_pulsein/count_521__i10
   Register : a4_pulsein/count_521__i9
   Register : a4_pulsein/count_521__i8
   Register : a4_pulsein/count_521__i7
   Register : a4_pulsein/count_521__i6
   Register : a4_pulsein/count_521__i5
   Register : a4_pulsein/count_521__i4

   Register : a4_pulsein/count_521__i3
   Register : a4_pulsein/count_521__i2
   Register : a4_pulsein/count_521__i1
   Register : wb_adr_i__i1
   Register : wb_cyc_i_111
   Register : state_FSM_i1
   Register : wb_adr_i__i2
   Register : y0_pw_i12
   Register : y0_pw_i11
   Register : y0_pw_i10
   Register : y0_pw_i9
   Register : y0_pw_i8
   Register : y0_pw_i7
   Register : y0_pw_i6
   Register : y0_pw_i5
   Register : y0_pw_i4
   Register : y0_pw_i3
   Register : y0_pw_i2
   Register : y0_pw_i1
   Register : i2c_pw1_i12
   Register : i2c_pw1_i11
   Register : i2c_pw1_i10
   Register : i2c_pw1_i9
   Register : i2c_pw1_i8
   Register : i2c_pw1_i7
   Register : i2c_pw1_i6
   Register : i2c_pw1_i5
   Register : i2c_pw1_i4
   Register : i2c_pw1_i3
   Register : i2c_pw1_i2
   Register : i2c_pw1_i1
   Register : b1_pw_i0_i12
   Register : b1_pw_i0_i11
   Register : b1_pw_i0_i10
   Register : b1_pw_i0_i9
   Register : b1_pw_i0_i8
   Register : b1_pw_i0_i7
   Register : b1_pw_i0_i6
   Register : b1_pw_i0_i5
   Register : b1_pw_i0_i4
   Register : b1_pw_i0_i3
   Register : b1_pw_i0_i2
   Register : b1_pw_i0_i1
   Register : b0_pw_i0_i12
   Register : b0_pw_i0_i11
   Register : b0_pw_i0_i10
   Register : b0_pw_i0_i9
   Register : b0_pw_i0_i8
   Register : b0_pw_i0_i7
   Register : b0_pw_i0_i6
   Register : b0_pw_i0_i5
   Register : b0_pw_i0_i4
   Register : b0_pw_i0_i3
   Register : b0_pw_i0_i2
   Register : b0_pw_i0_i1
   Register : i2c_pw0_i0_i12

   Register : i2c_pw0_i0_i11
   Register : i2c_pw0_i0_i10
   Register : i2c_pw0_i0_i9
   Register : i2c_pw0_i0_i8
   Register : i2c_pw0_i0_i7
   Register : i2c_pw0_i0_i6
   Register : i2c_pw0_i0_i5
   Register : i2c_pw0_i0_i4
   Register : i2c_pw0_i0_i3
   Register : i2c_pw0_i0_i2
   Register : i2c_pw0_i0_i1
   Register : count__i2
   Register : count__i1
   Register : y1_pw_i12
   Register : y1_pw_i11
   Register : y1_pw_i10
   Register : y1_pw_i9
   Register : y1_pw_i8
   Register : y1_pw_i7
   Register : y1_pw_i6
   Register : y1_pw_i5
   Register : y1_pw_i4
   Register : y1_pw_i3
   Register : y1_pw_i2
   Register : y1_pw_i1
   Register : state_FSM_i6
   Register : state_FSM_i7
   Register : state_FSM_i8
   Register : state_FSM_i9
   Register : state_FSM_i10
   Register : state_FSM_i11
   Register : state_FSM_i12
   Register : a1_pulsein/pw_i0_i0
   Register : a1_pulsein/signal_sync1_19
   Register : a1_pulsein/signal_20
   Register : a1_pulsein/high_21
   Register : a1_pulsein/signal_sync0_18
   Register : a1_pulsein/rise_22
   Register : a1_pulsein/count_518__i0
   Register : a1_pulsein/pw_i0_i12
   Register : a1_pulsein/pw_i0_i11
   Register : a1_pulsein/pw_i0_i10
   Register : a1_pulsein/pw_i0_i9
   Register : a1_pulsein/pw_i0_i8
   Register : a1_pulsein/pw_i0_i7
   Register : a1_pulsein/pw_i0_i6
   Register : a1_pulsein/pw_i0_i5
   Register : a1_pulsein/pw_i0_i4
   Register : a1_pulsein/pw_i0_i3
   Register : a1_pulsein/pw_i0_i2
   Register : a1_pulsein/pw_i0_i1
   Register : a1_pulsein/count_518__i1
   Register : a1_pulsein/count_518__i2
   Register : a1_pulsein/count_518__i3
   Register : a1_pulsein/count_518__i4
   Register : a1_pulsein/count_518__i5

   Register : a1_pulsein/count_518__i6
   Register : a1_pulsein/count_518__i7
   Register : a1_pulsein/count_518__i8
   Register : a1_pulsein/count_518__i9
   Register : a1_pulsein/count_518__i10
   Register : a1_pulsein/count_518__i11
   Register : a1_pulsein/count_518__i12
   Register : a2_pulsein/pw__i1
   Register : a2_pulsein/signal_sync1_19
   Register : a2_pulsein/signal_20
   Register : a2_pulsein/high_21
   Register : a2_pulsein/signal_sync0_18
   Register : a2_pulsein/count_519__i0
   Register : a2_pulsein/pw__i12
   Register : a2_pulsein/pw__i11
   Register : a2_pulsein/pw__i10
   Register : a2_pulsein/pw__i9
   Register : a2_pulsein/pw__i8
   Register : a2_pulsein/pw__i7
   Register : a2_pulsein/pw__i6
   Register : a2_pulsein/pw__i5
   Register : a2_pulsein/pw__i4
   Register : a2_pulsein/pw__i3
   Register : a2_pulsein/pw__i2
   Register : a2_pulsein/count_519__i1
   Register : a2_pulsein/count_519__i2
   Register : a2_pulsein/count_519__i3
   Register : a2_pulsein/count_519__i4
   Register : a2_pulsein/count_519__i5
   Register : a2_pulsein/count_519__i6
   Register : a2_pulsein/count_519__i7
   Register : a2_pulsein/count_519__i8
   Register : a2_pulsein/count_519__i9
   Register : a2_pulsein/count_519__i10
   Register : a2_pulsein/count_519__i11
   Register : a2_pulsein/count_519__i12
   Register : a3_pulsein/pw__i1
   Register : a3_pulsein/signal_sync1_19
   Register : a3_pulsein/signal_20
   Register : a3_pulsein/high_21
   Register : a3_pulsein/signal_sync0_18
   Register : a3_pulsein/count_520__i0
   Register : a3_pulsein/pw__i12
   Register : a3_pulsein/pw__i11
   Register : a3_pulsein/pw__i10
   Register : a3_pulsein/pw__i9
   Register : a3_pulsein/pw__i8
   Register : a3_pulsein/pw__i7
   Register : a3_pulsein/pw__i6
   Register : a3_pulsein/pw__i5
   Register : a3_pulsein/pw__i4
   Register : a3_pulsein/pw__i3
   Register : a3_pulsein/pw__i2
   Register : a3_pulsein/count_520__i1
   Register : a3_pulsein/count_520__i2
   Register : a3_pulsein/count_520__i3

   Register : a3_pulsein/count_520__i4
   Register : a3_pulsein/count_520__i5
   Register : a3_pulsein/count_520__i6
   Register : a3_pulsein/count_520__i7
   Register : a3_pulsein/count_520__i8
   Register : a3_pulsein/count_520__i9
   Register : a3_pulsein/count_520__i10
   Register : a3_pulsein/count_520__i11
   Register : a3_pulsein/count_520__i12
   Register : wb_dat_i_i0_i7
   Register : wb_dat_i_i0_i6
   Register : wb_dat_i_i0_i5
   Register : wb_dat_i_i0_i4
   Register : wb_dat_i_i0_i3
   Register : wb_dat_i_i0_i2
   Register : wb_dat_i_i0_i1
   Register : a0_pulsein/pw_i0_i0
   Register : a0_pulsein/signal_sync1_19
   Register : a0_pulsein/signal_20
   Register : a0_pulsein/high_21
   Register : a0_pulsein/signal_sync0_18
   Register : a0_pulsein/rise_22
   Register : a0_pulsein/count_517__i0
   Register : a0_pulsein/pw_i0_i12
   Register : a0_pulsein/pw_i0_i11
   Register : a0_pulsein/pw_i0_i10
   Register : a0_pulsein/pw_i0_i9
   Register : a0_pulsein/pw_i0_i8
   Register : a0_pulsein/pw_i0_i7
   Register : a0_pulsein/pw_i0_i6
   Register : a0_pulsein/pw_i0_i5
   Register : a0_pulsein/pw_i0_i4
   Register : a0_pulsein/pw_i0_i3
   Register : a0_pulsein/pw_i0_i2
   Register : a0_pulsein/pw_i0_i1
   Register : a0_pulsein/count_517__i1
   Register : a0_pulsein/count_517__i2
   Register : a0_pulsein/count_517__i3
   Register : a0_pulsein/count_517__i4
   Register : a0_pulsein/count_517__i5
   Register : a0_pulsein/count_517__i6
   Register : a0_pulsein/count_517__i7
   Register : a0_pulsein/count_517__i8
   Register : a0_pulsein/count_517__i9
   Register : a0_pulsein/count_517__i10
   Register : a0_pulsein/count_517__i11
   Register : a0_pulsein/count_517__i12
   Register : wb_adr_i__i3
   Register : wb_dat_i_i0_i0
   Register : y0_pulseout/count_522__i0
   Register : y0_pulseout/signal_11
   Register : y0_pulseout/count_522__i12
   Register : y0_pulseout/count_522__i11
   Register : y0_pulseout/count_522__i10
   Register : y0_pulseout/count_522__i9
   Register : y0_pulseout/count_522__i8

   Register : y0_pulseout/count_522__i7
   Register : y0_pulseout/count_522__i6
   Register : y0_pulseout/count_522__i5
   Register : y0_pulseout/count_522__i4
   Register : y0_pulseout/count_522__i3
   Register : y0_pulseout/count_522__i2
   Register : y0_pulseout/count_522__i1
   Register : y1_pulseout/signal_11
   Register : y1_pulseout/count_523__i0
   Register : y1_pulseout/count_523__i1
   Register : y1_pulseout/count_523__i2
   Register : y1_pulseout/count_523__i3
   Register : y1_pulseout/count_523__i4
   Register : y1_pulseout/count_523__i5
   Register : y1_pulseout/count_523__i6
   Register : y1_pulseout/count_523__i7
   Register : y1_pulseout/count_523__i8
   Register : y1_pulseout/count_523__i9
   Register : y1_pulseout/count_523__i10
   Register : y1_pulseout/count_523__i11
   Register : y1_pulseout/count_523__i12



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 41 MB
        






























Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
