// Seed: 1283015053
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_4;
  wor id_5, id_6;
  assign id_5 = (1);
  id_7(
      1, id_1, 1, 1'd0, id_4 - 1, id_4
  );
  assign module_1.type_10 = 0;
endmodule
module module_1 (
    input  wire id_0,
    output wor  id_1,
    input  wand id_2,
    input  tri0 id_3
);
  wire id_5, id_6;
  wire id_7, id_8, id_9;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_5
  );
endmodule
