Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 15:18:15 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.396        0.000                      0                 1505        0.046        0.000                      0                 1505       54.305        0.000                       0                   550  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               7.396        0.000                      0                 1501        0.046        0.000                      0                 1501       54.305        0.000                       0                   550  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  107.163        0.000                      0                    4        0.833        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        7.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.396ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.134ns  (logic 60.440ns (58.603%)  route 42.694ns (41.396%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.030    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   103.242 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.298   103.540    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.299   103.839 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.684   104.523    sm/M_alum_out[0]
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.647 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           1.042   105.689    display/M_sm_bra[0]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124   105.813 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.545   107.358    sm/override_address
    SLICE_X48Y6          LUT6 (Prop_lut6_I3_O)        0.124   107.482 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.789   108.271    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -108.271    
  -------------------------------------------------------------------
                         slack                                  7.396    

Slack (MET) :             7.747ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.782ns  (logic 60.440ns (58.804%)  route 42.342ns (41.196%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.030    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   103.242 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.298   103.540    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.299   103.839 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.684   104.523    sm/M_alum_out[0]
    SLICE_X51Y22         LUT6 (Prop_lut6_I0_O)        0.124   104.647 r  sm/ram_reg_i_75/O
                         net (fo=1, routed)           1.042   105.689    display/M_sm_bra[0]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124   105.813 r  display/ram_reg_i_33/O
                         net (fo=2, routed)           1.548   107.361    sm/override_address
    SLICE_X48Y6          LUT6 (Prop_lut6_I4_O)        0.124   107.485 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.434   107.919    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.268    
                         clock uncertainty           -0.035   116.233    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.667    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.667    
                         arrival time                        -107.919    
  -------------------------------------------------------------------
                         slack                                  7.747    

Slack (MET) :             8.403ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.272ns  (logic 60.693ns (59.345%)  route 41.579ns (40.655%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.030    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   103.242 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.298   103.540    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.299   103.839 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.469   105.308    sm/M_alum_out[0]
    SLICE_X33Y20         LUT4 (Prop_lut4_I0_O)        0.150   105.458 f  sm/D_states_q[3]_i_8/O
                         net (fo=1, routed)           0.501   105.959    sm/D_states_q[3]_i_8_n_0
    SLICE_X34Y20         LUT6 (Prop_lut6_I5_O)        0.326   106.285 r  sm/D_states_q[3]_i_2/O
                         net (fo=3, routed)           0.593   106.878    sm/D_states_q[3]_i_2_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I0_O)        0.149   107.027 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.382   107.409    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X33Y20         FDSE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X33Y20         FDSE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X33Y20         FDSE (Setup_fdse_C_D)       -0.289   115.813    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                        115.813    
                         arrival time                        -107.410    
  -------------------------------------------------------------------
                         slack                                  8.403    

Slack (MET) :             8.411ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.487ns  (logic 60.405ns (58.939%)  route 42.082ns (41.061%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.575   103.606    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.150   103.756 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.448   104.203    sm/D_states_q[3]_i_26_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.326   104.529 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.859   105.389    sm/D_states_q[3]_i_20_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   105.513 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.474   105.986    sm/D_states_q[3]_i_13_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.110 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           1.011   107.121    sm/D_states_q[3]_i_4_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.124   107.245 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   107.624    sm/D_states_d__0[3]
    SLICE_X33Y20         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X33Y20         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X33Y20         FDSE (Setup_fdse_C_D)       -0.067   116.035    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.035    
                         arrival time                        -107.624    
  -------------------------------------------------------------------
                         slack                                  8.411    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.244ns  (logic 60.405ns (59.079%)  route 41.839ns (40.921%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.575   103.606    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.150   103.756 r  sm/D_states_q[3]_i_26/O
                         net (fo=2, routed)           0.448   104.203    sm/D_states_q[3]_i_26_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I5_O)        0.326   104.529 r  sm/D_states_q[3]_i_20/O
                         net (fo=1, routed)           0.859   105.389    sm/D_states_q[3]_i_20_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I2_O)        0.124   105.513 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.474   105.986    sm/D_states_q[3]_i_13_n_0
    SLICE_X45Y20         LUT6 (Prop_lut6_I0_O)        0.124   106.110 r  sm/D_states_q[3]_i_4/O
                         net (fo=3, routed)           0.768   106.878    sm/D_states_q[3]_i_4_n_0
    SLICE_X33Y20         LUT5 (Prop_lut5_I4_O)        0.124   107.002 r  sm/D_states_q[3]_rep__0_i_1/O
                         net (fo=1, routed)           0.379   107.381    sm/D_states_q[3]_rep__0_i_1_n_0
    SLICE_X33Y20         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X33Y20         FDSE                                         r  sm/D_states_q_reg[3]_rep__0/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X33Y20         FDSE (Setup_fdse_C_D)       -0.061   116.041    sm/D_states_q_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                        116.041    
                         arrival time                        -107.381    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.960ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.048ns  (logic 60.657ns (59.440%)  route 41.391ns (40.560%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=24 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.030    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   103.242 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.298   103.540    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.299   103.839 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.260   105.100    sm/M_alum_out[0]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.117   105.217 f  sm/D_states_q[3]_i_7/O
                         net (fo=2, routed)           0.520   105.737    sm/D_states_q[3]_i_7_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I4_O)        0.348   106.085 f  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.643   106.728    sm/D_states_q[1]_i_2_n_0
    SLICE_X39Y21         LUT6 (Prop_lut6_I0_O)        0.124   106.852 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.333   107.185    sm/D_states_d__0[1]
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.298   116.248    
                         clock uncertainty           -0.035   116.213    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)       -0.067   116.146    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.146    
                         arrival time                        -107.186    
  -------------------------------------------------------------------
                         slack                                  8.960    

Slack (MET) :             9.017ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.918ns  (logic 60.440ns (59.302%)  route 41.478ns (40.698%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 115.952 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.030    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   103.242 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.298   103.540    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.299   103.839 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.130   104.969    sm/M_alum_out[0]
    SLICE_X34Y19         LUT6 (Prop_lut6_I4_O)        0.124   105.093 f  sm/D_states_q[2]_i_19/O
                         net (fo=1, routed)           0.658   105.751    sm/D_states_q[2]_i_19_n_0
    SLICE_X34Y19         LUT6 (Prop_lut6_I0_O)        0.124   105.875 f  sm/D_states_q[2]_i_5/O
                         net (fo=1, routed)           0.482   106.358    sm/D_states_q[2]_i_5_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I5_O)        0.124   106.482 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.574   107.056    sm/D_states_d__0[2]
    SLICE_X41Y19         FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.436   115.952    sm/clk_IBUF_BUFG
    SLICE_X41Y19         FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.259   116.211    
                         clock uncertainty           -0.035   116.176    
    SLICE_X41Y19         FDRE (Setup_fdre_C_D)       -0.103   116.073    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.073    
                         arrival time                        -107.056    
  -------------------------------------------------------------------
                         slack                                  9.017    

Slack (MET) :             9.035ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.862ns  (logic 60.440ns (59.335%)  route 41.422ns (40.665%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.030    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   103.242 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.298   103.540    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.299   103.839 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.141   104.981    sm/M_alum_out[0]
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   105.105 r  sm/D_states_q[4]_i_12/O
                         net (fo=1, routed)           0.492   105.597    sm/D_states_q[4]_i_12_n_0
    SLICE_X38Y22         LUT6 (Prop_lut6_I0_O)        0.124   105.721 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.817   106.537    sm/D_states_q[4]_i_5_n_0
    SLICE_X35Y19         LUT6 (Prop_lut6_I4_O)        0.124   106.661 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.338   107.000    sm/D_states_d__0[4]
    SLICE_X33Y19         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434   115.950    sm/clk_IBUF_BUFG
    SLICE_X33Y19         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X33Y19         FDSE (Setup_fdse_C_D)       -0.067   116.035    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.035    
                         arrival time                        -107.000    
  -------------------------------------------------------------------
                         slack                                  9.035    

Slack (MET) :             9.420ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.477ns  (logic 60.636ns (59.753%)  route 40.841ns (40.247%))
  Logic Levels:           320  (CARRY4=286 LUT2=2 LUT3=23 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 115.949 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 r  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 f  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.030    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   103.242 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.298   103.540    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.299   103.839 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.135   104.974    sm/M_alum_out[0]
    SLICE_X35Y19         LUT5 (Prop_lut5_I4_O)        0.118   105.092 f  sm/D_states_q[7]_i_10/O
                         net (fo=2, routed)           0.320   105.412    sm/D_states_q[7]_i_10_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.326   105.738 r  sm/D_states_q[6]_i_5/O
                         net (fo=1, routed)           0.263   106.001    sm/D_states_q[6]_i_5_n_0
    SLICE_X33Y19         LUT6 (Prop_lut6_I3_O)        0.124   106.125 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.489   106.614    sm/D_states_d__0[6]
    SLICE_X35Y19         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.433   115.949    sm/clk_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.136    
                         clock uncertainty           -0.035   116.101    
    SLICE_X35Y19         FDRE (Setup_fdre_C_D)       -0.067   116.034    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.034    
                         arrival time                        -106.614    
  -------------------------------------------------------------------
                         slack                                  9.420    

Slack (MET) :             9.828ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        101.073ns  (logic 60.316ns (59.676%)  route 40.757ns (40.324%))
  Logic Levels:           319  (CARRY4=286 LUT2=2 LUT3=23 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 115.953 - 111.111 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.553     5.137    sm/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y19         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  sm/D_states_q_reg[1]/Q
                         net (fo=199, routed)         2.567     8.161    sm/D_states_q[1]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.152     8.313 r  sm/D_registers_q[7][31]_i_97/O
                         net (fo=3, routed)           0.331     8.644    sm/D_registers_q[7][31]_i_97_n_0
    SLICE_X42Y19         LUT6 (Prop_lut6_I0_O)        0.326     8.970 f  sm/ram_reg_i_128/O
                         net (fo=1, routed)           0.667     9.637    sm/ram_reg_i_128_n_0
    SLICE_X42Y18         LUT6 (Prop_lut6_I4_O)        0.124     9.761 r  sm/ram_reg_i_96/O
                         net (fo=64, routed)          0.973    10.734    L_reg/M_sm_ra1[0]
    SLICE_X57Y20         LUT6 (Prop_lut6_I4_O)        0.124    10.858 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.787    11.645    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X57Y22         LUT3 (Prop_lut3_I0_O)        0.150    11.795 r  L_reg/D_registers_q[7][31]_i_75/O
                         net (fo=51, routed)          0.872    12.667    sm/M_alum_a[31]
    SLICE_X50Y16         LUT2 (Prop_lut2_I1_O)        0.326    12.993 r  sm/D_registers_q[7][31]_i_219/O
                         net (fo=1, routed)           0.000    12.993    alum/S[0]
    SLICE_X50Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.506 r  alum/D_registers_q_reg[7][31]_i_210/CO[3]
                         net (fo=1, routed)           0.000    13.506    alum/D_registers_q_reg[7][31]_i_210_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.623 r  alum/D_registers_q_reg[7][31]_i_205/CO[3]
                         net (fo=1, routed)           0.000    13.623    alum/D_registers_q_reg[7][31]_i_205_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.740 r  alum/D_registers_q_reg[7][31]_i_200/CO[3]
                         net (fo=1, routed)           0.000    13.740    alum/D_registers_q_reg[7][31]_i_200_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.857 r  alum/D_registers_q_reg[7][31]_i_195/CO[3]
                         net (fo=1, routed)           0.000    13.857    alum/D_registers_q_reg[7][31]_i_195_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.974 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    13.974    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.091 r  alum/D_registers_q_reg[7][31]_i_178/CO[3]
                         net (fo=1, routed)           0.000    14.091    alum/D_registers_q_reg[7][31]_i_178_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.208 r  alum/D_registers_q_reg[7][31]_i_157/CO[3]
                         net (fo=1, routed)           0.000    14.208    alum/D_registers_q_reg[7][31]_i_157_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.325 r  alum/D_registers_q_reg[7][31]_i_129/CO[3]
                         net (fo=1, routed)           0.000    14.325    alum/D_registers_q_reg[7][31]_i_129_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    14.579 r  alum/D_registers_q_reg[7][31]_i_83/CO[0]
                         net (fo=36, routed)          1.005    15.584    alum/temp_out0[31]
    SLICE_X52Y16         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.838    16.422 r  alum/D_registers_q_reg[7][30]_i_58/CO[3]
                         net (fo=1, routed)           0.000    16.422    alum/D_registers_q_reg[7][30]_i_58_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.539 r  alum/D_registers_q_reg[7][30]_i_53/CO[3]
                         net (fo=1, routed)           0.000    16.539    alum/D_registers_q_reg[7][30]_i_53_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.656 r  alum/D_registers_q_reg[7][30]_i_48/CO[3]
                         net (fo=1, routed)           0.000    16.656    alum/D_registers_q_reg[7][30]_i_48_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.773 r  alum/D_registers_q_reg[7][30]_i_43/CO[3]
                         net (fo=1, routed)           0.000    16.773    alum/D_registers_q_reg[7][30]_i_43_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.890 r  alum/D_registers_q_reg[7][30]_i_38/CO[3]
                         net (fo=1, routed)           0.000    16.890    alum/D_registers_q_reg[7][30]_i_38_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.007 r  alum/D_registers_q_reg[7][30]_i_33/CO[3]
                         net (fo=1, routed)           0.000    17.007    alum/D_registers_q_reg[7][30]_i_33_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.124 r  alum/D_registers_q_reg[7][30]_i_24/CO[3]
                         net (fo=1, routed)           0.000    17.124    alum/D_registers_q_reg[7][30]_i_24_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.241 r  alum/D_registers_q_reg[7][30]_i_15/CO[3]
                         net (fo=1, routed)           0.000    17.241    alum/D_registers_q_reg[7][30]_i_15_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.398 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          1.039    18.437    alum/temp_out0[30]
    SLICE_X54Y16         LUT3 (Prop_lut3_I0_O)        0.332    18.769 r  alum/D_registers_q[7][29]_i_71/O
                         net (fo=1, routed)           0.000    18.769    alum/D_registers_q[7][29]_i_71_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.302 r  alum/D_registers_q_reg[7][29]_i_64/CO[3]
                         net (fo=1, routed)           0.000    19.302    alum/D_registers_q_reg[7][29]_i_64_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.419 r  alum/D_registers_q_reg[7][29]_i_59/CO[3]
                         net (fo=1, routed)           0.000    19.419    alum/D_registers_q_reg[7][29]_i_59_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.536 r  alum/D_registers_q_reg[7][29]_i_54/CO[3]
                         net (fo=1, routed)           0.000    19.536    alum/D_registers_q_reg[7][29]_i_54_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.653 r  alum/D_registers_q_reg[7][29]_i_49/CO[3]
                         net (fo=1, routed)           0.000    19.653    alum/D_registers_q_reg[7][29]_i_49_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.770 r  alum/D_registers_q_reg[7][29]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.770    alum/D_registers_q_reg[7][29]_i_44_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.887 r  alum/D_registers_q_reg[7][29]_i_39/CO[3]
                         net (fo=1, routed)           0.000    19.887    alum/D_registers_q_reg[7][29]_i_39_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.004 r  alum/D_registers_q_reg[7][29]_i_34/CO[3]
                         net (fo=1, routed)           0.000    20.004    alum/D_registers_q_reg[7][29]_i_34_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.121 r  alum/D_registers_q_reg[7][29]_i_26/CO[3]
                         net (fo=1, routed)           0.000    20.121    alum/D_registers_q_reg[7][29]_i_26_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.278 r  alum/D_registers_q_reg[7][29]_i_16/CO[1]
                         net (fo=36, routed)          0.939    21.216    alum/temp_out0[29]
    SLICE_X55Y15         LUT3 (Prop_lut3_I0_O)        0.332    21.548 r  alum/D_registers_q[7][28]_i_62/O
                         net (fo=1, routed)           0.000    21.548    alum/D_registers_q[7][28]_i_62_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.098 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    22.098    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  alum/D_registers_q_reg[7][28]_i_50/CO[3]
                         net (fo=1, routed)           0.000    22.212    alum/D_registers_q_reg[7][28]_i_50_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.326 r  alum/D_registers_q_reg[7][28]_i_45/CO[3]
                         net (fo=1, routed)           0.000    22.326    alum/D_registers_q_reg[7][28]_i_45_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.440 r  alum/D_registers_q_reg[7][28]_i_40/CO[3]
                         net (fo=1, routed)           0.000    22.440    alum/D_registers_q_reg[7][28]_i_40_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.554 r  alum/D_registers_q_reg[7][28]_i_35/CO[3]
                         net (fo=1, routed)           0.000    22.554    alum/D_registers_q_reg[7][28]_i_35_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.668 r  alum/D_registers_q_reg[7][28]_i_30/CO[3]
                         net (fo=1, routed)           0.000    22.668    alum/D_registers_q_reg[7][28]_i_30_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.782 r  alum/D_registers_q_reg[7][28]_i_20/CO[3]
                         net (fo=1, routed)           0.000    22.782    alum/D_registers_q_reg[7][28]_i_20_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.896 r  alum/D_registers_q_reg[7][28]_i_12/CO[3]
                         net (fo=1, routed)           0.000    22.896    alum/D_registers_q_reg[7][28]_i_12_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.053 r  alum/D_registers_q_reg[7][28]_i_6/CO[1]
                         net (fo=36, routed)          0.966    24.019    alum/temp_out0[28]
    SLICE_X56Y14         LUT3 (Prop_lut3_I0_O)        0.329    24.348 r  alum/D_registers_q[7][27]_i_59/O
                         net (fo=1, routed)           0.000    24.348    alum/D_registers_q[7][27]_i_59_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    24.881 r  alum/D_registers_q_reg[7][27]_i_52/CO[3]
                         net (fo=1, routed)           0.000    24.881    alum/D_registers_q_reg[7][27]_i_52_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    24.998 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.998    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.115 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.115    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.232 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.232    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.349 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.349    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.466 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.466    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.583 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    25.583    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.700 r  alum/D_registers_q_reg[7][27]_i_13/CO[3]
                         net (fo=1, routed)           0.000    25.700    alum/D_registers_q_reg[7][27]_i_13_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.857 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.149    27.006    alum/temp_out0[27]
    SLICE_X58Y13         LUT3 (Prop_lut3_I0_O)        0.332    27.338 r  alum/D_registers_q[7][26]_i_66/O
                         net (fo=1, routed)           0.000    27.338    alum/D_registers_q[7][26]_i_66_n_0
    SLICE_X58Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.888 r  alum/D_registers_q_reg[7][26]_i_59/CO[3]
                         net (fo=1, routed)           0.000    27.888    alum/D_registers_q_reg[7][26]_i_59_n_0
    SLICE_X58Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.002 r  alum/D_registers_q_reg[7][26]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.002    alum/D_registers_q_reg[7][26]_i_54_n_0
    SLICE_X58Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.116 r  alum/D_registers_q_reg[7][26]_i_49/CO[3]
                         net (fo=1, routed)           0.000    28.116    alum/D_registers_q_reg[7][26]_i_49_n_0
    SLICE_X58Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.230 r  alum/D_registers_q_reg[7][26]_i_44/CO[3]
                         net (fo=1, routed)           0.000    28.230    alum/D_registers_q_reg[7][26]_i_44_n_0
    SLICE_X58Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.344 r  alum/D_registers_q_reg[7][26]_i_36/CO[3]
                         net (fo=1, routed)           0.000    28.344    alum/D_registers_q_reg[7][26]_i_36_n_0
    SLICE_X58Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.458 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    28.458    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X58Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.572 r  alum/D_registers_q_reg[7][26]_i_20/CO[3]
                         net (fo=1, routed)           0.000    28.572    alum/D_registers_q_reg[7][26]_i_20_n_0
    SLICE_X58Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.686 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    28.686    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X58Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.843 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          0.999    29.843    alum/temp_out0[26]
    SLICE_X59Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.628 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    30.628    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.742 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    30.742    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X59Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.856 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    30.856    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X59Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.970 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    30.970    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X59Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.084 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.084    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X59Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.198 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.198    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X59Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.312 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.312    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X59Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.426 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    31.426    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X59Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.583 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.916    32.498    alum/temp_out0[25]
    SLICE_X60Y14         LUT3 (Prop_lut3_I0_O)        0.329    32.827 r  alum/D_registers_q[7][24]_i_59/O
                         net (fo=1, routed)           0.000    32.827    alum/D_registers_q[7][24]_i_59_n_0
    SLICE_X60Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.360 r  alum/D_registers_q_reg[7][24]_i_52/CO[3]
                         net (fo=1, routed)           0.000    33.360    alum/D_registers_q_reg[7][24]_i_52_n_0
    SLICE_X60Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.477 r  alum/D_registers_q_reg[7][24]_i_47/CO[3]
                         net (fo=1, routed)           0.000    33.477    alum/D_registers_q_reg[7][24]_i_47_n_0
    SLICE_X60Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.594 r  alum/D_registers_q_reg[7][24]_i_42/CO[3]
                         net (fo=1, routed)           0.000    33.594    alum/D_registers_q_reg[7][24]_i_42_n_0
    SLICE_X60Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.711 r  alum/D_registers_q_reg[7][24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    33.711    alum/D_registers_q_reg[7][24]_i_37_n_0
    SLICE_X60Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.828 r  alum/D_registers_q_reg[7][24]_i_32/CO[3]
                         net (fo=1, routed)           0.000    33.828    alum/D_registers_q_reg[7][24]_i_32_n_0
    SLICE_X60Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    33.945 r  alum/D_registers_q_reg[7][24]_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.945    alum/D_registers_q_reg[7][24]_i_27_n_0
    SLICE_X60Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.062 r  alum/D_registers_q_reg[7][24]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.062    alum/D_registers_q_reg[7][24]_i_22_n_0
    SLICE_X60Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.179 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.179    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X60Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    34.336 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.081    35.417    alum/temp_out0[24]
    SLICE_X62Y12         LUT3 (Prop_lut3_I0_O)        0.332    35.749 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    35.749    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X62Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.299 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.299    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X62Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.413 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.413    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X62Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.527 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    36.527    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X62Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.641 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    36.641    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X62Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.755 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    36.755    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X62Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.869 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.869    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X62Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.983 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    36.983    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X62Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.097 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.097    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X62Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.254 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.155    38.409    alum/temp_out0[23]
    SLICE_X63Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    39.194 r  alum/D_registers_q_reg[7][22]_i_45/CO[3]
                         net (fo=1, routed)           0.000    39.194    alum/D_registers_q_reg[7][22]_i_45_n_0
    SLICE_X63Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.308 r  alum/D_registers_q_reg[7][22]_i_40/CO[3]
                         net (fo=1, routed)           0.000    39.308    alum/D_registers_q_reg[7][22]_i_40_n_0
    SLICE_X63Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.422 r  alum/D_registers_q_reg[7][22]_i_35/CO[3]
                         net (fo=1, routed)           0.000    39.422    alum/D_registers_q_reg[7][22]_i_35_n_0
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.536 r  alum/D_registers_q_reg[7][22]_i_30/CO[3]
                         net (fo=1, routed)           0.000    39.536    alum/D_registers_q_reg[7][22]_i_30_n_0
    SLICE_X63Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.650 r  alum/D_registers_q_reg[7][22]_i_25/CO[3]
                         net (fo=1, routed)           0.000    39.650    alum/D_registers_q_reg[7][22]_i_25_n_0
    SLICE_X63Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.764 r  alum/D_registers_q_reg[7][22]_i_20/CO[3]
                         net (fo=1, routed)           0.000    39.764    alum/D_registers_q_reg[7][22]_i_20_n_0
    SLICE_X63Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.878 r  alum/D_registers_q_reg[7][22]_i_15/CO[3]
                         net (fo=1, routed)           0.000    39.878    alum/D_registers_q_reg[7][22]_i_15_n_0
    SLICE_X63Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.992 r  alum/D_registers_q_reg[7][22]_i_11/CO[3]
                         net (fo=1, routed)           0.000    39.992    alum/D_registers_q_reg[7][22]_i_11_n_0
    SLICE_X63Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.149 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.066    41.215    alum/temp_out0[22]
    SLICE_X61Y8          LUT3 (Prop_lut3_I0_O)        0.329    41.544 r  alum/D_registers_q[7][21]_i_61/O
                         net (fo=1, routed)           0.000    41.544    alum/D_registers_q[7][21]_i_61_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.094 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.094    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.208 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.208    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.322 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.322    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X61Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.436 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.436    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X61Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.550 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.550    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X61Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.664 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    42.664    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.778 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.778    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.935 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          1.070    44.005    alum/temp_out0[21]
    SLICE_X60Y5          LUT3 (Prop_lut3_I0_O)        0.329    44.334 r  alum/D_registers_q[7][20]_i_59/O
                         net (fo=1, routed)           0.000    44.334    alum/D_registers_q[7][20]_i_59_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.867 r  alum/D_registers_q_reg[7][20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    44.867    alum/D_registers_q_reg[7][20]_i_52_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.984 r  alum/D_registers_q_reg[7][20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    44.984    alum/D_registers_q_reg[7][20]_i_47_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.101 r  alum/D_registers_q_reg[7][20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    45.101    alum/D_registers_q_reg[7][20]_i_42_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.218 r  alum/D_registers_q_reg[7][20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    45.218    alum/D_registers_q_reg[7][20]_i_37_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.335 r  alum/D_registers_q_reg[7][20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    45.335    alum/D_registers_q_reg[7][20]_i_32_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.452 r  alum/D_registers_q_reg[7][20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    45.452    alum/D_registers_q_reg[7][20]_i_27_n_0
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.569 r  alum/D_registers_q_reg[7][20]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.569    alum/D_registers_q_reg[7][20]_i_20_n_0
    SLICE_X60Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.686 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.686    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X60Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.843 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.998    46.841    alum/temp_out0[20]
    SLICE_X59Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    47.629 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.629    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X59Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.743 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    47.743    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X59Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.857 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.000    47.857    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X59Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.971 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    47.971    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X59Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.085 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.085    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X59Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.199 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.199    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X59Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.313 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.313    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X59Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.427 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.427    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X59Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.584 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          1.089    49.673    alum/temp_out0[19]
    SLICE_X56Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    50.473 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.473    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X56Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.590 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.590    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.707 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.707    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.824 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    50.824    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    50.941 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    50.941    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.058 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.058    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.175 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.175    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    51.292 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.292    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.449 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.920    52.369    alum/temp_out0[18]
    SLICE_X55Y5          LUT3 (Prop_lut3_I0_O)        0.332    52.701 r  alum/D_registers_q[7][17]_i_52/O
                         net (fo=1, routed)           0.000    52.701    alum/D_registers_q[7][17]_i_52_n_0
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.251 r  alum/D_registers_q_reg[7][17]_i_45/CO[3]
                         net (fo=1, routed)           0.000    53.251    alum/D_registers_q_reg[7][17]_i_45_n_0
    SLICE_X55Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.365 r  alum/D_registers_q_reg[7][17]_i_40/CO[3]
                         net (fo=1, routed)           0.000    53.365    alum/D_registers_q_reg[7][17]_i_40_n_0
    SLICE_X55Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.479 r  alum/D_registers_q_reg[7][17]_i_35/CO[3]
                         net (fo=1, routed)           0.000    53.479    alum/D_registers_q_reg[7][17]_i_35_n_0
    SLICE_X55Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.593 r  alum/D_registers_q_reg[7][17]_i_30/CO[3]
                         net (fo=1, routed)           0.000    53.593    alum/D_registers_q_reg[7][17]_i_30_n_0
    SLICE_X55Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.707 r  alum/D_registers_q_reg[7][17]_i_25/CO[3]
                         net (fo=1, routed)           0.000    53.707    alum/D_registers_q_reg[7][17]_i_25_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.821 r  alum/D_registers_q_reg[7][17]_i_20/CO[3]
                         net (fo=1, routed)           0.000    53.821    alum/D_registers_q_reg[7][17]_i_20_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.935 r  alum/D_registers_q_reg[7][17]_i_15/CO[3]
                         net (fo=1, routed)           0.000    53.935    alum/D_registers_q_reg[7][17]_i_15_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.049 r  alum/D_registers_q_reg[7][17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    54.049    alum/D_registers_q_reg[7][17]_i_11_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.206 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.101    55.306    alum/temp_out0[17]
    SLICE_X54Y3          LUT3 (Prop_lut3_I0_O)        0.329    55.635 r  alum/D_registers_q[7][16]_i_67/O
                         net (fo=1, routed)           0.000    55.635    alum/D_registers_q[7][16]_i_67_n_0
    SLICE_X54Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    56.168 r  alum/D_registers_q_reg[7][16]_i_60/CO[3]
                         net (fo=1, routed)           0.000    56.168    alum/D_registers_q_reg[7][16]_i_60_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.285 r  alum/D_registers_q_reg[7][16]_i_55/CO[3]
                         net (fo=1, routed)           0.000    56.285    alum/D_registers_q_reg[7][16]_i_55_n_0
    SLICE_X54Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.402 r  alum/D_registers_q_reg[7][16]_i_50/CO[3]
                         net (fo=1, routed)           0.000    56.402    alum/D_registers_q_reg[7][16]_i_50_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.519 r  alum/D_registers_q_reg[7][16]_i_45/CO[3]
                         net (fo=1, routed)           0.000    56.519    alum/D_registers_q_reg[7][16]_i_45_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.636 r  alum/D_registers_q_reg[7][16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    56.636    alum/D_registers_q_reg[7][16]_i_37_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.753 r  alum/D_registers_q_reg[7][16]_i_28/CO[3]
                         net (fo=1, routed)           0.000    56.753    alum/D_registers_q_reg[7][16]_i_28_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.870 r  alum/D_registers_q_reg[7][16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    56.870    alum/D_registers_q_reg[7][16]_i_21_n_0
    SLICE_X54Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.987 r  alum/D_registers_q_reg[7][16]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.987    alum/D_registers_q_reg[7][16]_i_12_n_0
    SLICE_X54Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.144 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.088    58.232    alum/temp_out0[16]
    SLICE_X52Y3          LUT3 (Prop_lut3_I0_O)        0.332    58.564 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    58.564    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    59.097 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.097    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.214 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.214    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.331 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.331    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.448 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.448    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.565 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    59.565    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.682 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    59.682    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.799 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    59.799    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    59.916 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    59.916    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.073 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          0.830    60.903    alum/temp_out0[15]
    SLICE_X53Y7          LUT3 (Prop_lut3_I0_O)        0.332    61.235 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    61.235    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X53Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.785 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    61.785    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X53Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.899 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    61.899    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X53Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.013 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.013    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.127 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.127    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.241 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.241    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.355 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    62.355    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.469 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    62.469    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.583 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    62.583    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.740 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.885    63.626    alum/temp_out0[14]
    SLICE_X51Y10         LUT3 (Prop_lut3_I0_O)        0.329    63.955 r  alum/D_registers_q[7][13]_i_54/O
                         net (fo=1, routed)           0.000    63.955    alum/D_registers_q[7][13]_i_54_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    64.505 r  alum/D_registers_q_reg[7][13]_i_46/CO[3]
                         net (fo=1, routed)           0.000    64.505    alum/D_registers_q_reg[7][13]_i_46_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.619 r  alum/D_registers_q_reg[7][13]_i_41/CO[3]
                         net (fo=1, routed)           0.000    64.619    alum/D_registers_q_reg[7][13]_i_41_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.733 r  alum/D_registers_q_reg[7][13]_i_36/CO[3]
                         net (fo=1, routed)           0.000    64.733    alum/D_registers_q_reg[7][13]_i_36_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.847 r  alum/D_registers_q_reg[7][13]_i_31/CO[3]
                         net (fo=1, routed)           0.000    64.847    alum/D_registers_q_reg[7][13]_i_31_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.961 r  alum/D_registers_q_reg[7][13]_i_26/CO[3]
                         net (fo=1, routed)           0.000    64.961    alum/D_registers_q_reg[7][13]_i_26_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.075 r  alum/D_registers_q_reg[7][13]_i_18/CO[3]
                         net (fo=1, routed)           0.000    65.075    alum/D_registers_q_reg[7][13]_i_18_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.189 r  alum/D_registers_q_reg[7][13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    65.189    alum/D_registers_q_reg[7][13]_i_11_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.346 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          1.034    66.380    alum/temp_out0[13]
    SLICE_X49Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    67.165 r  alum/D_registers_q_reg[7][12]_i_50/CO[3]
                         net (fo=1, routed)           0.000    67.165    alum/D_registers_q_reg[7][12]_i_50_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.279 r  alum/D_registers_q_reg[7][12]_i_45/CO[3]
                         net (fo=1, routed)           0.000    67.279    alum/D_registers_q_reg[7][12]_i_45_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.393 r  alum/D_registers_q_reg[7][12]_i_40/CO[3]
                         net (fo=1, routed)           0.000    67.393    alum/D_registers_q_reg[7][12]_i_40_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.507 r  alum/D_registers_q_reg[7][12]_i_35/CO[3]
                         net (fo=1, routed)           0.000    67.507    alum/D_registers_q_reg[7][12]_i_35_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.621 r  alum/D_registers_q_reg[7][12]_i_30/CO[3]
                         net (fo=1, routed)           0.000    67.621    alum/D_registers_q_reg[7][12]_i_30_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.735 r  alum/D_registers_q_reg[7][12]_i_25/CO[3]
                         net (fo=1, routed)           0.000    67.735    alum/D_registers_q_reg[7][12]_i_25_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.849 r  alum/D_registers_q_reg[7][12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    67.849    alum/D_registers_q_reg[7][12]_i_19_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.963 r  alum/D_registers_q_reg[7][12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    67.963    alum/D_registers_q_reg[7][12]_i_13_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.120 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.900    69.020    alum/temp_out0[12]
    SLICE_X48Y9          LUT3 (Prop_lut3_I0_O)        0.329    69.349 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    69.349    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    69.899 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    69.899    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.013 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    70.013    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.127 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    70.127    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.241 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    70.241    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.355 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    70.355    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.469 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.583 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.583    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.697 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.697    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.854 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.140    71.994    alum/temp_out0[11]
    SLICE_X47Y9          LUT3 (Prop_lut3_I0_O)        0.329    72.323 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    72.323    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.873 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    72.873    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.987 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    72.987    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.101 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    73.101    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.215 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    73.215    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.329 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    73.329    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.443 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.443    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.557 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    73.557    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.671 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    73.671    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.828 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.866    74.694    alum/temp_out0[10]
    SLICE_X46Y9          LUT3 (Prop_lut3_I0_O)        0.329    75.023 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    75.023    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.556 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    75.556    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.673 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    75.673    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.790 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    75.790    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.907 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    75.907    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.024 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    76.024    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.141 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    76.141    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.258 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    76.258    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.375 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    76.375    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.532 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.981    77.513    alum/temp_out0[9]
    SLICE_X45Y9          LUT3 (Prop_lut3_I0_O)        0.332    77.845 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    77.845    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.395 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    78.395    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.509 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    78.509    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.623 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    78.623    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.737 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    78.737    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.851 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    78.851    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.965 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    78.965    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.079 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    79.079    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X45Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.193 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    79.193    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X45Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.350 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.706    80.056    alum/temp_out0[8]
    SLICE_X44Y15         LUT3 (Prop_lut3_I0_O)        0.329    80.385 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    80.385    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    80.935 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    80.935    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.049 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    81.049    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.163 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    81.163    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.277 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    81.277    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X44Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.391 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    81.391    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X44Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.505 r  alum/D_registers_q_reg[7][7]_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.505    alum/D_registers_q_reg[7][7]_i_28_n_0
    SLICE_X44Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.619 r  alum/D_registers_q_reg[7][7]_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.619    alum/D_registers_q_reg[7][7]_i_23_n_0
    SLICE_X44Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.733 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    81.733    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    81.890 r  alum/D_registers_q_reg[7][7]_i_16/CO[1]
                         net (fo=36, routed)          0.926    82.816    alum/temp_out0[7]
    SLICE_X41Y15         LUT3 (Prop_lut3_I0_O)        0.329    83.145 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    83.145    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    83.695 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    83.695    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.809 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    83.809    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.923 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    83.923    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.037 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    84.037    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.151 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    84.151    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.265 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    84.265    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.379 r  alum/D_registers_q_reg[7][6]_i_24/CO[3]
                         net (fo=1, routed)           0.000    84.379    alum/D_registers_q_reg[7][6]_i_24_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.493 r  alum/D_registers_q_reg[7][6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    84.493    alum/D_registers_q_reg[7][6]_i_21_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    84.650 r  alum/D_registers_q_reg[7][6]_i_17/CO[1]
                         net (fo=36, routed)          1.151    85.800    alum/temp_out0[6]
    SLICE_X42Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    86.600 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    86.600    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.717 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    86.717    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.834 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    86.834    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    86.951 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    86.951    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.068 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    87.068    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.185 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    87.185    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.302 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    87.302    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.419 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    87.419    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.576 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.175    88.751    alum/temp_out0[5]
    SLICE_X44Y3          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.788    89.539 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    89.539    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.653 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    89.653    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.767 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    89.767    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.881 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.995 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    89.995    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.109 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    90.109    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.223 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    90.223    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    90.337 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    90.337    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.494 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          1.023    91.517    alum/temp_out0[4]
    SLICE_X41Y3          LUT3 (Prop_lut3_I0_O)        0.329    91.846 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    91.846    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X41Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.396 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    92.396    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X41Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.510 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    92.510    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X41Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.624 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    92.624    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X41Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.738 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    92.738    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X41Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.852 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    92.852    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X41Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.966 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    92.966    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X41Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.080 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    93.080    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.194 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    93.194    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.351 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.848    94.199    alum/temp_out0[3]
    SLICE_X43Y8          LUT3 (Prop_lut3_I0_O)        0.329    94.528 r  alum/D_registers_q[7][2]_i_56/O
                         net (fo=1, routed)           0.000    94.528    alum/D_registers_q[7][2]_i_56_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.078 r  alum/D_registers_q_reg[7][2]_i_49/CO[3]
                         net (fo=1, routed)           0.000    95.078    alum/D_registers_q_reg[7][2]_i_49_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.192 r  alum/D_registers_q_reg[7][2]_i_44/CO[3]
                         net (fo=1, routed)           0.000    95.192    alum/D_registers_q_reg[7][2]_i_44_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.306 r  alum/D_registers_q_reg[7][2]_i_39/CO[3]
                         net (fo=1, routed)           0.000    95.306    alum/D_registers_q_reg[7][2]_i_39_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.420 r  alum/D_registers_q_reg[7][2]_i_34/CO[3]
                         net (fo=1, routed)           0.000    95.420    alum/D_registers_q_reg[7][2]_i_34_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.534 r  alum/D_registers_q_reg[7][2]_i_29/CO[3]
                         net (fo=1, routed)           0.000    95.534    alum/D_registers_q_reg[7][2]_i_29_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.648 r  alum/D_registers_q_reg[7][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    95.648    alum/D_registers_q_reg[7][2]_i_24_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.762 r  alum/D_registers_q_reg[7][2]_i_17/CO[3]
                         net (fo=1, routed)           0.000    95.762    alum/D_registers_q_reg[7][2]_i_17_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.876 r  alum/D_registers_q_reg[7][2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    95.876    alum/D_registers_q_reg[7][2]_i_11_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.033 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.039    97.072    alum/temp_out0[2]
    SLICE_X40Y8          LUT3 (Prop_lut3_I0_O)        0.329    97.401 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    97.401    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    97.951 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    97.951    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.065 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    98.065    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.179 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    98.179    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.293 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    98.293    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.407 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    98.407    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.521 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    98.521    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.635 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    98.635    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.749 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000    98.749    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    98.906 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.034    99.940    alum/temp_out0[1]
    SLICE_X39Y8          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785   100.725 r  alum/D_registers_q_reg[7][0]_i_64/CO[3]
                         net (fo=1, routed)           0.000   100.725    alum/D_registers_q_reg[7][0]_i_64_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.839 r  alum/D_registers_q_reg[7][0]_i_59/CO[3]
                         net (fo=1, routed)           0.000   100.839    alum/D_registers_q_reg[7][0]_i_59_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   100.953 r  alum/D_registers_q_reg[7][0]_i_54/CO[3]
                         net (fo=1, routed)           0.000   100.953    alum/D_registers_q_reg[7][0]_i_54_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.067 r  alum/D_registers_q_reg[7][0]_i_49/CO[3]
                         net (fo=1, routed)           0.000   101.067    alum/D_registers_q_reg[7][0]_i_49_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.181 r  alum/D_registers_q_reg[7][0]_i_43/CO[3]
                         net (fo=1, routed)           0.000   101.181    alum/D_registers_q_reg[7][0]_i_43_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.295 r  alum/D_registers_q_reg[7][0]_i_37/CO[3]
                         net (fo=1, routed)           0.000   101.295    alum/D_registers_q_reg[7][0]_i_37_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.409 r  alum/D_registers_q_reg[7][0]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.409    alum/D_registers_q_reg[7][0]_i_31_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.523 r  alum/D_registers_q_reg[7][0]_i_23/CO[3]
                         net (fo=1, routed)           0.000   101.523    alum/D_registers_q_reg[7][0]_i_23_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   101.680 f  alum/D_registers_q_reg[7][0]_i_14/CO[1]
                         net (fo=1, routed)           1.021   102.701    sm/temp_out0[0]
    SLICE_X57Y17         LUT5 (Prop_lut5_I4_O)        0.329   103.030 r  sm/D_registers_q[7][0]_i_8/O
                         net (fo=2, routed)           0.000   103.030    sm/D_registers_q[7][0]_i_8_n_0
    SLICE_X57Y17         MUXF7 (Prop_muxf7_I0_O)      0.212   103.242 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.298   103.540    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I0_O)        0.299   103.839 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.337   105.176    sm/M_alum_out[0]
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124   105.300 f  sm/D_states_q[0]_i_4/O
                         net (fo=1, routed)           0.407   105.707    sm/D_states_q[0]_i_4_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I2_O)        0.124   105.831 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.379   106.210    sm/D_states_d__0[0]
    SLICE_X33Y17         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.437   115.953    sm/clk_IBUF_BUFG
    SLICE_X33Y17         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.187   116.140    
                         clock uncertainty           -0.035   116.105    
    SLICE_X33Y17         FDSE (Setup_fdse_C_D)       -0.067   116.038    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        116.038    
                         arrival time                        -106.210    
  -------------------------------------------------------------------
                         slack                                  9.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.549     1.493    sr3/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.862    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.815     2.005    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.506    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.549     1.493    sr3/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.862    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X34Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.815     2.005    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X34Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.506    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.549     1.493    sr3/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.862    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.815     2.005    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.506    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.549     1.493    sr3/clk_IBUF_BUFG
    SLICE_X35Y24         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y24         FDRE (Prop_fdre_C_Q)         0.141     1.634 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.862    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X34Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.815     2.005    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X34Y24         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.506    
    SLICE_X34Y24         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.816    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.551     1.495    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y25         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.692    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X47Y25         FDRE                                         r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.818     2.008    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X47Y25         FDRE (Hold_fdre_C_D)         0.075     1.570    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.550     1.494    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.691    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.494    
    SLICE_X43Y25         FDRE (Hold_fdre_C_D)         0.075     1.569    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.554     1.498    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y27         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.695    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X47Y27         FDRE                                         r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.821     2.011    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.498    
    SLICE_X47Y27         FDRE (Hold_fdre_C_D)         0.075     1.573    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.551     1.495    forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.701    forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.512     1.495    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.075     1.570    forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.547%)  route 0.336ns (70.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.336     1.972    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.527    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.547%)  route 0.336ns (70.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X40Y23         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y23         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.336     1.972    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y23         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.527    
    SLICE_X38Y23         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.135    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X41Y6    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y3    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X52Y3    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y3    L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y3    L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y3    L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X51Y3    L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y24   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y24   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y24   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y24   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y24   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y24   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y24   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y24   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y23   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y23   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y24   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y24   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y24   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y24   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y24   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y24   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y24   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y24   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y23   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y23   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      107.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             107.163ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.704ns (20.493%)  route 2.731ns (79.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X33Y17         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.643     7.239    sm/D_states_q[0]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.363 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.465     7.828    sm/D_states_q_reg[0]_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.623     8.576    fifo_reset_cond/AS[0]
    SLICE_X43Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.430   115.946    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X43Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.739    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.739    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                107.163    

Slack (MET) :             107.163ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.704ns (20.493%)  route 2.731ns (79.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X33Y17         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.643     7.239    sm/D_states_q[0]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.363 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.465     7.828    sm/D_states_q_reg[0]_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.623     8.576    fifo_reset_cond/AS[0]
    SLICE_X43Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.430   115.946    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X43Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.739    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.739    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                107.163    

Slack (MET) :             107.163ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.704ns (20.493%)  route 2.731ns (79.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X33Y17         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.643     7.239    sm/D_states_q[0]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.363 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.465     7.828    sm/D_states_q_reg[0]_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.623     8.576    fifo_reset_cond/AS[0]
    SLICE_X43Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.430   115.946    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X43Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.739    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.739    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                107.163    

Slack (MET) :             107.163ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 0.704ns (20.493%)  route 2.731ns (79.507%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 115.946 - 111.111 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.556     5.140    sm/clk_IBUF_BUFG
    SLICE_X33Y17         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDSE (Prop_fdse_C_Q)         0.456     5.596 r  sm/D_states_q_reg[0]/Q
                         net (fo=190, routed)         1.643     7.239    sm/D_states_q[0]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.124     7.363 r  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.465     7.828    sm/D_states_q_reg[0]_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.952 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.623     8.576    fifo_reset_cond/AS[0]
    SLICE_X43Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.430   115.946    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.133    
                         clock uncertainty           -0.035   116.098    
    SLICE_X43Y24         FDPE (Recov_fdpe_C_PRE)     -0.359   115.739    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.739    
                         arrival time                          -8.576    
  -------------------------------------------------------------------
                         slack                                107.163    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.685%)  route 0.809ns (81.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.555     1.499    sm/clk_IBUF_BUFG
    SLICE_X33Y19         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDSE (Prop_fdse_C_Q)         0.141     1.640 f  sm/D_states_q_reg[4]/Q
                         net (fo=197, routed)         0.580     2.220    sm/D_states_q[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.265 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.494    fifo_reset_cond/AS[0]
    SLICE_X43Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X43Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.661    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.685%)  route 0.809ns (81.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.555     1.499    sm/clk_IBUF_BUFG
    SLICE_X33Y19         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDSE (Prop_fdse_C_Q)         0.141     1.640 f  sm/D_states_q_reg[4]/Q
                         net (fo=197, routed)         0.580     2.220    sm/D_states_q[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.265 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.494    fifo_reset_cond/AS[0]
    SLICE_X43Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X43Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.661    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.685%)  route 0.809ns (81.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.555     1.499    sm/clk_IBUF_BUFG
    SLICE_X33Y19         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDSE (Prop_fdse_C_Q)         0.141     1.640 f  sm/D_states_q_reg[4]/Q
                         net (fo=197, routed)         0.580     2.220    sm/D_states_q[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.265 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.494    fifo_reset_cond/AS[0]
    SLICE_X43Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X43Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.661    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.186ns (18.685%)  route 0.809ns (81.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.555     1.499    sm/clk_IBUF_BUFG
    SLICE_X33Y19         FDSE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDSE (Prop_fdse_C_Q)         0.141     1.640 f  sm/D_states_q_reg[4]/Q
                         net (fo=197, routed)         0.580     2.220    sm/D_states_q[4]
    SLICE_X43Y20         LUT6 (Prop_lut6_I2_O)        0.045     2.265 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.229     2.494    fifo_reset_cond/AS[0]
    SLICE_X43Y24         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X43Y24         FDPE (Remov_fdpe_C_PRE)     -0.095     1.661    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.833    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.834ns  (logic 12.092ns (32.827%)  route 24.743ns (67.173%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.896     7.529    L_reg/M_sm_timer[8]
    SLICE_X37Y6          LUT5 (Prop_lut5_I1_O)        0.295     7.824 f  L_reg/L_3c716b1f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.863     8.687    L_reg/L_3c716b1f_remainder0_carry_i_24__1_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.811 f  L_reg/L_3c716b1f_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.029     9.840    L_reg/L_3c716b1f_remainder0_carry__1_i_7__1_n_0
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.990 f  L_reg/L_3c716b1f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.674    L_reg/L_3c716b1f_remainder0_carry_i_20__1_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.048 r  L_reg/L_3c716b1f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.869    L_reg/L_3c716b1f_remainder0_carry_i_10__1_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.197 r  L_reg/L_3c716b1f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.197    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.747 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.747    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.969 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.010    13.980    L_reg/L_3c716b1f_remainder0_3[4]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.327    14.307 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.896    15.202    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.332    15.534 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.493    16.028    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.178 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.834    17.012    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.366 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.787    18.153    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.352    18.505 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.949    19.454    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.780 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.379    20.159    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.679 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.679    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.796 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.751    21.786    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X28Y5          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.521    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    23.787    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124    23.911 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.699    24.610    L_reg/i__carry_i_13__3_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.762 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.714    25.475    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.801 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.615    26.416    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.566 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.268    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.144 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.144    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.258 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.372 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.372    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.594 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.415    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.714 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.288    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.412 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    31.044    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.168 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.492    31.661    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.785 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.197    32.982    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124    33.106 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.328    38.434    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    41.989 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    41.989    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.569ns  (logic 12.089ns (33.059%)  route 24.480ns (66.941%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=1 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.896     7.529    L_reg/M_sm_timer[8]
    SLICE_X37Y6          LUT5 (Prop_lut5_I1_O)        0.295     7.824 f  L_reg/L_3c716b1f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.863     8.687    L_reg/L_3c716b1f_remainder0_carry_i_24__1_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.811 f  L_reg/L_3c716b1f_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.029     9.840    L_reg/L_3c716b1f_remainder0_carry__1_i_7__1_n_0
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.990 f  L_reg/L_3c716b1f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.674    L_reg/L_3c716b1f_remainder0_carry_i_20__1_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.048 r  L_reg/L_3c716b1f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.869    L_reg/L_3c716b1f_remainder0_carry_i_10__1_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.197 r  L_reg/L_3c716b1f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.197    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.747 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.747    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.969 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.010    13.980    L_reg/L_3c716b1f_remainder0_3[4]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.327    14.307 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.896    15.202    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.332    15.534 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.493    16.028    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.178 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.834    17.012    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.366 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.787    18.153    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.352    18.505 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.949    19.454    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.780 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.379    20.159    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.679 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.679    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.796 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.751    21.786    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X28Y5          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.521    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    23.787    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124    23.911 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.699    24.610    L_reg/i__carry_i_13__3_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.762 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.714    25.475    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.801 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.615    26.416    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.566 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.268    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.144 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.144    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.258 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.372 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.372    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.594 f  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.415    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.714 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.288    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.412 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    31.044    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.168 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.492    31.661    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.785 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.192    32.976    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y4          LUT3 (Prop_lut3_I2_O)        0.124    33.100 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.071    38.171    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.725 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.725    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.527ns  (logic 12.325ns (33.741%)  route 24.202ns (66.259%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.896     7.529    L_reg/M_sm_timer[8]
    SLICE_X37Y6          LUT5 (Prop_lut5_I1_O)        0.295     7.824 f  L_reg/L_3c716b1f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.863     8.687    L_reg/L_3c716b1f_remainder0_carry_i_24__1_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.811 f  L_reg/L_3c716b1f_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.029     9.840    L_reg/L_3c716b1f_remainder0_carry__1_i_7__1_n_0
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.990 f  L_reg/L_3c716b1f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.674    L_reg/L_3c716b1f_remainder0_carry_i_20__1_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.048 r  L_reg/L_3c716b1f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.869    L_reg/L_3c716b1f_remainder0_carry_i_10__1_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.197 r  L_reg/L_3c716b1f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.197    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.747 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.747    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.969 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.010    13.980    L_reg/L_3c716b1f_remainder0_3[4]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.327    14.307 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.896    15.202    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.332    15.534 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.493    16.028    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.178 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.834    17.012    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.366 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.787    18.153    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.352    18.505 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.949    19.454    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.780 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.379    20.159    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.679 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.679    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.796 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.751    21.786    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X28Y5          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.521    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    23.787    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124    23.911 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.699    24.610    L_reg/i__carry_i_13__3_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.762 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.714    25.475    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.801 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.615    26.416    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.566 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.268    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.144 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.144    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.258 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.372 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.372    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.594 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.415    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.714 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.288    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.412 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.316    30.728    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.124    30.852 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.675    31.527    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I4_O)        0.124    31.651 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.972    32.623    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X36Y4          LUT4 (Prop_lut4_I0_O)        0.152    32.775 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.147    37.921    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.761    41.682 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    41.682    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.147ns  (logic 12.080ns (33.419%)  route 24.067ns (66.581%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.896     7.529    L_reg/M_sm_timer[8]
    SLICE_X37Y6          LUT5 (Prop_lut5_I1_O)        0.295     7.824 f  L_reg/L_3c716b1f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.863     8.687    L_reg/L_3c716b1f_remainder0_carry_i_24__1_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.811 f  L_reg/L_3c716b1f_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.029     9.840    L_reg/L_3c716b1f_remainder0_carry__1_i_7__1_n_0
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.990 f  L_reg/L_3c716b1f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.674    L_reg/L_3c716b1f_remainder0_carry_i_20__1_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.048 r  L_reg/L_3c716b1f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.869    L_reg/L_3c716b1f_remainder0_carry_i_10__1_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.197 r  L_reg/L_3c716b1f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.197    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.747 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.747    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.969 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.010    13.980    L_reg/L_3c716b1f_remainder0_3[4]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.327    14.307 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.896    15.202    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.332    15.534 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.493    16.028    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.178 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.834    17.012    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.366 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.787    18.153    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.352    18.505 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.949    19.454    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.780 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.379    20.159    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.679 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.679    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.796 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.751    21.786    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X28Y5          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.521    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    23.787    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124    23.911 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.699    24.610    L_reg/i__carry_i_13__3_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.762 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.714    25.475    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.801 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.615    26.416    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.566 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.268    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.144 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.144    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.258 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.372 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.372    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.594 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.415    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.714 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.288    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.412 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    31.044    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.168 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.492    31.661    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.785 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.966    32.751    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.124    32.875 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.883    37.758    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.302 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.302    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.133ns  (logic 11.839ns (32.764%)  route 24.295ns (67.236%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.622     7.291    L_reg/M_sm_pac[3]
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.152     7.443 f  L_reg/L_3c716b1f_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.979     8.422    L_reg/L_3c716b1f_remainder0_carry_i_25_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.326     8.748 f  L_reg/L_3c716b1f_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.822     9.570    L_reg/L_3c716b1f_remainder0_carry_i_12_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.148     9.718 f  L_reg/L_3c716b1f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.798    10.516    L_reg/L_3c716b1f_remainder0_carry_i_20_n_0
    SLICE_X52Y0          LUT4 (Prop_lut4_I3_O)        0.356    10.872 r  L_reg/L_3c716b1f_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.976    11.848    L_reg/L_3c716b1f_remainder0_carry__0_i_10_n_0
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.348    12.196 r  L_reg/L_3c716b1f_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.196    aseg_driver/decimal_renderer/S[0]
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.743 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.878    13.622    L_reg/L_3c716b1f_remainder0[10]
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.302    13.924 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.055    14.979    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.103 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.683    15.786    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.103    17.013    L_reg/i__carry_i_16__0_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I0_O)        0.152    17.165 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.109    18.273    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.627 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.834    19.461    L_reg/i__carry_i_11_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.425    20.218    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.738 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.738    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.855 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.855    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.178 f  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.090    22.269    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.306    22.575 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.724    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.848 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.985    23.833    L_reg/i__carry_i_14_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.150    23.983 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    24.449    L_reg/i__carry_i_25_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.328    24.777 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.879    25.656    L_reg/i__carry_i_14_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I3_O)        0.124    25.780 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.447    26.227    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.117    26.344 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.355    26.700    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.348    27.048 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.598 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.712 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.712    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.826 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.826    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.048 f  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.881    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y3          LUT6 (Prop_lut6_I5_O)        0.299    29.180 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    30.210    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.334 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.749    31.083    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.207 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    31.998    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.122 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.072    33.193    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I0_O)        0.150    33.343 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.164    37.507    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.285 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.285    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.118ns  (logic 12.316ns (34.101%)  route 23.801ns (65.899%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.896     7.529    L_reg/M_sm_timer[8]
    SLICE_X37Y6          LUT5 (Prop_lut5_I1_O)        0.295     7.824 f  L_reg/L_3c716b1f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.863     8.687    L_reg/L_3c716b1f_remainder0_carry_i_24__1_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.811 f  L_reg/L_3c716b1f_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.029     9.840    L_reg/L_3c716b1f_remainder0_carry__1_i_7__1_n_0
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.990 f  L_reg/L_3c716b1f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.674    L_reg/L_3c716b1f_remainder0_carry_i_20__1_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.048 r  L_reg/L_3c716b1f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.869    L_reg/L_3c716b1f_remainder0_carry_i_10__1_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.197 r  L_reg/L_3c716b1f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.197    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.747 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.747    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.969 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.010    13.980    L_reg/L_3c716b1f_remainder0_3[4]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.327    14.307 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.896    15.202    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.332    15.534 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.493    16.028    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.178 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.834    17.012    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.366 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.787    18.153    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.352    18.505 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.949    19.454    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.780 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.379    20.159    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.679 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.679    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.796 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.751    21.786    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X28Y5          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.521    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    23.787    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124    23.911 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.699    24.610    L_reg/i__carry_i_13__3_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.762 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.714    25.475    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.801 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.615    26.416    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.566 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.268    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.144 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.144    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.258 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.372 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.372    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.594 f  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.415    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.714 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.288    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.412 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    31.044    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.168 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.492    31.661    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.785 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.197    32.982    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.154    33.136 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.387    37.523    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.750    41.273 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.273    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.775ns  (logic 12.087ns (33.785%)  route 23.688ns (66.215%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=5 LUT4=2 LUT5=8 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.896     7.529    L_reg/M_sm_timer[8]
    SLICE_X37Y6          LUT5 (Prop_lut5_I1_O)        0.295     7.824 f  L_reg/L_3c716b1f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.863     8.687    L_reg/L_3c716b1f_remainder0_carry_i_24__1_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.811 f  L_reg/L_3c716b1f_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.029     9.840    L_reg/L_3c716b1f_remainder0_carry__1_i_7__1_n_0
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.990 f  L_reg/L_3c716b1f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.674    L_reg/L_3c716b1f_remainder0_carry_i_20__1_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.048 r  L_reg/L_3c716b1f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.869    L_reg/L_3c716b1f_remainder0_carry_i_10__1_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.197 r  L_reg/L_3c716b1f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.197    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.747 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.747    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.969 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.010    13.980    L_reg/L_3c716b1f_remainder0_3[4]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.327    14.307 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.896    15.202    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.332    15.534 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.493    16.028    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.178 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.834    17.012    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.366 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.787    18.153    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.352    18.505 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.949    19.454    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.780 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.379    20.159    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.679 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.679    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.796 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.751    21.786    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X28Y5          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.521    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    23.787    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124    23.911 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.699    24.610    L_reg/i__carry_i_13__3_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.762 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.714    25.475    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.801 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.615    26.416    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.566 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.268    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.144 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.144    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.258 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.372 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.372    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.594 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.415    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.714 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.288    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.412 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.316    30.728    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X33Y4          LUT3 (Prop_lut3_I1_O)        0.124    30.852 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.675    31.527    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I4_O)        0.124    31.651 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.972    32.623    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X36Y4          LUT4 (Prop_lut4_I1_O)        0.124    32.747 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.633    37.380    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    40.931 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.931    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.628ns  (logic 12.319ns (34.576%)  route 23.310ns (65.424%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y5          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y5          FDRE (Prop_fdre_C_Q)         0.478     5.633 f  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.896     7.529    L_reg/M_sm_timer[8]
    SLICE_X37Y6          LUT5 (Prop_lut5_I1_O)        0.295     7.824 f  L_reg/L_3c716b1f_remainder0_carry_i_24__1/O
                         net (fo=2, routed)           0.863     8.687    L_reg/L_3c716b1f_remainder0_carry_i_24__1_n_0
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124     8.811 f  L_reg/L_3c716b1f_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           1.029     9.840    L_reg/L_3c716b1f_remainder0_carry__1_i_7__1_n_0
    SLICE_X34Y6          LUT3 (Prop_lut3_I2_O)        0.150     9.990 f  L_reg/L_3c716b1f_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.684    10.674    L_reg/L_3c716b1f_remainder0_carry_i_20__1_n_0
    SLICE_X34Y6          LUT5 (Prop_lut5_I4_O)        0.374    11.048 r  L_reg/L_3c716b1f_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.821    11.869    L_reg/L_3c716b1f_remainder0_carry_i_10__1_n_0
    SLICE_X35Y4          LUT4 (Prop_lut4_I1_O)        0.328    12.197 r  L_reg/L_3c716b1f_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.197    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.747 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.747    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.969 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.010    13.980    L_reg/L_3c716b1f_remainder0_3[4]
    SLICE_X31Y7          LUT3 (Prop_lut3_I0_O)        0.327    14.307 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           0.896    15.202    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X30Y7          LUT6 (Prop_lut6_I4_O)        0.332    15.534 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.493    16.028    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X31Y7          LUT5 (Prop_lut5_I3_O)        0.150    16.178 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.834    17.012    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X32Y7          LUT5 (Prop_lut5_I4_O)        0.354    17.366 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.787    18.153    L_reg/i__carry_i_19__3_n_0
    SLICE_X32Y6          LUT3 (Prop_lut3_I0_O)        0.352    18.505 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.949    19.454    L_reg/i__carry_i_11__3_n_0
    SLICE_X31Y4          LUT2 (Prop_lut2_I1_O)        0.326    19.780 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.379    20.159    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X30Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.679 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.679    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X30Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.796 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.796    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X30Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.035 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.751    21.786    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X28Y5          LUT5 (Prop_lut5_I1_O)        0.301    22.087 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    22.521    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X28Y5          LUT5 (Prop_lut5_I0_O)        0.124    22.645 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.142    23.787    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_0
    SLICE_X31Y3          LUT2 (Prop_lut2_I0_O)        0.124    23.911 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.699    24.610    L_reg/i__carry_i_13__3_0
    SLICE_X31Y3          LUT5 (Prop_lut5_I0_O)        0.152    24.762 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.714    25.475    L_reg/i__carry_i_23__3_n_0
    SLICE_X30Y3          LUT6 (Prop_lut6_I0_O)        0.326    25.801 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.615    26.416    L_reg/i__carry_i_13__3_n_0
    SLICE_X28Y3          LUT3 (Prop_lut3_I1_O)        0.150    26.566 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.702    27.268    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X29Y3          LUT5 (Prop_lut5_I0_O)        0.326    27.594 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.594    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X29Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.144 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.144    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.258 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.258    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.372 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    28.372    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X29Y6          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.594 r  timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    29.415    timerseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X28Y5          LUT6 (Prop_lut6_I5_O)        0.299    29.714 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.574    30.288    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X28Y4          LUT6 (Prop_lut6_I1_O)        0.124    30.412 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.633    31.044    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X32Y4          LUT6 (Prop_lut6_I1_O)        0.124    31.168 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.492    31.661    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I5_O)        0.124    31.785 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.966    32.751    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X36Y4          LUT4 (Prop_lut4_I3_O)        0.150    32.901 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.126    37.027    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.757    40.784 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.784    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.524ns  (logic 11.608ns (32.677%)  route 23.916ns (67.323%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=6 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.622     7.291    L_reg/M_sm_pac[3]
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.152     7.443 f  L_reg/L_3c716b1f_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.979     8.422    L_reg/L_3c716b1f_remainder0_carry_i_25_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.326     8.748 f  L_reg/L_3c716b1f_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.822     9.570    L_reg/L_3c716b1f_remainder0_carry_i_12_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.148     9.718 f  L_reg/L_3c716b1f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.798    10.516    L_reg/L_3c716b1f_remainder0_carry_i_20_n_0
    SLICE_X52Y0          LUT4 (Prop_lut4_I3_O)        0.356    10.872 r  L_reg/L_3c716b1f_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.976    11.848    L_reg/L_3c716b1f_remainder0_carry__0_i_10_n_0
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.348    12.196 r  L_reg/L_3c716b1f_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.196    aseg_driver/decimal_renderer/S[0]
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.743 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.878    13.622    L_reg/L_3c716b1f_remainder0[10]
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.302    13.924 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.055    14.979    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.103 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.683    15.786    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.103    17.013    L_reg/i__carry_i_16__0_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I0_O)        0.152    17.165 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.109    18.273    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.627 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.834    19.461    L_reg/i__carry_i_11_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.425    20.218    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.738 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.738    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.855 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.855    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.178 f  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.090    22.269    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.306    22.575 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.724    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.848 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.985    23.833    L_reg/i__carry_i_14_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.150    23.983 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    24.449    L_reg/i__carry_i_25_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.328    24.777 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.879    25.656    L_reg/i__carry_i_14_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I3_O)        0.124    25.780 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.447    26.227    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.117    26.344 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.355    26.700    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.348    27.048 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.598 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.712 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.712    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.826 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.826    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.048 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.881    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y3          LUT6 (Prop_lut6_I5_O)        0.299    29.180 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    30.210    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.334 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.749    31.083    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.207 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    31.998    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.122 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.107    33.229    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y2          LUT3 (Prop_lut3_I0_O)        0.124    33.353 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.749    37.102    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.675 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.675    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.453ns  (logic 11.603ns (32.728%)  route 23.850ns (67.272%))
  Logic Levels:           32  (CARRY4=8 LUT2=2 LUT3=5 LUT4=4 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.567     5.151    L_reg/clk_IBUF_BUFG
    SLICE_X46Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     5.669 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.622     7.291    L_reg/M_sm_pac[3]
    SLICE_X55Y0          LUT2 (Prop_lut2_I0_O)        0.152     7.443 f  L_reg/L_3c716b1f_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.979     8.422    L_reg/L_3c716b1f_remainder0_carry_i_25_n_0
    SLICE_X51Y1          LUT6 (Prop_lut6_I4_O)        0.326     8.748 f  L_reg/L_3c716b1f_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.822     9.570    L_reg/L_3c716b1f_remainder0_carry_i_12_n_0
    SLICE_X52Y1          LUT3 (Prop_lut3_I0_O)        0.148     9.718 f  L_reg/L_3c716b1f_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.798    10.516    L_reg/L_3c716b1f_remainder0_carry_i_20_n_0
    SLICE_X52Y0          LUT4 (Prop_lut4_I3_O)        0.356    10.872 r  L_reg/L_3c716b1f_remainder0_carry__0_i_10/O
                         net (fo=4, routed)           0.976    11.848    L_reg/L_3c716b1f_remainder0_carry__0_i_10_n_0
    SLICE_X53Y2          LUT4 (Prop_lut4_I1_O)        0.348    12.196 r  L_reg/L_3c716b1f_remainder0_carry__1_i_5/O
                         net (fo=1, routed)           0.000    12.196    aseg_driver/decimal_renderer/S[0]
    SLICE_X53Y2          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    12.743 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_carry__1/O[2]
                         net (fo=3, routed)           0.878    13.622    L_reg/L_3c716b1f_remainder0[10]
    SLICE_X54Y2          LUT5 (Prop_lut5_I0_O)        0.302    13.924 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.055    14.979    L_reg/i__carry__1_i_10_n_0
    SLICE_X54Y1          LUT4 (Prop_lut4_I0_O)        0.124    15.103 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.683    15.786    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.124    15.910 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           1.103    17.013    L_reg/i__carry_i_16__0_n_0
    SLICE_X57Y2          LUT3 (Prop_lut3_I0_O)        0.152    17.165 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           1.109    18.273    L_reg/i__carry_i_20__0_n_0
    SLICE_X58Y2          LUT3 (Prop_lut3_I1_O)        0.354    18.627 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.834    19.461    L_reg/i__carry_i_11_n_0
    SLICE_X58Y1          LUT2 (Prop_lut2_I1_O)        0.332    19.793 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.425    20.218    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X56Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.738 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.738    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry_n_0
    SLICE_X56Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.855 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.855    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X56Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.178 f  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.090    22.269    L_reg/L_3c716b1f_remainder0_inferred__1/i__carry__2[1]
    SLICE_X59Y2          LUT5 (Prop_lut5_I4_O)        0.306    22.575 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.724    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X59Y2          LUT5 (Prop_lut5_I0_O)        0.124    22.848 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.985    23.833    L_reg/i__carry_i_14_0
    SLICE_X60Y0          LUT3 (Prop_lut3_I0_O)        0.150    23.983 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.467    24.449    L_reg/i__carry_i_25_n_0
    SLICE_X60Y0          LUT6 (Prop_lut6_I0_O)        0.328    24.777 f  L_reg/i__carry_i_14/O
                         net (fo=8, routed)           0.879    25.656    L_reg/i__carry_i_14_n_0
    SLICE_X61Y0          LUT6 (Prop_lut6_I3_O)        0.124    25.780 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.447    26.227    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.117    26.344 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.355    26.700    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X61Y1          LUT5 (Prop_lut5_I0_O)        0.348    27.048 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.048    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X61Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.598 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.598    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.712 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.712    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.826 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.826    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.048 r  aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.834    28.881    aseg_driver/decimal_renderer/L_3c716b1f_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X60Y3          LUT6 (Prop_lut6_I5_O)        0.299    29.180 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           1.030    30.210    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X60Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.334 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.749    31.083    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.207 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.790    31.998    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.122 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.072    33.193    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y2          LUT4 (Prop_lut4_I1_O)        0.124    33.317 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.719    37.037    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.605 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.605    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.420ns (79.074%)  route 0.376ns (20.926%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.376     2.064    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.336 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.336    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.898ns  (logic 1.383ns (72.887%)  route 0.514ns (27.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X65Y47         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.514     2.195    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.437 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.437    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.409ns (72.588%)  route 0.532ns (27.412%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.532     2.236    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.480 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.480    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.395ns (70.100%)  route 0.595ns (29.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.595     2.299    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.529 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.529    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.014ns  (logic 1.429ns (70.931%)  route 0.586ns (29.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y47         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y47         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.586     2.273    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.554 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.554    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.373ns (65.584%)  route 0.720ns (34.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.590     1.534    display/clk_IBUF_BUFG
    SLICE_X58Y36         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.720     2.395    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.627 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.627    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.383ns (64.256%)  route 0.769ns (35.744%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X57Y36         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y36         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.769     2.418    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.660 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.660    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.373ns (59.774%)  route 0.924ns (40.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y26         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.924     2.585    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.794 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.794    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.407ns (61.427%)  route 0.884ns (38.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.884     2.528    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.795 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.795    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.407ns (58.683%)  route 0.991ns (41.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X47Y15         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.991     2.635    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.902 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.902    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.643ns (35.444%)  route 2.992ns (64.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.979    reset_cond/butt_reset_IBUF
    SLICE_X48Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.103 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.532     4.635    reset_cond/M_reset_cond_in
    SLICE_X48Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.643ns (35.444%)  route 2.992ns (64.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.979    reset_cond/butt_reset_IBUF
    SLICE_X48Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.103 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.532     4.635    reset_cond/M_reset_cond_in
    SLICE_X48Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.643ns (35.444%)  route 2.992ns (64.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.979    reset_cond/butt_reset_IBUF
    SLICE_X48Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.103 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.532     4.635    reset_cond/M_reset_cond_in
    SLICE_X48Y24         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.635ns  (logic 1.643ns (35.444%)  route 2.992ns (64.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.460     3.979    reset_cond/butt_reset_IBUF
    SLICE_X48Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.103 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.532     4.635    reset_cond/M_reset_cond_in
    SLICE_X48Y24         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434     4.839    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1191161969[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.521ns  (logic 1.624ns (35.927%)  route 2.897ns (64.073%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.897     4.397    forLoop_idx_0_1191161969[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X52Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.521 r  forLoop_idx_0_1191161969[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.521    forLoop_idx_0_1191161969[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X52Y27         FDRE                                         r  forLoop_idx_0_1191161969[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.438     4.843    forLoop_idx_0_1191161969[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X52Y27         FDRE                                         r  forLoop_idx_0_1191161969[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.314ns  (logic 1.653ns (38.323%)  route 2.660ns (61.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.660     4.190    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.124     4.314 r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.314    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X47Y27         FDRE                                         r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.434     4.839    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 1.630ns (39.336%)  route 2.514ns (60.664%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.835ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.514     4.020    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.144 r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.144    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.430     4.835    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.640ns (39.780%)  route 2.483ns (60.220%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.483     3.999    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X47Y25         LUT1 (Prop_lut1_I0_O)        0.124     4.123 r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.123    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X47Y25         FDRE                                         r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.431     4.836    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.119ns  (logic 1.641ns (39.848%)  route 2.478ns (60.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.478     3.995    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.124     4.119 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.119    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.442     4.847    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.093ns  (logic 1.658ns (40.515%)  route 2.435ns (59.485%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.435     3.969    forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.093 r  forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.093    forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         1.435     4.840    forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.317ns  (logic 0.327ns (24.837%)  route 0.990ns (75.163%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.990     1.272    forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X32Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.317 r  forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.317    forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  forLoop_idx_0_620214673[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.402ns  (logic 0.330ns (23.536%)  route 1.072ns (76.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.072     1.357    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X30Y11         LUT1 (Prop_lut1_I0_O)        0.045     1.402 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.402    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X30Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.830     2.020    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X30Y11         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.403ns  (logic 0.242ns (17.225%)  route 1.161ns (82.775%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.403    butt_cond/sync/D[0]
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.824     2.014    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X32Y64         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.412ns  (logic 0.329ns (23.265%)  route 1.084ns (76.735%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.084     1.367    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X47Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.412 r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.412    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X47Y25         FDRE                                         r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.818     2.008    forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X47Y25         FDRE                                         r  forLoop_idx_0_620214673[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.422ns  (logic 0.347ns (24.388%)  route 1.075ns (75.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.075     1.377    forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X42Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.422 r  forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.422    forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.821     2.011    forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X42Y28         FDRE                                         r  forLoop_idx_0_1191161969[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.435ns  (logic 0.319ns (22.220%)  route 1.116ns (77.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.116     1.390    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X43Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.435 r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.435    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.817     2.007    forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X43Y25         FDRE                                         r  forLoop_idx_0_1191161969[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.498ns  (logic 0.341ns (22.793%)  route 1.156ns (77.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.156     1.453    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X47Y27         LUT1 (Prop_lut1_I0_O)        0.045     1.498 r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.498    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X47Y27         FDRE                                         r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.821     2.011    forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X47Y27         FDRE                                         r  forLoop_idx_0_1191161969[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.331ns (20.358%)  route 1.296ns (79.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.119     1.406    reset_cond/butt_reset_IBUF
    SLICE_X48Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.177     1.628    reset_cond/M_reset_cond_in
    SLICE_X48Y24         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.331ns (20.358%)  route 1.296ns (79.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.119     1.406    reset_cond/butt_reset_IBUF
    SLICE_X48Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.177     1.628    reset_cond/M_reset_cond_in
    SLICE_X48Y24         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.628ns  (logic 0.331ns (20.358%)  route 1.296ns (79.642%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.119     1.406    reset_cond/butt_reset_IBUF
    SLICE_X48Y24         LUT1 (Prop_lut1_I0_O)        0.045     1.451 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.177     1.628    reset_cond/M_reset_cond_in
    SLICE_X48Y24         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=549, routed)         0.820     2.010    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y24         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





