[["Power struggles: Revisiting the RISC vs. CISC debate on contemporary ARM and x86 architectures.", ["Emily R. Blem", "Jaikrishnan Menon", "Karthikeyan Sankaralingam"], "https://doi.org/10.1109/HPCA.2013.6522302", 12], ["High-performance and energy-efficient mobile web browsing on big/little systems.", ["Yuhao Zhu", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2013.6522303", 12], ["Skinflint DRAM system: Minimizing DRAM chip writes for low power.", ["Yebin Lee", "Soontae Kim", "Seokin Hong", "Jongmin Lee"], "https://doi.org/10.1109/HPCA.2013.6522304", 10], ["Enabling distributed generation powered sustainable high-performance data center.", ["Chao Li", "Ruijin Zhou", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522305", 12], ["A group-commit mechanism for ROB-based processors implementing the X86 ISA.", ["Furat Afram", "Hui Zeng", "Kanad Ghose"], "https://doi.org/10.1109/HPCA.2013.6522306", 12], ["Store-Load-Branch (SLB) predictor: A compiler assisted branch prediction for data dependent branches.", ["Muhammad Umar Farooq", "Khubaib", "Lizy K. John"], "https://doi.org/10.1109/HPCA.2013.6522307", 12], ["Two level bulk preload branch prediction.", ["James Bonanno", "Adam Collura", "Daniel Lipetz", "Ulrich Mayer", "Brian Prasky", "Anthony Saporito"], "https://doi.org/10.1109/HPCA.2013.6522308", 12], ["RECAP: A region-based cure for the common cold (cache).", ["Jason Zebchuk", "Harold W. Cain", "Xin Tong", "Vijayalakshmi Srinivasan", "Andreas Moshovos"], "https://doi.org/10.1109/HPCA.2013.6522309", 12], ["Navigating heterogeneous processors with market mechanisms.", ["Marisabel Guevara", "Benjamin Lubin", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2013.6522310", 12], ["Application-to-core mapping policies to reduce memory system interference in multi-core systems.", ["Reetuparna Das", "Rachata Ausavarungnirun", "Onur Mutlu", "Akhilesh Kumar", "Mani Azimi"], "https://doi.org/10.1109/HPCA.2013.6522311", 12], ["Improving multi-core performance using mixed-cell cache architecture.", ["Samira Manabi Khan", "Alaa R. Alameldeen", "Chris Wilkerson", "Jaydeep Kulkarni", "Daniel A. Jimenez"], "https://doi.org/10.1109/HPCA.2013.6522312", 12], ["ECM: Effective Capacity Maximizer for high-performance compressed caching.", ["Seungcheol Baek", "Hyung Gyu Lee", "Chrysostomos Nicopoulos", "Junghee Lee", "Jongman Kim"], "https://doi.org/10.1109/HPCA.2013.6522313", 12], ["Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM.", ["Mu-Tien Chang", "Paul Rosenfeld", "Shih-Lien Lu", "Bruce Jacob"], "https://doi.org/10.1109/HPCA.2013.6522314", 12], ["Modeling performance variation due to cache sharing.", ["Andreas Sandberg", "Andreas Sembrant", "Erik Hagersten", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2013.6522315", 12], ["A novel system architecture for web scale applications using lightweight CPUs and virtualized I/O.", ["Kshitij Sudan", "Saisanthosh Balakrishnan", "Sean Lie", "Min Xu", "Dhiraj Mallick", "Gary Lauterbach", "Rajeev Balasubramonian"], "https://doi.org/10.1109/HPCA.2013.6522316", 12], ["Cost effective data center servers.", ["Rui Hou", "Tao Jiang", "Liuhang Zhang", "Pengfei Qi", "Jianbo Dong", "Haibin Wang", "Xiongli Gu", "Shujie Zhang"], "https://doi.org/10.1109/HPCA.2013.6522317", 9], ["Optimizing Google's warehouse scale computers: The NUMA experience.", ["Lingjia Tang", "Jason Mars", "Xiao Zhang", "Robert Hagmann", "Robert Hundt", "Eric Tune"], "https://doi.org/10.1109/HPCA.2013.6522318", 10], ["Runnemede: An architecture for Ubiquitous High-Performance Computing.", ["Nicholas P. Carter", "Aditya Agrawal", "Shekhar Borkar", "Romain Cledat", "Howard David", "Dave Dunning", "Joshua B. Fryman", "Ivan Ganev", "Roger A. Golliver", "Rob C. Knauerhase", "Richard Lethin", "Benoit Meister", "Asit K. Mishra", "Wilfred R. Pinfold", "Justin Teller", "Josep Torrellas", "Nicolas Vasilache", "Ganesh Venkatesh", "Jianping Xu"], "https://doi.org/10.1109/HPCA.2013.6522319", 12], ["Exploring high-performance and energy proportional interface for phase change memory systems.", ["Zhongqi Li", "Ruijin Zhou", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522320", 12], ["Coset coding to extend the lifetime of memory.", ["Adam N. Jacobvitz", "A. Robert Calderbank", "Daniel J. Sorin"], "https://doi.org/10.1109/HPCA.2013.6522321", 12], ["i2WAP: Improving non-volatile cache lifetime by reducing inter- and intra-set write variations.", ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"], "https://doi.org/10.1109/HPCA.2013.6522322", 12], ["Architecture support for guest-transparent VM protection from untrusted hypervisor and physical attacks.", ["Yubin Xia", "Yutao Liu", "Haibo Chen"], "https://doi.org/10.1109/HPCA.2013.6522323", 12], ["SCRAP: Architecture for signature-based protection from Code Reuse Attacks.", ["Mehmet Kayaalp", "Timothy Schmitt", "Junaid Nomani", "Dmitry Ponomarev", "Nael B. Abu-Ghazaleh"], "https://doi.org/10.1109/HPCA.2013.6522324", 12], ["Adaptive Reliability Chipkill Correct (ARCC).", ["Xun Jian", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2013.6522325", 12], ["Accelerating write by exploiting PCM asymmetries.", ["Jianhui Yue", "Yifeng Zhu"], "https://doi.org/10.1109/HPCA.2013.6522326", 12], ["Hybrid latency tolerance for robust energy-efficiency on 1000-core data parallel processors.", ["Neal Clayton Crago", "Omid Azizi", "Steven S. Lumetta", "Sanjay J. Patel"], "https://doi.org/10.1109/HPCA.2013.6522327", 12], ["Optimizing virtual machine scheduling in NUMA multicore systems.", ["Jia Rao", "Kun Wang", "Xiaobo Zhou", "Cheng-Zhong Xu"], "https://doi.org/10.1109/HPCA.2013.6522328", 12], ["Sonic Millip3De: A massively parallel 3D-stacked accelerator for 3D ultrasound.", ["Richard Sampson", "Ming Yang", "Siyuan Wei", "Chaitali Chakrabarti", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2013.6522329", 12], ["Power-efficient computing for compute-intensive GPGPU applications.", ["Syed Zohaib Gilani", "Nam Sung Kim", "Michael J. Schulte"], "https://doi.org/10.1109/HPCA.2013.6522330", 12], ["Power-performance co-optimization of throughput core architecture using resistive memory.", ["Nilanjan Goswami", "Bingyi Cao", "Tao Li"], "https://doi.org/10.1109/HPCA.2013.6522331", 12], ["Reducing GPU offload latency via fine-grained CPU-GPU synchronization.", ["Daniel Lustig", "Margaret Martonosi"], "https://doi.org/10.1109/HPCA.2013.6522332", 12], ["Worm-Bubble Flow Control.", ["Lizhong Chen", "Timothy Mark Pinkston"], "https://doi.org/10.1109/HPCA.2013.6522333", 12], ["Breaking the on-chip latency barrier using SMART.", ["Tushar Krishna", "Chia-Hsin Owen Chen", "Woo-Cheol Kwon", "Li-Shiuan Peh"], "https://doi.org/10.1109/HPCA.2013.6522334", 12], ["TS-Router: On maximizing the Quality-of-Allocation in the On-Chip Network.", ["Yuan-Ying Chang", "Yoshi Shih-Chieh Huang", "Matthew Poremba", "Vijaykrishnan Narayanan", "Yuan Xie", "Chung-Ta King"], "https://doi.org/10.1109/HPCA.2013.6522335", 10], ["Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies.", ["Aditya Agrawal", "Prabhat Jain", "Amin Ansari", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522336", 12], ["Warped register file: A power efficient register file for GPGPUs.", ["Mohammad Abdel-Majeed", "Murali Annavaram"], "https://doi.org/10.1109/HPCA.2013.6522337", 12], ["Disintegrated control for energy-efficient and heterogeneous memory systems.", ["Tae Jun Ham", "Bharath K. Chelepalli", "Neng Xue", "Benjamin C. Lee"], "https://doi.org/10.1109/HPCA.2013.6522338", 12], ["Illusionist: Transforming lightweight cores into aggressive cores on demand.", ["Amin Ansari", "Shuguang Feng", "Shantanu Gupta", "Josep Torrellas", "Scott A. Mahlke"], "https://doi.org/10.1109/HPCA.2013.6522339", 12], ["ESESC: A fast multicore simulator using Time-Based Sampling.", ["Ehsan K. Ardestani", "Jose Renau"], "https://doi.org/10.1109/HPCA.2013.6522340", 12], ["How to implement effective prediction and forwarding for fusable dynamic multicore architectures.", ["Behnam Robatmili", "Dong Li", "Hadi Esmaeilzadeh", "Madhu Saravana Sibi Govindan", "Aaron Smith", "Andrew Putnam", "Doug Burger", "Stephen W. Keckler"], "https://doi.org/10.1109/HPCA.2013.6522341", 12], ["Bridging the semantic gap: Emulating biological neuronal behaviors with simple digital neurons.", ["Andrew Nere", "Atif Hashmi", "Mikko H. Lipasti", "Giulio Tononi"], "https://doi.org/10.1109/HPCA.2013.6522342", 12], ["Layout-conscious random topologies for HPC off-chip interconnects.", ["Michihiro Koibuchi", "Ikki Fujiwara", "Hiroki Matsutani", "Henri Casanova"], "https://doi.org/10.1109/HPCA.2013.6522343", 12], ["Scaling towards kilo-core processors with asymmetric high-radix topologies.", ["Nilmini Abeyratne", "Reetuparna Das", "Qingkun Li", "Korey Sewell", "Bharan Giridhar", "Ronald G. Dreslinski", "David T. Blaauw", "Trevor N. Mudge"], "https://doi.org/10.1109/HPCA.2013.6522344", 12], ["Energy-efficient interconnect via Router Parking.", ["Ahmad Samih", "Ren Wang", "Anil Krishna", "Christian Maciocco", "Tsung-Yuan Charlie Tai", "Yan Solihin"], "https://doi.org/10.1109/HPCA.2013.6522345", 12], ["In-network traffic regulation for Transactional Memory.", ["Lihang Zhao", "Woojin Choi", "Lizhong Chen", "Jeffrey T. Draper"], "https://doi.org/10.1109/HPCA.2013.6522346", 12], ["Macho: A failure model-oriented adaptive cache architecture to enable near-threshold voltage scaling.", ["Tayyeb Mahmood", "Soontae Kim", "Seokin Hong"], "https://doi.org/10.1109/HPCA.2013.6522347", 10], ["EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing.", ["Ulya R. Karpuzcu", "Abhishek A. Sinkar", "Nam Sung Kim", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2013.6522348", 12], ["Rainbow: Efficient memory dependence recording with high replay parallelism for relaxed memory model.", ["Xuehai Qian", "He Huang", "Benjamin Sahelices", "Depei Qian"], "https://doi.org/10.1109/HPCA.2013.6522349", 12], ["High-speed formal verification of heterogeneous coherence hierarchies.", ["Jesse G. Beu", "Jason A. Poovey", "Eric R. Hein", "Thomas M. Conte"], "https://doi.org/10.1109/HPCA.2013.6522350", 12], ["Cache coherence for GPU architectures.", ["Inderpreet Singh", "Arrvindh Shriraman", "Wilson W. L. Fung", "Mike OConnor", "Tor M. Aamodt"], "https://doi.org/10.1109/HPCA.2013.6522351", 13], ["The dual-path execution model for efficient GPU control flow.", ["Minsoo Rhu", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2013.6522352", 12], ["A multiple SIMD, multiple data (MSMD) architecture: Parallel execution of dynamic and static SIMD fragments.", ["Yaohua Wang", "Shuming Chen", "Jianghua Wan", "Jiayuan Meng", "Kai Zhang", "Wei Liu", "Xi Ning"], "https://doi.org/10.1109/HPCA.2013.6522353", 12], ["Tiered-latency DRAM: A low latency and low cost DRAM architecture.", ["Donghyuk Lee", "Yoongu Kim", "Vivek Seshadri", "Jamie Liu", "Lavanya Subramanian", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522354", 12], ["A case for Refresh Pausing in DRAM memory systems.", ["Prashant J. Nair", "Chia-Chen Chou", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2013.6522355", 12], ["MISE: Providing performance predictability and improving fairness in shared main memory systems.", ["Lavanya Subramanian", "Vivek Seshadri", "Yoongu Kim", "Ben Jaiyen", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2013.6522356", 12]]