
KF-Estimator.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000062f0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b4  080064c0  080064c0  000164c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006674  08006674  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006674  08006674  00016674  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800667c  0800667c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800667c  0800667c  0001667c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006680  08006680  00016680  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006684  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000010c  20000070  080066f4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000017c  080066f4  0002017c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011097  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000245b  00000000  00000000  00031137  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ed8  00000000  00000000  00033598  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000db0  00000000  00000000  00034470  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023f0b  00000000  00000000  00035220  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c04b  00000000  00000000  0005912b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d4448  00000000  00000000  00065176  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001395be  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045fc  00000000  00000000  001396ac  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    000001d4  00000000  00000000  0013dca8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080064a8 	.word	0x080064a8

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080064a8 	.word	0x080064a8

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ee:	f1a4 0401 	sub.w	r4, r4, #1
 80003f2:	d1e9      	bne.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__aeabi_d2f>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a54:	bf24      	itt	cs
 8000a56:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a5a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a5e:	d90d      	bls.n	8000a7c <__aeabi_d2f+0x30>
 8000a60:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a64:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a68:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a6c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a70:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000a80:	d121      	bne.n	8000ac6 <__aeabi_d2f+0x7a>
 8000a82:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000a86:	bfbc      	itt	lt
 8000a88:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	4770      	bxlt	lr
 8000a8e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a92:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a96:	f1c2 0218 	rsb	r2, r2, #24
 8000a9a:	f1c2 0c20 	rsb	ip, r2, #32
 8000a9e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aa2:	fa20 f002 	lsr.w	r0, r0, r2
 8000aa6:	bf18      	it	ne
 8000aa8:	f040 0001 	orrne.w	r0, r0, #1
 8000aac:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ab4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ab8:	ea40 000c 	orr.w	r0, r0, ip
 8000abc:	fa23 f302 	lsr.w	r3, r3, r2
 8000ac0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ac4:	e7cc      	b.n	8000a60 <__aeabi_d2f+0x14>
 8000ac6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aca:	d107      	bne.n	8000adc <__aeabi_d2f+0x90>
 8000acc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ad0:	bf1e      	ittt	ne
 8000ad2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ad6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ada:	4770      	bxne	lr
 8000adc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ae0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ae4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ae8:	4770      	bx	lr
 8000aea:	bf00      	nop

08000aec <__aeabi_uldivmod>:
 8000aec:	b953      	cbnz	r3, 8000b04 <__aeabi_uldivmod+0x18>
 8000aee:	b94a      	cbnz	r2, 8000b04 <__aeabi_uldivmod+0x18>
 8000af0:	2900      	cmp	r1, #0
 8000af2:	bf08      	it	eq
 8000af4:	2800      	cmpeq	r0, #0
 8000af6:	bf1c      	itt	ne
 8000af8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000afc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000b00:	f000 b972 	b.w	8000de8 <__aeabi_idiv0>
 8000b04:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b08:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b0c:	f000 f806 	bl	8000b1c <__udivmoddi4>
 8000b10:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b18:	b004      	add	sp, #16
 8000b1a:	4770      	bx	lr

08000b1c <__udivmoddi4>:
 8000b1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b20:	9e08      	ldr	r6, [sp, #32]
 8000b22:	4604      	mov	r4, r0
 8000b24:	4688      	mov	r8, r1
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d14b      	bne.n	8000bc2 <__udivmoddi4+0xa6>
 8000b2a:	428a      	cmp	r2, r1
 8000b2c:	4615      	mov	r5, r2
 8000b2e:	d967      	bls.n	8000c00 <__udivmoddi4+0xe4>
 8000b30:	fab2 f282 	clz	r2, r2
 8000b34:	b14a      	cbz	r2, 8000b4a <__udivmoddi4+0x2e>
 8000b36:	f1c2 0720 	rsb	r7, r2, #32
 8000b3a:	fa01 f302 	lsl.w	r3, r1, r2
 8000b3e:	fa20 f707 	lsr.w	r7, r0, r7
 8000b42:	4095      	lsls	r5, r2
 8000b44:	ea47 0803 	orr.w	r8, r7, r3
 8000b48:	4094      	lsls	r4, r2
 8000b4a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b4e:	0c23      	lsrs	r3, r4, #16
 8000b50:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b54:	fa1f fc85 	uxth.w	ip, r5
 8000b58:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b5c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b60:	fb07 f10c 	mul.w	r1, r7, ip
 8000b64:	4299      	cmp	r1, r3
 8000b66:	d909      	bls.n	8000b7c <__udivmoddi4+0x60>
 8000b68:	18eb      	adds	r3, r5, r3
 8000b6a:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000b6e:	f080 811b 	bcs.w	8000da8 <__udivmoddi4+0x28c>
 8000b72:	4299      	cmp	r1, r3
 8000b74:	f240 8118 	bls.w	8000da8 <__udivmoddi4+0x28c>
 8000b78:	3f02      	subs	r7, #2
 8000b7a:	442b      	add	r3, r5
 8000b7c:	1a5b      	subs	r3, r3, r1
 8000b7e:	b2a4      	uxth	r4, r4
 8000b80:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b84:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b8c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b90:	45a4      	cmp	ip, r4
 8000b92:	d909      	bls.n	8000ba8 <__udivmoddi4+0x8c>
 8000b94:	192c      	adds	r4, r5, r4
 8000b96:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000b9a:	f080 8107 	bcs.w	8000dac <__udivmoddi4+0x290>
 8000b9e:	45a4      	cmp	ip, r4
 8000ba0:	f240 8104 	bls.w	8000dac <__udivmoddi4+0x290>
 8000ba4:	3802      	subs	r0, #2
 8000ba6:	442c      	add	r4, r5
 8000ba8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bac:	eba4 040c 	sub.w	r4, r4, ip
 8000bb0:	2700      	movs	r7, #0
 8000bb2:	b11e      	cbz	r6, 8000bbc <__udivmoddi4+0xa0>
 8000bb4:	40d4      	lsrs	r4, r2
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	e9c6 4300 	strd	r4, r3, [r6]
 8000bbc:	4639      	mov	r1, r7
 8000bbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bc2:	428b      	cmp	r3, r1
 8000bc4:	d909      	bls.n	8000bda <__udivmoddi4+0xbe>
 8000bc6:	2e00      	cmp	r6, #0
 8000bc8:	f000 80eb 	beq.w	8000da2 <__udivmoddi4+0x286>
 8000bcc:	2700      	movs	r7, #0
 8000bce:	e9c6 0100 	strd	r0, r1, [r6]
 8000bd2:	4638      	mov	r0, r7
 8000bd4:	4639      	mov	r1, r7
 8000bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bda:	fab3 f783 	clz	r7, r3
 8000bde:	2f00      	cmp	r7, #0
 8000be0:	d147      	bne.n	8000c72 <__udivmoddi4+0x156>
 8000be2:	428b      	cmp	r3, r1
 8000be4:	d302      	bcc.n	8000bec <__udivmoddi4+0xd0>
 8000be6:	4282      	cmp	r2, r0
 8000be8:	f200 80fa 	bhi.w	8000de0 <__udivmoddi4+0x2c4>
 8000bec:	1a84      	subs	r4, r0, r2
 8000bee:	eb61 0303 	sbc.w	r3, r1, r3
 8000bf2:	2001      	movs	r0, #1
 8000bf4:	4698      	mov	r8, r3
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	d0e0      	beq.n	8000bbc <__udivmoddi4+0xa0>
 8000bfa:	e9c6 4800 	strd	r4, r8, [r6]
 8000bfe:	e7dd      	b.n	8000bbc <__udivmoddi4+0xa0>
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xe8>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f282 	clz	r2, r2
 8000c08:	2a00      	cmp	r2, #0
 8000c0a:	f040 808f 	bne.w	8000d2c <__udivmoddi4+0x210>
 8000c0e:	1b49      	subs	r1, r1, r5
 8000c10:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c14:	fa1f f885 	uxth.w	r8, r5
 8000c18:	2701      	movs	r7, #1
 8000c1a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c1e:	0c23      	lsrs	r3, r4, #16
 8000c20:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c28:	fb08 f10c 	mul.w	r1, r8, ip
 8000c2c:	4299      	cmp	r1, r3
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x124>
 8000c30:	18eb      	adds	r3, r5, r3
 8000c32:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x122>
 8000c38:	4299      	cmp	r1, r3
 8000c3a:	f200 80cd 	bhi.w	8000dd8 <__udivmoddi4+0x2bc>
 8000c3e:	4684      	mov	ip, r0
 8000c40:	1a59      	subs	r1, r3, r1
 8000c42:	b2a3      	uxth	r3, r4
 8000c44:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c48:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c4c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c50:	fb08 f800 	mul.w	r8, r8, r0
 8000c54:	45a0      	cmp	r8, r4
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0x14c>
 8000c58:	192c      	adds	r4, r5, r4
 8000c5a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0x14a>
 8000c60:	45a0      	cmp	r8, r4
 8000c62:	f200 80b6 	bhi.w	8000dd2 <__udivmoddi4+0x2b6>
 8000c66:	4618      	mov	r0, r3
 8000c68:	eba4 0408 	sub.w	r4, r4, r8
 8000c6c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c70:	e79f      	b.n	8000bb2 <__udivmoddi4+0x96>
 8000c72:	f1c7 0c20 	rsb	ip, r7, #32
 8000c76:	40bb      	lsls	r3, r7
 8000c78:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c7c:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c80:	fa01 f407 	lsl.w	r4, r1, r7
 8000c84:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c88:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c8c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c90:	4325      	orrs	r5, r4
 8000c92:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c96:	0c2c      	lsrs	r4, r5, #16
 8000c98:	fb08 3319 	mls	r3, r8, r9, r3
 8000c9c:	fa1f fa8e 	uxth.w	sl, lr
 8000ca0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ca4:	fb09 f40a 	mul.w	r4, r9, sl
 8000ca8:	429c      	cmp	r4, r3
 8000caa:	fa02 f207 	lsl.w	r2, r2, r7
 8000cae:	fa00 f107 	lsl.w	r1, r0, r7
 8000cb2:	d90b      	bls.n	8000ccc <__udivmoddi4+0x1b0>
 8000cb4:	eb1e 0303 	adds.w	r3, lr, r3
 8000cb8:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000cbc:	f080 8087 	bcs.w	8000dce <__udivmoddi4+0x2b2>
 8000cc0:	429c      	cmp	r4, r3
 8000cc2:	f240 8084 	bls.w	8000dce <__udivmoddi4+0x2b2>
 8000cc6:	f1a9 0902 	sub.w	r9, r9, #2
 8000cca:	4473      	add	r3, lr
 8000ccc:	1b1b      	subs	r3, r3, r4
 8000cce:	b2ad      	uxth	r5, r5
 8000cd0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cd4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cd8:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cdc:	fb00 fa0a 	mul.w	sl, r0, sl
 8000ce0:	45a2      	cmp	sl, r4
 8000ce2:	d908      	bls.n	8000cf6 <__udivmoddi4+0x1da>
 8000ce4:	eb1e 0404 	adds.w	r4, lr, r4
 8000ce8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000cec:	d26b      	bcs.n	8000dc6 <__udivmoddi4+0x2aa>
 8000cee:	45a2      	cmp	sl, r4
 8000cf0:	d969      	bls.n	8000dc6 <__udivmoddi4+0x2aa>
 8000cf2:	3802      	subs	r0, #2
 8000cf4:	4474      	add	r4, lr
 8000cf6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cfa:	fba0 8902 	umull	r8, r9, r0, r2
 8000cfe:	eba4 040a 	sub.w	r4, r4, sl
 8000d02:	454c      	cmp	r4, r9
 8000d04:	46c2      	mov	sl, r8
 8000d06:	464b      	mov	r3, r9
 8000d08:	d354      	bcc.n	8000db4 <__udivmoddi4+0x298>
 8000d0a:	d051      	beq.n	8000db0 <__udivmoddi4+0x294>
 8000d0c:	2e00      	cmp	r6, #0
 8000d0e:	d069      	beq.n	8000de4 <__udivmoddi4+0x2c8>
 8000d10:	ebb1 050a 	subs.w	r5, r1, sl
 8000d14:	eb64 0403 	sbc.w	r4, r4, r3
 8000d18:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d1c:	40fd      	lsrs	r5, r7
 8000d1e:	40fc      	lsrs	r4, r7
 8000d20:	ea4c 0505 	orr.w	r5, ip, r5
 8000d24:	e9c6 5400 	strd	r5, r4, [r6]
 8000d28:	2700      	movs	r7, #0
 8000d2a:	e747      	b.n	8000bbc <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f703 	lsr.w	r7, r0, r3
 8000d34:	4095      	lsls	r5, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	fa21 f303 	lsr.w	r3, r1, r3
 8000d3e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d42:	4338      	orrs	r0, r7
 8000d44:	0c01      	lsrs	r1, r0, #16
 8000d46:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d4a:	fa1f f885 	uxth.w	r8, r5
 8000d4e:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d52:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d56:	fb07 f308 	mul.w	r3, r7, r8
 8000d5a:	428b      	cmp	r3, r1
 8000d5c:	fa04 f402 	lsl.w	r4, r4, r2
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x256>
 8000d62:	1869      	adds	r1, r5, r1
 8000d64:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000d68:	d22f      	bcs.n	8000dca <__udivmoddi4+0x2ae>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d92d      	bls.n	8000dca <__udivmoddi4+0x2ae>
 8000d6e:	3f02      	subs	r7, #2
 8000d70:	4429      	add	r1, r5
 8000d72:	1acb      	subs	r3, r1, r3
 8000d74:	b281      	uxth	r1, r0
 8000d76:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7a:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d82:	fb00 f308 	mul.w	r3, r0, r8
 8000d86:	428b      	cmp	r3, r1
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x27e>
 8000d8a:	1869      	adds	r1, r5, r1
 8000d8c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000d90:	d217      	bcs.n	8000dc2 <__udivmoddi4+0x2a6>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d915      	bls.n	8000dc2 <__udivmoddi4+0x2a6>
 8000d96:	3802      	subs	r0, #2
 8000d98:	4429      	add	r1, r5
 8000d9a:	1ac9      	subs	r1, r1, r3
 8000d9c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000da0:	e73b      	b.n	8000c1a <__udivmoddi4+0xfe>
 8000da2:	4637      	mov	r7, r6
 8000da4:	4630      	mov	r0, r6
 8000da6:	e709      	b.n	8000bbc <__udivmoddi4+0xa0>
 8000da8:	4607      	mov	r7, r0
 8000daa:	e6e7      	b.n	8000b7c <__udivmoddi4+0x60>
 8000dac:	4618      	mov	r0, r3
 8000dae:	e6fb      	b.n	8000ba8 <__udivmoddi4+0x8c>
 8000db0:	4541      	cmp	r1, r8
 8000db2:	d2ab      	bcs.n	8000d0c <__udivmoddi4+0x1f0>
 8000db4:	ebb8 0a02 	subs.w	sl, r8, r2
 8000db8:	eb69 020e 	sbc.w	r2, r9, lr
 8000dbc:	3801      	subs	r0, #1
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	e7a4      	b.n	8000d0c <__udivmoddi4+0x1f0>
 8000dc2:	4660      	mov	r0, ip
 8000dc4:	e7e9      	b.n	8000d9a <__udivmoddi4+0x27e>
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	e795      	b.n	8000cf6 <__udivmoddi4+0x1da>
 8000dca:	4667      	mov	r7, ip
 8000dcc:	e7d1      	b.n	8000d72 <__udivmoddi4+0x256>
 8000dce:	4681      	mov	r9, r0
 8000dd0:	e77c      	b.n	8000ccc <__udivmoddi4+0x1b0>
 8000dd2:	3802      	subs	r0, #2
 8000dd4:	442c      	add	r4, r5
 8000dd6:	e747      	b.n	8000c68 <__udivmoddi4+0x14c>
 8000dd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ddc:	442b      	add	r3, r5
 8000dde:	e72f      	b.n	8000c40 <__udivmoddi4+0x124>
 8000de0:	4638      	mov	r0, r7
 8000de2:	e708      	b.n	8000bf6 <__udivmoddi4+0xda>
 8000de4:	4637      	mov	r7, r6
 8000de6:	e6e9      	b.n	8000bbc <__udivmoddi4+0xa0>

08000de8 <__aeabi_idiv0>:
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop

08000dec <MPU9250_Initialize>:
#include <MPU9250.h>

MPU9250_Result_t MPU9250_Initialize(MPU9250_CONFIG_t *MPU9250_CONFIG){
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b088      	sub	sp, #32
 8000df0:	af02      	add	r7, sp, #8
 8000df2:	6078      	str	r0, [r7, #4]
    uint8_t cmdbuf[8] = {0};
 8000df4:	f107 030c 	add.w	r3, r7, #12
 8000df8:	2200      	movs	r2, #0
 8000dfa:	601a      	str	r2, [r3, #0]
 8000dfc:	605a      	str	r2, [r3, #4]
    HAL_StatusTypeDef res;

    /* MPU9250_WHO_AM_I ---------------------------------------------------------*/
    cmdbuf[0] = MPU9250_WHO_AM_I|0x80;
 8000dfe:	23f5      	movs	r3, #245	; 0xf5
 8000e00:	733b      	strb	r3, [r7, #12]

    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6858      	ldr	r0, [r3, #4]
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	891b      	ldrh	r3, [r3, #8]
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	f002 fc09 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	6818      	ldr	r0, [r3, #0]
 8000e16:	f107 020c 	add.w	r2, r7, #12
 8000e1a:	f107 010c 	add.w	r1, r7, #12
 8000e1e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e22:	9300      	str	r3, [sp, #0]
 8000e24:	2302      	movs	r3, #2
 8000e26:	f003 f98f 	bl	8004148 <HAL_SPI_TransmitReceive>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	6858      	ldr	r0, [r3, #4]
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	891b      	ldrh	r3, [r3, #8]
 8000e36:	2201      	movs	r2, #1
 8000e38:	4619      	mov	r1, r3
 8000e3a:	f002 fbf3 	bl	8003624 <HAL_GPIO_WritePin>

    //WHO_AM_I Check
    if (cmdbuf[1] != 0x71) {
 8000e3e:	7b7b      	ldrb	r3, [r7, #13]
 8000e40:	2b71      	cmp	r3, #113	; 0x71
 8000e42:	d001      	beq.n	8000e48 <MPU9250_Initialize+0x5c>
        return MPU9250_RESULT_FAIL;
 8000e44:	2301      	movs	r3, #1
 8000e46:	e284      	b.n	8001352 <MPU9250_Initialize+0x566>
    }
    //Ex
    if (res != HAL_OK) {
 8000e48:	7dfb      	ldrb	r3, [r7, #23]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d001      	beq.n	8000e52 <MPU9250_Initialize+0x66>
        return MPU9250_RESULT_FAIL;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e27f      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    /* MPU9250_Reset ----------------------------------------------------------*/

    cmdbuf[0] = MPU9250_PWR_MGMT_1;
 8000e52:	236b      	movs	r3, #107	; 0x6b
 8000e54:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x00;
 8000e56:	2300      	movs	r3, #0
 8000e58:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6858      	ldr	r0, [r3, #4]
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	891b      	ldrh	r3, [r3, #8]
 8000e62:	2200      	movs	r2, #0
 8000e64:	4619      	mov	r1, r3
 8000e66:	f002 fbdd 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	6818      	ldr	r0, [r3, #0]
 8000e6e:	f107 020c 	add.w	r2, r7, #12
 8000e72:	f107 010c 	add.w	r1, r7, #12
 8000e76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e7a:	9300      	str	r3, [sp, #0]
 8000e7c:	2302      	movs	r3, #2
 8000e7e:	f003 f963 	bl	8004148 <HAL_SPI_TransmitReceive>
 8000e82:	4603      	mov	r3, r0
 8000e84:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	6858      	ldr	r0, [r3, #4]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	891b      	ldrh	r3, [r3, #8]
 8000e8e:	2201      	movs	r2, #1
 8000e90:	4619      	mov	r1, r3
 8000e92:	f002 fbc7 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8000e96:	7dfb      	ldrb	r3, [r7, #23]
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MPU9250_Initialize+0xb4>
        return MPU9250_RESULT_FAIL;
 8000e9c:	2301      	movs	r3, #1
 8000e9e:	e258      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    HAL_Delay(100);
 8000ea0:	2064      	movs	r0, #100	; 0x64
 8000ea2:	f002 f8f9 	bl	8003098 <HAL_Delay>

    /* MPU9250_I2C_Bypass_mode_enable ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_INT_PIN_CFG;
 8000ea6:	2337      	movs	r3, #55	; 0x37
 8000ea8:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x12;
 8000eaa:	2312      	movs	r3, #18
 8000eac:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6858      	ldr	r0, [r3, #4]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	891b      	ldrh	r3, [r3, #8]
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f002 fbb3 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	6818      	ldr	r0, [r3, #0]
 8000ec2:	f107 020c 	add.w	r2, r7, #12
 8000ec6:	f107 010c 	add.w	r1, r7, #12
 8000eca:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000ece:	9300      	str	r3, [sp, #0]
 8000ed0:	2302      	movs	r3, #2
 8000ed2:	f003 f939 	bl	8004148 <HAL_SPI_TransmitReceive>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6858      	ldr	r0, [r3, #4]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	891b      	ldrh	r3, [r3, #8]
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	f002 fb9d 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8000eea:	7dfb      	ldrb	r3, [r7, #23]
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d001      	beq.n	8000ef4 <MPU9250_Initialize+0x108>
        return MPU9250_RESULT_FAIL;
 8000ef0:	2301      	movs	r3, #1
 8000ef2:	e22e      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    /* MPU9250_I2C_Master_enable ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_USER_CTRL;
 8000ef4:	236a      	movs	r3, #106	; 0x6a
 8000ef6:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x30;
 8000ef8:	2330      	movs	r3, #48	; 0x30
 8000efa:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	6858      	ldr	r0, [r3, #4]
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	891b      	ldrh	r3, [r3, #8]
 8000f04:	2200      	movs	r2, #0
 8000f06:	4619      	mov	r1, r3
 8000f08:	f002 fb8c 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	6818      	ldr	r0, [r3, #0]
 8000f10:	f107 020c 	add.w	r2, r7, #12
 8000f14:	f107 010c 	add.w	r1, r7, #12
 8000f18:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2302      	movs	r3, #2
 8000f20:	f003 f912 	bl	8004148 <HAL_SPI_TransmitReceive>
 8000f24:	4603      	mov	r3, r0
 8000f26:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	6858      	ldr	r0, [r3, #4]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	891b      	ldrh	r3, [r3, #8]
 8000f30:	2201      	movs	r2, #1
 8000f32:	4619      	mov	r1, r3
 8000f34:	f002 fb76 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8000f38:	7dfb      	ldrb	r3, [r7, #23]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <MPU9250_Initialize+0x156>
        return MPU9250_RESULT_FAIL;
 8000f3e:	2301      	movs	r3, #1
 8000f40:	e207      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    /* MPU9250_Set_I2C_clock_400kbps ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_I2C_MST_CTRL;
 8000f42:	2324      	movs	r3, #36	; 0x24
 8000f44:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x0D;
 8000f46:	230d      	movs	r3, #13
 8000f48:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6858      	ldr	r0, [r3, #4]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	891b      	ldrh	r3, [r3, #8]
 8000f52:	2200      	movs	r2, #0
 8000f54:	4619      	mov	r1, r3
 8000f56:	f002 fb65 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	6818      	ldr	r0, [r3, #0]
 8000f5e:	f107 020c 	add.w	r2, r7, #12
 8000f62:	f107 010c 	add.w	r1, r7, #12
 8000f66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000f6a:	9300      	str	r3, [sp, #0]
 8000f6c:	2302      	movs	r3, #2
 8000f6e:	f003 f8eb 	bl	8004148 <HAL_SPI_TransmitReceive>
 8000f72:	4603      	mov	r3, r0
 8000f74:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6858      	ldr	r0, [r3, #4]
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	891b      	ldrh	r3, [r3, #8]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	4619      	mov	r1, r3
 8000f82:	f002 fb4f 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8000f86:	7dfb      	ldrb	r3, [r7, #23]
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d001      	beq.n	8000f90 <MPU9250_Initialize+0x1a4>
        return MPU9250_RESULT_FAIL;
 8000f8c:	2301      	movs	r3, #1
 8000f8e:	e1e0      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    /* AK8963_Reset ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_I2C_SLV0_ADDR;
 8000f90:	2325      	movs	r3, #37	; 0x25
 8000f92:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_ADDRESS;
 8000f94:	230c      	movs	r3, #12
 8000f96:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6858      	ldr	r0, [r3, #4]
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	891b      	ldrh	r3, [r3, #8]
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	f002 fb3e 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	6818      	ldr	r0, [r3, #0]
 8000fac:	f107 020c 	add.w	r2, r7, #12
 8000fb0:	f107 010c 	add.w	r1, r7, #12
 8000fb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000fb8:	9300      	str	r3, [sp, #0]
 8000fba:	2302      	movs	r3, #2
 8000fbc:	f003 f8c4 	bl	8004148 <HAL_SPI_TransmitReceive>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6858      	ldr	r0, [r3, #4]
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	891b      	ldrh	r3, [r3, #8]
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4619      	mov	r1, r3
 8000fd0:	f002 fb28 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8000fd4:	7dfb      	ldrb	r3, [r7, #23]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <MPU9250_Initialize+0x1f2>
        return MPU9250_RESULT_FAIL;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e1b9      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_REG;
 8000fde:	2326      	movs	r3, #38	; 0x26
 8000fe0:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_CNTL2;
 8000fe2:	230b      	movs	r3, #11
 8000fe4:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	6858      	ldr	r0, [r3, #4]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	891b      	ldrh	r3, [r3, #8]
 8000fee:	2200      	movs	r2, #0
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	f002 fb17 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	6818      	ldr	r0, [r3, #0]
 8000ffa:	f107 020c 	add.w	r2, r7, #12
 8000ffe:	f107 010c 	add.w	r1, r7, #12
 8001002:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2302      	movs	r3, #2
 800100a:	f003 f89d 	bl	8004148 <HAL_SPI_TransmitReceive>
 800100e:	4603      	mov	r3, r0
 8001010:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	6858      	ldr	r0, [r3, #4]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	891b      	ldrh	r3, [r3, #8]
 800101a:	2201      	movs	r2, #1
 800101c:	4619      	mov	r1, r3
 800101e:	f002 fb01 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8001022:	7dfb      	ldrb	r3, [r7, #23]
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MPU9250_Initialize+0x240>
        return MPU9250_RESULT_FAIL;
 8001028:	2301      	movs	r3, #1
 800102a:	e192      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_DO;
 800102c:	2363      	movs	r3, #99	; 0x63
 800102e:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x01;
 8001030:	2301      	movs	r3, #1
 8001032:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6858      	ldr	r0, [r3, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	891b      	ldrh	r3, [r3, #8]
 800103c:	2200      	movs	r2, #0
 800103e:	4619      	mov	r1, r3
 8001040:	f002 faf0 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6818      	ldr	r0, [r3, #0]
 8001048:	f107 020c 	add.w	r2, r7, #12
 800104c:	f107 010c 	add.w	r1, r7, #12
 8001050:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001054:	9300      	str	r3, [sp, #0]
 8001056:	2302      	movs	r3, #2
 8001058:	f003 f876 	bl	8004148 <HAL_SPI_TransmitReceive>
 800105c:	4603      	mov	r3, r0
 800105e:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6858      	ldr	r0, [r3, #4]
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	891b      	ldrh	r3, [r3, #8]
 8001068:	2201      	movs	r2, #1
 800106a:	4619      	mov	r1, r3
 800106c:	f002 fada 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8001070:	7dfb      	ldrb	r3, [r7, #23]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d001      	beq.n	800107a <MPU9250_Initialize+0x28e>
        return MPU9250_RESULT_FAIL;
 8001076:	2301      	movs	r3, #1
 8001078:	e16b      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_CTRL;
 800107a:	2327      	movs	r3, #39	; 0x27
 800107c:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x81;
 800107e:	2381      	movs	r3, #129	; 0x81
 8001080:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6858      	ldr	r0, [r3, #4]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	891b      	ldrh	r3, [r3, #8]
 800108a:	2200      	movs	r2, #0
 800108c:	4619      	mov	r1, r3
 800108e:	f002 fac9 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,8,0xFFFF);
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6818      	ldr	r0, [r3, #0]
 8001096:	f107 020c 	add.w	r2, r7, #12
 800109a:	f107 010c 	add.w	r1, r7, #12
 800109e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010a2:	9300      	str	r3, [sp, #0]
 80010a4:	2308      	movs	r3, #8
 80010a6:	f003 f84f 	bl	8004148 <HAL_SPI_TransmitReceive>
 80010aa:	4603      	mov	r3, r0
 80010ac:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6858      	ldr	r0, [r3, #4]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	891b      	ldrh	r3, [r3, #8]
 80010b6:	2201      	movs	r2, #1
 80010b8:	4619      	mov	r1, r3
 80010ba:	f002 fab3 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 80010be:	7dfb      	ldrb	r3, [r7, #23]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MPU9250_Initialize+0x2dc>
        return MPU9250_RESULT_FAIL;
 80010c4:	2301      	movs	r3, #1
 80010c6:	e144      	b.n	8001352 <MPU9250_Initialize+0x566>
    }
    HAL_Delay(100);
 80010c8:	2064      	movs	r0, #100	; 0x64
 80010ca:	f001 ffe5 	bl	8003098 <HAL_Delay>

    /* AK8963_Set_16bit_continuous_measurement_mode_2 ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_I2C_SLV0_ADDR;
 80010ce:	2325      	movs	r3, #37	; 0x25
 80010d0:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_ADDRESS;
 80010d2:	230c      	movs	r3, #12
 80010d4:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	6858      	ldr	r0, [r3, #4]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	891b      	ldrh	r3, [r3, #8]
 80010de:	2200      	movs	r2, #0
 80010e0:	4619      	mov	r1, r3
 80010e2:	f002 fa9f 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6818      	ldr	r0, [r3, #0]
 80010ea:	f107 020c 	add.w	r2, r7, #12
 80010ee:	f107 010c 	add.w	r1, r7, #12
 80010f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80010f6:	9300      	str	r3, [sp, #0]
 80010f8:	2302      	movs	r3, #2
 80010fa:	f003 f825 	bl	8004148 <HAL_SPI_TransmitReceive>
 80010fe:	4603      	mov	r3, r0
 8001100:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6858      	ldr	r0, [r3, #4]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	891b      	ldrh	r3, [r3, #8]
 800110a:	2201      	movs	r2, #1
 800110c:	4619      	mov	r1, r3
 800110e:	f002 fa89 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8001112:	7dfb      	ldrb	r3, [r7, #23]
 8001114:	2b00      	cmp	r3, #0
 8001116:	d001      	beq.n	800111c <MPU9250_Initialize+0x330>
        return MPU9250_RESULT_FAIL;
 8001118:	2301      	movs	r3, #1
 800111a:	e11a      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_REG;
 800111c:	2326      	movs	r3, #38	; 0x26
 800111e:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_CNTL1;
 8001120:	230a      	movs	r3, #10
 8001122:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6858      	ldr	r0, [r3, #4]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	891b      	ldrh	r3, [r3, #8]
 800112c:	2200      	movs	r2, #0
 800112e:	4619      	mov	r1, r3
 8001130:	f002 fa78 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	6818      	ldr	r0, [r3, #0]
 8001138:	f107 020c 	add.w	r2, r7, #12
 800113c:	f107 010c 	add.w	r1, r7, #12
 8001140:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	2302      	movs	r3, #2
 8001148:	f002 fffe 	bl	8004148 <HAL_SPI_TransmitReceive>
 800114c:	4603      	mov	r3, r0
 800114e:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	6858      	ldr	r0, [r3, #4]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	891b      	ldrh	r3, [r3, #8]
 8001158:	2201      	movs	r2, #1
 800115a:	4619      	mov	r1, r3
 800115c:	f002 fa62 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8001160:	7dfb      	ldrb	r3, [r7, #23]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d001      	beq.n	800116a <MPU9250_Initialize+0x37e>
        return MPU9250_RESULT_FAIL;
 8001166:	2301      	movs	r3, #1
 8001168:	e0f3      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_DO;
 800116a:	2363      	movs	r3, #99	; 0x63
 800116c:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x16;
 800116e:	2316      	movs	r3, #22
 8001170:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	6858      	ldr	r0, [r3, #4]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	891b      	ldrh	r3, [r3, #8]
 800117a:	2200      	movs	r2, #0
 800117c:	4619      	mov	r1, r3
 800117e:	f002 fa51 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6818      	ldr	r0, [r3, #0]
 8001186:	f107 020c 	add.w	r2, r7, #12
 800118a:	f107 010c 	add.w	r1, r7, #12
 800118e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2302      	movs	r3, #2
 8001196:	f002 ffd7 	bl	8004148 <HAL_SPI_TransmitReceive>
 800119a:	4603      	mov	r3, r0
 800119c:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6858      	ldr	r0, [r3, #4]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	891b      	ldrh	r3, [r3, #8]
 80011a6:	2201      	movs	r2, #1
 80011a8:	4619      	mov	r1, r3
 80011aa:	f002 fa3b 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 80011ae:	7dfb      	ldrb	r3, [r7, #23]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MPU9250_Initialize+0x3cc>
        return MPU9250_RESULT_FAIL;
 80011b4:	2301      	movs	r3, #1
 80011b6:	e0cc      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_CTRL;
 80011b8:	2327      	movs	r3, #39	; 0x27
 80011ba:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x81;
 80011bc:	2381      	movs	r3, #129	; 0x81
 80011be:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6858      	ldr	r0, [r3, #4]
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	891b      	ldrh	r3, [r3, #8]
 80011c8:	2200      	movs	r2, #0
 80011ca:	4619      	mov	r1, r3
 80011cc:	f002 fa2a 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	6818      	ldr	r0, [r3, #0]
 80011d4:	f107 020c 	add.w	r2, r7, #12
 80011d8:	f107 010c 	add.w	r1, r7, #12
 80011dc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80011e0:	9300      	str	r3, [sp, #0]
 80011e2:	2302      	movs	r3, #2
 80011e4:	f002 ffb0 	bl	8004148 <HAL_SPI_TransmitReceive>
 80011e8:	4603      	mov	r3, r0
 80011ea:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6858      	ldr	r0, [r3, #4]
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	891b      	ldrh	r3, [r3, #8]
 80011f4:	2201      	movs	r2, #1
 80011f6:	4619      	mov	r1, r3
 80011f8:	f002 fa14 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 80011fc:	7dfb      	ldrb	r3, [r7, #23]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <MPU9250_Initialize+0x41a>
        return MPU9250_RESULT_FAIL;
 8001202:	2301      	movs	r3, #1
 8001204:	e0a5      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    HAL_Delay(100);
 8001206:	2064      	movs	r0, #100	; 0x64
 8001208:	f001 ff46 	bl	8003098 <HAL_Delay>

    /* AK8963_WHO_AM_I ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_I2C_SLV0_ADDR;
 800120c:	2325      	movs	r3, #37	; 0x25
 800120e:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_ADDRESS|0x80;
 8001210:	238c      	movs	r3, #140	; 0x8c
 8001212:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6858      	ldr	r0, [r3, #4]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	891b      	ldrh	r3, [r3, #8]
 800121c:	2200      	movs	r2, #0
 800121e:	4619      	mov	r1, r3
 8001220:	f002 fa00 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6818      	ldr	r0, [r3, #0]
 8001228:	f107 020c 	add.w	r2, r7, #12
 800122c:	f107 010c 	add.w	r1, r7, #12
 8001230:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001234:	9300      	str	r3, [sp, #0]
 8001236:	2302      	movs	r3, #2
 8001238:	f002 ff86 	bl	8004148 <HAL_SPI_TransmitReceive>
 800123c:	4603      	mov	r3, r0
 800123e:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	6858      	ldr	r0, [r3, #4]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	891b      	ldrh	r3, [r3, #8]
 8001248:	2201      	movs	r2, #1
 800124a:	4619      	mov	r1, r3
 800124c:	f002 f9ea 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8001250:	7dfb      	ldrb	r3, [r7, #23]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <MPU9250_Initialize+0x46e>
        return MPU9250_RESULT_FAIL;
 8001256:	2301      	movs	r3, #1
 8001258:	e07b      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_REG;
 800125a:	2326      	movs	r3, #38	; 0x26
 800125c:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_WIA;
 800125e:	2300      	movs	r3, #0
 8001260:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	6858      	ldr	r0, [r3, #4]
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	891b      	ldrh	r3, [r3, #8]
 800126a:	2200      	movs	r2, #0
 800126c:	4619      	mov	r1, r3
 800126e:	f002 f9d9 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6818      	ldr	r0, [r3, #0]
 8001276:	f107 020c 	add.w	r2, r7, #12
 800127a:	f107 010c 	add.w	r1, r7, #12
 800127e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001282:	9300      	str	r3, [sp, #0]
 8001284:	2302      	movs	r3, #2
 8001286:	f002 ff5f 	bl	8004148 <HAL_SPI_TransmitReceive>
 800128a:	4603      	mov	r3, r0
 800128c:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	6858      	ldr	r0, [r3, #4]
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	891b      	ldrh	r3, [r3, #8]
 8001296:	2201      	movs	r2, #1
 8001298:	4619      	mov	r1, r3
 800129a:	f002 f9c3 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 800129e:	7dfb      	ldrb	r3, [r7, #23]
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MPU9250_Initialize+0x4bc>
        return MPU9250_RESULT_FAIL;
 80012a4:	2301      	movs	r3, #1
 80012a6:	e054      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_CTRL;
 80012a8:	2327      	movs	r3, #39	; 0x27
 80012aa:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x81;
 80012ac:	2381      	movs	r3, #129	; 0x81
 80012ae:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6858      	ldr	r0, [r3, #4]
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	891b      	ldrh	r3, [r3, #8]
 80012b8:	2200      	movs	r2, #0
 80012ba:	4619      	mov	r1, r3
 80012bc:	f002 f9b2 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6818      	ldr	r0, [r3, #0]
 80012c4:	f107 020c 	add.w	r2, r7, #12
 80012c8:	f107 010c 	add.w	r1, r7, #12
 80012cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2302      	movs	r3, #2
 80012d4:	f002 ff38 	bl	8004148 <HAL_SPI_TransmitReceive>
 80012d8:	4603      	mov	r3, r0
 80012da:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	6858      	ldr	r0, [r3, #4]
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	891b      	ldrh	r3, [r3, #8]
 80012e4:	2201      	movs	r2, #1
 80012e6:	4619      	mov	r1, r3
 80012e8:	f002 f99c 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 80012ec:	7dfb      	ldrb	r3, [r7, #23]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MPU9250_Initialize+0x50a>
        return MPU9250_RESULT_FAIL;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e02d      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    HAL_Delay(100);
 80012f6:	2064      	movs	r0, #100	; 0x64
 80012f8:	f001 fece 	bl	8003098 <HAL_Delay>

    cmdbuf[0] = MPU9250_EXT_SENS_DATA_00|0x80;
 80012fc:	23c9      	movs	r3, #201	; 0xc9
 80012fe:	733b      	strb	r3, [r7, #12]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	6858      	ldr	r0, [r3, #4]
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	891b      	ldrh	r3, [r3, #8]
 8001308:	2200      	movs	r2, #0
 800130a:	4619      	mov	r1, r3
 800130c:	f002 f98a 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6818      	ldr	r0, [r3, #0]
 8001314:	f107 020c 	add.w	r2, r7, #12
 8001318:	f107 010c 	add.w	r1, r7, #12
 800131c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001320:	9300      	str	r3, [sp, #0]
 8001322:	2302      	movs	r3, #2
 8001324:	f002 ff10 	bl	8004148 <HAL_SPI_TransmitReceive>
 8001328:	4603      	mov	r3, r0
 800132a:	75fb      	strb	r3, [r7, #23]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6858      	ldr	r0, [r3, #4]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	891b      	ldrh	r3, [r3, #8]
 8001334:	2201      	movs	r2, #1
 8001336:	4619      	mov	r1, r3
 8001338:	f002 f974 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 800133c:	7dfb      	ldrb	r3, [r7, #23]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d001      	beq.n	8001346 <MPU9250_Initialize+0x55a>
        return MPU9250_RESULT_FAIL;
 8001342:	2301      	movs	r3, #1
 8001344:	e005      	b.n	8001352 <MPU9250_Initialize+0x566>
    }
    //WHO_AM_I Check
    if (cmdbuf[1] != 0x48) {
 8001346:	7b7b      	ldrb	r3, [r7, #13]
 8001348:	2b48      	cmp	r3, #72	; 0x48
 800134a:	d001      	beq.n	8001350 <MPU9250_Initialize+0x564>
        return MPU9250_RESULT_FAIL;
 800134c:	2301      	movs	r3, #1
 800134e:	e000      	b.n	8001352 <MPU9250_Initialize+0x566>
    }

    return MPU9250_RESULT_OK;
 8001350:	2300      	movs	r3, #0
}
 8001352:	4618      	mov	r0, r3
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
	...

0800135c <MPU9250_Config>:

MPU9250_Result_t MPU9250_Config(MPU9250_CONFIG_t *MPU9250_CONFIG){
 800135c:	b590      	push	{r4, r7, lr}
 800135e:	b089      	sub	sp, #36	; 0x24
 8001360:	af02      	add	r7, sp, #8
 8001362:	6078      	str	r0, [r7, #4]
    uint8_t cmdbuf[4] = {0};
 8001364:	2300      	movs	r3, #0
 8001366:	60fb      	str	r3, [r7, #12]
    HAL_StatusTypeDef res;

    /* MPU9250_Set_Accel_Scale ---------------------------------------------------------*/
    cmdbuf[0] = MPU9250_CONFIG->ACCEL_SCALE;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	7a9b      	ldrb	r3, [r3, #10]
 800136c:	733b      	strb	r3, [r7, #12]
    if(cmdbuf[0] == ACCEL_SCALE_2G){//2G
 800136e:	7b3b      	ldrb	r3, [r7, #12]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d104      	bne.n	800137e <MPU9250_Config+0x22>
        MPU9250_CONFIG->ARES = 2.0/MPU9250_ACC_SENS_FACTOR;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 800137a:	60da      	str	r2, [r3, #12]
 800137c:	e016      	b.n	80013ac <MPU9250_Config+0x50>
    }
    else if(cmdbuf[0] == ACCEL_SCALE_4G){//4G
 800137e:	7b3b      	ldrb	r3, [r7, #12]
 8001380:	2b08      	cmp	r3, #8
 8001382:	d104      	bne.n	800138e <MPU9250_Config+0x32>
        MPU9250_CONFIG->ARES = 4.0/MPU9250_ACC_SENS_FACTOR;
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 800138a:	60da      	str	r2, [r3, #12]
 800138c:	e00e      	b.n	80013ac <MPU9250_Config+0x50>
    }
    else if(cmdbuf[0] == ACCEL_SCALE_8G){//8G
 800138e:	7b3b      	ldrb	r3, [r7, #12]
 8001390:	2b10      	cmp	r3, #16
 8001392:	d104      	bne.n	800139e <MPU9250_Config+0x42>
        MPU9250_CONFIG->ARES = 8.0/MPU9250_ACC_SENS_FACTOR;
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 800139a:	60da      	str	r2, [r3, #12]
 800139c:	e006      	b.n	80013ac <MPU9250_Config+0x50>
    }
    else if(cmdbuf[0] == ACCEL_SCALE_16G){//16G
 800139e:	7b3b      	ldrb	r3, [r7, #12]
 80013a0:	2b18      	cmp	r3, #24
 80013a2:	d103      	bne.n	80013ac <MPU9250_Config+0x50>
        MPU9250_CONFIG->ARES = 16.0/MPU9250_ACC_SENS_FACTOR;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 80013aa:	60da      	str	r2, [r3, #12]
    }

    cmdbuf[0] = MPU9250_ACCEL_CONFIG|0x80;
 80013ac:	239c      	movs	r3, #156	; 0x9c
 80013ae:	733b      	strb	r3, [r7, #12]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	6858      	ldr	r0, [r3, #4]
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	891b      	ldrh	r3, [r3, #8]
 80013b8:	2200      	movs	r2, #0
 80013ba:	4619      	mov	r1, r3
 80013bc:	f002 f932 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6818      	ldr	r0, [r3, #0]
 80013c4:	f107 020c 	add.w	r2, r7, #12
 80013c8:	f107 010c 	add.w	r1, r7, #12
 80013cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	2302      	movs	r3, #2
 80013d4:	f002 feb8 	bl	8004148 <HAL_SPI_TransmitReceive>
 80013d8:	4603      	mov	r3, r0
 80013da:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6858      	ldr	r0, [r3, #4]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	891b      	ldrh	r3, [r3, #8]
 80013e4:	2201      	movs	r2, #1
 80013e6:	4619      	mov	r1, r3
 80013e8:	f002 f91c 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 80013ec:	7cfb      	ldrb	r3, [r7, #19]
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MPU9250_Config+0x9a>
        return MPU9250_RESULT_FAIL;
 80013f2:	2301      	movs	r3, #1
 80013f4:	e2b3      	b.n	800195e <MPU9250_Config+0x602>
    }

    cmdbuf[0] = MPU9250_ACCEL_CONFIG;
 80013f6:	231c      	movs	r3, #28
 80013f8:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = cmdbuf[1] | MPU9250_CONFIG->ACCEL_SCALE;
 80013fa:	7b7a      	ldrb	r2, [r7, #13]
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	7a9b      	ldrb	r3, [r3, #10]
 8001400:	4313      	orrs	r3, r2
 8001402:	b2db      	uxtb	r3, r3
 8001404:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	6858      	ldr	r0, [r3, #4]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	891b      	ldrh	r3, [r3, #8]
 800140e:	2200      	movs	r2, #0
 8001410:	4619      	mov	r1, r3
 8001412:	f002 f907 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6818      	ldr	r0, [r3, #0]
 800141a:	f107 020c 	add.w	r2, r7, #12
 800141e:	f107 010c 	add.w	r1, r7, #12
 8001422:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001426:	9300      	str	r3, [sp, #0]
 8001428:	2302      	movs	r3, #2
 800142a:	f002 fe8d 	bl	8004148 <HAL_SPI_TransmitReceive>
 800142e:	4603      	mov	r3, r0
 8001430:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6858      	ldr	r0, [r3, #4]
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	891b      	ldrh	r3, [r3, #8]
 800143a:	2201      	movs	r2, #1
 800143c:	4619      	mov	r1, r3
 800143e:	f002 f8f1 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 8001442:	7cfb      	ldrb	r3, [r7, #19]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MPU9250_Config+0xf0>
        return MPU9250_RESULT_FAIL;
 8001448:	2301      	movs	r3, #1
 800144a:	e288      	b.n	800195e <MPU9250_Config+0x602>
    }

    /* MPU9250_GYRO_CONFIG ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_CONFIG->GYRO_SCALE;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	7adb      	ldrb	r3, [r3, #11]
 8001450:	733b      	strb	r3, [r7, #12]
    if(cmdbuf[0] == GYRO_SCALE_250dps){//250dps
 8001452:	7b3b      	ldrb	r3, [r7, #12]
 8001454:	2b00      	cmp	r3, #0
 8001456:	d103      	bne.n	8001460 <MPU9250_Config+0x104>
        MPU9250_CONFIG->GRES = 2.0/MPU9250_GYRO_SENS_FACTOR;
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	4aa8      	ldr	r2, [pc, #672]	; (80016fc <MPU9250_Config+0x3a0>)
 800145c:	611a      	str	r2, [r3, #16]
 800145e:	e013      	b.n	8001488 <MPU9250_Config+0x12c>
    }
    else if(cmdbuf[0] == GYRO_SCALE_500dps){//500dps
 8001460:	7b3b      	ldrb	r3, [r7, #12]
 8001462:	2b08      	cmp	r3, #8
 8001464:	d103      	bne.n	800146e <MPU9250_Config+0x112>
        MPU9250_CONFIG->GRES = 4.0/MPU9250_GYRO_SENS_FACTOR;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	4aa5      	ldr	r2, [pc, #660]	; (8001700 <MPU9250_Config+0x3a4>)
 800146a:	611a      	str	r2, [r3, #16]
 800146c:	e00c      	b.n	8001488 <MPU9250_Config+0x12c>
    }
    else if(cmdbuf[0] == GYRO_SCALE_1000dps){//1000dps
 800146e:	7b3b      	ldrb	r3, [r7, #12]
 8001470:	2b10      	cmp	r3, #16
 8001472:	d103      	bne.n	800147c <MPU9250_Config+0x120>
        MPU9250_CONFIG->GRES = 8.0/MPU9250_GYRO_SENS_FACTOR;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4aa3      	ldr	r2, [pc, #652]	; (8001704 <MPU9250_Config+0x3a8>)
 8001478:	611a      	str	r2, [r3, #16]
 800147a:	e005      	b.n	8001488 <MPU9250_Config+0x12c>
    }
    else if(cmdbuf[0] == GYRO_SCALE_2000dps){//2000dps
 800147c:	7b3b      	ldrb	r3, [r7, #12]
 800147e:	2b18      	cmp	r3, #24
 8001480:	d102      	bne.n	8001488 <MPU9250_Config+0x12c>
        MPU9250_CONFIG->GRES = 16.0/MPU9250_GYRO_SENS_FACTOR;
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4aa0      	ldr	r2, [pc, #640]	; (8001708 <MPU9250_Config+0x3ac>)
 8001486:	611a      	str	r2, [r3, #16]
    }

    cmdbuf[0] = MPU9250_GYRO_CONFIG|0x80;
 8001488:	239b      	movs	r3, #155	; 0x9b
 800148a:	733b      	strb	r3, [r7, #12]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	6858      	ldr	r0, [r3, #4]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	891b      	ldrh	r3, [r3, #8]
 8001494:	2200      	movs	r2, #0
 8001496:	4619      	mov	r1, r3
 8001498:	f002 f8c4 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6818      	ldr	r0, [r3, #0]
 80014a0:	f107 020c 	add.w	r2, r7, #12
 80014a4:	f107 010c 	add.w	r1, r7, #12
 80014a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2302      	movs	r3, #2
 80014b0:	f002 fe4a 	bl	8004148 <HAL_SPI_TransmitReceive>
 80014b4:	4603      	mov	r3, r0
 80014b6:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	6858      	ldr	r0, [r3, #4]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	891b      	ldrh	r3, [r3, #8]
 80014c0:	2201      	movs	r2, #1
 80014c2:	4619      	mov	r1, r3
 80014c4:	f002 f8ae 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 80014c8:	7cfb      	ldrb	r3, [r7, #19]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MPU9250_Config+0x176>
        return MPU9250_RESULT_FAIL;
 80014ce:	2301      	movs	r3, #1
 80014d0:	e245      	b.n	800195e <MPU9250_Config+0x602>
    }

    cmdbuf[0] = MPU9250_GYRO_CONFIG;
 80014d2:	231b      	movs	r3, #27
 80014d4:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = cmdbuf[1] | MPU9250_CONFIG->ACCEL_SCALE;
 80014d6:	7b7a      	ldrb	r2, [r7, #13]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	7a9b      	ldrb	r3, [r3, #10]
 80014dc:	4313      	orrs	r3, r2
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	6858      	ldr	r0, [r3, #4]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	891b      	ldrh	r3, [r3, #8]
 80014ea:	2200      	movs	r2, #0
 80014ec:	4619      	mov	r1, r3
 80014ee:	f002 f899 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	6818      	ldr	r0, [r3, #0]
 80014f6:	f107 020c 	add.w	r2, r7, #12
 80014fa:	f107 010c 	add.w	r1, r7, #12
 80014fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001502:	9300      	str	r3, [sp, #0]
 8001504:	2302      	movs	r3, #2
 8001506:	f002 fe1f 	bl	8004148 <HAL_SPI_TransmitReceive>
 800150a:	4603      	mov	r3, r0
 800150c:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	6858      	ldr	r0, [r3, #4]
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	891b      	ldrh	r3, [r3, #8]
 8001516:	2201      	movs	r2, #1
 8001518:	4619      	mov	r1, r3
 800151a:	f002 f883 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 800151e:	7cfb      	ldrb	r3, [r7, #19]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d001      	beq.n	8001528 <MPU9250_Config+0x1cc>
        return MPU9250_RESULT_FAIL;
 8001524:	2301      	movs	r3, #1
 8001526:	e21a      	b.n	800195e <MPU9250_Config+0x602>
    }

    /* AK8963_Get_MAG_Sensitivity ---------------------------------------------------------*/
    /* AK8963_Set_Fuse_access_mode ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_I2C_SLV0_ADDR;
 8001528:	2325      	movs	r3, #37	; 0x25
 800152a:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_ADDRESS;
 800152c:	230c      	movs	r3, #12
 800152e:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6858      	ldr	r0, [r3, #4]
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	891b      	ldrh	r3, [r3, #8]
 8001538:	2200      	movs	r2, #0
 800153a:	4619      	mov	r1, r3
 800153c:	f002 f872 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6818      	ldr	r0, [r3, #0]
 8001544:	f107 020c 	add.w	r2, r7, #12
 8001548:	f107 010c 	add.w	r1, r7, #12
 800154c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	2302      	movs	r3, #2
 8001554:	f002 fdf8 	bl	8004148 <HAL_SPI_TransmitReceive>
 8001558:	4603      	mov	r3, r0
 800155a:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6858      	ldr	r0, [r3, #4]
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	891b      	ldrh	r3, [r3, #8]
 8001564:	2201      	movs	r2, #1
 8001566:	4619      	mov	r1, r3
 8001568:	f002 f85c 	bl	8003624 <HAL_GPIO_WritePin>
    cmdbuf[0] = MPU9250_I2C_SLV0_REG;
 800156c:	2326      	movs	r3, #38	; 0x26
 800156e:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_CNTL1;
 8001570:	230a      	movs	r3, #10
 8001572:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6858      	ldr	r0, [r3, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	891b      	ldrh	r3, [r3, #8]
 800157c:	2200      	movs	r2, #0
 800157e:	4619      	mov	r1, r3
 8001580:	f002 f850 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	6818      	ldr	r0, [r3, #0]
 8001588:	f107 020c 	add.w	r2, r7, #12
 800158c:	f107 010c 	add.w	r1, r7, #12
 8001590:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001594:	9300      	str	r3, [sp, #0]
 8001596:	2302      	movs	r3, #2
 8001598:	f002 fdd6 	bl	8004148 <HAL_SPI_TransmitReceive>
 800159c:	4603      	mov	r3, r0
 800159e:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6858      	ldr	r0, [r3, #4]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	891b      	ldrh	r3, [r3, #8]
 80015a8:	2201      	movs	r2, #1
 80015aa:	4619      	mov	r1, r3
 80015ac:	f002 f83a 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 80015b0:	7cfb      	ldrb	r3, [r7, #19]
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MPU9250_Config+0x25e>
        return MPU9250_RESULT_FAIL;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e1d1      	b.n	800195e <MPU9250_Config+0x602>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_DO;
 80015ba:	2363      	movs	r3, #99	; 0x63
 80015bc:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x0F;
 80015be:	230f      	movs	r3, #15
 80015c0:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6858      	ldr	r0, [r3, #4]
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	891b      	ldrh	r3, [r3, #8]
 80015ca:	2200      	movs	r2, #0
 80015cc:	4619      	mov	r1, r3
 80015ce:	f002 f829 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6818      	ldr	r0, [r3, #0]
 80015d6:	f107 020c 	add.w	r2, r7, #12
 80015da:	f107 010c 	add.w	r1, r7, #12
 80015de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80015e2:	9300      	str	r3, [sp, #0]
 80015e4:	2302      	movs	r3, #2
 80015e6:	f002 fdaf 	bl	8004148 <HAL_SPI_TransmitReceive>
 80015ea:	4603      	mov	r3, r0
 80015ec:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6858      	ldr	r0, [r3, #4]
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	891b      	ldrh	r3, [r3, #8]
 80015f6:	2201      	movs	r2, #1
 80015f8:	4619      	mov	r1, r3
 80015fa:	f002 f813 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 80015fe:	7cfb      	ldrb	r3, [r7, #19]
 8001600:	2b00      	cmp	r3, #0
 8001602:	d001      	beq.n	8001608 <MPU9250_Config+0x2ac>
        return MPU9250_RESULT_FAIL;
 8001604:	2301      	movs	r3, #1
 8001606:	e1aa      	b.n	800195e <MPU9250_Config+0x602>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_CTRL;
 8001608:	2327      	movs	r3, #39	; 0x27
 800160a:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x81;
 800160c:	2381      	movs	r3, #129	; 0x81
 800160e:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6858      	ldr	r0, [r3, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	891b      	ldrh	r3, [r3, #8]
 8001618:	2200      	movs	r2, #0
 800161a:	4619      	mov	r1, r3
 800161c:	f002 f802 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6818      	ldr	r0, [r3, #0]
 8001624:	f107 020c 	add.w	r2, r7, #12
 8001628:	f107 010c 	add.w	r1, r7, #12
 800162c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001630:	9300      	str	r3, [sp, #0]
 8001632:	2302      	movs	r3, #2
 8001634:	f002 fd88 	bl	8004148 <HAL_SPI_TransmitReceive>
 8001638:	4603      	mov	r3, r0
 800163a:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	6858      	ldr	r0, [r3, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	891b      	ldrh	r3, [r3, #8]
 8001644:	2201      	movs	r2, #1
 8001646:	4619      	mov	r1, r3
 8001648:	f001 ffec 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 800164c:	7cfb      	ldrb	r3, [r7, #19]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MPU9250_Config+0x2fa>
        return MPU9250_RESULT_FAIL;
 8001652:	2301      	movs	r3, #1
 8001654:	e183      	b.n	800195e <MPU9250_Config+0x602>
    }

    HAL_Delay(500);
 8001656:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800165a:	f001 fd1d 	bl	8003098 <HAL_Delay>

    /* AK8963_Get_MAG_Sensitivity ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_I2C_SLV0_ADDR;
 800165e:	2325      	movs	r3, #37	; 0x25
 8001660:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_ADDRESS|0x80;
 8001662:	238c      	movs	r3, #140	; 0x8c
 8001664:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	6858      	ldr	r0, [r3, #4]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	891b      	ldrh	r3, [r3, #8]
 800166e:	2200      	movs	r2, #0
 8001670:	4619      	mov	r1, r3
 8001672:	f001 ffd7 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6818      	ldr	r0, [r3, #0]
 800167a:	f107 020c 	add.w	r2, r7, #12
 800167e:	f107 010c 	add.w	r1, r7, #12
 8001682:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001686:	9300      	str	r3, [sp, #0]
 8001688:	2302      	movs	r3, #2
 800168a:	f002 fd5d 	bl	8004148 <HAL_SPI_TransmitReceive>
 800168e:	4603      	mov	r3, r0
 8001690:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6858      	ldr	r0, [r3, #4]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	891b      	ldrh	r3, [r3, #8]
 800169a:	2201      	movs	r2, #1
 800169c:	4619      	mov	r1, r3
 800169e:	f001 ffc1 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 80016a2:	7cfb      	ldrb	r3, [r7, #19]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MPU9250_Config+0x350>
        return MPU9250_RESULT_FAIL;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e158      	b.n	800195e <MPU9250_Config+0x602>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_REG;
 80016ac:	2326      	movs	r3, #38	; 0x26
 80016ae:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_ASAX;
 80016b0:	2310      	movs	r3, #16
 80016b2:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	6858      	ldr	r0, [r3, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	891b      	ldrh	r3, [r3, #8]
 80016bc:	2200      	movs	r2, #0
 80016be:	4619      	mov	r1, r3
 80016c0:	f001 ffb0 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6818      	ldr	r0, [r3, #0]
 80016c8:	f107 020c 	add.w	r2, r7, #12
 80016cc:	f107 010c 	add.w	r1, r7, #12
 80016d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2302      	movs	r3, #2
 80016d8:	f002 fd36 	bl	8004148 <HAL_SPI_TransmitReceive>
 80016dc:	4603      	mov	r3, r0
 80016de:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6858      	ldr	r0, [r3, #4]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	891b      	ldrh	r3, [r3, #8]
 80016e8:	2201      	movs	r2, #1
 80016ea:	4619      	mov	r1, r3
 80016ec:	f001 ff9a 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 80016f0:	7cfb      	ldrb	r3, [r7, #19]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d00a      	beq.n	800170c <MPU9250_Config+0x3b0>
        return MPU9250_RESULT_FAIL;
 80016f6:	2301      	movs	r3, #1
 80016f8:	e131      	b.n	800195e <MPU9250_Config+0x602>
 80016fa:	bf00      	nop
 80016fc:	3bfa232d 	.word	0x3bfa232d
 8001700:	3c7a232d 	.word	0x3c7a232d
 8001704:	3cfa232d 	.word	0x3cfa232d
 8001708:	3d7a232d 	.word	0x3d7a232d
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_CTRL;
 800170c:	2327      	movs	r3, #39	; 0x27
 800170e:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x83;
 8001710:	2383      	movs	r3, #131	; 0x83
 8001712:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6858      	ldr	r0, [r3, #4]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	891b      	ldrh	r3, [r3, #8]
 800171c:	2200      	movs	r2, #0
 800171e:	4619      	mov	r1, r3
 8001720:	f001 ff80 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6818      	ldr	r0, [r3, #0]
 8001728:	f107 020c 	add.w	r2, r7, #12
 800172c:	f107 010c 	add.w	r1, r7, #12
 8001730:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001734:	9300      	str	r3, [sp, #0]
 8001736:	2302      	movs	r3, #2
 8001738:	f002 fd06 	bl	8004148 <HAL_SPI_TransmitReceive>
 800173c:	4603      	mov	r3, r0
 800173e:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6858      	ldr	r0, [r3, #4]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	891b      	ldrh	r3, [r3, #8]
 8001748:	2201      	movs	r2, #1
 800174a:	4619      	mov	r1, r3
 800174c:	f001 ff6a 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 8001750:	7cfb      	ldrb	r3, [r7, #19]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d001      	beq.n	800175a <MPU9250_Config+0x3fe>
        return MPU9250_RESULT_FAIL;
 8001756:	2301      	movs	r3, #1
 8001758:	e101      	b.n	800195e <MPU9250_Config+0x602>
    }

    HAL_Delay(500);
 800175a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800175e:	f001 fc9b 	bl	8003098 <HAL_Delay>

    cmdbuf[0] = MPU9250_EXT_SENS_DATA_00|0x80;
 8001762:	23c9      	movs	r3, #201	; 0xc9
 8001764:	733b      	strb	r3, [r7, #12]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6858      	ldr	r0, [r3, #4]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	891b      	ldrh	r3, [r3, #8]
 800176e:	2200      	movs	r2, #0
 8001770:	4619      	mov	r1, r3
 8001772:	f001 ff57 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,4,0xFFFF);
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6818      	ldr	r0, [r3, #0]
 800177a:	f107 020c 	add.w	r2, r7, #12
 800177e:	f107 010c 	add.w	r1, r7, #12
 8001782:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	2304      	movs	r3, #4
 800178a:	f002 fcdd 	bl	8004148 <HAL_SPI_TransmitReceive>
 800178e:	4603      	mov	r3, r0
 8001790:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6858      	ldr	r0, [r3, #4]
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	891b      	ldrh	r3, [r3, #8]
 800179a:	2201      	movs	r2, #1
 800179c:	4619      	mov	r1, r3
 800179e:	f001 ff41 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 80017a2:	7cfb      	ldrb	r3, [r7, #19]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MPU9250_Config+0x450>
        return MPU9250_RESULT_FAIL;
 80017a8:	2301      	movs	r3, #1
 80017aa:	e0d8      	b.n	800195e <MPU9250_Config+0x602>
    }

    for(int i=0;i<3;i++){
 80017ac:	2300      	movs	r3, #0
 80017ae:	617b      	str	r3, [r7, #20]
 80017b0:	e032      	b.n	8001818 <MPU9250_Config+0x4bc>
        MPU9250_CONFIG->MAG_SENSITIVITY[i] = (((cmdbuf[i+1] -128)*0.5)/128)+1;
 80017b2:	697b      	ldr	r3, [r7, #20]
 80017b4:	3301      	adds	r3, #1
 80017b6:	f107 0218 	add.w	r2, r7, #24
 80017ba:	4413      	add	r3, r2
 80017bc:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80017c0:	3b80      	subs	r3, #128	; 0x80
 80017c2:	4618      	mov	r0, r3
 80017c4:	f7fe fec6 	bl	8000554 <__aeabi_i2d>
 80017c8:	f04f 0200 	mov.w	r2, #0
 80017cc:	4b66      	ldr	r3, [pc, #408]	; (8001968 <MPU9250_Config+0x60c>)
 80017ce:	f7fe ff2b 	bl	8000628 <__aeabi_dmul>
 80017d2:	4603      	mov	r3, r0
 80017d4:	460c      	mov	r4, r1
 80017d6:	4618      	mov	r0, r3
 80017d8:	4621      	mov	r1, r4
 80017da:	f04f 0200 	mov.w	r2, #0
 80017de:	4b63      	ldr	r3, [pc, #396]	; (800196c <MPU9250_Config+0x610>)
 80017e0:	f7ff f84c 	bl	800087c <__aeabi_ddiv>
 80017e4:	4603      	mov	r3, r0
 80017e6:	460c      	mov	r4, r1
 80017e8:	4618      	mov	r0, r3
 80017ea:	4621      	mov	r1, r4
 80017ec:	f04f 0200 	mov.w	r2, #0
 80017f0:	4b5f      	ldr	r3, [pc, #380]	; (8001970 <MPU9250_Config+0x614>)
 80017f2:	f7fe fd63 	bl	80002bc <__adddf3>
 80017f6:	4603      	mov	r3, r0
 80017f8:	460c      	mov	r4, r1
 80017fa:	4618      	mov	r0, r3
 80017fc:	4621      	mov	r1, r4
 80017fe:	f7ff f925 	bl	8000a4c <__aeabi_d2f>
 8001802:	4601      	mov	r1, r0
 8001804:	687a      	ldr	r2, [r7, #4]
 8001806:	697b      	ldr	r3, [r7, #20]
 8001808:	3304      	adds	r3, #4
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	4413      	add	r3, r2
 800180e:	3304      	adds	r3, #4
 8001810:	6019      	str	r1, [r3, #0]
    for(int i=0;i<3;i++){
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	3301      	adds	r3, #1
 8001816:	617b      	str	r3, [r7, #20]
 8001818:	697b      	ldr	r3, [r7, #20]
 800181a:	2b02      	cmp	r3, #2
 800181c:	ddc9      	ble.n	80017b2 <MPU9250_Config+0x456>
    }

    /* AK8963_Set_16bit_continuous_measurement_mode_2 ---------------------------------------------------------*/

    cmdbuf[0] = MPU9250_I2C_SLV0_ADDR;
 800181e:	2325      	movs	r3, #37	; 0x25
 8001820:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_ADDRESS;
 8001822:	230c      	movs	r3, #12
 8001824:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6858      	ldr	r0, [r3, #4]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	891b      	ldrh	r3, [r3, #8]
 800182e:	2200      	movs	r2, #0
 8001830:	4619      	mov	r1, r3
 8001832:	f001 fef7 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6818      	ldr	r0, [r3, #0]
 800183a:	f107 020c 	add.w	r2, r7, #12
 800183e:	f107 010c 	add.w	r1, r7, #12
 8001842:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	2302      	movs	r3, #2
 800184a:	f002 fc7d 	bl	8004148 <HAL_SPI_TransmitReceive>
 800184e:	4603      	mov	r3, r0
 8001850:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6858      	ldr	r0, [r3, #4]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	891b      	ldrh	r3, [r3, #8]
 800185a:	2201      	movs	r2, #1
 800185c:	4619      	mov	r1, r3
 800185e:	f001 fee1 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 8001862:	7cfb      	ldrb	r3, [r7, #19]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <MPU9250_Config+0x510>
        return MPU9250_RESULT_FAIL;
 8001868:	2301      	movs	r3, #1
 800186a:	e078      	b.n	800195e <MPU9250_Config+0x602>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_REG;
 800186c:	2326      	movs	r3, #38	; 0x26
 800186e:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = AK8963_CNTL1;
 8001870:	230a      	movs	r3, #10
 8001872:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6858      	ldr	r0, [r3, #4]
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	891b      	ldrh	r3, [r3, #8]
 800187c:	2200      	movs	r2, #0
 800187e:	4619      	mov	r1, r3
 8001880:	f001 fed0 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6818      	ldr	r0, [r3, #0]
 8001888:	f107 020c 	add.w	r2, r7, #12
 800188c:	f107 010c 	add.w	r1, r7, #12
 8001890:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001894:	9300      	str	r3, [sp, #0]
 8001896:	2302      	movs	r3, #2
 8001898:	f002 fc56 	bl	8004148 <HAL_SPI_TransmitReceive>
 800189c:	4603      	mov	r3, r0
 800189e:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6858      	ldr	r0, [r3, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	891b      	ldrh	r3, [r3, #8]
 80018a8:	2201      	movs	r2, #1
 80018aa:	4619      	mov	r1, r3
 80018ac:	f001 feba 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 80018b0:	7cfb      	ldrb	r3, [r7, #19]
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MPU9250_Config+0x55e>
        return MPU9250_RESULT_FAIL;
 80018b6:	2301      	movs	r3, #1
 80018b8:	e051      	b.n	800195e <MPU9250_Config+0x602>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_DO;
 80018ba:	2363      	movs	r3, #99	; 0x63
 80018bc:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x16;
 80018be:	2316      	movs	r3, #22
 80018c0:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6858      	ldr	r0, [r3, #4]
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	891b      	ldrh	r3, [r3, #8]
 80018ca:	2200      	movs	r2, #0
 80018cc:	4619      	mov	r1, r3
 80018ce:	f001 fea9 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6818      	ldr	r0, [r3, #0]
 80018d6:	f107 020c 	add.w	r2, r7, #12
 80018da:	f107 010c 	add.w	r1, r7, #12
 80018de:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80018e2:	9300      	str	r3, [sp, #0]
 80018e4:	2302      	movs	r3, #2
 80018e6:	f002 fc2f 	bl	8004148 <HAL_SPI_TransmitReceive>
 80018ea:	4603      	mov	r3, r0
 80018ec:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6858      	ldr	r0, [r3, #4]
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	891b      	ldrh	r3, [r3, #8]
 80018f6:	2201      	movs	r2, #1
 80018f8:	4619      	mov	r1, r3
 80018fa:	f001 fe93 	bl	8003624 <HAL_GPIO_WritePin>

    //Ex
    if (res != HAL_OK) {
 80018fe:	7cfb      	ldrb	r3, [r7, #19]
 8001900:	2b00      	cmp	r3, #0
 8001902:	d001      	beq.n	8001908 <MPU9250_Config+0x5ac>
        return MPU9250_RESULT_FAIL;
 8001904:	2301      	movs	r3, #1
 8001906:	e02a      	b.n	800195e <MPU9250_Config+0x602>
    }

    cmdbuf[0] = MPU9250_I2C_SLV0_CTRL;
 8001908:	2327      	movs	r3, #39	; 0x27
 800190a:	733b      	strb	r3, [r7, #12]
    cmdbuf[1] = 0x81;
 800190c:	2381      	movs	r3, #129	; 0x81
 800190e:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6858      	ldr	r0, [r3, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	891b      	ldrh	r3, [r3, #8]
 8001918:	2200      	movs	r2, #0
 800191a:	4619      	mov	r1, r3
 800191c:	f001 fe82 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,2,0xFFFF);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6818      	ldr	r0, [r3, #0]
 8001924:	f107 020c 	add.w	r2, r7, #12
 8001928:	f107 010c 	add.w	r1, r7, #12
 800192c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001930:	9300      	str	r3, [sp, #0]
 8001932:	2302      	movs	r3, #2
 8001934:	f002 fc08 	bl	8004148 <HAL_SPI_TransmitReceive>
 8001938:	4603      	mov	r3, r0
 800193a:	74fb      	strb	r3, [r7, #19]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	6858      	ldr	r0, [r3, #4]
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	891b      	ldrh	r3, [r3, #8]
 8001944:	2201      	movs	r2, #1
 8001946:	4619      	mov	r1, r3
 8001948:	f001 fe6c 	bl	8003624 <HAL_GPIO_WritePin>

    HAL_Delay(100);
 800194c:	2064      	movs	r0, #100	; 0x64
 800194e:	f001 fba3 	bl	8003098 <HAL_Delay>

    //Ex
    if (res != HAL_OK) {
 8001952:	7cfb      	ldrb	r3, [r7, #19]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d001      	beq.n	800195c <MPU9250_Config+0x600>
        return MPU9250_RESULT_FAIL;
 8001958:	2301      	movs	r3, #1
 800195a:	e000      	b.n	800195e <MPU9250_Config+0x602>
    }

    return MPU9250_RESULT_OK;
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	371c      	adds	r7, #28
 8001962:	46bd      	mov	sp, r7
 8001964:	bd90      	pop	{r4, r7, pc}
 8001966:	bf00      	nop
 8001968:	3fe00000 	.word	0x3fe00000
 800196c:	40600000 	.word	0x40600000
 8001970:	3ff00000 	.word	0x3ff00000
 8001974:	00000000 	.word	0x00000000

08001978 <MPU9250_Update6DOF>:

MPU9250_Result_t MPU9250_Update6DOF(MPU9250_CONFIG_t *MPU9250_CONFIG,MPU9250_DATA_t *MPU9250_DATA){
 8001978:	b590      	push	{r4, r7, lr}
 800197a:	b08d      	sub	sp, #52	; 0x34
 800197c:	af02      	add	r7, sp, #8
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
    uint8_t cmdbuf[15] = {0};
 8001982:	f107 030c 	add.w	r3, r7, #12
 8001986:	2200      	movs	r2, #0
 8001988:	601a      	str	r2, [r3, #0]
 800198a:	605a      	str	r2, [r3, #4]
 800198c:	609a      	str	r2, [r3, #8]
 800198e:	f8c3 200b 	str.w	r2, [r3, #11]
    HAL_StatusTypeDef res;

    /* MPU9250_Get_Accel_Gyro_and_Temp ---------------------------------------------------------*/

    uint8_t cmd_base = MPU9250_ACCEL_XOUT_H|0x80;
 8001992:	23bb      	movs	r3, #187	; 0xbb
 8001994:	77fb      	strb	r3, [r7, #31]
    for (uint8_t i = 0; i < 15; ++i) {
 8001996:	2300      	movs	r3, #0
 8001998:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800199c:	e010      	b.n	80019c0 <MPU9250_Update6DOF+0x48>
        cmdbuf[i] = cmd_base + i;
 800199e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019a2:	7ff9      	ldrb	r1, [r7, #31]
 80019a4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 80019a8:	440a      	add	r2, r1
 80019aa:	b2d2      	uxtb	r2, r2
 80019ac:	f107 0128 	add.w	r1, r7, #40	; 0x28
 80019b0:	440b      	add	r3, r1
 80019b2:	f803 2c1c 	strb.w	r2, [r3, #-28]
    for (uint8_t i = 0; i < 15; ++i) {
 80019b6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019ba:	3301      	adds	r3, #1
 80019bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80019c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019c4:	2b0e      	cmp	r3, #14
 80019c6:	d9ea      	bls.n	800199e <MPU9250_Update6DOF+0x26>
    }

    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 0);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6858      	ldr	r0, [r3, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	891b      	ldrh	r3, [r3, #8]
 80019d0:	2200      	movs	r2, #0
 80019d2:	4619      	mov	r1, r3
 80019d4:	f001 fe26 	bl	8003624 <HAL_GPIO_WritePin>
    res = HAL_SPI_TransmitReceive(MPU9250_CONFIG->hspi,cmdbuf,cmdbuf,15,0xFFFF);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6818      	ldr	r0, [r3, #0]
 80019dc:	f107 020c 	add.w	r2, r7, #12
 80019e0:	f107 010c 	add.w	r1, r7, #12
 80019e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80019e8:	9300      	str	r3, [sp, #0]
 80019ea:	230f      	movs	r3, #15
 80019ec:	f002 fbac 	bl	8004148 <HAL_SPI_TransmitReceive>
 80019f0:	4603      	mov	r3, r0
 80019f2:	77bb      	strb	r3, [r7, #30]
    HAL_GPIO_WritePin(MPU9250_CONFIG->GPIOx,MPU9250_CONFIG->GPIO_PIN , 1);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6858      	ldr	r0, [r3, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	891b      	ldrh	r3, [r3, #8]
 80019fc:	2201      	movs	r2, #1
 80019fe:	4619      	mov	r1, r3
 8001a00:	f001 fe10 	bl	8003624 <HAL_GPIO_WritePin>

    if (res != HAL_OK) {
 8001a04:	7fbb      	ldrb	r3, [r7, #30]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d001      	beq.n	8001a0e <MPU9250_Update6DOF+0x96>
        return MPU9250_RESULT_FAIL;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	e0ae      	b.n	8001b6c <MPU9250_Update6DOF+0x1f4>
    }

    for(int i=0;i<3;i++){
 8001a0e:	2300      	movs	r3, #0
 8001a10:	623b      	str	r3, [r7, #32]
 8001a12:	e07a      	b.n	8001b0a <MPU9250_Update6DOF+0x192>
        MPU9250_DATA->accel_raw[i] = (uint16_t)cmdbuf[2*i+1] << 8 | cmdbuf[2*i+2];
 8001a14:	6a3b      	ldr	r3, [r7, #32]
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	3301      	adds	r3, #1
 8001a1a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a1e:	4413      	add	r3, r2
 8001a20:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001a24:	021b      	lsls	r3, r3, #8
 8001a26:	b21a      	sxth	r2, r3
 8001a28:	6a3b      	ldr	r3, [r7, #32]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	005b      	lsls	r3, r3, #1
 8001a2e:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001a32:	440b      	add	r3, r1
 8001a34:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001a38:	b21b      	sxth	r3, r3
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	b21b      	sxth	r3, r3
 8001a3e:	b299      	uxth	r1, r3
 8001a40:	683a      	ldr	r2, [r7, #0]
 8001a42:	6a3b      	ldr	r3, [r7, #32]
 8001a44:	3304      	adds	r3, #4
 8001a46:	005b      	lsls	r3, r3, #1
 8001a48:	4413      	add	r3, r2
 8001a4a:	460a      	mov	r2, r1
 8001a4c:	809a      	strh	r2, [r3, #4]
        MPU9250_DATA->gyro_raw[i] = (uint16_t)cmdbuf[2*i+9] << 8 | cmdbuf[2*i+10];
 8001a4e:	6a3b      	ldr	r3, [r7, #32]
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	3309      	adds	r3, #9
 8001a54:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001a58:	4413      	add	r3, r2
 8001a5a:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001a5e:	021b      	lsls	r3, r3, #8
 8001a60:	b21a      	sxth	r2, r3
 8001a62:	6a3b      	ldr	r3, [r7, #32]
 8001a64:	3305      	adds	r3, #5
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001a6c:	440b      	add	r3, r1
 8001a6e:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8001a72:	b21b      	sxth	r3, r3
 8001a74:	4313      	orrs	r3, r2
 8001a76:	b21b      	sxth	r3, r3
 8001a78:	b299      	uxth	r1, r3
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	6a3a      	ldr	r2, [r7, #32]
 8001a7e:	3210      	adds	r2, #16
 8001a80:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        MPU9250_DATA->accel[i] = ((int16_t)MPU9250_DATA->accel_raw[i] * MPU9250_CONFIG->ARES) - MPU9250_CONFIG->ACCEL_OFFSET[i];
 8001a84:	683a      	ldr	r2, [r7, #0]
 8001a86:	6a3b      	ldr	r3, [r7, #32]
 8001a88:	3304      	adds	r3, #4
 8001a8a:	005b      	lsls	r3, r3, #1
 8001a8c:	4413      	add	r3, r2
 8001a8e:	889b      	ldrh	r3, [r3, #4]
 8001a90:	b21b      	sxth	r3, r3
 8001a92:	ee07 3a90 	vmov	s15, r3
 8001a96:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	edd3 7a03 	vldr	s15, [r3, #12]
 8001aa0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001aa4:	687a      	ldr	r2, [r7, #4]
 8001aa6:	6a3b      	ldr	r3, [r7, #32]
 8001aa8:	3308      	adds	r3, #8
 8001aaa:	009b      	lsls	r3, r3, #2
 8001aac:	4413      	add	r3, r2
 8001aae:	edd3 7a00 	vldr	s15, [r3]
 8001ab2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	6a3b      	ldr	r3, [r7, #32]
 8001aba:	009b      	lsls	r3, r3, #2
 8001abc:	4413      	add	r3, r2
 8001abe:	edc3 7a00 	vstr	s15, [r3]
        MPU9250_DATA->gyro[i] = ((int16_t)MPU9250_DATA->gyro_raw[i] * MPU9250_CONFIG->GRES) - MPU9250_CONFIG->GYRO_OFFSET[i];
 8001ac2:	683b      	ldr	r3, [r7, #0]
 8001ac4:	6a3a      	ldr	r2, [r7, #32]
 8001ac6:	3210      	adds	r2, #16
 8001ac8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001acc:	b21b      	sxth	r3, r3
 8001ace:	ee07 3a90 	vmov	s15, r3
 8001ad2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	edd3 7a04 	vldr	s15, [r3, #16]
 8001adc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ae0:	687a      	ldr	r2, [r7, #4]
 8001ae2:	6a3b      	ldr	r3, [r7, #32]
 8001ae4:	330a      	adds	r3, #10
 8001ae6:	009b      	lsls	r3, r3, #2
 8001ae8:	4413      	add	r3, r2
 8001aea:	3304      	adds	r3, #4
 8001aec:	edd3 7a00 	vldr	s15, [r3]
 8001af0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001af4:	683a      	ldr	r2, [r7, #0]
 8001af6:	6a3b      	ldr	r3, [r7, #32]
 8001af8:	3304      	adds	r3, #4
 8001afa:	009b      	lsls	r3, r3, #2
 8001afc:	4413      	add	r3, r2
 8001afe:	3304      	adds	r3, #4
 8001b00:	edc3 7a00 	vstr	s15, [r3]
    for(int i=0;i<3;i++){
 8001b04:	6a3b      	ldr	r3, [r7, #32]
 8001b06:	3301      	adds	r3, #1
 8001b08:	623b      	str	r3, [r7, #32]
 8001b0a:	6a3b      	ldr	r3, [r7, #32]
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	dd81      	ble.n	8001a14 <MPU9250_Update6DOF+0x9c>
    }
    MPU9250_DATA->temperature_raw = ((uint16_t)cmdbuf[7] << 8) | cmdbuf[8];
 8001b10:	7cfb      	ldrb	r3, [r7, #19]
 8001b12:	021b      	lsls	r3, r3, #8
 8001b14:	b21a      	sxth	r2, r3
 8001b16:	7d3b      	ldrb	r3, [r7, #20]
 8001b18:	b21b      	sxth	r3, r3
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	b21b      	sxth	r3, r3
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    MPU9250_DATA->temperature = (MPU9250_DATA->temperature_raw/333.87) + 21.0;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7fe fd11 	bl	8000554 <__aeabi_i2d>
 8001b32:	a312      	add	r3, pc, #72	; (adr r3, 8001b7c <MPU9250_Update6DOF+0x204>)
 8001b34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b38:	f7fe fea0 	bl	800087c <__aeabi_ddiv>
 8001b3c:	4603      	mov	r3, r0
 8001b3e:	460c      	mov	r4, r1
 8001b40:	4618      	mov	r0, r3
 8001b42:	4621      	mov	r1, r4
 8001b44:	f04f 0200 	mov.w	r2, #0
 8001b48:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <MPU9250_Update6DOF+0x200>)
 8001b4a:	f7fe fbb7 	bl	80002bc <__adddf3>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	460c      	mov	r4, r1
 8001b52:	4618      	mov	r0, r3
 8001b54:	4621      	mov	r1, r4
 8001b56:	f7fe ff79 	bl	8000a4c <__aeabi_d2f>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	63da      	str	r2, [r3, #60]	; 0x3c

    if (res != HAL_OK) {
 8001b60:	7fbb      	ldrb	r3, [r7, #30]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d001      	beq.n	8001b6a <MPU9250_Update6DOF+0x1f2>
        return MPU9250_RESULT_FAIL;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e000      	b.n	8001b6c <MPU9250_Update6DOF+0x1f4>
    }

    return MPU9250_RESULT_OK;
 8001b6a:	2300      	movs	r3, #0
}
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	372c      	adds	r7, #44	; 0x2c
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bd90      	pop	{r4, r7, pc}
 8001b74:	f3af 8000 	nop.w
 8001b78:	40350000 	.word	0x40350000
 8001b7c:	851eb852 	.word	0x851eb852
 8001b80:	4074ddeb 	.word	0x4074ddeb

08001b84 <MPU9250_Calibrate>:
    }

    return MPU9250_RESULT_OK;
}

MPU9250_Result_t MPU9250_Calibrate(MPU9250_CONFIG_t *MPU9250_CONFIG){
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b09a      	sub	sp, #104	; 0x68
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
    MPU9250_DATA_t MPU9250_TEMP;
    float ax_sum=0,ay_sum=0,az_sum=0;
 8001b8c:	f04f 0300 	mov.w	r3, #0
 8001b90:	667b      	str	r3, [r7, #100]	; 0x64
 8001b92:	f04f 0300 	mov.w	r3, #0
 8001b96:	663b      	str	r3, [r7, #96]	; 0x60
 8001b98:	f04f 0300 	mov.w	r3, #0
 8001b9c:	65fb      	str	r3, [r7, #92]	; 0x5c
    float gx_sum=0,gy_sum=0,gz_sum=0;
 8001b9e:	f04f 0300 	mov.w	r3, #0
 8001ba2:	65bb      	str	r3, [r7, #88]	; 0x58
 8001ba4:	f04f 0300 	mov.w	r3, #0
 8001ba8:	657b      	str	r3, [r7, #84]	; 0x54
 8001baa:	f04f 0300 	mov.w	r3, #0
 8001bae:	653b      	str	r3, [r7, #80]	; 0x50

    /* MPU9250_Accel_Gyro_Calibration---------------------------------------------------------*/
    for (uint8_t i = 0; i < 3; ++i) {
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001bb6:	e018      	b.n	8001bea <MPU9250_Calibrate+0x66>
        MPU9250_TEMP.accel_raw[i] = 0;
 8001bb8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001bbc:	3304      	adds	r3, #4
 8001bbe:	005b      	lsls	r3, r3, #1
 8001bc0:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001bc4:	4413      	add	r3, r2
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f823 2c5c 	strh.w	r2, [r3, #-92]
        MPU9250_TEMP.accel[i] = 0;
 8001bcc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8001bd6:	4413      	add	r3, r2
 8001bd8:	3b60      	subs	r3, #96	; 0x60
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
    for (uint8_t i = 0; i < 3; ++i) {
 8001be0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001be4:	3301      	adds	r3, #1
 8001be6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8001bea:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001bee:	2b02      	cmp	r3, #2
 8001bf0:	d9e2      	bls.n	8001bb8 <MPU9250_Calibrate+0x34>
    }

    for(uint16_t i=0;i<CALIBRATE_TIMES;i++){//Take samples by the number of CALIBRATE_TIME
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8001bf8:	e03e      	b.n	8001c78 <MPU9250_Calibrate+0xf4>
        MPU9250_Update6DOF(MPU9250_CONFIG,&MPU9250_TEMP);
 8001bfa:	f107 0308 	add.w	r3, r7, #8
 8001bfe:	4619      	mov	r1, r3
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff feb9 	bl	8001978 <MPU9250_Update6DOF>
        ax_sum += MPU9250_TEMP.accel[0];
 8001c06:	edd7 7a02 	vldr	s15, [r7, #8]
 8001c0a:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001c0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c12:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
        ay_sum += MPU9250_TEMP.accel[1];
 8001c16:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c1a:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001c1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c22:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
        az_sum += MPU9250_TEMP.accel[2] - 1;
 8001c26:	edd7 7a04 	vldr	s15, [r7, #16]
 8001c2a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001c2e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001c32:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001c36:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c3a:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

        gx_sum += MPU9250_TEMP.gyro[0];
 8001c3e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c42:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001c46:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c4a:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        gy_sum += MPU9250_TEMP.gyro[1];
 8001c4e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001c52:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8001c56:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c5a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        gz_sum += MPU9250_TEMP.gyro[2];
 8001c5e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001c62:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001c66:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c6a:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    for(uint16_t i=0;i<CALIBRATE_TIMES;i++){//Take samples by the number of CALIBRATE_TIME
 8001c6e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001c72:	3301      	adds	r3, #1
 8001c74:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8001c78:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001c7c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001c80:	d3bb      	bcc.n	8001bfa <MPU9250_Calibrate+0x76>
    }
    MPU9250_CONFIG->ACCEL_OFFSET[0] = ax_sum/CALIBRATE_TIMES;
 8001c82:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8001c86:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8001cf8 <MPU9250_Calibrate+0x174>
 8001c8a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	edc3 7a08 	vstr	s15, [r3, #32]
    MPU9250_CONFIG->ACCEL_OFFSET[1] = ay_sum/CALIBRATE_TIMES;
 8001c94:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 8001c98:	eddf 6a17 	vldr	s13, [pc, #92]	; 8001cf8 <MPU9250_Calibrate+0x174>
 8001c9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
    MPU9250_CONFIG->ACCEL_OFFSET[2] = az_sum/CALIBRATE_TIMES;
 8001ca6:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 8001caa:	eddf 6a13 	vldr	s13, [pc, #76]	; 8001cf8 <MPU9250_Calibrate+0x174>
 8001cae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

    MPU9250_CONFIG->GYRO_OFFSET[0] = gx_sum/CALIBRATE_TIMES;
 8001cb8:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001cbc:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8001cf8 <MPU9250_Calibrate+0x174>
 8001cc0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
    MPU9250_CONFIG->GYRO_OFFSET[1] = gy_sum/CALIBRATE_TIMES;
 8001cca:	ed97 7a15 	vldr	s14, [r7, #84]	; 0x54
 8001cce:	eddf 6a0a 	vldr	s13, [pc, #40]	; 8001cf8 <MPU9250_Calibrate+0x174>
 8001cd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
    MPU9250_CONFIG->GYRO_OFFSET[2] = gz_sum/CALIBRATE_TIMES;
 8001cdc:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8001ce0:	eddf 6a05 	vldr	s13, [pc, #20]	; 8001cf8 <MPU9250_Calibrate+0x174>
 8001ce4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

    return MPU9250_RESULT_OK;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3768      	adds	r7, #104	; 0x68
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	447a0000 	.word	0x447a0000

08001cfc <testDotProduct>:
 */
#include "attitude.h"

#define betaDef         0.1 // 2 * proportional gain

void testDotProduct() {
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b0e0      	sub	sp, #384	; 0x180
 8001d00:	af00      	add	r7, sp, #0
    float32_t srcA_buf_f32[32] =
 8001d02:	4a0f      	ldr	r2, [pc, #60]	; (8001d40 <testDotProduct+0x44>)
 8001d04:	f507 7380 	add.w	r3, r7, #256	; 0x100
 8001d08:	4611      	mov	r1, r2
 8001d0a:	2280      	movs	r2, #128	; 0x80
 8001d0c:	4618      	mov	r0, r3
 8001d0e:	f003 fcd3 	bl	80056b8 <memcpy>
    };

    /* ----------------------------------------------------------------------
    ** Test input data of srcB for blockSize 32
    ** ------------------------------------------------------------------- */
    float32_t srcB_buf_f32[32] =
 8001d12:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8001d16:	4a0b      	ldr	r2, [pc, #44]	; (8001d44 <testDotProduct+0x48>)
 8001d18:	4618      	mov	r0, r3
 8001d1a:	4611      	mov	r1, r2
 8001d1c:	2380      	movs	r3, #128	; 0x80
 8001d1e:	461a      	mov	r2, r3
 8001d20:	f003 fcca 	bl	80056b8 <memcpy>
      -0.7836083053674872,  0.2132664971465569,   0.7878984786088954,
       0.8966819356782295, -0.1869172943544062,   1.0131816724341454,
       0.2484350696132857,  0.0596083377937976
    };
    float32_t multOutput[32];
    arm_mult_f32(srcA_buf_f32, srcB_buf_f32, multOutput, 32);
 8001d24:	463a      	mov	r2, r7
 8001d26:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8001d2a:	f507 7080 	add.w	r0, r7, #256	; 0x100
 8001d2e:	2320      	movs	r3, #32
 8001d30:	f003 fbb4 	bl	800549c <arm_mult_f32>
}
 8001d34:	bf00      	nop
 8001d36:	f507 77c0 	add.w	r7, r7, #384	; 0x180
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	080064c0 	.word	0x080064c0
 8001d44:	08006540 	.word	0x08006540

08001d48 <attitudeInit>:

void attitudeInit(AttitudeState *s) {
 8001d48:	b480      	push	{r7}
 8001d4a:	b083      	sub	sp, #12
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
    // gyroscope drift estimated to be 1 deg/s
    s->beta = sqrt(3.0/4) * 3.14159265358979 * (1.0/180.0);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4a0d      	ldr	r2, [pc, #52]	; (8001d88 <attitudeInit+0x40>)
 8001d54:	601a      	str	r2, [r3, #0]
    s->q0 = 1.0;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001d5c:	60da      	str	r2, [r3, #12]
    s->q1 = s->q2 = s->q3 = 0.0;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	f04f 0200 	mov.w	r2, #0
 8001d64:	619a      	str	r2, [r3, #24]
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	699a      	ldr	r2, [r3, #24]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	615a      	str	r2, [r3, #20]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	695a      	ldr	r2, [r3, #20]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	611a      	str	r2, [r3, #16]
    s->step = 0.0000175;  // step for gradient descent found through testing
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a04      	ldr	r2, [pc, #16]	; (8001d8c <attitudeInit+0x44>)
 8001d7a:	605a      	str	r2, [r3, #4]
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	3c77a4e2 	.word	0x3c77a4e2
 8001d8c:	3792ccf7 	.word	0x3792ccf7

08001d90 <invSqrt>:
    s->yaw = atan2(t1, t0) * 57.29578;
}

// Fast inverse square-root
// See: http://en.wikipedia.org/wiki/Fast_inverse_square_root
float invSqrt(float x) {
 8001d90:	b480      	push	{r7}
 8001d92:	b087      	sub	sp, #28
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	ed87 0a01 	vstr	s0, [r7, #4]
    float halfx = 0.5f * x;
 8001d9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001d9e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001da2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001da6:	edc7 7a05 	vstr	s15, [r7, #20]
    float y = x;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	613b      	str	r3, [r7, #16]
    long i = *(long*)&y;
 8001dae:	f107 0310 	add.w	r3, r7, #16
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	60fb      	str	r3, [r7, #12]
    i = 0x5f3759df - (i>>1);
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	105a      	asrs	r2, r3, #1
 8001dba:	4b1c      	ldr	r3, [pc, #112]	; (8001e2c <invSqrt+0x9c>)
 8001dbc:	1a9b      	subs	r3, r3, r2
 8001dbe:	60fb      	str	r3, [r7, #12]
    y = *(float*)&i;
 8001dc0:	f107 030c 	add.w	r3, r7, #12
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	613b      	str	r3, [r7, #16]
    y = y * (1.5f - (halfx * y * y));
 8001dc8:	ed97 7a04 	vldr	s14, [r7, #16]
 8001dcc:	edd7 7a05 	vldr	s15, [r7, #20]
 8001dd0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dd4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001dd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ddc:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001de0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001de4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001de8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dec:	edc7 7a04 	vstr	s15, [r7, #16]
    y = y * (1.5f - (halfx * y * y));
 8001df0:	ed97 7a04 	vldr	s14, [r7, #16]
 8001df4:	edd7 7a05 	vldr	s15, [r7, #20]
 8001df8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001dfc:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e04:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001e08:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e0c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e14:	edc7 7a04 	vstr	s15, [r7, #16]
    return y;
 8001e18:	693b      	ldr	r3, [r7, #16]
 8001e1a:	ee07 3a90 	vmov	s15, r3
}
 8001e1e:	eeb0 0a67 	vmov.f32	s0, s15
 8001e22:	371c      	adds	r7, #28
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	5f3759df 	.word	0x5f3759df

08001e30 <normalizeGravity>:

void normalizeGravity(AttitudeState *s, float* acc) {
 8001e30:	b480      	push	{r7}
 8001e32:	b095      	sub	sp, #84	; 0x54
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
    float q0, q1, q2, q3;
    float q0q0, q1q1, q2q2, q3q3;
    float q0q1, q0q2, q0q3;
    float q1q2, q1q3;
    float q2q3;
    q0 = s->q0;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	68db      	ldr	r3, [r3, #12]
 8001e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
    q1 = s->q1;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	691b      	ldr	r3, [r3, #16]
 8001e44:	64bb      	str	r3, [r7, #72]	; 0x48
    q2 = s->q2;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	695b      	ldr	r3, [r3, #20]
 8001e4a:	647b      	str	r3, [r7, #68]	; 0x44
    q3 = s->q3;
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	699b      	ldr	r3, [r3, #24]
 8001e50:	643b      	str	r3, [r7, #64]	; 0x40
    q0q0 = q0*q0;
 8001e52:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001e56:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8001e5a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e5e:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
    q1q1 = q1*q1;
 8001e62:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001e66:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e6e:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    q2q2 = q2*q2;
 8001e72:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001e76:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e7e:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
    q3q3 = q3*q3;
 8001e82:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8001e86:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e8e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    q0q1 = q0*q1;
 8001e92:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001e96:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e9e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    q0q2 = q0*q2;
 8001ea2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001ea6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001eaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eae:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    q0q3 = q0*q3;
 8001eb2:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8001eb6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001eba:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ebe:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    q1q2 = q1*q2;
 8001ec2:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001ec6:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 8001eca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ece:	edc7 7a08 	vstr	s15, [r7, #32]
    q1q3 = q1*q3;
 8001ed2:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8001ed6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ede:	edc7 7a07 	vstr	s15, [r7, #28]
    q2q3 = q2*q3;
 8001ee2:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8001ee6:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eee:	edc7 7a06 	vstr	s15, [r7, #24]

    // rotate acceleration vector by quaternion orientation
    // essentially rotating sensor frame into inertial frame
    float r_acc[3];
    r_acc[0] = q0q0*acc[0] + 2*q0q2*acc[2] - 2*q0q3*acc[1] +
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	ed93 7a00 	vldr	s14, [r3]
 8001ef8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8001efc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f00:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001f04:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	3308      	adds	r3, #8
 8001f0c:	edd3 7a00 	vldr	s15, [r3]
 8001f10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f14:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f18:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001f1c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	3304      	adds	r3, #4
 8001f24:	edd3 7a00 	vldr	s15, [r3]
 8001f28:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f2c:	ee37 7a67 	vsub.f32	s14, s14, s15
                    q1q1*acc[0] + 2*q1q2*acc[1] + 2*q1q3*acc[2] -
 8001f30:	683b      	ldr	r3, [r7, #0]
 8001f32:	edd3 6a00 	vldr	s13, [r3]
 8001f36:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001f3a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    r_acc[0] = q0q0*acc[0] + 2*q0q2*acc[2] - 2*q0q3*acc[1] +
 8001f3e:	ee37 7a27 	vadd.f32	s14, s14, s15
                    q1q1*acc[0] + 2*q1q2*acc[1] + 2*q1q3*acc[2] -
 8001f42:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f46:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	edd3 7a00 	vldr	s15, [r3]
 8001f52:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f56:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001f5a:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f5e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	3308      	adds	r3, #8
 8001f66:	edd3 7a00 	vldr	s15, [r3]
 8001f6a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f6e:	ee37 7a27 	vadd.f32	s14, s14, s15
                    q3q3*acc[0] - q2q2*acc[0];
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	edd3 6a00 	vldr	s13, [r3]
 8001f78:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001f7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
                    q1q1*acc[0] + 2*q1q2*acc[1] + 2*q1q3*acc[2] -
 8001f80:	ee37 7a67 	vsub.f32	s14, s14, s15
                    q3q3*acc[0] - q2q2*acc[0];
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	edd3 6a00 	vldr	s13, [r3]
 8001f8a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001f8e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001f92:	ee77 7a67 	vsub.f32	s15, s14, s15
    r_acc[0] = q0q0*acc[0] + 2*q0q2*acc[2] - 2*q0q3*acc[1] +
 8001f96:	edc7 7a03 	vstr	s15, [r7, #12]
    r_acc[1] = 2*q1q2*acc[0] + q2q2*acc[1] + 2*q2q3*acc[2] +
 8001f9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f9e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	edd3 7a00 	vldr	s15, [r3]
 8001fa8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	3304      	adds	r3, #4
 8001fb0:	edd3 6a00 	vldr	s13, [r3]
 8001fb4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8001fb8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fbc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001fc0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fc4:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001fc8:	683b      	ldr	r3, [r7, #0]
 8001fca:	3308      	adds	r3, #8
 8001fcc:	edd3 7a00 	vldr	s15, [r3]
 8001fd0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001fd4:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*q0q3*acc[0] - q3q3*acc[1] + q0q0*acc[1] -
 8001fd8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001fdc:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	edd3 7a00 	vldr	s15, [r3]
 8001fe6:	ee66 7aa7 	vmul.f32	s15, s13, s15
    r_acc[1] = 2*q1q2*acc[0] + q2q2*acc[1] + 2*q2q3*acc[2] +
 8001fea:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*q0q3*acc[0] - q3q3*acc[1] + q0q0*acc[1] -
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	3304      	adds	r3, #4
 8001ff2:	edd3 6a00 	vldr	s13, [r3]
 8001ff6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001ffa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ffe:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	3304      	adds	r3, #4
 8002006:	edd3 6a00 	vldr	s13, [r3]
 800200a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800200e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002012:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*q0q1*acc[2] - q1q1*acc[1];
 8002016:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800201a:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	3308      	adds	r3, #8
 8002022:	edd3 7a00 	vldr	s15, [r3]
 8002026:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*q0q3*acc[0] - q3q3*acc[1] + q0q0*acc[1] -
 800202a:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*q0q1*acc[2] - q1q1*acc[1];
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	3304      	adds	r3, #4
 8002032:	edd3 6a00 	vldr	s13, [r3]
 8002036:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800203a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800203e:	ee77 7a67 	vsub.f32	s15, s14, s15
    r_acc[1] = 2*q1q2*acc[0] + q2q2*acc[1] + 2*q2q3*acc[2] +
 8002042:	edc7 7a04 	vstr	s15, [r7, #16]
    r_acc[2] = 2*q1q3*acc[0] + 2*q2q3*acc[1] + q3q3*acc[2] -
 8002046:	edd7 7a07 	vldr	s15, [r7, #28]
 800204a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	edd3 7a00 	vldr	s15, [r3]
 8002054:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002058:	edd7 7a06 	vldr	s15, [r7, #24]
 800205c:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	3304      	adds	r3, #4
 8002064:	edd3 7a00 	vldr	s15, [r3]
 8002068:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800206c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	3308      	adds	r3, #8
 8002074:	edd3 6a00 	vldr	s13, [r3]
 8002078:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800207c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002080:	ee37 7a27 	vadd.f32	s14, s14, s15
                2*q0q2*acc[0] - q2q2*acc[2] + 2*q0q1*acc[1] -
 8002084:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002088:	ee77 6aa7 	vadd.f32	s13, s15, s15
 800208c:	683b      	ldr	r3, [r7, #0]
 800208e:	edd3 7a00 	vldr	s15, [r3]
 8002092:	ee66 7aa7 	vmul.f32	s15, s13, s15
    r_acc[2] = 2*q1q3*acc[0] + 2*q2q3*acc[1] + q3q3*acc[2] -
 8002096:	ee37 7a67 	vsub.f32	s14, s14, s15
                2*q0q2*acc[0] - q2q2*acc[2] + 2*q0q1*acc[1] -
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	3308      	adds	r3, #8
 800209e:	edd3 6a00 	vldr	s13, [r3]
 80020a2:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80020a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80020ae:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80020b2:	ee77 6aa7 	vadd.f32	s13, s15, s15
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	3304      	adds	r3, #4
 80020ba:	edd3 7a00 	vldr	s15, [r3]
 80020be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020c2:	ee37 7a27 	vadd.f32	s14, s14, s15
                q1q1*acc[2] + q0q0*acc[2];
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	3308      	adds	r3, #8
 80020ca:	edd3 6a00 	vldr	s13, [r3]
 80020ce:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 80020d2:	ee66 7aa7 	vmul.f32	s15, s13, s15
                2*q0q2*acc[0] - q2q2*acc[2] + 2*q0q1*acc[1] -
 80020d6:	ee37 7a67 	vsub.f32	s14, s14, s15
                q1q1*acc[2] + q0q0*acc[2];
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	3308      	adds	r3, #8
 80020de:	edd3 6a00 	vldr	s13, [r3]
 80020e2:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80020e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80020ea:	ee77 7a27 	vadd.f32	s15, s14, s15
    r_acc[2] = 2*q1q3*acc[0] + 2*q2q3*acc[1] + q3q3*acc[2] -
 80020ee:	edc7 7a05 	vstr	s15, [r7, #20]
    acc[0] = r_acc[0];
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	601a      	str	r2, [r3, #0]
    acc[1] = r_acc[1];
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	3304      	adds	r3, #4
 80020fc:	693a      	ldr	r2, [r7, #16]
 80020fe:	601a      	str	r2, [r3, #0]
    acc[2] = r_acc[2] - 1; // subtract out gravity component from acc
 8002100:	edd7 7a05 	vldr	s15, [r7, #20]
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	3308      	adds	r3, #8
 8002108:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800210c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002110:	edc3 7a00 	vstr	s15, [r3]
}
 8002114:	bf00      	nop
 8002116:	3754      	adds	r7, #84	; 0x54
 8002118:	46bd      	mov	sp, r7
 800211a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211e:	4770      	bx	lr

08002120 <madgwickUpdate>:

void madgwickUpdate(AttitudeState *s, float* acc, float* gyro, uint8_t sz) {
 8002120:	b5b0      	push	{r4, r5, r7, lr}
 8002122:	b0aa      	sub	sp, #168	; 0xa8
 8002124:	af00      	add	r7, sp, #0
 8002126:	60f8      	str	r0, [r7, #12]
 8002128:	60b9      	str	r1, [r7, #8]
 800212a:	607a      	str	r2, [r7, #4]
 800212c:	70fb      	strb	r3, [r7, #3]
    float w_x, w_y, w_z, a_x, a_y, a_z;
    float invNorm;
    float deltat = s->step;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    float beta = s->beta;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    float qDot_omega_1, qDot_omega_2, qDot_omega_3, qDot_omega_4;  // quaternion derivative from gyroscopes elements
    float f_1, f_2, f_3;                                        // objective function elements
    float J_11or24, J_12or23, J_13or22, J_14or21, J_32, J_33;   // objective function Jacobian elements
    float qHatDot_1, qHatDot_2, qHatDot_3, qHatDot_4;   // estimated direction of the gyroscope error
    // Auxiliary variables to avoid repeated calculations
    w_x = gyro[0];
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    w_y = gyro[1];
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	685b      	ldr	r3, [r3, #4]
 800214a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    w_z = gyro[2];
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	689b      	ldr	r3, [r3, #8]
 8002152:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    a_x = acc[0];
 8002156:	68bb      	ldr	r3, [r7, #8]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    a_y = acc[1];
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    a_z = acc[2];
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    q_1 = s->q0;
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    q_2 = s->q1;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	691b      	ldr	r3, [r3, #16]
 800217a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    q_3 = s->q2;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	695b      	ldr	r3, [r3, #20]
 8002182:	67fb      	str	r3, [r7, #124]	; 0x7c
    q_4 = s->q3;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	67bb      	str	r3, [r7, #120]	; 0x78
    float halfq_1 = 0.5 * q_1;
 800218a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800218e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002192:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002196:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
    float halfq_2 = 0.5 * q_2;
 800219a:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 800219e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80021a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021a6:	edc7 7a1c 	vstr	s15, [r7, #112]	; 0x70
    float halfq_3 = 0.5 * q_3;
 80021aa:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80021ae:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80021b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021b6:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
    float halfq_4 = 0.5 * q_4;
 80021ba:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 80021be:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80021c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021c6:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
    float twoq_1 = 2.0 * q_1;
 80021ca:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80021ce:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021d2:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
    float twoq_2 = 2.0 * q_2;
 80021d6:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80021da:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021de:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
    float twoq_3 = 2.0 * q_3;
 80021e2:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80021e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80021ea:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

    // Normalize the accelerometer measurement
    invNorm = invSqrt(a_x * a_x + a_y * a_y + a_z * a_z);
 80021ee:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 80021f2:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80021f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80021fa:	edd7 6a23 	vldr	s13, [r7, #140]	; 0x8c
 80021fe:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 8002202:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002206:	ee37 7a27 	vadd.f32	s14, s14, s15
 800220a:	edd7 6a22 	vldr	s13, [r7, #136]	; 0x88
 800220e:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 8002212:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002216:	ee77 7a27 	vadd.f32	s15, s14, s15
 800221a:	eeb0 0a67 	vmov.f32	s0, s15
 800221e:	f7ff fdb7 	bl	8001d90 <invSqrt>
 8002222:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
    a_x *= invNorm;
 8002226:	ed97 7a24 	vldr	s14, [r7, #144]	; 0x90
 800222a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800222e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002232:	edc7 7a24 	vstr	s15, [r7, #144]	; 0x90
    a_y *= invNorm;
 8002236:	ed97 7a23 	vldr	s14, [r7, #140]	; 0x8c
 800223a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800223e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002242:	edc7 7a23 	vstr	s15, [r7, #140]	; 0x8c
    a_z *= invNorm;
 8002246:	ed97 7a22 	vldr	s14, [r7, #136]	; 0x88
 800224a:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800224e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002252:	edc7 7a22 	vstr	s15, [r7, #136]	; 0x88
    // Compute the objective function and Jacobian
    f_1 = twoq_2 * q_4 - twoq_1 * q_3 - a_x;
 8002256:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800225a:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800225e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002262:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 8002266:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800226a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800226e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002272:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 8002276:	ee77 7a67 	vsub.f32	s15, s14, s15
 800227a:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
    f_2 = twoq_1 * q_2 + twoq_3 * q_4 - a_y;
 800227e:	ed97 7a19 	vldr	s14, [r7, #100]	; 0x64
 8002282:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 8002286:	ee27 7a27 	vmul.f32	s14, s14, s15
 800228a:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 800228e:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002296:	ee37 7a27 	vadd.f32	s14, s14, s15
 800229a:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 800229e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022a2:	edc7 7a14 	vstr	s15, [r7, #80]	; 0x50
    f_3 = 1.0 - twoq_2 * q_2 - twoq_3 * q_3 - a_z;
 80022a6:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 80022aa:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80022ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022b2:	ee17 0a90 	vmov	r0, s15
 80022b6:	f7fe f95f 	bl	8000578 <__aeabi_f2d>
 80022ba:	4603      	mov	r3, r0
 80022bc:	460c      	mov	r4, r1
 80022be:	461a      	mov	r2, r3
 80022c0:	4623      	mov	r3, r4
 80022c2:	f04f 0000 	mov.w	r0, #0
 80022c6:	49f0      	ldr	r1, [pc, #960]	; (8002688 <madgwickUpdate+0x568>)
 80022c8:	f7fd fff6 	bl	80002b8 <__aeabi_dsub>
 80022cc:	4603      	mov	r3, r0
 80022ce:	460c      	mov	r4, r1
 80022d0:	4625      	mov	r5, r4
 80022d2:	461c      	mov	r4, r3
 80022d4:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 80022d8:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 80022dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022e0:	ee17 0a90 	vmov	r0, s15
 80022e4:	f7fe f948 	bl	8000578 <__aeabi_f2d>
 80022e8:	4602      	mov	r2, r0
 80022ea:	460b      	mov	r3, r1
 80022ec:	4620      	mov	r0, r4
 80022ee:	4629      	mov	r1, r5
 80022f0:	f7fd ffe2 	bl	80002b8 <__aeabi_dsub>
 80022f4:	4603      	mov	r3, r0
 80022f6:	460c      	mov	r4, r1
 80022f8:	4625      	mov	r5, r4
 80022fa:	461c      	mov	r4, r3
 80022fc:	f8d7 0088 	ldr.w	r0, [r7, #136]	; 0x88
 8002300:	f7fe f93a 	bl	8000578 <__aeabi_f2d>
 8002304:	4602      	mov	r2, r0
 8002306:	460b      	mov	r3, r1
 8002308:	4620      	mov	r0, r4
 800230a:	4629      	mov	r1, r5
 800230c:	f7fd ffd4 	bl	80002b8 <__aeabi_dsub>
 8002310:	4603      	mov	r3, r0
 8002312:	460c      	mov	r4, r1
 8002314:	4618      	mov	r0, r3
 8002316:	4621      	mov	r1, r4
 8002318:	f7fe fb98 	bl	8000a4c <__aeabi_d2f>
 800231c:	4603      	mov	r3, r0
 800231e:	64fb      	str	r3, [r7, #76]	; 0x4c
    J_11or24 = twoq_3;  // J_11 negated in matrix multiplication
 8002320:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002322:	64bb      	str	r3, [r7, #72]	; 0x48
    J_12or23 = 2.0 * q_4;
 8002324:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002328:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800232c:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
    J_13or22 = twoq_1;  // J_12 negated in matrix multiplication
 8002330:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002332:	643b      	str	r3, [r7, #64]	; 0x40
    J_14or21 = twoq_2;
 8002334:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002336:	63fb      	str	r3, [r7, #60]	; 0x3c
    J_32 = 2.0 * J_14or21;  // negated in matrix multiplication
 8002338:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800233c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002340:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
    J_33 = 2.0 * J_11or24;  // negated in matrix multiplication
 8002344:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8002348:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800234c:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

    // Compute the gradient (matrix multiplication)
    qHatDot_1 = J_14or21 * f_2 - J_11or24 * f_1;
 8002350:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8002354:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002358:	ee27 7a27 	vmul.f32	s14, s14, s15
 800235c:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 8002360:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002364:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002368:	ee77 7a67 	vsub.f32	s15, s14, s15
 800236c:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    qHatDot_2 = J_12or23 * f_1 + J_13or22 * f_2 - J_32 * f_3;
 8002370:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002374:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002378:	ee27 7a27 	vmul.f32	s14, s14, s15
 800237c:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 8002380:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 8002384:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002388:	ee37 7a27 	vadd.f32	s14, s14, s15
 800238c:	edd7 6a0e 	vldr	s13, [r7, #56]	; 0x38
 8002390:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002394:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002398:	ee77 7a67 	vsub.f32	s15, s14, s15
 800239c:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    qHatDot_3 = J_12or23 * f_2 - J_33 * f_3 - J_13or22 * f_1;
 80023a0:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80023a4:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80023a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023ac:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 80023b0:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80023b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023b8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80023bc:	edd7 6a10 	vldr	s13, [r7, #64]	; 0x40
 80023c0:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80023c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023c8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023cc:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    qHatDot_4 = J_14or21 * f_1 + J_11or24 * f_2;
 80023d0:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80023d4:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80023d8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023dc:	edd7 6a12 	vldr	s13, [r7, #72]	; 0x48
 80023e0:	edd7 7a14 	vldr	s15, [r7, #80]	; 0x50
 80023e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80023e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80023ec:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    // Normalize the gradient
    invNorm = invSqrt(qHatDot_1 * qHatDot_1 + qHatDot_2 * qHatDot_2 + qHatDot_3 * qHatDot_3 + qHatDot_4 * qHatDot_4);
 80023f0:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80023f4:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80023f8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80023fc:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8002400:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8002404:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002408:	ee37 7a27 	vadd.f32	s14, s14, s15
 800240c:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8002410:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002418:	ee37 7a27 	vadd.f32	s14, s14, s15
 800241c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002420:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002424:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002428:	ee77 7a27 	vadd.f32	s15, s14, s15
 800242c:	eeb0 0a67 	vmov.f32	s0, s15
 8002430:	f7ff fcae 	bl	8001d90 <invSqrt>
 8002434:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
    qHatDot_1 *= invNorm;
 8002438:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 800243c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002444:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
    qHatDot_2 *= invNorm;
 8002448:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800244c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002450:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002454:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    qHatDot_3 *= invNorm;
 8002458:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 800245c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002460:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002464:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
    qHatDot_4 *= invNorm;
 8002468:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800246c:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 8002470:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002474:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    // Compute the quaternion derivative measured by gyroscopes
    qDot_omega_1 = -halfq_2 * w_x - halfq_3 * w_y - halfq_4 * w_z;
 8002478:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800247c:	eeb1 7a67 	vneg.f32	s14, s15
 8002480:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002484:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002488:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 800248c:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002490:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002494:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002498:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 800249c:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80024a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024a8:	edc7 7a08 	vstr	s15, [r7, #32]
    qDot_omega_2 = halfq_1 * w_x + halfq_3 * w_z - halfq_4 * w_y;
 80024ac:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 80024b0:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 80024b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024b8:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 80024bc:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80024c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024c8:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80024cc:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80024d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024d8:	edc7 7a07 	vstr	s15, [r7, #28]
    qDot_omega_3 = halfq_1 * w_y - halfq_2 * w_z + halfq_4 * w_x;
 80024dc:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 80024e0:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 80024e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80024e8:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 80024ec:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 80024f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80024f8:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 80024fc:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002500:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002504:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002508:	edc7 7a06 	vstr	s15, [r7, #24]
    qDot_omega_4 = halfq_1 * w_z + halfq_2 * w_y - halfq_3 * w_x;
 800250c:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8002510:	edd7 7a25 	vldr	s15, [r7, #148]	; 0x94
 8002514:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002518:	edd7 6a1c 	vldr	s13, [r7, #112]	; 0x70
 800251c:	edd7 7a26 	vldr	s15, [r7, #152]	; 0x98
 8002520:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002524:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002528:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 800252c:	edd7 7a27 	vldr	s15, [r7, #156]	; 0x9c
 8002530:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002534:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002538:	edc7 7a05 	vstr	s15, [r7, #20]

    // Compute then integrate the estimated quaternion derivative
    q_1 += (qDot_omega_1 - (beta * qHatDot_1)) * deltat;
 800253c:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8002540:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002548:	ed97 7a08 	vldr	s14, [r7, #32]
 800254c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002550:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 8002554:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002558:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 800255c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002560:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
    q_2 += (qDot_omega_2 - (beta * qHatDot_2)) * deltat;
 8002564:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8002568:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800256c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002570:	ed97 7a07 	vldr	s14, [r7, #28]
 8002574:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002578:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 800257c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002580:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8002584:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002588:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
    q_3 += (qDot_omega_3 - (beta * qHatDot_3)) * deltat;
 800258c:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 8002590:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002598:	ed97 7a06 	vldr	s14, [r7, #24]
 800259c:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025a0:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80025a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025a8:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 80025ac:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025b0:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    q_4 += (qDot_omega_4 - (beta * qHatDot_4)) * deltat;
 80025b4:	ed97 7a28 	vldr	s14, [r7, #160]	; 0xa0
 80025b8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80025bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025c0:	ed97 7a05 	vldr	s14, [r7, #20]
 80025c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025c8:	edd7 7a29 	vldr	s15, [r7, #164]	; 0xa4
 80025cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025d0:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80025d4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025d8:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78

    // Normalize quaternion
    invNorm = invSqrt(q_1 * q_1 + q_2 * q_2 + q_3 * q_3 + q_4 * q_4);
 80025dc:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 80025e0:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80025e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025e8:	edd7 6a20 	vldr	s13, [r7, #128]	; 0x80
 80025ec:	edd7 7a20 	vldr	s15, [r7, #128]	; 0x80
 80025f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025f8:	edd7 6a1f 	vldr	s13, [r7, #124]	; 0x7c
 80025fc:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 8002600:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002604:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002608:	edd7 6a1e 	vldr	s13, [r7, #120]	; 0x78
 800260c:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002610:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002614:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002618:	eeb0 0a67 	vmov.f32	s0, s15
 800261c:	f7ff fbb8 	bl	8001d90 <invSqrt>
 8002620:	ed87 0a16 	vstr	s0, [r7, #88]	; 0x58
    q_1 *= invNorm;
 8002624:	ed97 7a21 	vldr	s14, [r7, #132]	; 0x84
 8002628:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800262c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002630:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
    q_2 *= invNorm;
 8002634:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8002638:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800263c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002640:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
    q_3 *= invNorm;
 8002644:	ed97 7a1f 	vldr	s14, [r7, #124]	; 0x7c
 8002648:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800264c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002650:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
    q_4 *= invNorm;
 8002654:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002658:	edd7 7a16 	vldr	s15, [r7, #88]	; 0x58
 800265c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002660:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78

    // Save new quaternion to state
    s->q0 = q_1;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800266a:	60da      	str	r2, [r3, #12]
    s->q1 = q_2;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002672:	611a      	str	r2, [r3, #16]
    s->q2 = q_3;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8002678:	615a      	str	r2, [r3, #20]
    s->q3 = q_4;
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800267e:	619a      	str	r2, [r3, #24]
}
 8002680:	bf00      	nop
 8002682:	37a8      	adds	r7, #168	; 0xa8
 8002684:	46bd      	mov	sp, r7
 8002686:	bdb0      	pop	{r4, r5, r7, pc}
 8002688:	3ff00000 	.word	0x3ff00000

0800268c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE BEGIN 0 */
volatile uint8_t computeAttitude = 0;
volatile uint16_t num_computations = 0;

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 800268c:	b480      	push	{r7}
 800268e:	b083      	sub	sp, #12
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
    computeAttitude = 1;
 8002694:	4b04      	ldr	r3, [pc, #16]	; (80026a8 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8002696:	2201      	movs	r2, #1
 8002698:	701a      	strb	r2, [r3, #0]
//    ++num_computations;
}
 800269a:	bf00      	nop
 800269c:	370c      	adds	r7, #12
 800269e:	46bd      	mov	sp, r7
 80026a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a4:	4770      	bx	lr
 80026a6:	bf00      	nop
 80026a8:	2000008c 	.word	0x2000008c

080026ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b0b4      	sub	sp, #208	; 0xd0
 80026b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80026b2:	f000 fc7f 	bl	8002fb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80026b6:	f000 f8b1 	bl	800281c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80026ba:	f000 f9b3 	bl	8002a24 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80026be:	f000 f987 	bl	80029d0 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80026c2:	f000 f919 	bl	80028f8 <MX_SPI2_Init>
  MX_TIM6_Init();
 80026c6:	f000 f94d 	bl	8002964 <MX_TIM6_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  MPU9250_DATA_t mpu_data;
  MPU9250_CONFIG_t mpu_config;
  mpu_config.hspi = &hspi2;
 80026ca:	4b4e      	ldr	r3, [pc, #312]	; (8002804 <main+0x158>)
 80026cc:	647b      	str	r3, [r7, #68]	; 0x44
  mpu_config.GPIOx = MPU_CS_GPIO_Port;
 80026ce:	4b4e      	ldr	r3, [pc, #312]	; (8002808 <main+0x15c>)
 80026d0:	64bb      	str	r3, [r7, #72]	; 0x48
  mpu_config.GPIO_PIN = MPU_CS_Pin;
 80026d2:	2308      	movs	r3, #8
 80026d4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
  mpu_config.ACCEL_SCALE = ACCEL_SCALE_4G;
 80026d8:	2308      	movs	r3, #8
 80026da:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
  mpu_config.GYRO_SCALE = GYRO_SCALE_500dps;
 80026de:	2308      	movs	r3, #8
 80026e0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  for (uint8_t i = 0; i < 3; ++i) {
 80026e4:	2300      	movs	r3, #0
 80026e6:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
 80026ea:	e025      	b.n	8002738 <main+0x8c>
      mpu_config.ACCEL_OFFSET[i] = 0;
 80026ec:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 80026f0:	3308      	adds	r3, #8
 80026f2:	009b      	lsls	r3, r3, #2
 80026f4:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 80026f8:	4413      	add	r3, r2
 80026fa:	3b8c      	subs	r3, #140	; 0x8c
 80026fc:	f04f 0200 	mov.w	r2, #0
 8002700:	601a      	str	r2, [r3, #0]
      mpu_config.GYRO_OFFSET[i] = 0;
 8002702:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8002706:	330a      	adds	r3, #10
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 800270e:	4413      	add	r3, r2
 8002710:	3b88      	subs	r3, #136	; 0x88
 8002712:	f04f 0200 	mov.w	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
      mpu_config.MAG_OFFSET[i] = 0;
 8002718:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800271c:	330e      	adds	r3, #14
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	f107 02d0 	add.w	r2, r7, #208	; 0xd0
 8002724:	4413      	add	r3, r2
 8002726:	3b8c      	subs	r3, #140	; 0x8c
 8002728:	f04f 0200 	mov.w	r2, #0
 800272c:	601a      	str	r2, [r3, #0]
  for (uint8_t i = 0; i < 3; ++i) {
 800272e:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 8002732:	3301      	adds	r3, #1
 8002734:	f887 30cf 	strb.w	r3, [r7, #207]	; 0xcf
 8002738:	f897 30cf 	ldrb.w	r3, [r7, #207]	; 0xcf
 800273c:	2b02      	cmp	r3, #2
 800273e:	d9d5      	bls.n	80026ec <main+0x40>
  }
  MPU9250_Initialize(&mpu_config);
 8002740:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002744:	4618      	mov	r0, r3
 8002746:	f7fe fb51 	bl	8000dec <MPU9250_Initialize>
  MPU9250_Config(&mpu_config);
 800274a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800274e:	4618      	mov	r0, r3
 8002750:	f7fe fe04 	bl	800135c <MPU9250_Config>
  MPU9250_Calibrate(&mpu_config);
 8002754:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff fa13 	bl	8001b84 <MPU9250_Calibrate>

  // Initialize attitude variables
  AttitudeState s;
  attitudeInit(&s);
 800275e:	463b      	mov	r3, r7
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff faf1 	bl	8001d48 <attitudeInit>
  // start timer for quaternion computations
  HAL_TIM_Base_Start_IT(&htim6);
 8002766:	4829      	ldr	r0, [pc, #164]	; (800280c <main+0x160>)
 8002768:	f001 ff67 	bl	800463a <HAL_TIM_Base_Start_IT>
  testDotProduct();
 800276c:	f7ff fac6 	bl	8001cfc <testDotProduct>
  while (1)
  {
      if (computeAttitude) {
 8002770:	4b27      	ldr	r3, [pc, #156]	; (8002810 <main+0x164>)
 8002772:	781b      	ldrb	r3, [r3, #0]
 8002774:	b2db      	uxtb	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	d0fa      	beq.n	8002770 <main+0xc4>
          MPU9250_Update6DOF(&mpu_config, &mpu_data);
 800277a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800277e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002782:	4611      	mov	r1, r2
 8002784:	4618      	mov	r0, r3
 8002786:	f7ff f8f7 	bl	8001978 <MPU9250_Update6DOF>
          madgwickUpdate(&s, mpu_data.accel, mpu_data.gyro, 3);
 800278a:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800278e:	f103 0214 	add.w	r2, r3, #20
 8002792:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002796:	4638      	mov	r0, r7
 8002798:	2303      	movs	r3, #3
 800279a:	f7ff fcc1 	bl	8002120 <madgwickUpdate>
//              printf("%i ", (int32_t) (s.pitch));
//              printf("%i\r\n", (int32_t) (s.yaw));
//              printf("x: %i ", (int32_t) (mpu_data.accel[0]*1000));
//                printf("y: %i ", (int32_t) (mpu_data.accel[1]*1000));
//                printf("z: %i\r\n", (int32_t) (mpu_data.accel[2]*1000));
              normalizeGravity(&s, mpu_data.accel);
 800279e:	f107 0288 	add.w	r2, r7, #136	; 0x88
 80027a2:	463b      	mov	r3, r7
 80027a4:	4611      	mov	r1, r2
 80027a6:	4618      	mov	r0, r3
 80027a8:	f7ff fb42 	bl	8001e30 <normalizeGravity>
              printf("%i ", (int32_t) (mpu_data.accel[0]*10000));
 80027ac:	edd7 7a22 	vldr	s15, [r7, #136]	; 0x88
 80027b0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8002814 <main+0x168>
 80027b4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027bc:	ee17 1a90 	vmov	r1, s15
 80027c0:	4815      	ldr	r0, [pc, #84]	; (8002818 <main+0x16c>)
 80027c2:	f002 ff8d 	bl	80056e0 <iprintf>
              printf("%i ", (int32_t) (mpu_data.accel[1]*10000));
 80027c6:	edd7 7a23 	vldr	s15, [r7, #140]	; 0x8c
 80027ca:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8002814 <main+0x168>
 80027ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027d6:	ee17 1a90 	vmov	r1, s15
 80027da:	480f      	ldr	r0, [pc, #60]	; (8002818 <main+0x16c>)
 80027dc:	f002 ff80 	bl	80056e0 <iprintf>
              printf("%i ", (int32_t) (mpu_data.accel[2]*10000));
 80027e0:	edd7 7a24 	vldr	s15, [r7, #144]	; 0x90
 80027e4:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8002814 <main+0x168>
 80027e8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027f0:	ee17 1a90 	vmov	r1, s15
 80027f4:	4808      	ldr	r0, [pc, #32]	; (8002818 <main+0x16c>)
 80027f6:	f002 ff73 	bl	80056e0 <iprintf>
//                printf("gyro x: %i, ", (int32_t) (mpu_data.gyro[0]*1000));
//                printf("gyro y: %i, ", (int32_t) (mpu_data.gyro[1]*1000));
//                printf("gyro z: %i \n\r", (int32_t) (mpu_data.gyro[2]*1000));
//              num_computations = 0;
//          } // prints at 1 Hz
          computeAttitude = 0;
 80027fa:	4b05      	ldr	r3, [pc, #20]	; (8002810 <main+0x164>)
 80027fc:	2200      	movs	r2, #0
 80027fe:	701a      	strb	r2, [r3, #0]
      if (computeAttitude) {
 8002800:	e7b6      	b.n	8002770 <main+0xc4>
 8002802:	bf00      	nop
 8002804:	2000009c 	.word	0x2000009c
 8002808:	40020800 	.word	0x40020800
 800280c:	200000f4 	.word	0x200000f4
 8002810:	2000008c 	.word	0x2000008c
 8002814:	461c4000 	.word	0x461c4000
 8002818:	080065c0 	.word	0x080065c0

0800281c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b094      	sub	sp, #80	; 0x50
 8002820:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002822:	f107 031c 	add.w	r3, r7, #28
 8002826:	2234      	movs	r2, #52	; 0x34
 8002828:	2100      	movs	r1, #0
 800282a:	4618      	mov	r0, r3
 800282c:	f002 ff4f 	bl	80056ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002830:	f107 0308 	add.w	r3, r7, #8
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002840:	2300      	movs	r3, #0
 8002842:	607b      	str	r3, [r7, #4]
 8002844:	4b2a      	ldr	r3, [pc, #168]	; (80028f0 <SystemClock_Config+0xd4>)
 8002846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002848:	4a29      	ldr	r2, [pc, #164]	; (80028f0 <SystemClock_Config+0xd4>)
 800284a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800284e:	6413      	str	r3, [r2, #64]	; 0x40
 8002850:	4b27      	ldr	r3, [pc, #156]	; (80028f0 <SystemClock_Config+0xd4>)
 8002852:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002854:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002858:	607b      	str	r3, [r7, #4]
 800285a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800285c:	2300      	movs	r3, #0
 800285e:	603b      	str	r3, [r7, #0]
 8002860:	4b24      	ldr	r3, [pc, #144]	; (80028f4 <SystemClock_Config+0xd8>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002868:	4a22      	ldr	r2, [pc, #136]	; (80028f4 <SystemClock_Config+0xd8>)
 800286a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800286e:	6013      	str	r3, [r2, #0]
 8002870:	4b20      	ldr	r3, [pc, #128]	; (80028f4 <SystemClock_Config+0xd8>)
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002878:	603b      	str	r3, [r7, #0]
 800287a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800287c:	2302      	movs	r3, #2
 800287e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002880:	2301      	movs	r3, #1
 8002882:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002884:	2310      	movs	r3, #16
 8002886:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002888:	2302      	movs	r3, #2
 800288a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800288c:	2300      	movs	r3, #0
 800288e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002890:	2308      	movs	r3, #8
 8002892:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 128;
 8002894:	2380      	movs	r3, #128	; 0x80
 8002896:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002898:	2302      	movs	r3, #2
 800289a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800289c:	2302      	movs	r3, #2
 800289e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80028a0:	2302      	movs	r3, #2
 80028a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80028a4:	f107 031c 	add.w	r3, r7, #28
 80028a8:	4618      	mov	r0, r3
 80028aa:	f001 f98f 	bl	8003bcc <HAL_RCC_OscConfig>
 80028ae:	4603      	mov	r3, r0
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d001      	beq.n	80028b8 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80028b4:	f000 f94a 	bl	8002b4c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028b8:	230f      	movs	r3, #15
 80028ba:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028bc:	2302      	movs	r3, #2
 80028be:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028c0:	2300      	movs	r3, #0
 80028c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80028c4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80028c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80028ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80028ce:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80028d0:	f107 0308 	add.w	r3, r7, #8
 80028d4:	2104      	movs	r1, #4
 80028d6:	4618      	mov	r0, r3
 80028d8:	f000 febe 	bl	8003658 <HAL_RCC_ClockConfig>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80028e2:	f000 f933 	bl	8002b4c <Error_Handler>
  }
}
 80028e6:	bf00      	nop
 80028e8:	3750      	adds	r7, #80	; 0x50
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40023800 	.word	0x40023800
 80028f4:	40007000 	.word	0x40007000

080028f8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80028fc:	4b17      	ldr	r3, [pc, #92]	; (800295c <MX_SPI2_Init+0x64>)
 80028fe:	4a18      	ldr	r2, [pc, #96]	; (8002960 <MX_SPI2_Init+0x68>)
 8002900:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002902:	4b16      	ldr	r3, [pc, #88]	; (800295c <MX_SPI2_Init+0x64>)
 8002904:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002908:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800290a:	4b14      	ldr	r3, [pc, #80]	; (800295c <MX_SPI2_Init+0x64>)
 800290c:	2200      	movs	r2, #0
 800290e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002910:	4b12      	ldr	r3, [pc, #72]	; (800295c <MX_SPI2_Init+0x64>)
 8002912:	2200      	movs	r2, #0
 8002914:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002916:	4b11      	ldr	r3, [pc, #68]	; (800295c <MX_SPI2_Init+0x64>)
 8002918:	2202      	movs	r2, #2
 800291a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800291c:	4b0f      	ldr	r3, [pc, #60]	; (800295c <MX_SPI2_Init+0x64>)
 800291e:	2201      	movs	r2, #1
 8002920:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002922:	4b0e      	ldr	r3, [pc, #56]	; (800295c <MX_SPI2_Init+0x64>)
 8002924:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002928:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800292a:	4b0c      	ldr	r3, [pc, #48]	; (800295c <MX_SPI2_Init+0x64>)
 800292c:	2228      	movs	r2, #40	; 0x28
 800292e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002930:	4b0a      	ldr	r3, [pc, #40]	; (800295c <MX_SPI2_Init+0x64>)
 8002932:	2200      	movs	r2, #0
 8002934:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002936:	4b09      	ldr	r3, [pc, #36]	; (800295c <MX_SPI2_Init+0x64>)
 8002938:	2200      	movs	r2, #0
 800293a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800293c:	4b07      	ldr	r3, [pc, #28]	; (800295c <MX_SPI2_Init+0x64>)
 800293e:	2200      	movs	r2, #0
 8002940:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002942:	4b06      	ldr	r3, [pc, #24]	; (800295c <MX_SPI2_Init+0x64>)
 8002944:	220a      	movs	r2, #10
 8002946:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002948:	4804      	ldr	r0, [pc, #16]	; (800295c <MX_SPI2_Init+0x64>)
 800294a:	f001 fb99 	bl	8004080 <HAL_SPI_Init>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002954:	f000 f8fa 	bl	8002b4c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002958:	bf00      	nop
 800295a:	bd80      	pop	{r7, pc}
 800295c:	2000009c 	.word	0x2000009c
 8002960:	40003800 	.word	0x40003800

08002964 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800296a:	463b      	mov	r3, r7
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8002972:	4b15      	ldr	r3, [pc, #84]	; (80029c8 <MX_TIM6_Init+0x64>)
 8002974:	4a15      	ldr	r2, [pc, #84]	; (80029cc <MX_TIM6_Init+0x68>)
 8002976:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 639;
 8002978:	4b13      	ldr	r3, [pc, #76]	; (80029c8 <MX_TIM6_Init+0x64>)
 800297a:	f240 227f 	movw	r2, #639	; 0x27f
 800297e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002980:	4b11      	ldr	r3, [pc, #68]	; (80029c8 <MX_TIM6_Init+0x64>)
 8002982:	2200      	movs	r2, #0
 8002984:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 99;
 8002986:	4b10      	ldr	r3, [pc, #64]	; (80029c8 <MX_TIM6_Init+0x64>)
 8002988:	2263      	movs	r2, #99	; 0x63
 800298a:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800298c:	4b0e      	ldr	r3, [pc, #56]	; (80029c8 <MX_TIM6_Init+0x64>)
 800298e:	2280      	movs	r2, #128	; 0x80
 8002990:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8002992:	480d      	ldr	r0, [pc, #52]	; (80029c8 <MX_TIM6_Init+0x64>)
 8002994:	f001 fe26 	bl	80045e4 <HAL_TIM_Base_Init>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 800299e:	f000 f8d5 	bl	8002b4c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a2:	2300      	movs	r3, #0
 80029a4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029a6:	2300      	movs	r3, #0
 80029a8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80029aa:	463b      	mov	r3, r7
 80029ac:	4619      	mov	r1, r3
 80029ae:	4806      	ldr	r0, [pc, #24]	; (80029c8 <MX_TIM6_Init+0x64>)
 80029b0:	f002 f838 	bl	8004a24 <HAL_TIMEx_MasterConfigSynchronization>
 80029b4:	4603      	mov	r3, r0
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d001      	beq.n	80029be <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80029ba:	f000 f8c7 	bl	8002b4c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	200000f4 	.word	0x200000f4
 80029cc:	40001000 	.word	0x40001000

080029d0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80029d4:	4b11      	ldr	r3, [pc, #68]	; (8002a1c <MX_USART2_UART_Init+0x4c>)
 80029d6:	4a12      	ldr	r2, [pc, #72]	; (8002a20 <MX_USART2_UART_Init+0x50>)
 80029d8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80029da:	4b10      	ldr	r3, [pc, #64]	; (8002a1c <MX_USART2_UART_Init+0x4c>)
 80029dc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80029e0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80029e2:	4b0e      	ldr	r3, [pc, #56]	; (8002a1c <MX_USART2_UART_Init+0x4c>)
 80029e4:	2200      	movs	r2, #0
 80029e6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80029e8:	4b0c      	ldr	r3, [pc, #48]	; (8002a1c <MX_USART2_UART_Init+0x4c>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80029ee:	4b0b      	ldr	r3, [pc, #44]	; (8002a1c <MX_USART2_UART_Init+0x4c>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80029f4:	4b09      	ldr	r3, [pc, #36]	; (8002a1c <MX_USART2_UART_Init+0x4c>)
 80029f6:	220c      	movs	r2, #12
 80029f8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80029fa:	4b08      	ldr	r3, [pc, #32]	; (8002a1c <MX_USART2_UART_Init+0x4c>)
 80029fc:	2200      	movs	r2, #0
 80029fe:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002a00:	4b06      	ldr	r3, [pc, #24]	; (8002a1c <MX_USART2_UART_Init+0x4c>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002a06:	4805      	ldr	r0, [pc, #20]	; (8002a1c <MX_USART2_UART_Init+0x4c>)
 8002a08:	f002 f89c 	bl	8004b44 <HAL_UART_Init>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002a12:	f000 f89b 	bl	8002b4c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002a16:	bf00      	nop
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	20000134 	.word	0x20000134
 8002a20:	40004400 	.word	0x40004400

08002a24 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b08a      	sub	sp, #40	; 0x28
 8002a28:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a2a:	f107 0314 	add.w	r3, r7, #20
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]
 8002a32:	605a      	str	r2, [r3, #4]
 8002a34:	609a      	str	r2, [r3, #8]
 8002a36:	60da      	str	r2, [r3, #12]
 8002a38:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	613b      	str	r3, [r7, #16]
 8002a3e:	4b36      	ldr	r3, [pc, #216]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a42:	4a35      	ldr	r2, [pc, #212]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a44:	f043 0304 	orr.w	r3, r3, #4
 8002a48:	6313      	str	r3, [r2, #48]	; 0x30
 8002a4a:	4b33      	ldr	r3, [pc, #204]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	613b      	str	r3, [r7, #16]
 8002a54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a56:	2300      	movs	r3, #0
 8002a58:	60fb      	str	r3, [r7, #12]
 8002a5a:	4b2f      	ldr	r3, [pc, #188]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5e:	4a2e      	ldr	r2, [pc, #184]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a64:	6313      	str	r3, [r2, #48]	; 0x30
 8002a66:	4b2c      	ldr	r3, [pc, #176]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a6a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a6e:	60fb      	str	r3, [r7, #12]
 8002a70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a72:	2300      	movs	r3, #0
 8002a74:	60bb      	str	r3, [r7, #8]
 8002a76:	4b28      	ldr	r3, [pc, #160]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a7a:	4a27      	ldr	r2, [pc, #156]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a7c:	f043 0301 	orr.w	r3, r3, #1
 8002a80:	6313      	str	r3, [r2, #48]	; 0x30
 8002a82:	4b25      	ldr	r3, [pc, #148]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a86:	f003 0301 	and.w	r3, r3, #1
 8002a8a:	60bb      	str	r3, [r7, #8]
 8002a8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a8e:	2300      	movs	r3, #0
 8002a90:	607b      	str	r3, [r7, #4]
 8002a92:	4b21      	ldr	r3, [pc, #132]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a96:	4a20      	ldr	r2, [pc, #128]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002a98:	f043 0302 	orr.w	r3, r3, #2
 8002a9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a9e:	4b1e      	ldr	r3, [pc, #120]	; (8002b18 <MX_GPIO_Init+0xf4>)
 8002aa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	607b      	str	r3, [r7, #4]
 8002aa8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MPU_CS_GPIO_Port, MPU_CS_Pin, GPIO_PIN_SET);
 8002aaa:	2201      	movs	r2, #1
 8002aac:	2108      	movs	r1, #8
 8002aae:	481b      	ldr	r0, [pc, #108]	; (8002b1c <MX_GPIO_Init+0xf8>)
 8002ab0:	f000 fdb8 	bl	8003624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	2120      	movs	r1, #32
 8002ab8:	4819      	ldr	r0, [pc, #100]	; (8002b20 <MX_GPIO_Init+0xfc>)
 8002aba:	f000 fdb3 	bl	8003624 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002abe:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ac2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002ac4:	4b17      	ldr	r3, [pc, #92]	; (8002b24 <MX_GPIO_Init+0x100>)
 8002ac6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002acc:	f107 0314 	add.w	r3, r7, #20
 8002ad0:	4619      	mov	r1, r3
 8002ad2:	4812      	ldr	r0, [pc, #72]	; (8002b1c <MX_GPIO_Init+0xf8>)
 8002ad4:	f000 fc14 	bl	8003300 <HAL_GPIO_Init>

  /*Configure GPIO pin : MPU_CS_Pin */
  GPIO_InitStruct.Pin = MPU_CS_Pin;
 8002ad8:	2308      	movs	r3, #8
 8002ada:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002adc:	2301      	movs	r3, #1
 8002ade:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ae4:	2302      	movs	r3, #2
 8002ae6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MPU_CS_GPIO_Port, &GPIO_InitStruct);
 8002ae8:	f107 0314 	add.w	r3, r7, #20
 8002aec:	4619      	mov	r1, r3
 8002aee:	480b      	ldr	r0, [pc, #44]	; (8002b1c <MX_GPIO_Init+0xf8>)
 8002af0:	f000 fc06 	bl	8003300 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002af4:	2320      	movs	r3, #32
 8002af6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002af8:	2301      	movs	r3, #1
 8002afa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afc:	2300      	movs	r3, #0
 8002afe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b00:	2300      	movs	r3, #0
 8002b02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002b04:	f107 0314 	add.w	r3, r7, #20
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4805      	ldr	r0, [pc, #20]	; (8002b20 <MX_GPIO_Init+0xfc>)
 8002b0c:	f000 fbf8 	bl	8003300 <HAL_GPIO_Init>

}
 8002b10:	bf00      	nop
 8002b12:	3728      	adds	r7, #40	; 0x28
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	40020800 	.word	0x40020800
 8002b20:	40020000 	.word	0x40020000
 8002b24:	10210000 	.word	0x10210000

08002b28 <__io_putchar>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002b30:	1d39      	adds	r1, r7, #4
 8002b32:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002b36:	2201      	movs	r2, #1
 8002b38:	4803      	ldr	r0, [pc, #12]	; (8002b48 <__io_putchar+0x20>)
 8002b3a:	f002 f850 	bl	8004bde <HAL_UART_Transmit>
  return ch;
 8002b3e:	687b      	ldr	r3, [r7, #4]
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	20000134 	.word	0x20000134

08002b4c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002b50:	bf00      	nop
 8002b52:	46bd      	mov	sp, r7
 8002b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b58:	4770      	bx	lr
	...

08002b5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b082      	sub	sp, #8
 8002b60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	607b      	str	r3, [r7, #4]
 8002b66:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b6a:	4a0f      	ldr	r2, [pc, #60]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b70:	6453      	str	r3, [r2, #68]	; 0x44
 8002b72:	4b0d      	ldr	r3, [pc, #52]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b7a:	607b      	str	r3, [r7, #4]
 8002b7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b7e:	2300      	movs	r3, #0
 8002b80:	603b      	str	r3, [r7, #0]
 8002b82:	4b09      	ldr	r3, [pc, #36]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b86:	4a08      	ldr	r2, [pc, #32]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b8e:	4b06      	ldr	r3, [pc, #24]	; (8002ba8 <HAL_MspInit+0x4c>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b96:	603b      	str	r3, [r7, #0]
 8002b98:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002b9a:	2007      	movs	r0, #7
 8002b9c:	f000 fb6e 	bl	800327c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ba0:	bf00      	nop
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	40023800 	.word	0x40023800

08002bac <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b08a      	sub	sp, #40	; 0x28
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb4:	f107 0314 	add.w	r3, r7, #20
 8002bb8:	2200      	movs	r2, #0
 8002bba:	601a      	str	r2, [r3, #0]
 8002bbc:	605a      	str	r2, [r3, #4]
 8002bbe:	609a      	str	r2, [r3, #8]
 8002bc0:	60da      	str	r2, [r3, #12]
 8002bc2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a30      	ldr	r2, [pc, #192]	; (8002c8c <HAL_SPI_MspInit+0xe0>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d15a      	bne.n	8002c84 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002bce:	2300      	movs	r3, #0
 8002bd0:	613b      	str	r3, [r7, #16]
 8002bd2:	4b2f      	ldr	r3, [pc, #188]	; (8002c90 <HAL_SPI_MspInit+0xe4>)
 8002bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bd6:	4a2e      	ldr	r2, [pc, #184]	; (8002c90 <HAL_SPI_MspInit+0xe4>)
 8002bd8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bde:	4b2c      	ldr	r3, [pc, #176]	; (8002c90 <HAL_SPI_MspInit+0xe4>)
 8002be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002be6:	613b      	str	r3, [r7, #16]
 8002be8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bea:	2300      	movs	r3, #0
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	4b28      	ldr	r3, [pc, #160]	; (8002c90 <HAL_SPI_MspInit+0xe4>)
 8002bf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf2:	4a27      	ldr	r2, [pc, #156]	; (8002c90 <HAL_SPI_MspInit+0xe4>)
 8002bf4:	f043 0304 	orr.w	r3, r3, #4
 8002bf8:	6313      	str	r3, [r2, #48]	; 0x30
 8002bfa:	4b25      	ldr	r3, [pc, #148]	; (8002c90 <HAL_SPI_MspInit+0xe4>)
 8002bfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bfe:	f003 0304 	and.w	r3, r3, #4
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c06:	2300      	movs	r3, #0
 8002c08:	60bb      	str	r3, [r7, #8]
 8002c0a:	4b21      	ldr	r3, [pc, #132]	; (8002c90 <HAL_SPI_MspInit+0xe4>)
 8002c0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c0e:	4a20      	ldr	r2, [pc, #128]	; (8002c90 <HAL_SPI_MspInit+0xe4>)
 8002c10:	f043 0302 	orr.w	r3, r3, #2
 8002c14:	6313      	str	r3, [r2, #48]	; 0x30
 8002c16:	4b1e      	ldr	r3, [pc, #120]	; (8002c90 <HAL_SPI_MspInit+0xe4>)
 8002c18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c1a:	f003 0302 	and.w	r3, r3, #2
 8002c1e:	60bb      	str	r3, [r7, #8]
 8002c20:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002c22:	2302      	movs	r3, #2
 8002c24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c26:	2302      	movs	r3, #2
 8002c28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8002c32:	2307      	movs	r3, #7
 8002c34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c36:	f107 0314 	add.w	r3, r7, #20
 8002c3a:	4619      	mov	r1, r3
 8002c3c:	4815      	ldr	r0, [pc, #84]	; (8002c94 <HAL_SPI_MspInit+0xe8>)
 8002c3e:	f000 fb5f 	bl	8003300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c42:	2304      	movs	r3, #4
 8002c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c46:	2302      	movs	r3, #2
 8002c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c52:	2305      	movs	r3, #5
 8002c54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c56:	f107 0314 	add.w	r3, r7, #20
 8002c5a:	4619      	mov	r1, r3
 8002c5c:	480d      	ldr	r0, [pc, #52]	; (8002c94 <HAL_SPI_MspInit+0xe8>)
 8002c5e:	f000 fb4f 	bl	8003300 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002c62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c68:	2302      	movs	r3, #2
 8002c6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c70:	2303      	movs	r3, #3
 8002c72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002c74:	2305      	movs	r3, #5
 8002c76:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	4619      	mov	r1, r3
 8002c7e:	4806      	ldr	r0, [pc, #24]	; (8002c98 <HAL_SPI_MspInit+0xec>)
 8002c80:	f000 fb3e 	bl	8003300 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002c84:	bf00      	nop
 8002c86:	3728      	adds	r7, #40	; 0x28
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bd80      	pop	{r7, pc}
 8002c8c:	40003800 	.word	0x40003800
 8002c90:	40023800 	.word	0x40023800
 8002c94:	40020800 	.word	0x40020800
 8002c98:	40020400 	.word	0x40020400

08002c9c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a0e      	ldr	r2, [pc, #56]	; (8002ce4 <HAL_TIM_Base_MspInit+0x48>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d115      	bne.n	8002cda <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	4b0d      	ldr	r3, [pc, #52]	; (8002ce8 <HAL_TIM_Base_MspInit+0x4c>)
 8002cb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb6:	4a0c      	ldr	r2, [pc, #48]	; (8002ce8 <HAL_TIM_Base_MspInit+0x4c>)
 8002cb8:	f043 0310 	orr.w	r3, r3, #16
 8002cbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002cbe:	4b0a      	ldr	r3, [pc, #40]	; (8002ce8 <HAL_TIM_Base_MspInit+0x4c>)
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	f003 0310 	and.w	r3, r3, #16
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002cca:	2200      	movs	r2, #0
 8002ccc:	2100      	movs	r1, #0
 8002cce:	2036      	movs	r0, #54	; 0x36
 8002cd0:	f000 fadf 	bl	8003292 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002cd4:	2036      	movs	r0, #54	; 0x36
 8002cd6:	f000 faf8 	bl	80032ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8002cda:	bf00      	nop
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}
 8002ce2:	bf00      	nop
 8002ce4:	40001000 	.word	0x40001000
 8002ce8:	40023800 	.word	0x40023800

08002cec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b08a      	sub	sp, #40	; 0x28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cf4:	f107 0314 	add.w	r3, r7, #20
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	601a      	str	r2, [r3, #0]
 8002cfc:	605a      	str	r2, [r3, #4]
 8002cfe:	609a      	str	r2, [r3, #8]
 8002d00:	60da      	str	r2, [r3, #12]
 8002d02:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	4a19      	ldr	r2, [pc, #100]	; (8002d70 <HAL_UART_MspInit+0x84>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d12b      	bne.n	8002d66 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	613b      	str	r3, [r7, #16]
 8002d12:	4b18      	ldr	r3, [pc, #96]	; (8002d74 <HAL_UART_MspInit+0x88>)
 8002d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d16:	4a17      	ldr	r2, [pc, #92]	; (8002d74 <HAL_UART_MspInit+0x88>)
 8002d18:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002d1e:	4b15      	ldr	r3, [pc, #84]	; (8002d74 <HAL_UART_MspInit+0x88>)
 8002d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d26:	613b      	str	r3, [r7, #16]
 8002d28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	60fb      	str	r3, [r7, #12]
 8002d2e:	4b11      	ldr	r3, [pc, #68]	; (8002d74 <HAL_UART_MspInit+0x88>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d32:	4a10      	ldr	r2, [pc, #64]	; (8002d74 <HAL_UART_MspInit+0x88>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	6313      	str	r3, [r2, #48]	; 0x30
 8002d3a:	4b0e      	ldr	r3, [pc, #56]	; (8002d74 <HAL_UART_MspInit+0x88>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d3e:	f003 0301 	and.w	r3, r3, #1
 8002d42:	60fb      	str	r3, [r7, #12]
 8002d44:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002d46:	230c      	movs	r3, #12
 8002d48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d4a:	2302      	movs	r3, #2
 8002d4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d4e:	2300      	movs	r3, #0
 8002d50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d52:	2303      	movs	r3, #3
 8002d54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002d56:	2307      	movs	r3, #7
 8002d58:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d5a:	f107 0314 	add.w	r3, r7, #20
 8002d5e:	4619      	mov	r1, r3
 8002d60:	4805      	ldr	r0, [pc, #20]	; (8002d78 <HAL_UART_MspInit+0x8c>)
 8002d62:	f000 facd 	bl	8003300 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d66:	bf00      	nop
 8002d68:	3728      	adds	r7, #40	; 0x28
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	40004400 	.word	0x40004400
 8002d74:	40023800 	.word	0x40023800
 8002d78:	40020000 	.word	0x40020000

08002d7c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002d80:	bf00      	nop
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr

08002d8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002d8a:	b480      	push	{r7}
 8002d8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002d8e:	e7fe      	b.n	8002d8e <HardFault_Handler+0x4>

08002d90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002d94:	e7fe      	b.n	8002d94 <MemManage_Handler+0x4>

08002d96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002d96:	b480      	push	{r7}
 8002d98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002d9a:	e7fe      	b.n	8002d9a <BusFault_Handler+0x4>

08002d9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002da0:	e7fe      	b.n	8002da0 <UsageFault_Handler+0x4>

08002da2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002da2:	b480      	push	{r7}
 8002da4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002da6:	bf00      	nop
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002db0:	b480      	push	{r7}
 8002db2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002db4:	bf00      	nop
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr

08002dbe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dbe:	b480      	push	{r7}
 8002dc0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dc2:	bf00      	nop
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002dd0:	f000 f942 	bl	8003058 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dd4:	bf00      	nop
 8002dd6:	bd80      	pop	{r7, pc}

08002dd8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002ddc:	4802      	ldr	r0, [pc, #8]	; (8002de8 <TIM6_DAC_IRQHandler+0x10>)
 8002dde:	f001 fc50 	bl	8004682 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002de2:	bf00      	nop
 8002de4:	bd80      	pop	{r7, pc}
 8002de6:	bf00      	nop
 8002de8:	200000f4 	.word	0x200000f4

08002dec <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002df8:	2300      	movs	r3, #0
 8002dfa:	617b      	str	r3, [r7, #20]
 8002dfc:	e00a      	b.n	8002e14 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002dfe:	f3af 8000 	nop.w
 8002e02:	4601      	mov	r1, r0
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	1c5a      	adds	r2, r3, #1
 8002e08:	60ba      	str	r2, [r7, #8]
 8002e0a:	b2ca      	uxtb	r2, r1
 8002e0c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	3301      	adds	r3, #1
 8002e12:	617b      	str	r3, [r7, #20]
 8002e14:	697a      	ldr	r2, [r7, #20]
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	429a      	cmp	r2, r3
 8002e1a:	dbf0      	blt.n	8002dfe <_read+0x12>
	}

return len;
 8002e1c:	687b      	ldr	r3, [r7, #4]
}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3718      	adds	r7, #24
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}

08002e26 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002e26:	b580      	push	{r7, lr}
 8002e28:	b086      	sub	sp, #24
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	60f8      	str	r0, [r7, #12]
 8002e2e:	60b9      	str	r1, [r7, #8]
 8002e30:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e32:	2300      	movs	r3, #0
 8002e34:	617b      	str	r3, [r7, #20]
 8002e36:	e009      	b.n	8002e4c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	1c5a      	adds	r2, r3, #1
 8002e3c:	60ba      	str	r2, [r7, #8]
 8002e3e:	781b      	ldrb	r3, [r3, #0]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f7ff fe71 	bl	8002b28 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e46:	697b      	ldr	r3, [r7, #20]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	617b      	str	r3, [r7, #20]
 8002e4c:	697a      	ldr	r2, [r7, #20]
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	dbf1      	blt.n	8002e38 <_write+0x12>
	}
	return len;
 8002e54:	687b      	ldr	r3, [r7, #4]
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <_close>:

int _close(int file)
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
	return -1;
 8002e66:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr

08002e76 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e76:	b480      	push	{r7}
 8002e78:	b083      	sub	sp, #12
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	6078      	str	r0, [r7, #4]
 8002e7e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002e86:	605a      	str	r2, [r3, #4]
	return 0;
 8002e88:	2300      	movs	r3, #0
}
 8002e8a:	4618      	mov	r0, r3
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr

08002e96 <_isatty>:

int _isatty(int file)
{
 8002e96:	b480      	push	{r7}
 8002e98:	b083      	sub	sp, #12
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	6078      	str	r0, [r7, #4]
	return 1;
 8002e9e:	2301      	movs	r3, #1
}
 8002ea0:	4618      	mov	r0, r3
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b085      	sub	sp, #20
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	60f8      	str	r0, [r7, #12]
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	607a      	str	r2, [r7, #4]
	return 0;
 8002eb8:	2300      	movs	r3, #0
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3714      	adds	r7, #20
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
	...

08002ec8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b086      	sub	sp, #24
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002ed0:	4a14      	ldr	r2, [pc, #80]	; (8002f24 <_sbrk+0x5c>)
 8002ed2:	4b15      	ldr	r3, [pc, #84]	; (8002f28 <_sbrk+0x60>)
 8002ed4:	1ad3      	subs	r3, r2, r3
 8002ed6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002edc:	4b13      	ldr	r3, [pc, #76]	; (8002f2c <_sbrk+0x64>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d102      	bne.n	8002eea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002ee4:	4b11      	ldr	r3, [pc, #68]	; (8002f2c <_sbrk+0x64>)
 8002ee6:	4a12      	ldr	r2, [pc, #72]	; (8002f30 <_sbrk+0x68>)
 8002ee8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002eea:	4b10      	ldr	r3, [pc, #64]	; (8002f2c <_sbrk+0x64>)
 8002eec:	681a      	ldr	r2, [r3, #0]
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	693a      	ldr	r2, [r7, #16]
 8002ef4:	429a      	cmp	r2, r3
 8002ef6:	d207      	bcs.n	8002f08 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ef8:	f002 fbb4 	bl	8005664 <__errno>
 8002efc:	4602      	mov	r2, r0
 8002efe:	230c      	movs	r3, #12
 8002f00:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002f02:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002f06:	e009      	b.n	8002f1c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002f08:	4b08      	ldr	r3, [pc, #32]	; (8002f2c <_sbrk+0x64>)
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002f0e:	4b07      	ldr	r3, [pc, #28]	; (8002f2c <_sbrk+0x64>)
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	4413      	add	r3, r2
 8002f16:	4a05      	ldr	r2, [pc, #20]	; (8002f2c <_sbrk+0x64>)
 8002f18:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3718      	adds	r7, #24
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}
 8002f24:	20020000 	.word	0x20020000
 8002f28:	00000400 	.word	0x00000400
 8002f2c:	20000090 	.word	0x20000090
 8002f30:	20000180 	.word	0x20000180

08002f34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002f34:	b480      	push	{r7}
 8002f36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002f38:	4b08      	ldr	r3, [pc, #32]	; (8002f5c <SystemInit+0x28>)
 8002f3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f3e:	4a07      	ldr	r2, [pc, #28]	; (8002f5c <SystemInit+0x28>)
 8002f40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002f44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002f48:	4b04      	ldr	r3, [pc, #16]	; (8002f5c <SystemInit+0x28>)
 8002f4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002f4e:	609a      	str	r2, [r3, #8]
#endif
}
 8002f50:	bf00      	nop
 8002f52:	46bd      	mov	sp, r7
 8002f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f58:	4770      	bx	lr
 8002f5a:	bf00      	nop
 8002f5c:	e000ed00 	.word	0xe000ed00

08002f60 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002f60:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002f98 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002f64:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002f66:	e003      	b.n	8002f70 <LoopCopyDataInit>

08002f68 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002f68:	4b0c      	ldr	r3, [pc, #48]	; (8002f9c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002f6a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002f6c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002f6e:	3104      	adds	r1, #4

08002f70 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002f70:	480b      	ldr	r0, [pc, #44]	; (8002fa0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002f72:	4b0c      	ldr	r3, [pc, #48]	; (8002fa4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002f74:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002f76:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002f78:	d3f6      	bcc.n	8002f68 <CopyDataInit>
  ldr  r2, =_sbss
 8002f7a:	4a0b      	ldr	r2, [pc, #44]	; (8002fa8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002f7c:	e002      	b.n	8002f84 <LoopFillZerobss>

08002f7e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002f7e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002f80:	f842 3b04 	str.w	r3, [r2], #4

08002f84 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002f84:	4b09      	ldr	r3, [pc, #36]	; (8002fac <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002f86:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002f88:	d3f9      	bcc.n	8002f7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002f8a:	f7ff ffd3 	bl	8002f34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002f8e:	f002 fb6f 	bl	8005670 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002f92:	f7ff fb8b 	bl	80026ac <main>
  bx  lr    
 8002f96:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002f98:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002f9c:	08006684 	.word	0x08006684
  ldr  r0, =_sdata
 8002fa0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002fa4:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8002fa8:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8002fac:	2000017c 	.word	0x2000017c

08002fb0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002fb0:	e7fe      	b.n	8002fb0 <ADC_IRQHandler>
	...

08002fb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002fb8:	4b0e      	ldr	r3, [pc, #56]	; (8002ff4 <HAL_Init+0x40>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	4a0d      	ldr	r2, [pc, #52]	; (8002ff4 <HAL_Init+0x40>)
 8002fbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002fc2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002fc4:	4b0b      	ldr	r3, [pc, #44]	; (8002ff4 <HAL_Init+0x40>)
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a0a      	ldr	r2, [pc, #40]	; (8002ff4 <HAL_Init+0x40>)
 8002fca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fce:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002fd0:	4b08      	ldr	r3, [pc, #32]	; (8002ff4 <HAL_Init+0x40>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	4a07      	ldr	r2, [pc, #28]	; (8002ff4 <HAL_Init+0x40>)
 8002fd6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fda:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002fdc:	2003      	movs	r0, #3
 8002fde:	f000 f94d 	bl	800327c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002fe2:	2000      	movs	r0, #0
 8002fe4:	f000 f808 	bl	8002ff8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002fe8:	f7ff fdb8 	bl	8002b5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002fec:	2300      	movs	r3, #0
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	bd80      	pop	{r7, pc}
 8002ff2:	bf00      	nop
 8002ff4:	40023c00 	.word	0x40023c00

08002ff8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003000:	4b12      	ldr	r3, [pc, #72]	; (800304c <HAL_InitTick+0x54>)
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	4b12      	ldr	r3, [pc, #72]	; (8003050 <HAL_InitTick+0x58>)
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	4619      	mov	r1, r3
 800300a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800300e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003012:	fbb2 f3f3 	udiv	r3, r2, r3
 8003016:	4618      	mov	r0, r3
 8003018:	f000 f965 	bl	80032e6 <HAL_SYSTICK_Config>
 800301c:	4603      	mov	r3, r0
 800301e:	2b00      	cmp	r3, #0
 8003020:	d001      	beq.n	8003026 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003022:	2301      	movs	r3, #1
 8003024:	e00e      	b.n	8003044 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2b0f      	cmp	r3, #15
 800302a:	d80a      	bhi.n	8003042 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800302c:	2200      	movs	r2, #0
 800302e:	6879      	ldr	r1, [r7, #4]
 8003030:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003034:	f000 f92d 	bl	8003292 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003038:	4a06      	ldr	r2, [pc, #24]	; (8003054 <HAL_InitTick+0x5c>)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800303e:	2300      	movs	r3, #0
 8003040:	e000      	b.n	8003044 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
}
 8003044:	4618      	mov	r0, r3
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	20000000 	.word	0x20000000
 8003050:	20000008 	.word	0x20000008
 8003054:	20000004 	.word	0x20000004

08003058 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003058:	b480      	push	{r7}
 800305a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800305c:	4b06      	ldr	r3, [pc, #24]	; (8003078 <HAL_IncTick+0x20>)
 800305e:	781b      	ldrb	r3, [r3, #0]
 8003060:	461a      	mov	r2, r3
 8003062:	4b06      	ldr	r3, [pc, #24]	; (800307c <HAL_IncTick+0x24>)
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	4413      	add	r3, r2
 8003068:	4a04      	ldr	r2, [pc, #16]	; (800307c <HAL_IncTick+0x24>)
 800306a:	6013      	str	r3, [r2, #0]
}
 800306c:	bf00      	nop
 800306e:	46bd      	mov	sp, r7
 8003070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003074:	4770      	bx	lr
 8003076:	bf00      	nop
 8003078:	20000008 	.word	0x20000008
 800307c:	20000174 	.word	0x20000174

08003080 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003080:	b480      	push	{r7}
 8003082:	af00      	add	r7, sp, #0
  return uwTick;
 8003084:	4b03      	ldr	r3, [pc, #12]	; (8003094 <HAL_GetTick+0x14>)
 8003086:	681b      	ldr	r3, [r3, #0]
}
 8003088:	4618      	mov	r0, r3
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop
 8003094:	20000174 	.word	0x20000174

08003098 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b084      	sub	sp, #16
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80030a0:	f7ff ffee 	bl	8003080 <HAL_GetTick>
 80030a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030b0:	d005      	beq.n	80030be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80030b2:	4b09      	ldr	r3, [pc, #36]	; (80030d8 <HAL_Delay+0x40>)
 80030b4:	781b      	ldrb	r3, [r3, #0]
 80030b6:	461a      	mov	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	4413      	add	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80030be:	bf00      	nop
 80030c0:	f7ff ffde 	bl	8003080 <HAL_GetTick>
 80030c4:	4602      	mov	r2, r0
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	1ad3      	subs	r3, r2, r3
 80030ca:	68fa      	ldr	r2, [r7, #12]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d8f7      	bhi.n	80030c0 <HAL_Delay+0x28>
  {
  }
}
 80030d0:	bf00      	nop
 80030d2:	3710      	adds	r7, #16
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd80      	pop	{r7, pc}
 80030d8:	20000008 	.word	0x20000008

080030dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030dc:	b480      	push	{r7}
 80030de:	b085      	sub	sp, #20
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	f003 0307 	and.w	r3, r3, #7
 80030ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80030ec:	4b0c      	ldr	r3, [pc, #48]	; (8003120 <__NVIC_SetPriorityGrouping+0x44>)
 80030ee:	68db      	ldr	r3, [r3, #12]
 80030f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80030f2:	68ba      	ldr	r2, [r7, #8]
 80030f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80030f8:	4013      	ands	r3, r2
 80030fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003104:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003108:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800310c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800310e:	4a04      	ldr	r2, [pc, #16]	; (8003120 <__NVIC_SetPriorityGrouping+0x44>)
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	60d3      	str	r3, [r2, #12]
}
 8003114:	bf00      	nop
 8003116:	3714      	adds	r7, #20
 8003118:	46bd      	mov	sp, r7
 800311a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311e:	4770      	bx	lr
 8003120:	e000ed00 	.word	0xe000ed00

08003124 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003124:	b480      	push	{r7}
 8003126:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003128:	4b04      	ldr	r3, [pc, #16]	; (800313c <__NVIC_GetPriorityGrouping+0x18>)
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	0a1b      	lsrs	r3, r3, #8
 800312e:	f003 0307 	and.w	r3, r3, #7
}
 8003132:	4618      	mov	r0, r3
 8003134:	46bd      	mov	sp, r7
 8003136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313a:	4770      	bx	lr
 800313c:	e000ed00 	.word	0xe000ed00

08003140 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003140:	b480      	push	{r7}
 8003142:	b083      	sub	sp, #12
 8003144:	af00      	add	r7, sp, #0
 8003146:	4603      	mov	r3, r0
 8003148:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800314a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800314e:	2b00      	cmp	r3, #0
 8003150:	db0b      	blt.n	800316a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003152:	79fb      	ldrb	r3, [r7, #7]
 8003154:	f003 021f 	and.w	r2, r3, #31
 8003158:	4907      	ldr	r1, [pc, #28]	; (8003178 <__NVIC_EnableIRQ+0x38>)
 800315a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800315e:	095b      	lsrs	r3, r3, #5
 8003160:	2001      	movs	r0, #1
 8003162:	fa00 f202 	lsl.w	r2, r0, r2
 8003166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800316a:	bf00      	nop
 800316c:	370c      	adds	r7, #12
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	e000e100 	.word	0xe000e100

0800317c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	6039      	str	r1, [r7, #0]
 8003186:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800318c:	2b00      	cmp	r3, #0
 800318e:	db0a      	blt.n	80031a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	b2da      	uxtb	r2, r3
 8003194:	490c      	ldr	r1, [pc, #48]	; (80031c8 <__NVIC_SetPriority+0x4c>)
 8003196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800319a:	0112      	lsls	r2, r2, #4
 800319c:	b2d2      	uxtb	r2, r2
 800319e:	440b      	add	r3, r1
 80031a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80031a4:	e00a      	b.n	80031bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	b2da      	uxtb	r2, r3
 80031aa:	4908      	ldr	r1, [pc, #32]	; (80031cc <__NVIC_SetPriority+0x50>)
 80031ac:	79fb      	ldrb	r3, [r7, #7]
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	3b04      	subs	r3, #4
 80031b4:	0112      	lsls	r2, r2, #4
 80031b6:	b2d2      	uxtb	r2, r2
 80031b8:	440b      	add	r3, r1
 80031ba:	761a      	strb	r2, [r3, #24]
}
 80031bc:	bf00      	nop
 80031be:	370c      	adds	r7, #12
 80031c0:	46bd      	mov	sp, r7
 80031c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c6:	4770      	bx	lr
 80031c8:	e000e100 	.word	0xe000e100
 80031cc:	e000ed00 	.word	0xe000ed00

080031d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b089      	sub	sp, #36	; 0x24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	60b9      	str	r1, [r7, #8]
 80031da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80031e4:	69fb      	ldr	r3, [r7, #28]
 80031e6:	f1c3 0307 	rsb	r3, r3, #7
 80031ea:	2b04      	cmp	r3, #4
 80031ec:	bf28      	it	cs
 80031ee:	2304      	movcs	r3, #4
 80031f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	3304      	adds	r3, #4
 80031f6:	2b06      	cmp	r3, #6
 80031f8:	d902      	bls.n	8003200 <NVIC_EncodePriority+0x30>
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	3b03      	subs	r3, #3
 80031fe:	e000      	b.n	8003202 <NVIC_EncodePriority+0x32>
 8003200:	2300      	movs	r3, #0
 8003202:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003204:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003208:	69bb      	ldr	r3, [r7, #24]
 800320a:	fa02 f303 	lsl.w	r3, r2, r3
 800320e:	43da      	mvns	r2, r3
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	401a      	ands	r2, r3
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003218:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	fa01 f303 	lsl.w	r3, r1, r3
 8003222:	43d9      	mvns	r1, r3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003228:	4313      	orrs	r3, r2
         );
}
 800322a:	4618      	mov	r0, r3
 800322c:	3724      	adds	r7, #36	; 0x24
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
	...

08003238 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	3b01      	subs	r3, #1
 8003244:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003248:	d301      	bcc.n	800324e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800324a:	2301      	movs	r3, #1
 800324c:	e00f      	b.n	800326e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800324e:	4a0a      	ldr	r2, [pc, #40]	; (8003278 <SysTick_Config+0x40>)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	3b01      	subs	r3, #1
 8003254:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003256:	210f      	movs	r1, #15
 8003258:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800325c:	f7ff ff8e 	bl	800317c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003260:	4b05      	ldr	r3, [pc, #20]	; (8003278 <SysTick_Config+0x40>)
 8003262:	2200      	movs	r2, #0
 8003264:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003266:	4b04      	ldr	r3, [pc, #16]	; (8003278 <SysTick_Config+0x40>)
 8003268:	2207      	movs	r2, #7
 800326a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800326c:	2300      	movs	r3, #0
}
 800326e:	4618      	mov	r0, r3
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	e000e010 	.word	0xe000e010

0800327c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f7ff ff29 	bl	80030dc <__NVIC_SetPriorityGrouping>
}
 800328a:	bf00      	nop
 800328c:	3708      	adds	r7, #8
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}

08003292 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003292:	b580      	push	{r7, lr}
 8003294:	b086      	sub	sp, #24
 8003296:	af00      	add	r7, sp, #0
 8003298:	4603      	mov	r3, r0
 800329a:	60b9      	str	r1, [r7, #8]
 800329c:	607a      	str	r2, [r7, #4]
 800329e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80032a0:	2300      	movs	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80032a4:	f7ff ff3e 	bl	8003124 <__NVIC_GetPriorityGrouping>
 80032a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80032aa:	687a      	ldr	r2, [r7, #4]
 80032ac:	68b9      	ldr	r1, [r7, #8]
 80032ae:	6978      	ldr	r0, [r7, #20]
 80032b0:	f7ff ff8e 	bl	80031d0 <NVIC_EncodePriority>
 80032b4:	4602      	mov	r2, r0
 80032b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80032ba:	4611      	mov	r1, r2
 80032bc:	4618      	mov	r0, r3
 80032be:	f7ff ff5d 	bl	800317c <__NVIC_SetPriority>
}
 80032c2:	bf00      	nop
 80032c4:	3718      	adds	r7, #24
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bd80      	pop	{r7, pc}

080032ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032ca:	b580      	push	{r7, lr}
 80032cc:	b082      	sub	sp, #8
 80032ce:	af00      	add	r7, sp, #0
 80032d0:	4603      	mov	r3, r0
 80032d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80032d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d8:	4618      	mov	r0, r3
 80032da:	f7ff ff31 	bl	8003140 <__NVIC_EnableIRQ>
}
 80032de:	bf00      	nop
 80032e0:	3708      	adds	r7, #8
 80032e2:	46bd      	mov	sp, r7
 80032e4:	bd80      	pop	{r7, pc}

080032e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80032e6:	b580      	push	{r7, lr}
 80032e8:	b082      	sub	sp, #8
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80032ee:	6878      	ldr	r0, [r7, #4]
 80032f0:	f7ff ffa2 	bl	8003238 <SysTick_Config>
 80032f4:	4603      	mov	r3, r0
}
 80032f6:	4618      	mov	r0, r3
 80032f8:	3708      	adds	r7, #8
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
	...

08003300 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003300:	b480      	push	{r7}
 8003302:	b089      	sub	sp, #36	; 0x24
 8003304:	af00      	add	r7, sp, #0
 8003306:	6078      	str	r0, [r7, #4]
 8003308:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800330a:	2300      	movs	r3, #0
 800330c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800330e:	2300      	movs	r3, #0
 8003310:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003312:	2300      	movs	r3, #0
 8003314:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003316:	2300      	movs	r3, #0
 8003318:	61fb      	str	r3, [r7, #28]
 800331a:	e165      	b.n	80035e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800331c:	2201      	movs	r2, #1
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	697a      	ldr	r2, [r7, #20]
 800332c:	4013      	ands	r3, r2
 800332e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003330:	693a      	ldr	r2, [r7, #16]
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	429a      	cmp	r2, r3
 8003336:	f040 8154 	bne.w	80035e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	685b      	ldr	r3, [r3, #4]
 800333e:	2b01      	cmp	r3, #1
 8003340:	d00b      	beq.n	800335a <HAL_GPIO_Init+0x5a>
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	2b02      	cmp	r3, #2
 8003348:	d007      	beq.n	800335a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800334e:	2b11      	cmp	r3, #17
 8003350:	d003      	beq.n	800335a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	2b12      	cmp	r3, #18
 8003358:	d130      	bne.n	80033bc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	689b      	ldr	r3, [r3, #8]
 800335e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	005b      	lsls	r3, r3, #1
 8003364:	2203      	movs	r2, #3
 8003366:	fa02 f303 	lsl.w	r3, r2, r3
 800336a:	43db      	mvns	r3, r3
 800336c:	69ba      	ldr	r2, [r7, #24]
 800336e:	4013      	ands	r3, r2
 8003370:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	68da      	ldr	r2, [r3, #12]
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	fa02 f303 	lsl.w	r3, r2, r3
 800337e:	69ba      	ldr	r2, [r7, #24]
 8003380:	4313      	orrs	r3, r2
 8003382:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
 800338e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003390:	2201      	movs	r2, #1
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	fa02 f303 	lsl.w	r3, r2, r3
 8003398:	43db      	mvns	r3, r3
 800339a:	69ba      	ldr	r2, [r7, #24]
 800339c:	4013      	ands	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	091b      	lsrs	r3, r3, #4
 80033a6:	f003 0201 	and.w	r2, r3, #1
 80033aa:	69fb      	ldr	r3, [r7, #28]
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	69ba      	ldr	r2, [r7, #24]
 80033ba:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80033c2:	69fb      	ldr	r3, [r7, #28]
 80033c4:	005b      	lsls	r3, r3, #1
 80033c6:	2203      	movs	r2, #3
 80033c8:	fa02 f303 	lsl.w	r3, r2, r3
 80033cc:	43db      	mvns	r3, r3
 80033ce:	69ba      	ldr	r2, [r7, #24]
 80033d0:	4013      	ands	r3, r2
 80033d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	689a      	ldr	r2, [r3, #8]
 80033d8:	69fb      	ldr	r3, [r7, #28]
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	fa02 f303 	lsl.w	r3, r2, r3
 80033e0:	69ba      	ldr	r2, [r7, #24]
 80033e2:	4313      	orrs	r3, r2
 80033e4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	69ba      	ldr	r2, [r7, #24]
 80033ea:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	685b      	ldr	r3, [r3, #4]
 80033f0:	2b02      	cmp	r3, #2
 80033f2:	d003      	beq.n	80033fc <HAL_GPIO_Init+0xfc>
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	2b12      	cmp	r3, #18
 80033fa:	d123      	bne.n	8003444 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80033fc:	69fb      	ldr	r3, [r7, #28]
 80033fe:	08da      	lsrs	r2, r3, #3
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	3208      	adds	r2, #8
 8003404:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003408:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800340a:	69fb      	ldr	r3, [r7, #28]
 800340c:	f003 0307 	and.w	r3, r3, #7
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	220f      	movs	r2, #15
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	43db      	mvns	r3, r3
 800341a:	69ba      	ldr	r2, [r7, #24]
 800341c:	4013      	ands	r3, r2
 800341e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	691a      	ldr	r2, [r3, #16]
 8003424:	69fb      	ldr	r3, [r7, #28]
 8003426:	f003 0307 	and.w	r3, r3, #7
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	69ba      	ldr	r2, [r7, #24]
 8003432:	4313      	orrs	r3, r2
 8003434:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	08da      	lsrs	r2, r3, #3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	3208      	adds	r2, #8
 800343e:	69b9      	ldr	r1, [r7, #24]
 8003440:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800344a:	69fb      	ldr	r3, [r7, #28]
 800344c:	005b      	lsls	r3, r3, #1
 800344e:	2203      	movs	r2, #3
 8003450:	fa02 f303 	lsl.w	r3, r2, r3
 8003454:	43db      	mvns	r3, r3
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	4013      	ands	r3, r2
 800345a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f003 0203 	and.w	r2, r3, #3
 8003464:	69fb      	ldr	r3, [r7, #28]
 8003466:	005b      	lsls	r3, r3, #1
 8003468:	fa02 f303 	lsl.w	r3, r2, r3
 800346c:	69ba      	ldr	r2, [r7, #24]
 800346e:	4313      	orrs	r3, r2
 8003470:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003480:	2b00      	cmp	r3, #0
 8003482:	f000 80ae 	beq.w	80035e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003486:	2300      	movs	r3, #0
 8003488:	60fb      	str	r3, [r7, #12]
 800348a:	4b5c      	ldr	r3, [pc, #368]	; (80035fc <HAL_GPIO_Init+0x2fc>)
 800348c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348e:	4a5b      	ldr	r2, [pc, #364]	; (80035fc <HAL_GPIO_Init+0x2fc>)
 8003490:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003494:	6453      	str	r3, [r2, #68]	; 0x44
 8003496:	4b59      	ldr	r3, [pc, #356]	; (80035fc <HAL_GPIO_Init+0x2fc>)
 8003498:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800349a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800349e:	60fb      	str	r3, [r7, #12]
 80034a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80034a2:	4a57      	ldr	r2, [pc, #348]	; (8003600 <HAL_GPIO_Init+0x300>)
 80034a4:	69fb      	ldr	r3, [r7, #28]
 80034a6:	089b      	lsrs	r3, r3, #2
 80034a8:	3302      	adds	r3, #2
 80034aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80034b0:	69fb      	ldr	r3, [r7, #28]
 80034b2:	f003 0303 	and.w	r3, r3, #3
 80034b6:	009b      	lsls	r3, r3, #2
 80034b8:	220f      	movs	r2, #15
 80034ba:	fa02 f303 	lsl.w	r3, r2, r3
 80034be:	43db      	mvns	r3, r3
 80034c0:	69ba      	ldr	r2, [r7, #24]
 80034c2:	4013      	ands	r3, r2
 80034c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	4a4e      	ldr	r2, [pc, #312]	; (8003604 <HAL_GPIO_Init+0x304>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d025      	beq.n	800351a <HAL_GPIO_Init+0x21a>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	4a4d      	ldr	r2, [pc, #308]	; (8003608 <HAL_GPIO_Init+0x308>)
 80034d2:	4293      	cmp	r3, r2
 80034d4:	d01f      	beq.n	8003516 <HAL_GPIO_Init+0x216>
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	4a4c      	ldr	r2, [pc, #304]	; (800360c <HAL_GPIO_Init+0x30c>)
 80034da:	4293      	cmp	r3, r2
 80034dc:	d019      	beq.n	8003512 <HAL_GPIO_Init+0x212>
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	4a4b      	ldr	r2, [pc, #300]	; (8003610 <HAL_GPIO_Init+0x310>)
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d013      	beq.n	800350e <HAL_GPIO_Init+0x20e>
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	4a4a      	ldr	r2, [pc, #296]	; (8003614 <HAL_GPIO_Init+0x314>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d00d      	beq.n	800350a <HAL_GPIO_Init+0x20a>
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	4a49      	ldr	r2, [pc, #292]	; (8003618 <HAL_GPIO_Init+0x318>)
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d007      	beq.n	8003506 <HAL_GPIO_Init+0x206>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a48      	ldr	r2, [pc, #288]	; (800361c <HAL_GPIO_Init+0x31c>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d101      	bne.n	8003502 <HAL_GPIO_Init+0x202>
 80034fe:	2306      	movs	r3, #6
 8003500:	e00c      	b.n	800351c <HAL_GPIO_Init+0x21c>
 8003502:	2307      	movs	r3, #7
 8003504:	e00a      	b.n	800351c <HAL_GPIO_Init+0x21c>
 8003506:	2305      	movs	r3, #5
 8003508:	e008      	b.n	800351c <HAL_GPIO_Init+0x21c>
 800350a:	2304      	movs	r3, #4
 800350c:	e006      	b.n	800351c <HAL_GPIO_Init+0x21c>
 800350e:	2303      	movs	r3, #3
 8003510:	e004      	b.n	800351c <HAL_GPIO_Init+0x21c>
 8003512:	2302      	movs	r3, #2
 8003514:	e002      	b.n	800351c <HAL_GPIO_Init+0x21c>
 8003516:	2301      	movs	r3, #1
 8003518:	e000      	b.n	800351c <HAL_GPIO_Init+0x21c>
 800351a:	2300      	movs	r3, #0
 800351c:	69fa      	ldr	r2, [r7, #28]
 800351e:	f002 0203 	and.w	r2, r2, #3
 8003522:	0092      	lsls	r2, r2, #2
 8003524:	4093      	lsls	r3, r2
 8003526:	69ba      	ldr	r2, [r7, #24]
 8003528:	4313      	orrs	r3, r2
 800352a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800352c:	4934      	ldr	r1, [pc, #208]	; (8003600 <HAL_GPIO_Init+0x300>)
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	089b      	lsrs	r3, r3, #2
 8003532:	3302      	adds	r3, #2
 8003534:	69ba      	ldr	r2, [r7, #24]
 8003536:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800353a:	4b39      	ldr	r3, [pc, #228]	; (8003620 <HAL_GPIO_Init+0x320>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	43db      	mvns	r3, r3
 8003544:	69ba      	ldr	r2, [r7, #24]
 8003546:	4013      	ands	r3, r2
 8003548:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8003556:	69ba      	ldr	r2, [r7, #24]
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	4313      	orrs	r3, r2
 800355c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800355e:	4a30      	ldr	r2, [pc, #192]	; (8003620 <HAL_GPIO_Init+0x320>)
 8003560:	69bb      	ldr	r3, [r7, #24]
 8003562:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003564:	4b2e      	ldr	r3, [pc, #184]	; (8003620 <HAL_GPIO_Init+0x320>)
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	43db      	mvns	r3, r3
 800356e:	69ba      	ldr	r2, [r7, #24]
 8003570:	4013      	ands	r3, r2
 8003572:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003574:	683b      	ldr	r3, [r7, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d003      	beq.n	8003588 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	693b      	ldr	r3, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003588:	4a25      	ldr	r2, [pc, #148]	; (8003620 <HAL_GPIO_Init+0x320>)
 800358a:	69bb      	ldr	r3, [r7, #24]
 800358c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800358e:	4b24      	ldr	r3, [pc, #144]	; (8003620 <HAL_GPIO_Init+0x320>)
 8003590:	689b      	ldr	r3, [r3, #8]
 8003592:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	43db      	mvns	r3, r3
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	4013      	ands	r3, r2
 800359c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d003      	beq.n	80035b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80035aa:	69ba      	ldr	r2, [r7, #24]
 80035ac:	693b      	ldr	r3, [r7, #16]
 80035ae:	4313      	orrs	r3, r2
 80035b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80035b2:	4a1b      	ldr	r2, [pc, #108]	; (8003620 <HAL_GPIO_Init+0x320>)
 80035b4:	69bb      	ldr	r3, [r7, #24]
 80035b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80035b8:	4b19      	ldr	r3, [pc, #100]	; (8003620 <HAL_GPIO_Init+0x320>)
 80035ba:	68db      	ldr	r3, [r3, #12]
 80035bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80035be:	693b      	ldr	r3, [r7, #16]
 80035c0:	43db      	mvns	r3, r3
 80035c2:	69ba      	ldr	r2, [r7, #24]
 80035c4:	4013      	ands	r3, r2
 80035c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80035d4:	69ba      	ldr	r2, [r7, #24]
 80035d6:	693b      	ldr	r3, [r7, #16]
 80035d8:	4313      	orrs	r3, r2
 80035da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80035dc:	4a10      	ldr	r2, [pc, #64]	; (8003620 <HAL_GPIO_Init+0x320>)
 80035de:	69bb      	ldr	r3, [r7, #24]
 80035e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80035e2:	69fb      	ldr	r3, [r7, #28]
 80035e4:	3301      	adds	r3, #1
 80035e6:	61fb      	str	r3, [r7, #28]
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	2b0f      	cmp	r3, #15
 80035ec:	f67f ae96 	bls.w	800331c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80035f0:	bf00      	nop
 80035f2:	3724      	adds	r7, #36	; 0x24
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	40023800 	.word	0x40023800
 8003600:	40013800 	.word	0x40013800
 8003604:	40020000 	.word	0x40020000
 8003608:	40020400 	.word	0x40020400
 800360c:	40020800 	.word	0x40020800
 8003610:	40020c00 	.word	0x40020c00
 8003614:	40021000 	.word	0x40021000
 8003618:	40021400 	.word	0x40021400
 800361c:	40021800 	.word	0x40021800
 8003620:	40013c00 	.word	0x40013c00

08003624 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
 800362c:	460b      	mov	r3, r1
 800362e:	807b      	strh	r3, [r7, #2]
 8003630:	4613      	mov	r3, r2
 8003632:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003634:	787b      	ldrb	r3, [r7, #1]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d003      	beq.n	8003642 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800363a:	887a      	ldrh	r2, [r7, #2]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003640:	e003      	b.n	800364a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003642:	887b      	ldrh	r3, [r7, #2]
 8003644:	041a      	lsls	r2, r3, #16
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	619a      	str	r2, [r3, #24]
}
 800364a:	bf00      	nop
 800364c:	370c      	adds	r7, #12
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
	...

08003658 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d101      	bne.n	800366c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003668:	2301      	movs	r3, #1
 800366a:	e0cc      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800366c:	4b68      	ldr	r3, [pc, #416]	; (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f003 030f 	and.w	r3, r3, #15
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	429a      	cmp	r2, r3
 8003678:	d90c      	bls.n	8003694 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800367a:	4b65      	ldr	r3, [pc, #404]	; (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	b2d2      	uxtb	r2, r2
 8003680:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003682:	4b63      	ldr	r3, [pc, #396]	; (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	429a      	cmp	r2, r3
 800368e:	d001      	beq.n	8003694 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e0b8      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0302 	and.w	r3, r3, #2
 800369c:	2b00      	cmp	r3, #0
 800369e:	d020      	beq.n	80036e2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f003 0304 	and.w	r3, r3, #4
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d005      	beq.n	80036b8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80036ac:	4b59      	ldr	r3, [pc, #356]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	4a58      	ldr	r2, [pc, #352]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036b2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80036b6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f003 0308 	and.w	r3, r3, #8
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d005      	beq.n	80036d0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80036c4:	4b53      	ldr	r3, [pc, #332]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	4a52      	ldr	r2, [pc, #328]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036ca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80036ce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80036d0:	4b50      	ldr	r3, [pc, #320]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	689b      	ldr	r3, [r3, #8]
 80036dc:	494d      	ldr	r1, [pc, #308]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036de:	4313      	orrs	r3, r2
 80036e0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f003 0301 	and.w	r3, r3, #1
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d044      	beq.n	8003778 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d107      	bne.n	8003706 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036f6:	4b47      	ldr	r3, [pc, #284]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d119      	bne.n	8003736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003702:	2301      	movs	r3, #1
 8003704:	e07f      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	2b02      	cmp	r3, #2
 800370c:	d003      	beq.n	8003716 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003712:	2b03      	cmp	r3, #3
 8003714:	d107      	bne.n	8003726 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003716:	4b3f      	ldr	r3, [pc, #252]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800371e:	2b00      	cmp	r3, #0
 8003720:	d109      	bne.n	8003736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	e06f      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003726:	4b3b      	ldr	r3, [pc, #236]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b00      	cmp	r3, #0
 8003730:	d101      	bne.n	8003736 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e067      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003736:	4b37      	ldr	r3, [pc, #220]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f023 0203 	bic.w	r2, r3, #3
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	4934      	ldr	r1, [pc, #208]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003744:	4313      	orrs	r3, r2
 8003746:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003748:	f7ff fc9a 	bl	8003080 <HAL_GetTick>
 800374c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800374e:	e00a      	b.n	8003766 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003750:	f7ff fc96 	bl	8003080 <HAL_GetTick>
 8003754:	4602      	mov	r2, r0
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	1ad3      	subs	r3, r2, r3
 800375a:	f241 3288 	movw	r2, #5000	; 0x1388
 800375e:	4293      	cmp	r3, r2
 8003760:	d901      	bls.n	8003766 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003762:	2303      	movs	r3, #3
 8003764:	e04f      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003766:	4b2b      	ldr	r3, [pc, #172]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 8003768:	689b      	ldr	r3, [r3, #8]
 800376a:	f003 020c 	and.w	r2, r3, #12
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	429a      	cmp	r2, r3
 8003776:	d1eb      	bne.n	8003750 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003778:	4b25      	ldr	r3, [pc, #148]	; (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 030f 	and.w	r3, r3, #15
 8003780:	683a      	ldr	r2, [r7, #0]
 8003782:	429a      	cmp	r2, r3
 8003784:	d20c      	bcs.n	80037a0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003786:	4b22      	ldr	r3, [pc, #136]	; (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	b2d2      	uxtb	r2, r2
 800378c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800378e:	4b20      	ldr	r3, [pc, #128]	; (8003810 <HAL_RCC_ClockConfig+0x1b8>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 030f 	and.w	r3, r3, #15
 8003796:	683a      	ldr	r2, [r7, #0]
 8003798:	429a      	cmp	r2, r3
 800379a:	d001      	beq.n	80037a0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800379c:	2301      	movs	r3, #1
 800379e:	e032      	b.n	8003806 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0304 	and.w	r3, r3, #4
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d008      	beq.n	80037be <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037ac:	4b19      	ldr	r3, [pc, #100]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037ae:	689b      	ldr	r3, [r3, #8]
 80037b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	4916      	ldr	r1, [pc, #88]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0308 	and.w	r3, r3, #8
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d009      	beq.n	80037de <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037ca:	4b12      	ldr	r3, [pc, #72]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037cc:	689b      	ldr	r3, [r3, #8]
 80037ce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	691b      	ldr	r3, [r3, #16]
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	490e      	ldr	r1, [pc, #56]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80037de:	f000 f855 	bl	800388c <HAL_RCC_GetSysClockFreq>
 80037e2:	4601      	mov	r1, r0
 80037e4:	4b0b      	ldr	r3, [pc, #44]	; (8003814 <HAL_RCC_ClockConfig+0x1bc>)
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	091b      	lsrs	r3, r3, #4
 80037ea:	f003 030f 	and.w	r3, r3, #15
 80037ee:	4a0a      	ldr	r2, [pc, #40]	; (8003818 <HAL_RCC_ClockConfig+0x1c0>)
 80037f0:	5cd3      	ldrb	r3, [r2, r3]
 80037f2:	fa21 f303 	lsr.w	r3, r1, r3
 80037f6:	4a09      	ldr	r2, [pc, #36]	; (800381c <HAL_RCC_ClockConfig+0x1c4>)
 80037f8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80037fa:	4b09      	ldr	r3, [pc, #36]	; (8003820 <HAL_RCC_ClockConfig+0x1c8>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff fbfa 	bl	8002ff8 <HAL_InitTick>

  return HAL_OK;
 8003804:	2300      	movs	r3, #0
}
 8003806:	4618      	mov	r0, r3
 8003808:	3710      	adds	r7, #16
 800380a:	46bd      	mov	sp, r7
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	40023c00 	.word	0x40023c00
 8003814:	40023800 	.word	0x40023800
 8003818:	080065c4 	.word	0x080065c4
 800381c:	20000000 	.word	0x20000000
 8003820:	20000004 	.word	0x20000004

08003824 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003828:	4b03      	ldr	r3, [pc, #12]	; (8003838 <HAL_RCC_GetHCLKFreq+0x14>)
 800382a:	681b      	ldr	r3, [r3, #0]
}
 800382c:	4618      	mov	r0, r3
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	20000000 	.word	0x20000000

0800383c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003840:	f7ff fff0 	bl	8003824 <HAL_RCC_GetHCLKFreq>
 8003844:	4601      	mov	r1, r0
 8003846:	4b05      	ldr	r3, [pc, #20]	; (800385c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	0a9b      	lsrs	r3, r3, #10
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	4a03      	ldr	r2, [pc, #12]	; (8003860 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003852:	5cd3      	ldrb	r3, [r2, r3]
 8003854:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003858:	4618      	mov	r0, r3
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40023800 	.word	0x40023800
 8003860:	080065d4 	.word	0x080065d4

08003864 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003868:	f7ff ffdc 	bl	8003824 <HAL_RCC_GetHCLKFreq>
 800386c:	4601      	mov	r1, r0
 800386e:	4b05      	ldr	r3, [pc, #20]	; (8003884 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	0b5b      	lsrs	r3, r3, #13
 8003874:	f003 0307 	and.w	r3, r3, #7
 8003878:	4a03      	ldr	r2, [pc, #12]	; (8003888 <HAL_RCC_GetPCLK2Freq+0x24>)
 800387a:	5cd3      	ldrb	r3, [r2, r3]
 800387c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003880:	4618      	mov	r0, r3
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40023800 	.word	0x40023800
 8003888:	080065d4 	.word	0x080065d4

0800388c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800388c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800388e:	b087      	sub	sp, #28
 8003890:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003892:	2300      	movs	r3, #0
 8003894:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8003896:	2300      	movs	r3, #0
 8003898:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800389a:	2300      	movs	r3, #0
 800389c:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800389e:	2300      	movs	r3, #0
 80038a0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80038a2:	2300      	movs	r3, #0
 80038a4:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80038a6:	4bc6      	ldr	r3, [pc, #792]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 80038a8:	689b      	ldr	r3, [r3, #8]
 80038aa:	f003 030c 	and.w	r3, r3, #12
 80038ae:	2b0c      	cmp	r3, #12
 80038b0:	f200 817e 	bhi.w	8003bb0 <HAL_RCC_GetSysClockFreq+0x324>
 80038b4:	a201      	add	r2, pc, #4	; (adr r2, 80038bc <HAL_RCC_GetSysClockFreq+0x30>)
 80038b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038ba:	bf00      	nop
 80038bc:	080038f1 	.word	0x080038f1
 80038c0:	08003bb1 	.word	0x08003bb1
 80038c4:	08003bb1 	.word	0x08003bb1
 80038c8:	08003bb1 	.word	0x08003bb1
 80038cc:	080038f7 	.word	0x080038f7
 80038d0:	08003bb1 	.word	0x08003bb1
 80038d4:	08003bb1 	.word	0x08003bb1
 80038d8:	08003bb1 	.word	0x08003bb1
 80038dc:	080038fd 	.word	0x080038fd
 80038e0:	08003bb1 	.word	0x08003bb1
 80038e4:	08003bb1 	.word	0x08003bb1
 80038e8:	08003bb1 	.word	0x08003bb1
 80038ec:	08003a59 	.word	0x08003a59
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80038f0:	4bb4      	ldr	r3, [pc, #720]	; (8003bc4 <HAL_RCC_GetSysClockFreq+0x338>)
 80038f2:	613b      	str	r3, [r7, #16]
       break;
 80038f4:	e15f      	b.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80038f6:	4bb4      	ldr	r3, [pc, #720]	; (8003bc8 <HAL_RCC_GetSysClockFreq+0x33c>)
 80038f8:	613b      	str	r3, [r7, #16]
      break;
 80038fa:	e15c      	b.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80038fc:	4bb0      	ldr	r3, [pc, #704]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003904:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003906:	4bae      	ldr	r3, [pc, #696]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 8003908:	685b      	ldr	r3, [r3, #4]
 800390a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800390e:	2b00      	cmp	r3, #0
 8003910:	d04a      	beq.n	80039a8 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003912:	4bab      	ldr	r3, [pc, #684]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	099b      	lsrs	r3, r3, #6
 8003918:	f04f 0400 	mov.w	r4, #0
 800391c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003920:	f04f 0200 	mov.w	r2, #0
 8003924:	ea03 0501 	and.w	r5, r3, r1
 8003928:	ea04 0602 	and.w	r6, r4, r2
 800392c:	4629      	mov	r1, r5
 800392e:	4632      	mov	r2, r6
 8003930:	f04f 0300 	mov.w	r3, #0
 8003934:	f04f 0400 	mov.w	r4, #0
 8003938:	0154      	lsls	r4, r2, #5
 800393a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800393e:	014b      	lsls	r3, r1, #5
 8003940:	4619      	mov	r1, r3
 8003942:	4622      	mov	r2, r4
 8003944:	1b49      	subs	r1, r1, r5
 8003946:	eb62 0206 	sbc.w	r2, r2, r6
 800394a:	f04f 0300 	mov.w	r3, #0
 800394e:	f04f 0400 	mov.w	r4, #0
 8003952:	0194      	lsls	r4, r2, #6
 8003954:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003958:	018b      	lsls	r3, r1, #6
 800395a:	1a5b      	subs	r3, r3, r1
 800395c:	eb64 0402 	sbc.w	r4, r4, r2
 8003960:	f04f 0100 	mov.w	r1, #0
 8003964:	f04f 0200 	mov.w	r2, #0
 8003968:	00e2      	lsls	r2, r4, #3
 800396a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800396e:	00d9      	lsls	r1, r3, #3
 8003970:	460b      	mov	r3, r1
 8003972:	4614      	mov	r4, r2
 8003974:	195b      	adds	r3, r3, r5
 8003976:	eb44 0406 	adc.w	r4, r4, r6
 800397a:	f04f 0100 	mov.w	r1, #0
 800397e:	f04f 0200 	mov.w	r2, #0
 8003982:	0262      	lsls	r2, r4, #9
 8003984:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003988:	0259      	lsls	r1, r3, #9
 800398a:	460b      	mov	r3, r1
 800398c:	4614      	mov	r4, r2
 800398e:	4618      	mov	r0, r3
 8003990:	4621      	mov	r1, r4
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	f04f 0400 	mov.w	r4, #0
 8003998:	461a      	mov	r2, r3
 800399a:	4623      	mov	r3, r4
 800399c:	f7fd f8a6 	bl	8000aec <__aeabi_uldivmod>
 80039a0:	4603      	mov	r3, r0
 80039a2:	460c      	mov	r4, r1
 80039a4:	617b      	str	r3, [r7, #20]
 80039a6:	e049      	b.n	8003a3c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039a8:	4b85      	ldr	r3, [pc, #532]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 80039aa:	685b      	ldr	r3, [r3, #4]
 80039ac:	099b      	lsrs	r3, r3, #6
 80039ae:	f04f 0400 	mov.w	r4, #0
 80039b2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80039b6:	f04f 0200 	mov.w	r2, #0
 80039ba:	ea03 0501 	and.w	r5, r3, r1
 80039be:	ea04 0602 	and.w	r6, r4, r2
 80039c2:	4629      	mov	r1, r5
 80039c4:	4632      	mov	r2, r6
 80039c6:	f04f 0300 	mov.w	r3, #0
 80039ca:	f04f 0400 	mov.w	r4, #0
 80039ce:	0154      	lsls	r4, r2, #5
 80039d0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80039d4:	014b      	lsls	r3, r1, #5
 80039d6:	4619      	mov	r1, r3
 80039d8:	4622      	mov	r2, r4
 80039da:	1b49      	subs	r1, r1, r5
 80039dc:	eb62 0206 	sbc.w	r2, r2, r6
 80039e0:	f04f 0300 	mov.w	r3, #0
 80039e4:	f04f 0400 	mov.w	r4, #0
 80039e8:	0194      	lsls	r4, r2, #6
 80039ea:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80039ee:	018b      	lsls	r3, r1, #6
 80039f0:	1a5b      	subs	r3, r3, r1
 80039f2:	eb64 0402 	sbc.w	r4, r4, r2
 80039f6:	f04f 0100 	mov.w	r1, #0
 80039fa:	f04f 0200 	mov.w	r2, #0
 80039fe:	00e2      	lsls	r2, r4, #3
 8003a00:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003a04:	00d9      	lsls	r1, r3, #3
 8003a06:	460b      	mov	r3, r1
 8003a08:	4614      	mov	r4, r2
 8003a0a:	195b      	adds	r3, r3, r5
 8003a0c:	eb44 0406 	adc.w	r4, r4, r6
 8003a10:	f04f 0100 	mov.w	r1, #0
 8003a14:	f04f 0200 	mov.w	r2, #0
 8003a18:	02a2      	lsls	r2, r4, #10
 8003a1a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003a1e:	0299      	lsls	r1, r3, #10
 8003a20:	460b      	mov	r3, r1
 8003a22:	4614      	mov	r4, r2
 8003a24:	4618      	mov	r0, r3
 8003a26:	4621      	mov	r1, r4
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	f04f 0400 	mov.w	r4, #0
 8003a2e:	461a      	mov	r2, r3
 8003a30:	4623      	mov	r3, r4
 8003a32:	f7fd f85b 	bl	8000aec <__aeabi_uldivmod>
 8003a36:	4603      	mov	r3, r0
 8003a38:	460c      	mov	r4, r1
 8003a3a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003a3c:	4b60      	ldr	r3, [pc, #384]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 8003a3e:	685b      	ldr	r3, [r3, #4]
 8003a40:	0c1b      	lsrs	r3, r3, #16
 8003a42:	f003 0303 	and.w	r3, r3, #3
 8003a46:	3301      	adds	r3, #1
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8003a4c:	697a      	ldr	r2, [r7, #20]
 8003a4e:	68bb      	ldr	r3, [r7, #8]
 8003a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a54:	613b      	str	r3, [r7, #16]
      break;
 8003a56:	e0ae      	b.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a58:	4b59      	ldr	r3, [pc, #356]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 8003a5a:	685b      	ldr	r3, [r3, #4]
 8003a5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a60:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a62:	4b57      	ldr	r3, [pc, #348]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d04a      	beq.n	8003b04 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a6e:	4b54      	ldr	r3, [pc, #336]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 8003a70:	685b      	ldr	r3, [r3, #4]
 8003a72:	099b      	lsrs	r3, r3, #6
 8003a74:	f04f 0400 	mov.w	r4, #0
 8003a78:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003a7c:	f04f 0200 	mov.w	r2, #0
 8003a80:	ea03 0501 	and.w	r5, r3, r1
 8003a84:	ea04 0602 	and.w	r6, r4, r2
 8003a88:	4629      	mov	r1, r5
 8003a8a:	4632      	mov	r2, r6
 8003a8c:	f04f 0300 	mov.w	r3, #0
 8003a90:	f04f 0400 	mov.w	r4, #0
 8003a94:	0154      	lsls	r4, r2, #5
 8003a96:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003a9a:	014b      	lsls	r3, r1, #5
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4622      	mov	r2, r4
 8003aa0:	1b49      	subs	r1, r1, r5
 8003aa2:	eb62 0206 	sbc.w	r2, r2, r6
 8003aa6:	f04f 0300 	mov.w	r3, #0
 8003aaa:	f04f 0400 	mov.w	r4, #0
 8003aae:	0194      	lsls	r4, r2, #6
 8003ab0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003ab4:	018b      	lsls	r3, r1, #6
 8003ab6:	1a5b      	subs	r3, r3, r1
 8003ab8:	eb64 0402 	sbc.w	r4, r4, r2
 8003abc:	f04f 0100 	mov.w	r1, #0
 8003ac0:	f04f 0200 	mov.w	r2, #0
 8003ac4:	00e2      	lsls	r2, r4, #3
 8003ac6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003aca:	00d9      	lsls	r1, r3, #3
 8003acc:	460b      	mov	r3, r1
 8003ace:	4614      	mov	r4, r2
 8003ad0:	195b      	adds	r3, r3, r5
 8003ad2:	eb44 0406 	adc.w	r4, r4, r6
 8003ad6:	f04f 0100 	mov.w	r1, #0
 8003ada:	f04f 0200 	mov.w	r2, #0
 8003ade:	0262      	lsls	r2, r4, #9
 8003ae0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003ae4:	0259      	lsls	r1, r3, #9
 8003ae6:	460b      	mov	r3, r1
 8003ae8:	4614      	mov	r4, r2
 8003aea:	4618      	mov	r0, r3
 8003aec:	4621      	mov	r1, r4
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	f04f 0400 	mov.w	r4, #0
 8003af4:	461a      	mov	r2, r3
 8003af6:	4623      	mov	r3, r4
 8003af8:	f7fc fff8 	bl	8000aec <__aeabi_uldivmod>
 8003afc:	4603      	mov	r3, r0
 8003afe:	460c      	mov	r4, r1
 8003b00:	617b      	str	r3, [r7, #20]
 8003b02:	e049      	b.n	8003b98 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b04:	4b2e      	ldr	r3, [pc, #184]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 8003b06:	685b      	ldr	r3, [r3, #4]
 8003b08:	099b      	lsrs	r3, r3, #6
 8003b0a:	f04f 0400 	mov.w	r4, #0
 8003b0e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003b12:	f04f 0200 	mov.w	r2, #0
 8003b16:	ea03 0501 	and.w	r5, r3, r1
 8003b1a:	ea04 0602 	and.w	r6, r4, r2
 8003b1e:	4629      	mov	r1, r5
 8003b20:	4632      	mov	r2, r6
 8003b22:	f04f 0300 	mov.w	r3, #0
 8003b26:	f04f 0400 	mov.w	r4, #0
 8003b2a:	0154      	lsls	r4, r2, #5
 8003b2c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003b30:	014b      	lsls	r3, r1, #5
 8003b32:	4619      	mov	r1, r3
 8003b34:	4622      	mov	r2, r4
 8003b36:	1b49      	subs	r1, r1, r5
 8003b38:	eb62 0206 	sbc.w	r2, r2, r6
 8003b3c:	f04f 0300 	mov.w	r3, #0
 8003b40:	f04f 0400 	mov.w	r4, #0
 8003b44:	0194      	lsls	r4, r2, #6
 8003b46:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003b4a:	018b      	lsls	r3, r1, #6
 8003b4c:	1a5b      	subs	r3, r3, r1
 8003b4e:	eb64 0402 	sbc.w	r4, r4, r2
 8003b52:	f04f 0100 	mov.w	r1, #0
 8003b56:	f04f 0200 	mov.w	r2, #0
 8003b5a:	00e2      	lsls	r2, r4, #3
 8003b5c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003b60:	00d9      	lsls	r1, r3, #3
 8003b62:	460b      	mov	r3, r1
 8003b64:	4614      	mov	r4, r2
 8003b66:	195b      	adds	r3, r3, r5
 8003b68:	eb44 0406 	adc.w	r4, r4, r6
 8003b6c:	f04f 0100 	mov.w	r1, #0
 8003b70:	f04f 0200 	mov.w	r2, #0
 8003b74:	02a2      	lsls	r2, r4, #10
 8003b76:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003b7a:	0299      	lsls	r1, r3, #10
 8003b7c:	460b      	mov	r3, r1
 8003b7e:	4614      	mov	r4, r2
 8003b80:	4618      	mov	r0, r3
 8003b82:	4621      	mov	r1, r4
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f04f 0400 	mov.w	r4, #0
 8003b8a:	461a      	mov	r2, r3
 8003b8c:	4623      	mov	r3, r4
 8003b8e:	f7fc ffad 	bl	8000aec <__aeabi_uldivmod>
 8003b92:	4603      	mov	r3, r0
 8003b94:	460c      	mov	r4, r1
 8003b96:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003b98:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <HAL_RCC_GetSysClockFreq+0x334>)
 8003b9a:	685b      	ldr	r3, [r3, #4]
 8003b9c:	0f1b      	lsrs	r3, r3, #28
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bac:	613b      	str	r3, [r7, #16]
      break;
 8003bae:	e002      	b.n	8003bb6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003bb0:	4b04      	ldr	r3, [pc, #16]	; (8003bc4 <HAL_RCC_GetSysClockFreq+0x338>)
 8003bb2:	613b      	str	r3, [r7, #16]
      break;
 8003bb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003bb6:	693b      	ldr	r3, [r7, #16]
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	371c      	adds	r7, #28
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003bc0:	40023800 	.word	0x40023800
 8003bc4:	00f42400 	.word	0x00f42400
 8003bc8:	007a1200 	.word	0x007a1200

08003bcc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bcc:	b580      	push	{r7, lr}
 8003bce:	b086      	sub	sp, #24
 8003bd0:	af00      	add	r7, sp, #0
 8003bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	f000 8083 	beq.w	8003cec <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003be6:	4b95      	ldr	r3, [pc, #596]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003be8:	689b      	ldr	r3, [r3, #8]
 8003bea:	f003 030c 	and.w	r3, r3, #12
 8003bee:	2b04      	cmp	r3, #4
 8003bf0:	d019      	beq.n	8003c26 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003bf2:	4b92      	ldr	r3, [pc, #584]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003bfa:	2b08      	cmp	r3, #8
 8003bfc:	d106      	bne.n	8003c0c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003bfe:	4b8f      	ldr	r3, [pc, #572]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c00:	685b      	ldr	r3, [r3, #4]
 8003c02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c06:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c0a:	d00c      	beq.n	8003c26 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c0c:	4b8b      	ldr	r3, [pc, #556]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c0e:	689b      	ldr	r3, [r3, #8]
 8003c10:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003c14:	2b0c      	cmp	r3, #12
 8003c16:	d112      	bne.n	8003c3e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c18:	4b88      	ldr	r3, [pc, #544]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c20:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c24:	d10b      	bne.n	8003c3e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c26:	4b85      	ldr	r3, [pc, #532]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d05b      	beq.n	8003cea <HAL_RCC_OscConfig+0x11e>
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	685b      	ldr	r3, [r3, #4]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d157      	bne.n	8003cea <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e216      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c46:	d106      	bne.n	8003c56 <HAL_RCC_OscConfig+0x8a>
 8003c48:	4b7c      	ldr	r3, [pc, #496]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4a7b      	ldr	r2, [pc, #492]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c4e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c52:	6013      	str	r3, [r2, #0]
 8003c54:	e01d      	b.n	8003c92 <HAL_RCC_OscConfig+0xc6>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	685b      	ldr	r3, [r3, #4]
 8003c5a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c5e:	d10c      	bne.n	8003c7a <HAL_RCC_OscConfig+0xae>
 8003c60:	4b76      	ldr	r3, [pc, #472]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	4a75      	ldr	r2, [pc, #468]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c66:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c6a:	6013      	str	r3, [r2, #0]
 8003c6c:	4b73      	ldr	r3, [pc, #460]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a72      	ldr	r2, [pc, #456]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c76:	6013      	str	r3, [r2, #0]
 8003c78:	e00b      	b.n	8003c92 <HAL_RCC_OscConfig+0xc6>
 8003c7a:	4b70      	ldr	r3, [pc, #448]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	4a6f      	ldr	r2, [pc, #444]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c84:	6013      	str	r3, [r2, #0]
 8003c86:	4b6d      	ldr	r3, [pc, #436]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a6c      	ldr	r2, [pc, #432]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003c8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c90:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d013      	beq.n	8003cc2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c9a:	f7ff f9f1 	bl	8003080 <HAL_GetTick>
 8003c9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ca0:	e008      	b.n	8003cb4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ca2:	f7ff f9ed 	bl	8003080 <HAL_GetTick>
 8003ca6:	4602      	mov	r2, r0
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	1ad3      	subs	r3, r2, r3
 8003cac:	2b64      	cmp	r3, #100	; 0x64
 8003cae:	d901      	bls.n	8003cb4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003cb0:	2303      	movs	r3, #3
 8003cb2:	e1db      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cb4:	4b61      	ldr	r3, [pc, #388]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d0f0      	beq.n	8003ca2 <HAL_RCC_OscConfig+0xd6>
 8003cc0:	e014      	b.n	8003cec <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cc2:	f7ff f9dd 	bl	8003080 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cc8:	e008      	b.n	8003cdc <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cca:	f7ff f9d9 	bl	8003080 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	2b64      	cmp	r3, #100	; 0x64
 8003cd6:	d901      	bls.n	8003cdc <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8003cd8:	2303      	movs	r3, #3
 8003cda:	e1c7      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cdc:	4b57      	ldr	r3, [pc, #348]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1f0      	bne.n	8003cca <HAL_RCC_OscConfig+0xfe>
 8003ce8:	e000      	b.n	8003cec <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cea:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f003 0302 	and.w	r3, r3, #2
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d06f      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003cf8:	4b50      	ldr	r3, [pc, #320]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003cfa:	689b      	ldr	r3, [r3, #8]
 8003cfc:	f003 030c 	and.w	r3, r3, #12
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d017      	beq.n	8003d34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d04:	4b4d      	ldr	r3, [pc, #308]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	d105      	bne.n	8003d1c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d10:	4b4a      	ldr	r3, [pc, #296]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d00b      	beq.n	8003d34 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d1c:	4b47      	ldr	r3, [pc, #284]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d1e:	689b      	ldr	r3, [r3, #8]
 8003d20:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003d24:	2b0c      	cmp	r3, #12
 8003d26:	d11c      	bne.n	8003d62 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d28:	4b44      	ldr	r3, [pc, #272]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d116      	bne.n	8003d62 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d34:	4b41      	ldr	r3, [pc, #260]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f003 0302 	and.w	r3, r3, #2
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d005      	beq.n	8003d4c <HAL_RCC_OscConfig+0x180>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d001      	beq.n	8003d4c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e18f      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d4c:	4b3b      	ldr	r3, [pc, #236]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	691b      	ldr	r3, [r3, #16]
 8003d58:	00db      	lsls	r3, r3, #3
 8003d5a:	4938      	ldr	r1, [pc, #224]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d60:	e03a      	b.n	8003dd8 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	68db      	ldr	r3, [r3, #12]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d020      	beq.n	8003dac <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d6a:	4b35      	ldr	r3, [pc, #212]	; (8003e40 <HAL_RCC_OscConfig+0x274>)
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d70:	f7ff f986 	bl	8003080 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d78:	f7ff f982 	bl	8003080 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e170      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d8a:	4b2c      	ldr	r3, [pc, #176]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d96:	4b29      	ldr	r3, [pc, #164]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	691b      	ldr	r3, [r3, #16]
 8003da2:	00db      	lsls	r3, r3, #3
 8003da4:	4925      	ldr	r1, [pc, #148]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	600b      	str	r3, [r1, #0]
 8003daa:	e015      	b.n	8003dd8 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003dac:	4b24      	ldr	r3, [pc, #144]	; (8003e40 <HAL_RCC_OscConfig+0x274>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003db2:	f7ff f965 	bl	8003080 <HAL_GetTick>
 8003db6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003db8:	e008      	b.n	8003dcc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003dba:	f7ff f961 	bl	8003080 <HAL_GetTick>
 8003dbe:	4602      	mov	r2, r0
 8003dc0:	693b      	ldr	r3, [r7, #16]
 8003dc2:	1ad3      	subs	r3, r2, r3
 8003dc4:	2b02      	cmp	r3, #2
 8003dc6:	d901      	bls.n	8003dcc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003dc8:	2303      	movs	r3, #3
 8003dca:	e14f      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dcc:	4b1b      	ldr	r3, [pc, #108]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f003 0302 	and.w	r3, r3, #2
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d1f0      	bne.n	8003dba <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f003 0308 	and.w	r3, r3, #8
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d037      	beq.n	8003e54 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	695b      	ldr	r3, [r3, #20]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d016      	beq.n	8003e1a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dec:	4b15      	ldr	r3, [pc, #84]	; (8003e44 <HAL_RCC_OscConfig+0x278>)
 8003dee:	2201      	movs	r2, #1
 8003df0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003df2:	f7ff f945 	bl	8003080 <HAL_GetTick>
 8003df6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003df8:	e008      	b.n	8003e0c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dfa:	f7ff f941 	bl	8003080 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	693b      	ldr	r3, [r7, #16]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	2b02      	cmp	r3, #2
 8003e06:	d901      	bls.n	8003e0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003e08:	2303      	movs	r3, #3
 8003e0a:	e12f      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e0c:	4b0b      	ldr	r3, [pc, #44]	; (8003e3c <HAL_RCC_OscConfig+0x270>)
 8003e0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e10:	f003 0302 	and.w	r3, r3, #2
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d0f0      	beq.n	8003dfa <HAL_RCC_OscConfig+0x22e>
 8003e18:	e01c      	b.n	8003e54 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003e1a:	4b0a      	ldr	r3, [pc, #40]	; (8003e44 <HAL_RCC_OscConfig+0x278>)
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e20:	f7ff f92e 	bl	8003080 <HAL_GetTick>
 8003e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e26:	e00f      	b.n	8003e48 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e28:	f7ff f92a 	bl	8003080 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	693b      	ldr	r3, [r7, #16]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	2b02      	cmp	r3, #2
 8003e34:	d908      	bls.n	8003e48 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e118      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
 8003e3a:	bf00      	nop
 8003e3c:	40023800 	.word	0x40023800
 8003e40:	42470000 	.word	0x42470000
 8003e44:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e48:	4b8a      	ldr	r3, [pc, #552]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003e4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e4c:	f003 0302 	and.w	r3, r3, #2
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d1e9      	bne.n	8003e28 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f003 0304 	and.w	r3, r3, #4
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	f000 8097 	beq.w	8003f90 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e62:	2300      	movs	r3, #0
 8003e64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e66:	4b83      	ldr	r3, [pc, #524]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10f      	bne.n	8003e92 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e72:	2300      	movs	r3, #0
 8003e74:	60fb      	str	r3, [r7, #12]
 8003e76:	4b7f      	ldr	r3, [pc, #508]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e7a:	4a7e      	ldr	r2, [pc, #504]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003e7c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e80:	6413      	str	r3, [r2, #64]	; 0x40
 8003e82:	4b7c      	ldr	r3, [pc, #496]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e8a:	60fb      	str	r3, [r7, #12]
 8003e8c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003e8e:	2301      	movs	r3, #1
 8003e90:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e92:	4b79      	ldr	r3, [pc, #484]	; (8004078 <HAL_RCC_OscConfig+0x4ac>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d118      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e9e:	4b76      	ldr	r3, [pc, #472]	; (8004078 <HAL_RCC_OscConfig+0x4ac>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a75      	ldr	r2, [pc, #468]	; (8004078 <HAL_RCC_OscConfig+0x4ac>)
 8003ea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ea8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003eaa:	f7ff f8e9 	bl	8003080 <HAL_GetTick>
 8003eae:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003eb0:	e008      	b.n	8003ec4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003eb2:	f7ff f8e5 	bl	8003080 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	2b02      	cmp	r3, #2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e0d3      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ec4:	4b6c      	ldr	r3, [pc, #432]	; (8004078 <HAL_RCC_OscConfig+0x4ac>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d0f0      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	689b      	ldr	r3, [r3, #8]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d106      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x31a>
 8003ed8:	4b66      	ldr	r3, [pc, #408]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003eda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003edc:	4a65      	ldr	r2, [pc, #404]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003ede:	f043 0301 	orr.w	r3, r3, #1
 8003ee2:	6713      	str	r3, [r2, #112]	; 0x70
 8003ee4:	e01c      	b.n	8003f20 <HAL_RCC_OscConfig+0x354>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	2b05      	cmp	r3, #5
 8003eec:	d10c      	bne.n	8003f08 <HAL_RCC_OscConfig+0x33c>
 8003eee:	4b61      	ldr	r3, [pc, #388]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003ef0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef2:	4a60      	ldr	r2, [pc, #384]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003ef4:	f043 0304 	orr.w	r3, r3, #4
 8003ef8:	6713      	str	r3, [r2, #112]	; 0x70
 8003efa:	4b5e      	ldr	r3, [pc, #376]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003efc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003efe:	4a5d      	ldr	r2, [pc, #372]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f00:	f043 0301 	orr.w	r3, r3, #1
 8003f04:	6713      	str	r3, [r2, #112]	; 0x70
 8003f06:	e00b      	b.n	8003f20 <HAL_RCC_OscConfig+0x354>
 8003f08:	4b5a      	ldr	r3, [pc, #360]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f0c:	4a59      	ldr	r2, [pc, #356]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f0e:	f023 0301 	bic.w	r3, r3, #1
 8003f12:	6713      	str	r3, [r2, #112]	; 0x70
 8003f14:	4b57      	ldr	r3, [pc, #348]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f18:	4a56      	ldr	r2, [pc, #344]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f1a:	f023 0304 	bic.w	r3, r3, #4
 8003f1e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d015      	beq.n	8003f54 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f28:	f7ff f8aa 	bl	8003080 <HAL_GetTick>
 8003f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f2e:	e00a      	b.n	8003f46 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f30:	f7ff f8a6 	bl	8003080 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e092      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f46:	4b4b      	ldr	r3, [pc, #300]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f4a:	f003 0302 	and.w	r3, r3, #2
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d0ee      	beq.n	8003f30 <HAL_RCC_OscConfig+0x364>
 8003f52:	e014      	b.n	8003f7e <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f54:	f7ff f894 	bl	8003080 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f5a:	e00a      	b.n	8003f72 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f5c:	f7ff f890 	bl	8003080 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d901      	bls.n	8003f72 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8003f6e:	2303      	movs	r3, #3
 8003f70:	e07c      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f72:	4b40      	ldr	r3, [pc, #256]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f76:	f003 0302 	and.w	r3, r3, #2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d1ee      	bne.n	8003f5c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f7e:	7dfb      	ldrb	r3, [r7, #23]
 8003f80:	2b01      	cmp	r3, #1
 8003f82:	d105      	bne.n	8003f90 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f84:	4b3b      	ldr	r3, [pc, #236]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f88:	4a3a      	ldr	r2, [pc, #232]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f8a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f8e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	699b      	ldr	r3, [r3, #24]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d068      	beq.n	800406a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f98:	4b36      	ldr	r3, [pc, #216]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003f9a:	689b      	ldr	r3, [r3, #8]
 8003f9c:	f003 030c 	and.w	r3, r3, #12
 8003fa0:	2b08      	cmp	r3, #8
 8003fa2:	d060      	beq.n	8004066 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d145      	bne.n	8004038 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fac:	4b33      	ldr	r3, [pc, #204]	; (800407c <HAL_RCC_OscConfig+0x4b0>)
 8003fae:	2200      	movs	r2, #0
 8003fb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fb2:	f7ff f865 	bl	8003080 <HAL_GetTick>
 8003fb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fb8:	e008      	b.n	8003fcc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fba:	f7ff f861 	bl	8003080 <HAL_GetTick>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	1ad3      	subs	r3, r2, r3
 8003fc4:	2b02      	cmp	r3, #2
 8003fc6:	d901      	bls.n	8003fcc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8003fc8:	2303      	movs	r3, #3
 8003fca:	e04f      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fcc:	4b29      	ldr	r3, [pc, #164]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d1f0      	bne.n	8003fba <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	69da      	ldr	r2, [r3, #28]
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6a1b      	ldr	r3, [r3, #32]
 8003fe0:	431a      	orrs	r2, r3
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fe6:	019b      	lsls	r3, r3, #6
 8003fe8:	431a      	orrs	r2, r3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fee:	085b      	lsrs	r3, r3, #1
 8003ff0:	3b01      	subs	r3, #1
 8003ff2:	041b      	lsls	r3, r3, #16
 8003ff4:	431a      	orrs	r2, r3
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ffa:	061b      	lsls	r3, r3, #24
 8003ffc:	431a      	orrs	r2, r3
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004002:	071b      	lsls	r3, r3, #28
 8004004:	491b      	ldr	r1, [pc, #108]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 8004006:	4313      	orrs	r3, r2
 8004008:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800400a:	4b1c      	ldr	r3, [pc, #112]	; (800407c <HAL_RCC_OscConfig+0x4b0>)
 800400c:	2201      	movs	r2, #1
 800400e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004010:	f7ff f836 	bl	8003080 <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004016:	e008      	b.n	800402a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004018:	f7ff f832 	bl	8003080 <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	2b02      	cmp	r3, #2
 8004024:	d901      	bls.n	800402a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8004026:	2303      	movs	r3, #3
 8004028:	e020      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800402a:	4b12      	ldr	r3, [pc, #72]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004032:	2b00      	cmp	r3, #0
 8004034:	d0f0      	beq.n	8004018 <HAL_RCC_OscConfig+0x44c>
 8004036:	e018      	b.n	800406a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004038:	4b10      	ldr	r3, [pc, #64]	; (800407c <HAL_RCC_OscConfig+0x4b0>)
 800403a:	2200      	movs	r2, #0
 800403c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800403e:	f7ff f81f 	bl	8003080 <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004044:	e008      	b.n	8004058 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004046:	f7ff f81b 	bl	8003080 <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	2b02      	cmp	r3, #2
 8004052:	d901      	bls.n	8004058 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8004054:	2303      	movs	r3, #3
 8004056:	e009      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004058:	4b06      	ldr	r3, [pc, #24]	; (8004074 <HAL_RCC_OscConfig+0x4a8>)
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004060:	2b00      	cmp	r3, #0
 8004062:	d1f0      	bne.n	8004046 <HAL_RCC_OscConfig+0x47a>
 8004064:	e001      	b.n	800406a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e000      	b.n	800406c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3718      	adds	r7, #24
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	40023800 	.word	0x40023800
 8004078:	40007000 	.word	0x40007000
 800407c:	42470060 	.word	0x42470060

08004080 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e056      	b.n	8004140 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800409e:	b2db      	uxtb	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d106      	bne.n	80040b2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2200      	movs	r2, #0
 80040a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040ac:	6878      	ldr	r0, [r7, #4]
 80040ae:	f7fe fd7d 	bl	8002bac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2202      	movs	r2, #2
 80040b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040c8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	685a      	ldr	r2, [r3, #4]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	431a      	orrs	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	431a      	orrs	r2, r3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	691b      	ldr	r3, [r3, #16]
 80040de:	431a      	orrs	r2, r3
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	695b      	ldr	r3, [r3, #20]
 80040e4:	431a      	orrs	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	699b      	ldr	r3, [r3, #24]
 80040ea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80040ee:	431a      	orrs	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	69db      	ldr	r3, [r3, #28]
 80040f4:	431a      	orrs	r2, r3
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6a1b      	ldr	r3, [r3, #32]
 80040fa:	ea42 0103 	orr.w	r1, r2, r3
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	699b      	ldr	r3, [r3, #24]
 800410e:	0c1b      	lsrs	r3, r3, #16
 8004110:	f003 0104 	and.w	r1, r3, #4
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	430a      	orrs	r2, r1
 800411e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	69da      	ldr	r2, [r3, #28]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800412e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2200      	movs	r2, #0
 8004134:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2201      	movs	r2, #1
 800413a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800413e:	2300      	movs	r3, #0
}
 8004140:	4618      	mov	r0, r3
 8004142:	3708      	adds	r7, #8
 8004144:	46bd      	mov	sp, r7
 8004146:	bd80      	pop	{r7, pc}

08004148 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b08c      	sub	sp, #48	; 0x30
 800414c:	af00      	add	r7, sp, #0
 800414e:	60f8      	str	r0, [r7, #12]
 8004150:	60b9      	str	r1, [r7, #8]
 8004152:	607a      	str	r2, [r7, #4]
 8004154:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004156:	2301      	movs	r3, #1
 8004158:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800415a:	2300      	movs	r3, #0
 800415c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004166:	2b01      	cmp	r3, #1
 8004168:	d101      	bne.n	800416e <HAL_SPI_TransmitReceive+0x26>
 800416a:	2302      	movs	r3, #2
 800416c:	e18a      	b.n	8004484 <HAL_SPI_TransmitReceive+0x33c>
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	2201      	movs	r2, #1
 8004172:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004176:	f7fe ff83 	bl	8003080 <HAL_GetTick>
 800417a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004182:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800418c:	887b      	ldrh	r3, [r7, #2]
 800418e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004190:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004194:	2b01      	cmp	r3, #1
 8004196:	d00f      	beq.n	80041b8 <HAL_SPI_TransmitReceive+0x70>
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800419e:	d107      	bne.n	80041b0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	689b      	ldr	r3, [r3, #8]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d103      	bne.n	80041b0 <HAL_SPI_TransmitReceive+0x68>
 80041a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80041ac:	2b04      	cmp	r3, #4
 80041ae:	d003      	beq.n	80041b8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80041b0:	2302      	movs	r3, #2
 80041b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80041b6:	e15b      	b.n	8004470 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80041b8:	68bb      	ldr	r3, [r7, #8]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d005      	beq.n	80041ca <HAL_SPI_TransmitReceive+0x82>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d002      	beq.n	80041ca <HAL_SPI_TransmitReceive+0x82>
 80041c4:	887b      	ldrh	r3, [r7, #2]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d103      	bne.n	80041d2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80041d0:	e14e      	b.n	8004470 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041d8:	b2db      	uxtb	r3, r3
 80041da:	2b04      	cmp	r3, #4
 80041dc:	d003      	beq.n	80041e6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	2205      	movs	r2, #5
 80041e2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	2200      	movs	r2, #0
 80041ea:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	887a      	ldrh	r2, [r7, #2]
 80041f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	887a      	ldrh	r2, [r7, #2]
 80041fc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	68ba      	ldr	r2, [r7, #8]
 8004202:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	887a      	ldrh	r2, [r7, #2]
 8004208:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	887a      	ldrh	r2, [r7, #2]
 800420e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2200      	movs	r2, #0
 800421a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004226:	2b40      	cmp	r3, #64	; 0x40
 8004228:	d007      	beq.n	800423a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004238:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	68db      	ldr	r3, [r3, #12]
 800423e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004242:	d178      	bne.n	8004336 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d002      	beq.n	8004252 <HAL_SPI_TransmitReceive+0x10a>
 800424c:	8b7b      	ldrh	r3, [r7, #26]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d166      	bne.n	8004320 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004256:	881a      	ldrh	r2, [r3, #0]
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004262:	1c9a      	adds	r2, r3, #2
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800426c:	b29b      	uxth	r3, r3
 800426e:	3b01      	subs	r3, #1
 8004270:	b29a      	uxth	r2, r3
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004276:	e053      	b.n	8004320 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	689b      	ldr	r3, [r3, #8]
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b02      	cmp	r3, #2
 8004284:	d11b      	bne.n	80042be <HAL_SPI_TransmitReceive+0x176>
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800428a:	b29b      	uxth	r3, r3
 800428c:	2b00      	cmp	r3, #0
 800428e:	d016      	beq.n	80042be <HAL_SPI_TransmitReceive+0x176>
 8004290:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004292:	2b01      	cmp	r3, #1
 8004294:	d113      	bne.n	80042be <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429a:	881a      	ldrh	r2, [r3, #0]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a6:	1c9a      	adds	r2, r3, #2
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	3b01      	subs	r3, #1
 80042b4:	b29a      	uxth	r2, r3
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80042ba:	2300      	movs	r3, #0
 80042bc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	2b01      	cmp	r3, #1
 80042ca:	d119      	bne.n	8004300 <HAL_SPI_TransmitReceive+0x1b8>
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042d0:	b29b      	uxth	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d014      	beq.n	8004300 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	68da      	ldr	r2, [r3, #12]
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e0:	b292      	uxth	r2, r2
 80042e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80042e8:	1c9a      	adds	r2, r3, #2
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80042f2:	b29b      	uxth	r3, r3
 80042f4:	3b01      	subs	r3, #1
 80042f6:	b29a      	uxth	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80042fc:	2301      	movs	r3, #1
 80042fe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004300:	f7fe febe 	bl	8003080 <HAL_GetTick>
 8004304:	4602      	mov	r2, r0
 8004306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004308:	1ad3      	subs	r3, r2, r3
 800430a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800430c:	429a      	cmp	r2, r3
 800430e:	d807      	bhi.n	8004320 <HAL_SPI_TransmitReceive+0x1d8>
 8004310:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004312:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004316:	d003      	beq.n	8004320 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800431e:	e0a7      	b.n	8004470 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004324:	b29b      	uxth	r3, r3
 8004326:	2b00      	cmp	r3, #0
 8004328:	d1a6      	bne.n	8004278 <HAL_SPI_TransmitReceive+0x130>
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800432e:	b29b      	uxth	r3, r3
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1a1      	bne.n	8004278 <HAL_SPI_TransmitReceive+0x130>
 8004334:	e07c      	b.n	8004430 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2b00      	cmp	r3, #0
 800433c:	d002      	beq.n	8004344 <HAL_SPI_TransmitReceive+0x1fc>
 800433e:	8b7b      	ldrh	r3, [r7, #26]
 8004340:	2b01      	cmp	r3, #1
 8004342:	d16b      	bne.n	800441c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	330c      	adds	r3, #12
 800434e:	7812      	ldrb	r2, [r2, #0]
 8004350:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004356:	1c5a      	adds	r2, r3, #1
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004360:	b29b      	uxth	r3, r3
 8004362:	3b01      	subs	r3, #1
 8004364:	b29a      	uxth	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800436a:	e057      	b.n	800441c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	689b      	ldr	r3, [r3, #8]
 8004372:	f003 0302 	and.w	r3, r3, #2
 8004376:	2b02      	cmp	r3, #2
 8004378:	d11c      	bne.n	80043b4 <HAL_SPI_TransmitReceive+0x26c>
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800437e:	b29b      	uxth	r3, r3
 8004380:	2b00      	cmp	r3, #0
 8004382:	d017      	beq.n	80043b4 <HAL_SPI_TransmitReceive+0x26c>
 8004384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004386:	2b01      	cmp	r3, #1
 8004388:	d114      	bne.n	80043b4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	330c      	adds	r3, #12
 8004394:	7812      	ldrb	r2, [r2, #0]
 8004396:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800439c:	1c5a      	adds	r2, r3, #1
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043a6:	b29b      	uxth	r3, r3
 80043a8:	3b01      	subs	r3, #1
 80043aa:	b29a      	uxth	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80043b0:	2300      	movs	r3, #0
 80043b2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d119      	bne.n	80043f6 <HAL_SPI_TransmitReceive+0x2ae>
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043c6:	b29b      	uxth	r3, r3
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d014      	beq.n	80043f6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68da      	ldr	r2, [r3, #12]
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d6:	b2d2      	uxtb	r2, r2
 80043d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043de:	1c5a      	adds	r2, r3, #1
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	3b01      	subs	r3, #1
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80043f2:	2301      	movs	r3, #1
 80043f4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80043f6:	f7fe fe43 	bl	8003080 <HAL_GetTick>
 80043fa:	4602      	mov	r2, r0
 80043fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fe:	1ad3      	subs	r3, r2, r3
 8004400:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004402:	429a      	cmp	r2, r3
 8004404:	d803      	bhi.n	800440e <HAL_SPI_TransmitReceive+0x2c6>
 8004406:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004408:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800440c:	d102      	bne.n	8004414 <HAL_SPI_TransmitReceive+0x2cc>
 800440e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004410:	2b00      	cmp	r3, #0
 8004412:	d103      	bne.n	800441c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800441a:	e029      	b.n	8004470 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004420:	b29b      	uxth	r3, r3
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1a2      	bne.n	800436c <HAL_SPI_TransmitReceive+0x224>
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800442a:	b29b      	uxth	r3, r3
 800442c:	2b00      	cmp	r3, #0
 800442e:	d19d      	bne.n	800436c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004430:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004432:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004434:	68f8      	ldr	r0, [r7, #12]
 8004436:	f000 f893 	bl	8004560 <SPI_EndRxTxTransaction>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d006      	beq.n	800444e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800444c:	e010      	b.n	8004470 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d10b      	bne.n	800446e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004456:	2300      	movs	r3, #0
 8004458:	617b      	str	r3, [r7, #20]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	617b      	str	r3, [r7, #20]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	617b      	str	r3, [r7, #20]
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	e000      	b.n	8004470 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800446e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	2201      	movs	r2, #1
 8004474:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2200      	movs	r2, #0
 800447c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004480:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004484:	4618      	mov	r0, r3
 8004486:	3730      	adds	r7, #48	; 0x30
 8004488:	46bd      	mov	sp, r7
 800448a:	bd80      	pop	{r7, pc}

0800448c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b084      	sub	sp, #16
 8004490:	af00      	add	r7, sp, #0
 8004492:	60f8      	str	r0, [r7, #12]
 8004494:	60b9      	str	r1, [r7, #8]
 8004496:	603b      	str	r3, [r7, #0]
 8004498:	4613      	mov	r3, r2
 800449a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800449c:	e04c      	b.n	8004538 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80044a4:	d048      	beq.n	8004538 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80044a6:	f7fe fdeb 	bl	8003080 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	69bb      	ldr	r3, [r7, #24]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	683a      	ldr	r2, [r7, #0]
 80044b2:	429a      	cmp	r2, r3
 80044b4:	d902      	bls.n	80044bc <SPI_WaitFlagStateUntilTimeout+0x30>
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d13d      	bne.n	8004538 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80044ca:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044d4:	d111      	bne.n	80044fa <SPI_WaitFlagStateUntilTimeout+0x6e>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80044de:	d004      	beq.n	80044ea <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044e8:	d107      	bne.n	80044fa <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	681a      	ldr	r2, [r3, #0]
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80044f8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044fe:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004502:	d10f      	bne.n	8004524 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004522:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004534:	2303      	movs	r3, #3
 8004536:	e00f      	b.n	8004558 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	689a      	ldr	r2, [r3, #8]
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	4013      	ands	r3, r2
 8004542:	68ba      	ldr	r2, [r7, #8]
 8004544:	429a      	cmp	r2, r3
 8004546:	bf0c      	ite	eq
 8004548:	2301      	moveq	r3, #1
 800454a:	2300      	movne	r3, #0
 800454c:	b2db      	uxtb	r3, r3
 800454e:	461a      	mov	r2, r3
 8004550:	79fb      	ldrb	r3, [r7, #7]
 8004552:	429a      	cmp	r2, r3
 8004554:	d1a3      	bne.n	800449e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	4618      	mov	r0, r3
 800455a:	3710      	adds	r7, #16
 800455c:	46bd      	mov	sp, r7
 800455e:	bd80      	pop	{r7, pc}

08004560 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b088      	sub	sp, #32
 8004564:	af02      	add	r7, sp, #8
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800456c:	4b1b      	ldr	r3, [pc, #108]	; (80045dc <SPI_EndRxTxTransaction+0x7c>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a1b      	ldr	r2, [pc, #108]	; (80045e0 <SPI_EndRxTxTransaction+0x80>)
 8004572:	fba2 2303 	umull	r2, r3, r2, r3
 8004576:	0d5b      	lsrs	r3, r3, #21
 8004578:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800457c:	fb02 f303 	mul.w	r3, r2, r3
 8004580:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800458a:	d112      	bne.n	80045b2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	9300      	str	r3, [sp, #0]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	2200      	movs	r2, #0
 8004594:	2180      	movs	r1, #128	; 0x80
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f7ff ff78 	bl	800448c <SPI_WaitFlagStateUntilTimeout>
 800459c:	4603      	mov	r3, r0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d016      	beq.n	80045d0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045a6:	f043 0220 	orr.w	r2, r3, #32
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e00f      	b.n	80045d2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d00a      	beq.n	80045ce <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	3b01      	subs	r3, #1
 80045bc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045c8:	2b80      	cmp	r3, #128	; 0x80
 80045ca:	d0f2      	beq.n	80045b2 <SPI_EndRxTxTransaction+0x52>
 80045cc:	e000      	b.n	80045d0 <SPI_EndRxTxTransaction+0x70>
        break;
 80045ce:	bf00      	nop
  }

  return HAL_OK;
 80045d0:	2300      	movs	r3, #0
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3718      	adds	r7, #24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	20000000 	.word	0x20000000
 80045e0:	165e9f81 	.word	0x165e9f81

080045e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b082      	sub	sp, #8
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d101      	bne.n	80045f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	e01d      	b.n	8004632 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d106      	bne.n	8004610 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	2200      	movs	r2, #0
 8004606:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f7fe fb46 	bl	8002c9c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3304      	adds	r3, #4
 8004620:	4619      	mov	r1, r3
 8004622:	4610      	mov	r0, r2
 8004624:	f000 f95e 	bl	80048e4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2201      	movs	r2, #1
 800462c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800463a:	b480      	push	{r7}
 800463c:	b085      	sub	sp, #20
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	68da      	ldr	r2, [r3, #12]
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f042 0201 	orr.w	r2, r2, #1
 8004650:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2b06      	cmp	r3, #6
 8004662:	d007      	beq.n	8004674 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0201 	orr.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3714      	adds	r7, #20
 800467a:	46bd      	mov	sp, r7
 800467c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004680:	4770      	bx	lr

08004682 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b082      	sub	sp, #8
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	691b      	ldr	r3, [r3, #16]
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	2b02      	cmp	r3, #2
 8004696:	d122      	bne.n	80046de <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68db      	ldr	r3, [r3, #12]
 800469e:	f003 0302 	and.w	r3, r3, #2
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d11b      	bne.n	80046de <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f06f 0202 	mvn.w	r2, #2
 80046ae:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	699b      	ldr	r3, [r3, #24]
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d003      	beq.n	80046cc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80046c4:	6878      	ldr	r0, [r7, #4]
 80046c6:	f000 f8ee 	bl	80048a6 <HAL_TIM_IC_CaptureCallback>
 80046ca:	e005      	b.n	80046d8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 f8e0 	bl	8004892 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f8f1 	bl	80048ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2200      	movs	r2, #0
 80046dc:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	691b      	ldr	r3, [r3, #16]
 80046e4:	f003 0304 	and.w	r3, r3, #4
 80046e8:	2b04      	cmp	r3, #4
 80046ea:	d122      	bne.n	8004732 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	f003 0304 	and.w	r3, r3, #4
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	d11b      	bne.n	8004732 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f06f 0204 	mvn.w	r2, #4
 8004702:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2202      	movs	r2, #2
 8004708:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	699b      	ldr	r3, [r3, #24]
 8004710:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004714:	2b00      	cmp	r3, #0
 8004716:	d003      	beq.n	8004720 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 f8c4 	bl	80048a6 <HAL_TIM_IC_CaptureCallback>
 800471e:	e005      	b.n	800472c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004720:	6878      	ldr	r0, [r7, #4]
 8004722:	f000 f8b6 	bl	8004892 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f8c7 	bl	80048ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	f003 0308 	and.w	r3, r3, #8
 800473c:	2b08      	cmp	r3, #8
 800473e:	d122      	bne.n	8004786 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	68db      	ldr	r3, [r3, #12]
 8004746:	f003 0308 	and.w	r3, r3, #8
 800474a:	2b08      	cmp	r3, #8
 800474c:	d11b      	bne.n	8004786 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f06f 0208 	mvn.w	r2, #8
 8004756:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2204      	movs	r2, #4
 800475c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	69db      	ldr	r3, [r3, #28]
 8004764:	f003 0303 	and.w	r3, r3, #3
 8004768:	2b00      	cmp	r3, #0
 800476a:	d003      	beq.n	8004774 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 f89a 	bl	80048a6 <HAL_TIM_IC_CaptureCallback>
 8004772:	e005      	b.n	8004780 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004774:	6878      	ldr	r0, [r7, #4]
 8004776:	f000 f88c 	bl	8004892 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f89d 	bl	80048ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	691b      	ldr	r3, [r3, #16]
 800478c:	f003 0310 	and.w	r3, r3, #16
 8004790:	2b10      	cmp	r3, #16
 8004792:	d122      	bne.n	80047da <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f003 0310 	and.w	r3, r3, #16
 800479e:	2b10      	cmp	r3, #16
 80047a0:	d11b      	bne.n	80047da <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f06f 0210 	mvn.w	r2, #16
 80047aa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2208      	movs	r2, #8
 80047b0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	69db      	ldr	r3, [r3, #28]
 80047b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d003      	beq.n	80047c8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f000 f870 	bl	80048a6 <HAL_TIM_IC_CaptureCallback>
 80047c6:	e005      	b.n	80047d4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f000 f862 	bl	8004892 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f873 	bl	80048ba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	691b      	ldr	r3, [r3, #16]
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	2b01      	cmp	r3, #1
 80047e6:	d10e      	bne.n	8004806 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f003 0301 	and.w	r3, r3, #1
 80047f2:	2b01      	cmp	r3, #1
 80047f4:	d107      	bne.n	8004806 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f06f 0201 	mvn.w	r2, #1
 80047fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004800:	6878      	ldr	r0, [r7, #4]
 8004802:	f7fd ff43 	bl	800268c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	691b      	ldr	r3, [r3, #16]
 800480c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004810:	2b80      	cmp	r3, #128	; 0x80
 8004812:	d10e      	bne.n	8004832 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	68db      	ldr	r3, [r3, #12]
 800481a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800481e:	2b80      	cmp	r3, #128	; 0x80
 8004820:	d107      	bne.n	8004832 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800482a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800482c:	6878      	ldr	r0, [r7, #4]
 800482e:	f000 f97f 	bl	8004b30 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	691b      	ldr	r3, [r3, #16]
 8004838:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800483c:	2b40      	cmp	r3, #64	; 0x40
 800483e:	d10e      	bne.n	800485e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484a:	2b40      	cmp	r3, #64	; 0x40
 800484c:	d107      	bne.n	800485e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004856:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004858:	6878      	ldr	r0, [r7, #4]
 800485a:	f000 f838 	bl	80048ce <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	691b      	ldr	r3, [r3, #16]
 8004864:	f003 0320 	and.w	r3, r3, #32
 8004868:	2b20      	cmp	r3, #32
 800486a:	d10e      	bne.n	800488a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b20      	cmp	r3, #32
 8004878:	d107      	bne.n	800488a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f06f 0220 	mvn.w	r2, #32
 8004882:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004884:	6878      	ldr	r0, [r7, #4]
 8004886:	f000 f949 	bl	8004b1c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800488a:	bf00      	nop
 800488c:	3708      	adds	r7, #8
 800488e:	46bd      	mov	sp, r7
 8004890:	bd80      	pop	{r7, pc}

08004892 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004892:	b480      	push	{r7}
 8004894:	b083      	sub	sp, #12
 8004896:	af00      	add	r7, sp, #0
 8004898:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800489a:	bf00      	nop
 800489c:	370c      	adds	r7, #12
 800489e:	46bd      	mov	sp, r7
 80048a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a4:	4770      	bx	lr

080048a6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048a6:	b480      	push	{r7}
 80048a8:	b083      	sub	sp, #12
 80048aa:	af00      	add	r7, sp, #0
 80048ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048ae:	bf00      	nop
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr

080048ba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80048ba:	b480      	push	{r7}
 80048bc:	b083      	sub	sp, #12
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80048c2:	bf00      	nop
 80048c4:	370c      	adds	r7, #12
 80048c6:	46bd      	mov	sp, r7
 80048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048cc:	4770      	bx	lr

080048ce <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048ce:	b480      	push	{r7}
 80048d0:	b083      	sub	sp, #12
 80048d2:	af00      	add	r7, sp, #0
 80048d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80048d6:	bf00      	nop
 80048d8:	370c      	adds	r7, #12
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr
	...

080048e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	4a40      	ldr	r2, [pc, #256]	; (80049f8 <TIM_Base_SetConfig+0x114>)
 80048f8:	4293      	cmp	r3, r2
 80048fa:	d013      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004902:	d00f      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	4a3d      	ldr	r2, [pc, #244]	; (80049fc <TIM_Base_SetConfig+0x118>)
 8004908:	4293      	cmp	r3, r2
 800490a:	d00b      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	4a3c      	ldr	r2, [pc, #240]	; (8004a00 <TIM_Base_SetConfig+0x11c>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d007      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	4a3b      	ldr	r2, [pc, #236]	; (8004a04 <TIM_Base_SetConfig+0x120>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d003      	beq.n	8004924 <TIM_Base_SetConfig+0x40>
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	4a3a      	ldr	r2, [pc, #232]	; (8004a08 <TIM_Base_SetConfig+0x124>)
 8004920:	4293      	cmp	r3, r2
 8004922:	d108      	bne.n	8004936 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800492a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	685b      	ldr	r3, [r3, #4]
 8004930:	68fa      	ldr	r2, [r7, #12]
 8004932:	4313      	orrs	r3, r2
 8004934:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	4a2f      	ldr	r2, [pc, #188]	; (80049f8 <TIM_Base_SetConfig+0x114>)
 800493a:	4293      	cmp	r3, r2
 800493c:	d02b      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004944:	d027      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	4a2c      	ldr	r2, [pc, #176]	; (80049fc <TIM_Base_SetConfig+0x118>)
 800494a:	4293      	cmp	r3, r2
 800494c:	d023      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	4a2b      	ldr	r2, [pc, #172]	; (8004a00 <TIM_Base_SetConfig+0x11c>)
 8004952:	4293      	cmp	r3, r2
 8004954:	d01f      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4a2a      	ldr	r2, [pc, #168]	; (8004a04 <TIM_Base_SetConfig+0x120>)
 800495a:	4293      	cmp	r3, r2
 800495c:	d01b      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	4a29      	ldr	r2, [pc, #164]	; (8004a08 <TIM_Base_SetConfig+0x124>)
 8004962:	4293      	cmp	r3, r2
 8004964:	d017      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	4a28      	ldr	r2, [pc, #160]	; (8004a0c <TIM_Base_SetConfig+0x128>)
 800496a:	4293      	cmp	r3, r2
 800496c:	d013      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	4a27      	ldr	r2, [pc, #156]	; (8004a10 <TIM_Base_SetConfig+0x12c>)
 8004972:	4293      	cmp	r3, r2
 8004974:	d00f      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	4a26      	ldr	r2, [pc, #152]	; (8004a14 <TIM_Base_SetConfig+0x130>)
 800497a:	4293      	cmp	r3, r2
 800497c:	d00b      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	4a25      	ldr	r2, [pc, #148]	; (8004a18 <TIM_Base_SetConfig+0x134>)
 8004982:	4293      	cmp	r3, r2
 8004984:	d007      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	4a24      	ldr	r2, [pc, #144]	; (8004a1c <TIM_Base_SetConfig+0x138>)
 800498a:	4293      	cmp	r3, r2
 800498c:	d003      	beq.n	8004996 <TIM_Base_SetConfig+0xb2>
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	4a23      	ldr	r2, [pc, #140]	; (8004a20 <TIM_Base_SetConfig+0x13c>)
 8004992:	4293      	cmp	r3, r2
 8004994:	d108      	bne.n	80049a8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800499c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	68db      	ldr	r3, [r3, #12]
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	695b      	ldr	r3, [r3, #20]
 80049b2:	4313      	orrs	r3, r2
 80049b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68fa      	ldr	r2, [r7, #12]
 80049ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	689a      	ldr	r2, [r3, #8]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a0a      	ldr	r2, [pc, #40]	; (80049f8 <TIM_Base_SetConfig+0x114>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d003      	beq.n	80049dc <TIM_Base_SetConfig+0xf8>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a0c      	ldr	r2, [pc, #48]	; (8004a08 <TIM_Base_SetConfig+0x124>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d103      	bne.n	80049e4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	691a      	ldr	r2, [r3, #16]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2201      	movs	r2, #1
 80049e8:	615a      	str	r2, [r3, #20]
}
 80049ea:	bf00      	nop
 80049ec:	3714      	adds	r7, #20
 80049ee:	46bd      	mov	sp, r7
 80049f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f4:	4770      	bx	lr
 80049f6:	bf00      	nop
 80049f8:	40010000 	.word	0x40010000
 80049fc:	40000400 	.word	0x40000400
 8004a00:	40000800 	.word	0x40000800
 8004a04:	40000c00 	.word	0x40000c00
 8004a08:	40010400 	.word	0x40010400
 8004a0c:	40014000 	.word	0x40014000
 8004a10:	40014400 	.word	0x40014400
 8004a14:	40014800 	.word	0x40014800
 8004a18:	40001800 	.word	0x40001800
 8004a1c:	40001c00 	.word	0x40001c00
 8004a20:	40002000 	.word	0x40002000

08004a24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a24:	b480      	push	{r7}
 8004a26:	b085      	sub	sp, #20
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
 8004a2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	e05a      	b.n	8004af2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	689b      	ldr	r3, [r3, #8]
 8004a5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68fa      	ldr	r2, [r7, #12]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	68fa      	ldr	r2, [r7, #12]
 8004a74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a21      	ldr	r2, [pc, #132]	; (8004b00 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004a7c:	4293      	cmp	r3, r2
 8004a7e:	d022      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a88:	d01d      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4a1d      	ldr	r2, [pc, #116]	; (8004b04 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d018      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4a1b      	ldr	r2, [pc, #108]	; (8004b08 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004a9a:	4293      	cmp	r3, r2
 8004a9c:	d013      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	4a1a      	ldr	r2, [pc, #104]	; (8004b0c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004aa4:	4293      	cmp	r3, r2
 8004aa6:	d00e      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	4a18      	ldr	r2, [pc, #96]	; (8004b10 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004aae:	4293      	cmp	r3, r2
 8004ab0:	d009      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	4a17      	ldr	r2, [pc, #92]	; (8004b14 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004ab8:	4293      	cmp	r3, r2
 8004aba:	d004      	beq.n	8004ac6 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a15      	ldr	r2, [pc, #84]	; (8004b18 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004ac2:	4293      	cmp	r3, r2
 8004ac4:	d10c      	bne.n	8004ae0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004ac6:	68bb      	ldr	r3, [r7, #8]
 8004ac8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004acc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	685b      	ldr	r3, [r3, #4]
 8004ad2:	68ba      	ldr	r2, [r7, #8]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68ba      	ldr	r2, [r7, #8]
 8004ade:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2200      	movs	r2, #0
 8004aec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004af0:	2300      	movs	r3, #0
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	3714      	adds	r7, #20
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr
 8004afe:	bf00      	nop
 8004b00:	40010000 	.word	0x40010000
 8004b04:	40000400 	.word	0x40000400
 8004b08:	40000800 	.word	0x40000800
 8004b0c:	40000c00 	.word	0x40000c00
 8004b10:	40010400 	.word	0x40010400
 8004b14:	40014000 	.word	0x40014000
 8004b18:	40001800 	.word	0x40001800

08004b1c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b1c:	b480      	push	{r7}
 8004b1e:	b083      	sub	sp, #12
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b24:	bf00      	nop
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr

08004b30 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b30:	b480      	push	{r7}
 8004b32:	b083      	sub	sp, #12
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b38:	bf00      	nop
 8004b3a:	370c      	adds	r7, #12
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b42:	4770      	bx	lr

08004b44 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b44:	b580      	push	{r7, lr}
 8004b46:	b082      	sub	sp, #8
 8004b48:	af00      	add	r7, sp, #0
 8004b4a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d101      	bne.n	8004b56 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004b52:	2301      	movs	r3, #1
 8004b54:	e03f      	b.n	8004bd6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d106      	bne.n	8004b70 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f7fe f8be 	bl	8002cec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2224      	movs	r2, #36	; 0x24
 8004b74:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68da      	ldr	r2, [r3, #12]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b86:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004b88:	6878      	ldr	r0, [r7, #4]
 8004b8a:	f000 f90b 	bl	8004da4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	691a      	ldr	r2, [r3, #16]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b9c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	695a      	ldr	r2, [r3, #20]
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004bac:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	68da      	ldr	r2, [r3, #12]
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004bbc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2220      	movs	r2, #32
 8004bc8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2220      	movs	r2, #32
 8004bd0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004bd4:	2300      	movs	r3, #0
}
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	3708      	adds	r7, #8
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	bd80      	pop	{r7, pc}

08004bde <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bde:	b580      	push	{r7, lr}
 8004be0:	b088      	sub	sp, #32
 8004be2:	af02      	add	r7, sp, #8
 8004be4:	60f8      	str	r0, [r7, #12]
 8004be6:	60b9      	str	r1, [r7, #8]
 8004be8:	603b      	str	r3, [r7, #0]
 8004bea:	4613      	mov	r3, r2
 8004bec:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004bf8:	b2db      	uxtb	r3, r3
 8004bfa:	2b20      	cmp	r3, #32
 8004bfc:	f040 8083 	bne.w	8004d06 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c00:	68bb      	ldr	r3, [r7, #8]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d002      	beq.n	8004c0c <HAL_UART_Transmit+0x2e>
 8004c06:	88fb      	ldrh	r3, [r7, #6]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d101      	bne.n	8004c10 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e07b      	b.n	8004d08 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d101      	bne.n	8004c1e <HAL_UART_Transmit+0x40>
 8004c1a:	2302      	movs	r3, #2
 8004c1c:	e074      	b.n	8004d08 <HAL_UART_Transmit+0x12a>
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	2201      	movs	r2, #1
 8004c22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	2200      	movs	r2, #0
 8004c2a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2221      	movs	r2, #33	; 0x21
 8004c30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004c34:	f7fe fa24 	bl	8003080 <HAL_GetTick>
 8004c38:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	88fa      	ldrh	r2, [r7, #6]
 8004c3e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	88fa      	ldrh	r2, [r7, #6]
 8004c44:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2200      	movs	r2, #0
 8004c4a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8004c4e:	e042      	b.n	8004cd6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c54:	b29b      	uxth	r3, r3
 8004c56:	3b01      	subs	r3, #1
 8004c58:	b29a      	uxth	r2, r3
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	689b      	ldr	r3, [r3, #8]
 8004c62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004c66:	d122      	bne.n	8004cae <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	9300      	str	r3, [sp, #0]
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	2180      	movs	r1, #128	; 0x80
 8004c72:	68f8      	ldr	r0, [r7, #12]
 8004c74:	f000 f84c 	bl	8004d10 <UART_WaitOnFlagUntilTimeout>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d001      	beq.n	8004c82 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8004c7e:	2303      	movs	r3, #3
 8004c80:	e042      	b.n	8004d08 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004c86:	693b      	ldr	r3, [r7, #16]
 8004c88:	881b      	ldrh	r3, [r3, #0]
 8004c8a:	461a      	mov	r2, r3
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004c94:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d103      	bne.n	8004ca6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	3302      	adds	r3, #2
 8004ca2:	60bb      	str	r3, [r7, #8]
 8004ca4:	e017      	b.n	8004cd6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004ca6:	68bb      	ldr	r3, [r7, #8]
 8004ca8:	3301      	adds	r3, #1
 8004caa:	60bb      	str	r3, [r7, #8]
 8004cac:	e013      	b.n	8004cd6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	9300      	str	r3, [sp, #0]
 8004cb2:	697b      	ldr	r3, [r7, #20]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	2180      	movs	r1, #128	; 0x80
 8004cb8:	68f8      	ldr	r0, [r7, #12]
 8004cba:	f000 f829 	bl	8004d10 <UART_WaitOnFlagUntilTimeout>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d001      	beq.n	8004cc8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e01f      	b.n	8004d08 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	1c5a      	adds	r2, r3, #1
 8004ccc:	60ba      	str	r2, [r7, #8]
 8004cce:	781a      	ldrb	r2, [r3, #0]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004cda:	b29b      	uxth	r3, r3
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1b7      	bne.n	8004c50 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	9300      	str	r3, [sp, #0]
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	2140      	movs	r1, #64	; 0x40
 8004cea:	68f8      	ldr	r0, [r7, #12]
 8004cec:	f000 f810 	bl	8004d10 <UART_WaitOnFlagUntilTimeout>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e006      	b.n	8004d08 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	2220      	movs	r2, #32
 8004cfe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004d02:	2300      	movs	r3, #0
 8004d04:	e000      	b.n	8004d08 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004d06:	2302      	movs	r3, #2
  }
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3718      	adds	r7, #24
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bd80      	pop	{r7, pc}

08004d10 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	603b      	str	r3, [r7, #0]
 8004d1c:	4613      	mov	r3, r2
 8004d1e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d20:	e02c      	b.n	8004d7c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d22:	69bb      	ldr	r3, [r7, #24]
 8004d24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d28:	d028      	beq.n	8004d7c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d007      	beq.n	8004d40 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d30:	f7fe f9a6 	bl	8003080 <HAL_GetTick>
 8004d34:	4602      	mov	r2, r0
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	1ad3      	subs	r3, r2, r3
 8004d3a:	69ba      	ldr	r2, [r7, #24]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d21d      	bcs.n	8004d7c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	68da      	ldr	r2, [r3, #12]
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d4e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	695a      	ldr	r2, [r3, #20]
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f022 0201 	bic.w	r2, r2, #1
 8004d5e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2220      	movs	r2, #32
 8004d64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2220      	movs	r2, #32
 8004d6c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	2200      	movs	r2, #0
 8004d74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004d78:	2303      	movs	r3, #3
 8004d7a:	e00f      	b.n	8004d9c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	4013      	ands	r3, r2
 8004d86:	68ba      	ldr	r2, [r7, #8]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	bf0c      	ite	eq
 8004d8c:	2301      	moveq	r3, #1
 8004d8e:	2300      	movne	r3, #0
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	461a      	mov	r2, r3
 8004d94:	79fb      	ldrb	r3, [r7, #7]
 8004d96:	429a      	cmp	r2, r3
 8004d98:	d0c3      	beq.n	8004d22 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3710      	adds	r7, #16
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004da8:	b085      	sub	sp, #20
 8004daa:	af00      	add	r7, sp, #0
 8004dac:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	68da      	ldr	r2, [r3, #12]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	430a      	orrs	r2, r1
 8004dc2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689a      	ldr	r2, [r3, #8]
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	691b      	ldr	r3, [r3, #16]
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	695b      	ldr	r3, [r3, #20]
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	69db      	ldr	r3, [r3, #28]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004de6:	f023 030c 	bic.w	r3, r3, #12
 8004dea:	687a      	ldr	r2, [r7, #4]
 8004dec:	6812      	ldr	r2, [r2, #0]
 8004dee:	68f9      	ldr	r1, [r7, #12]
 8004df0:	430b      	orrs	r3, r1
 8004df2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	699a      	ldr	r2, [r3, #24]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	430a      	orrs	r2, r1
 8004e08:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	69db      	ldr	r3, [r3, #28]
 8004e0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004e12:	f040 818b 	bne.w	800512c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4ac1      	ldr	r2, [pc, #772]	; (8005120 <UART_SetConfig+0x37c>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d005      	beq.n	8004e2c <UART_SetConfig+0x88>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4abf      	ldr	r2, [pc, #764]	; (8005124 <UART_SetConfig+0x380>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	f040 80bd 	bne.w	8004fa6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004e2c:	f7fe fd1a 	bl	8003864 <HAL_RCC_GetPCLK2Freq>
 8004e30:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e32:	68bb      	ldr	r3, [r7, #8]
 8004e34:	461d      	mov	r5, r3
 8004e36:	f04f 0600 	mov.w	r6, #0
 8004e3a:	46a8      	mov	r8, r5
 8004e3c:	46b1      	mov	r9, r6
 8004e3e:	eb18 0308 	adds.w	r3, r8, r8
 8004e42:	eb49 0409 	adc.w	r4, r9, r9
 8004e46:	4698      	mov	r8, r3
 8004e48:	46a1      	mov	r9, r4
 8004e4a:	eb18 0805 	adds.w	r8, r8, r5
 8004e4e:	eb49 0906 	adc.w	r9, r9, r6
 8004e52:	f04f 0100 	mov.w	r1, #0
 8004e56:	f04f 0200 	mov.w	r2, #0
 8004e5a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004e5e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004e62:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004e66:	4688      	mov	r8, r1
 8004e68:	4691      	mov	r9, r2
 8004e6a:	eb18 0005 	adds.w	r0, r8, r5
 8004e6e:	eb49 0106 	adc.w	r1, r9, r6
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	461d      	mov	r5, r3
 8004e78:	f04f 0600 	mov.w	r6, #0
 8004e7c:	196b      	adds	r3, r5, r5
 8004e7e:	eb46 0406 	adc.w	r4, r6, r6
 8004e82:	461a      	mov	r2, r3
 8004e84:	4623      	mov	r3, r4
 8004e86:	f7fb fe31 	bl	8000aec <__aeabi_uldivmod>
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	460c      	mov	r4, r1
 8004e8e:	461a      	mov	r2, r3
 8004e90:	4ba5      	ldr	r3, [pc, #660]	; (8005128 <UART_SetConfig+0x384>)
 8004e92:	fba3 2302 	umull	r2, r3, r3, r2
 8004e96:	095b      	lsrs	r3, r3, #5
 8004e98:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004e9c:	68bb      	ldr	r3, [r7, #8]
 8004e9e:	461d      	mov	r5, r3
 8004ea0:	f04f 0600 	mov.w	r6, #0
 8004ea4:	46a9      	mov	r9, r5
 8004ea6:	46b2      	mov	sl, r6
 8004ea8:	eb19 0309 	adds.w	r3, r9, r9
 8004eac:	eb4a 040a 	adc.w	r4, sl, sl
 8004eb0:	4699      	mov	r9, r3
 8004eb2:	46a2      	mov	sl, r4
 8004eb4:	eb19 0905 	adds.w	r9, r9, r5
 8004eb8:	eb4a 0a06 	adc.w	sl, sl, r6
 8004ebc:	f04f 0100 	mov.w	r1, #0
 8004ec0:	f04f 0200 	mov.w	r2, #0
 8004ec4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ec8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ecc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ed0:	4689      	mov	r9, r1
 8004ed2:	4692      	mov	sl, r2
 8004ed4:	eb19 0005 	adds.w	r0, r9, r5
 8004ed8:	eb4a 0106 	adc.w	r1, sl, r6
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	461d      	mov	r5, r3
 8004ee2:	f04f 0600 	mov.w	r6, #0
 8004ee6:	196b      	adds	r3, r5, r5
 8004ee8:	eb46 0406 	adc.w	r4, r6, r6
 8004eec:	461a      	mov	r2, r3
 8004eee:	4623      	mov	r3, r4
 8004ef0:	f7fb fdfc 	bl	8000aec <__aeabi_uldivmod>
 8004ef4:	4603      	mov	r3, r0
 8004ef6:	460c      	mov	r4, r1
 8004ef8:	461a      	mov	r2, r3
 8004efa:	4b8b      	ldr	r3, [pc, #556]	; (8005128 <UART_SetConfig+0x384>)
 8004efc:	fba3 1302 	umull	r1, r3, r3, r2
 8004f00:	095b      	lsrs	r3, r3, #5
 8004f02:	2164      	movs	r1, #100	; 0x64
 8004f04:	fb01 f303 	mul.w	r3, r1, r3
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	00db      	lsls	r3, r3, #3
 8004f0c:	3332      	adds	r3, #50	; 0x32
 8004f0e:	4a86      	ldr	r2, [pc, #536]	; (8005128 <UART_SetConfig+0x384>)
 8004f10:	fba2 2303 	umull	r2, r3, r2, r3
 8004f14:	095b      	lsrs	r3, r3, #5
 8004f16:	005b      	lsls	r3, r3, #1
 8004f18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004f1c:	4498      	add	r8, r3
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	461d      	mov	r5, r3
 8004f22:	f04f 0600 	mov.w	r6, #0
 8004f26:	46a9      	mov	r9, r5
 8004f28:	46b2      	mov	sl, r6
 8004f2a:	eb19 0309 	adds.w	r3, r9, r9
 8004f2e:	eb4a 040a 	adc.w	r4, sl, sl
 8004f32:	4699      	mov	r9, r3
 8004f34:	46a2      	mov	sl, r4
 8004f36:	eb19 0905 	adds.w	r9, r9, r5
 8004f3a:	eb4a 0a06 	adc.w	sl, sl, r6
 8004f3e:	f04f 0100 	mov.w	r1, #0
 8004f42:	f04f 0200 	mov.w	r2, #0
 8004f46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f4a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004f4e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004f52:	4689      	mov	r9, r1
 8004f54:	4692      	mov	sl, r2
 8004f56:	eb19 0005 	adds.w	r0, r9, r5
 8004f5a:	eb4a 0106 	adc.w	r1, sl, r6
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	461d      	mov	r5, r3
 8004f64:	f04f 0600 	mov.w	r6, #0
 8004f68:	196b      	adds	r3, r5, r5
 8004f6a:	eb46 0406 	adc.w	r4, r6, r6
 8004f6e:	461a      	mov	r2, r3
 8004f70:	4623      	mov	r3, r4
 8004f72:	f7fb fdbb 	bl	8000aec <__aeabi_uldivmod>
 8004f76:	4603      	mov	r3, r0
 8004f78:	460c      	mov	r4, r1
 8004f7a:	461a      	mov	r2, r3
 8004f7c:	4b6a      	ldr	r3, [pc, #424]	; (8005128 <UART_SetConfig+0x384>)
 8004f7e:	fba3 1302 	umull	r1, r3, r3, r2
 8004f82:	095b      	lsrs	r3, r3, #5
 8004f84:	2164      	movs	r1, #100	; 0x64
 8004f86:	fb01 f303 	mul.w	r3, r1, r3
 8004f8a:	1ad3      	subs	r3, r2, r3
 8004f8c:	00db      	lsls	r3, r3, #3
 8004f8e:	3332      	adds	r3, #50	; 0x32
 8004f90:	4a65      	ldr	r2, [pc, #404]	; (8005128 <UART_SetConfig+0x384>)
 8004f92:	fba2 2303 	umull	r2, r3, r2, r3
 8004f96:	095b      	lsrs	r3, r3, #5
 8004f98:	f003 0207 	and.w	r2, r3, #7
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4442      	add	r2, r8
 8004fa2:	609a      	str	r2, [r3, #8]
 8004fa4:	e26f      	b.n	8005486 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004fa6:	f7fe fc49 	bl	800383c <HAL_RCC_GetPCLK1Freq>
 8004faa:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	461d      	mov	r5, r3
 8004fb0:	f04f 0600 	mov.w	r6, #0
 8004fb4:	46a8      	mov	r8, r5
 8004fb6:	46b1      	mov	r9, r6
 8004fb8:	eb18 0308 	adds.w	r3, r8, r8
 8004fbc:	eb49 0409 	adc.w	r4, r9, r9
 8004fc0:	4698      	mov	r8, r3
 8004fc2:	46a1      	mov	r9, r4
 8004fc4:	eb18 0805 	adds.w	r8, r8, r5
 8004fc8:	eb49 0906 	adc.w	r9, r9, r6
 8004fcc:	f04f 0100 	mov.w	r1, #0
 8004fd0:	f04f 0200 	mov.w	r2, #0
 8004fd4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004fd8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004fdc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004fe0:	4688      	mov	r8, r1
 8004fe2:	4691      	mov	r9, r2
 8004fe4:	eb18 0005 	adds.w	r0, r8, r5
 8004fe8:	eb49 0106 	adc.w	r1, r9, r6
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	685b      	ldr	r3, [r3, #4]
 8004ff0:	461d      	mov	r5, r3
 8004ff2:	f04f 0600 	mov.w	r6, #0
 8004ff6:	196b      	adds	r3, r5, r5
 8004ff8:	eb46 0406 	adc.w	r4, r6, r6
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	4623      	mov	r3, r4
 8005000:	f7fb fd74 	bl	8000aec <__aeabi_uldivmod>
 8005004:	4603      	mov	r3, r0
 8005006:	460c      	mov	r4, r1
 8005008:	461a      	mov	r2, r3
 800500a:	4b47      	ldr	r3, [pc, #284]	; (8005128 <UART_SetConfig+0x384>)
 800500c:	fba3 2302 	umull	r2, r3, r3, r2
 8005010:	095b      	lsrs	r3, r3, #5
 8005012:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005016:	68bb      	ldr	r3, [r7, #8]
 8005018:	461d      	mov	r5, r3
 800501a:	f04f 0600 	mov.w	r6, #0
 800501e:	46a9      	mov	r9, r5
 8005020:	46b2      	mov	sl, r6
 8005022:	eb19 0309 	adds.w	r3, r9, r9
 8005026:	eb4a 040a 	adc.w	r4, sl, sl
 800502a:	4699      	mov	r9, r3
 800502c:	46a2      	mov	sl, r4
 800502e:	eb19 0905 	adds.w	r9, r9, r5
 8005032:	eb4a 0a06 	adc.w	sl, sl, r6
 8005036:	f04f 0100 	mov.w	r1, #0
 800503a:	f04f 0200 	mov.w	r2, #0
 800503e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005042:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005046:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800504a:	4689      	mov	r9, r1
 800504c:	4692      	mov	sl, r2
 800504e:	eb19 0005 	adds.w	r0, r9, r5
 8005052:	eb4a 0106 	adc.w	r1, sl, r6
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	461d      	mov	r5, r3
 800505c:	f04f 0600 	mov.w	r6, #0
 8005060:	196b      	adds	r3, r5, r5
 8005062:	eb46 0406 	adc.w	r4, r6, r6
 8005066:	461a      	mov	r2, r3
 8005068:	4623      	mov	r3, r4
 800506a:	f7fb fd3f 	bl	8000aec <__aeabi_uldivmod>
 800506e:	4603      	mov	r3, r0
 8005070:	460c      	mov	r4, r1
 8005072:	461a      	mov	r2, r3
 8005074:	4b2c      	ldr	r3, [pc, #176]	; (8005128 <UART_SetConfig+0x384>)
 8005076:	fba3 1302 	umull	r1, r3, r3, r2
 800507a:	095b      	lsrs	r3, r3, #5
 800507c:	2164      	movs	r1, #100	; 0x64
 800507e:	fb01 f303 	mul.w	r3, r1, r3
 8005082:	1ad3      	subs	r3, r2, r3
 8005084:	00db      	lsls	r3, r3, #3
 8005086:	3332      	adds	r3, #50	; 0x32
 8005088:	4a27      	ldr	r2, [pc, #156]	; (8005128 <UART_SetConfig+0x384>)
 800508a:	fba2 2303 	umull	r2, r3, r2, r3
 800508e:	095b      	lsrs	r3, r3, #5
 8005090:	005b      	lsls	r3, r3, #1
 8005092:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005096:	4498      	add	r8, r3
 8005098:	68bb      	ldr	r3, [r7, #8]
 800509a:	461d      	mov	r5, r3
 800509c:	f04f 0600 	mov.w	r6, #0
 80050a0:	46a9      	mov	r9, r5
 80050a2:	46b2      	mov	sl, r6
 80050a4:	eb19 0309 	adds.w	r3, r9, r9
 80050a8:	eb4a 040a 	adc.w	r4, sl, sl
 80050ac:	4699      	mov	r9, r3
 80050ae:	46a2      	mov	sl, r4
 80050b0:	eb19 0905 	adds.w	r9, r9, r5
 80050b4:	eb4a 0a06 	adc.w	sl, sl, r6
 80050b8:	f04f 0100 	mov.w	r1, #0
 80050bc:	f04f 0200 	mov.w	r2, #0
 80050c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050c4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80050c8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80050cc:	4689      	mov	r9, r1
 80050ce:	4692      	mov	sl, r2
 80050d0:	eb19 0005 	adds.w	r0, r9, r5
 80050d4:	eb4a 0106 	adc.w	r1, sl, r6
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	461d      	mov	r5, r3
 80050de:	f04f 0600 	mov.w	r6, #0
 80050e2:	196b      	adds	r3, r5, r5
 80050e4:	eb46 0406 	adc.w	r4, r6, r6
 80050e8:	461a      	mov	r2, r3
 80050ea:	4623      	mov	r3, r4
 80050ec:	f7fb fcfe 	bl	8000aec <__aeabi_uldivmod>
 80050f0:	4603      	mov	r3, r0
 80050f2:	460c      	mov	r4, r1
 80050f4:	461a      	mov	r2, r3
 80050f6:	4b0c      	ldr	r3, [pc, #48]	; (8005128 <UART_SetConfig+0x384>)
 80050f8:	fba3 1302 	umull	r1, r3, r3, r2
 80050fc:	095b      	lsrs	r3, r3, #5
 80050fe:	2164      	movs	r1, #100	; 0x64
 8005100:	fb01 f303 	mul.w	r3, r1, r3
 8005104:	1ad3      	subs	r3, r2, r3
 8005106:	00db      	lsls	r3, r3, #3
 8005108:	3332      	adds	r3, #50	; 0x32
 800510a:	4a07      	ldr	r2, [pc, #28]	; (8005128 <UART_SetConfig+0x384>)
 800510c:	fba2 2303 	umull	r2, r3, r2, r3
 8005110:	095b      	lsrs	r3, r3, #5
 8005112:	f003 0207 	and.w	r2, r3, #7
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4442      	add	r2, r8
 800511c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800511e:	e1b2      	b.n	8005486 <UART_SetConfig+0x6e2>
 8005120:	40011000 	.word	0x40011000
 8005124:	40011400 	.word	0x40011400
 8005128:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4ad7      	ldr	r2, [pc, #860]	; (8005490 <UART_SetConfig+0x6ec>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d005      	beq.n	8005142 <UART_SetConfig+0x39e>
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4ad6      	ldr	r2, [pc, #856]	; (8005494 <UART_SetConfig+0x6f0>)
 800513c:	4293      	cmp	r3, r2
 800513e:	f040 80d1 	bne.w	80052e4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005142:	f7fe fb8f 	bl	8003864 <HAL_RCC_GetPCLK2Freq>
 8005146:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005148:	68bb      	ldr	r3, [r7, #8]
 800514a:	469a      	mov	sl, r3
 800514c:	f04f 0b00 	mov.w	fp, #0
 8005150:	46d0      	mov	r8, sl
 8005152:	46d9      	mov	r9, fp
 8005154:	eb18 0308 	adds.w	r3, r8, r8
 8005158:	eb49 0409 	adc.w	r4, r9, r9
 800515c:	4698      	mov	r8, r3
 800515e:	46a1      	mov	r9, r4
 8005160:	eb18 080a 	adds.w	r8, r8, sl
 8005164:	eb49 090b 	adc.w	r9, r9, fp
 8005168:	f04f 0100 	mov.w	r1, #0
 800516c:	f04f 0200 	mov.w	r2, #0
 8005170:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005174:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005178:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800517c:	4688      	mov	r8, r1
 800517e:	4691      	mov	r9, r2
 8005180:	eb1a 0508 	adds.w	r5, sl, r8
 8005184:	eb4b 0609 	adc.w	r6, fp, r9
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	685b      	ldr	r3, [r3, #4]
 800518c:	4619      	mov	r1, r3
 800518e:	f04f 0200 	mov.w	r2, #0
 8005192:	f04f 0300 	mov.w	r3, #0
 8005196:	f04f 0400 	mov.w	r4, #0
 800519a:	0094      	lsls	r4, r2, #2
 800519c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80051a0:	008b      	lsls	r3, r1, #2
 80051a2:	461a      	mov	r2, r3
 80051a4:	4623      	mov	r3, r4
 80051a6:	4628      	mov	r0, r5
 80051a8:	4631      	mov	r1, r6
 80051aa:	f7fb fc9f 	bl	8000aec <__aeabi_uldivmod>
 80051ae:	4603      	mov	r3, r0
 80051b0:	460c      	mov	r4, r1
 80051b2:	461a      	mov	r2, r3
 80051b4:	4bb8      	ldr	r3, [pc, #736]	; (8005498 <UART_SetConfig+0x6f4>)
 80051b6:	fba3 2302 	umull	r2, r3, r3, r2
 80051ba:	095b      	lsrs	r3, r3, #5
 80051bc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	469b      	mov	fp, r3
 80051c4:	f04f 0c00 	mov.w	ip, #0
 80051c8:	46d9      	mov	r9, fp
 80051ca:	46e2      	mov	sl, ip
 80051cc:	eb19 0309 	adds.w	r3, r9, r9
 80051d0:	eb4a 040a 	adc.w	r4, sl, sl
 80051d4:	4699      	mov	r9, r3
 80051d6:	46a2      	mov	sl, r4
 80051d8:	eb19 090b 	adds.w	r9, r9, fp
 80051dc:	eb4a 0a0c 	adc.w	sl, sl, ip
 80051e0:	f04f 0100 	mov.w	r1, #0
 80051e4:	f04f 0200 	mov.w	r2, #0
 80051e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051ec:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80051f0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80051f4:	4689      	mov	r9, r1
 80051f6:	4692      	mov	sl, r2
 80051f8:	eb1b 0509 	adds.w	r5, fp, r9
 80051fc:	eb4c 060a 	adc.w	r6, ip, sl
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	685b      	ldr	r3, [r3, #4]
 8005204:	4619      	mov	r1, r3
 8005206:	f04f 0200 	mov.w	r2, #0
 800520a:	f04f 0300 	mov.w	r3, #0
 800520e:	f04f 0400 	mov.w	r4, #0
 8005212:	0094      	lsls	r4, r2, #2
 8005214:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005218:	008b      	lsls	r3, r1, #2
 800521a:	461a      	mov	r2, r3
 800521c:	4623      	mov	r3, r4
 800521e:	4628      	mov	r0, r5
 8005220:	4631      	mov	r1, r6
 8005222:	f7fb fc63 	bl	8000aec <__aeabi_uldivmod>
 8005226:	4603      	mov	r3, r0
 8005228:	460c      	mov	r4, r1
 800522a:	461a      	mov	r2, r3
 800522c:	4b9a      	ldr	r3, [pc, #616]	; (8005498 <UART_SetConfig+0x6f4>)
 800522e:	fba3 1302 	umull	r1, r3, r3, r2
 8005232:	095b      	lsrs	r3, r3, #5
 8005234:	2164      	movs	r1, #100	; 0x64
 8005236:	fb01 f303 	mul.w	r3, r1, r3
 800523a:	1ad3      	subs	r3, r2, r3
 800523c:	011b      	lsls	r3, r3, #4
 800523e:	3332      	adds	r3, #50	; 0x32
 8005240:	4a95      	ldr	r2, [pc, #596]	; (8005498 <UART_SetConfig+0x6f4>)
 8005242:	fba2 2303 	umull	r2, r3, r2, r3
 8005246:	095b      	lsrs	r3, r3, #5
 8005248:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800524c:	4498      	add	r8, r3
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	469b      	mov	fp, r3
 8005252:	f04f 0c00 	mov.w	ip, #0
 8005256:	46d9      	mov	r9, fp
 8005258:	46e2      	mov	sl, ip
 800525a:	eb19 0309 	adds.w	r3, r9, r9
 800525e:	eb4a 040a 	adc.w	r4, sl, sl
 8005262:	4699      	mov	r9, r3
 8005264:	46a2      	mov	sl, r4
 8005266:	eb19 090b 	adds.w	r9, r9, fp
 800526a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800526e:	f04f 0100 	mov.w	r1, #0
 8005272:	f04f 0200 	mov.w	r2, #0
 8005276:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800527a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800527e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005282:	4689      	mov	r9, r1
 8005284:	4692      	mov	sl, r2
 8005286:	eb1b 0509 	adds.w	r5, fp, r9
 800528a:	eb4c 060a 	adc.w	r6, ip, sl
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	4619      	mov	r1, r3
 8005294:	f04f 0200 	mov.w	r2, #0
 8005298:	f04f 0300 	mov.w	r3, #0
 800529c:	f04f 0400 	mov.w	r4, #0
 80052a0:	0094      	lsls	r4, r2, #2
 80052a2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80052a6:	008b      	lsls	r3, r1, #2
 80052a8:	461a      	mov	r2, r3
 80052aa:	4623      	mov	r3, r4
 80052ac:	4628      	mov	r0, r5
 80052ae:	4631      	mov	r1, r6
 80052b0:	f7fb fc1c 	bl	8000aec <__aeabi_uldivmod>
 80052b4:	4603      	mov	r3, r0
 80052b6:	460c      	mov	r4, r1
 80052b8:	461a      	mov	r2, r3
 80052ba:	4b77      	ldr	r3, [pc, #476]	; (8005498 <UART_SetConfig+0x6f4>)
 80052bc:	fba3 1302 	umull	r1, r3, r3, r2
 80052c0:	095b      	lsrs	r3, r3, #5
 80052c2:	2164      	movs	r1, #100	; 0x64
 80052c4:	fb01 f303 	mul.w	r3, r1, r3
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	011b      	lsls	r3, r3, #4
 80052cc:	3332      	adds	r3, #50	; 0x32
 80052ce:	4a72      	ldr	r2, [pc, #456]	; (8005498 <UART_SetConfig+0x6f4>)
 80052d0:	fba2 2303 	umull	r2, r3, r2, r3
 80052d4:	095b      	lsrs	r3, r3, #5
 80052d6:	f003 020f 	and.w	r2, r3, #15
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	4442      	add	r2, r8
 80052e0:	609a      	str	r2, [r3, #8]
 80052e2:	e0d0      	b.n	8005486 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80052e4:	f7fe faaa 	bl	800383c <HAL_RCC_GetPCLK1Freq>
 80052e8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052ea:	68bb      	ldr	r3, [r7, #8]
 80052ec:	469a      	mov	sl, r3
 80052ee:	f04f 0b00 	mov.w	fp, #0
 80052f2:	46d0      	mov	r8, sl
 80052f4:	46d9      	mov	r9, fp
 80052f6:	eb18 0308 	adds.w	r3, r8, r8
 80052fa:	eb49 0409 	adc.w	r4, r9, r9
 80052fe:	4698      	mov	r8, r3
 8005300:	46a1      	mov	r9, r4
 8005302:	eb18 080a 	adds.w	r8, r8, sl
 8005306:	eb49 090b 	adc.w	r9, r9, fp
 800530a:	f04f 0100 	mov.w	r1, #0
 800530e:	f04f 0200 	mov.w	r2, #0
 8005312:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005316:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800531a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800531e:	4688      	mov	r8, r1
 8005320:	4691      	mov	r9, r2
 8005322:	eb1a 0508 	adds.w	r5, sl, r8
 8005326:	eb4b 0609 	adc.w	r6, fp, r9
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	685b      	ldr	r3, [r3, #4]
 800532e:	4619      	mov	r1, r3
 8005330:	f04f 0200 	mov.w	r2, #0
 8005334:	f04f 0300 	mov.w	r3, #0
 8005338:	f04f 0400 	mov.w	r4, #0
 800533c:	0094      	lsls	r4, r2, #2
 800533e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005342:	008b      	lsls	r3, r1, #2
 8005344:	461a      	mov	r2, r3
 8005346:	4623      	mov	r3, r4
 8005348:	4628      	mov	r0, r5
 800534a:	4631      	mov	r1, r6
 800534c:	f7fb fbce 	bl	8000aec <__aeabi_uldivmod>
 8005350:	4603      	mov	r3, r0
 8005352:	460c      	mov	r4, r1
 8005354:	461a      	mov	r2, r3
 8005356:	4b50      	ldr	r3, [pc, #320]	; (8005498 <UART_SetConfig+0x6f4>)
 8005358:	fba3 2302 	umull	r2, r3, r3, r2
 800535c:	095b      	lsrs	r3, r3, #5
 800535e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005362:	68bb      	ldr	r3, [r7, #8]
 8005364:	469b      	mov	fp, r3
 8005366:	f04f 0c00 	mov.w	ip, #0
 800536a:	46d9      	mov	r9, fp
 800536c:	46e2      	mov	sl, ip
 800536e:	eb19 0309 	adds.w	r3, r9, r9
 8005372:	eb4a 040a 	adc.w	r4, sl, sl
 8005376:	4699      	mov	r9, r3
 8005378:	46a2      	mov	sl, r4
 800537a:	eb19 090b 	adds.w	r9, r9, fp
 800537e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005382:	f04f 0100 	mov.w	r1, #0
 8005386:	f04f 0200 	mov.w	r2, #0
 800538a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800538e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005392:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005396:	4689      	mov	r9, r1
 8005398:	4692      	mov	sl, r2
 800539a:	eb1b 0509 	adds.w	r5, fp, r9
 800539e:	eb4c 060a 	adc.w	r6, ip, sl
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	4619      	mov	r1, r3
 80053a8:	f04f 0200 	mov.w	r2, #0
 80053ac:	f04f 0300 	mov.w	r3, #0
 80053b0:	f04f 0400 	mov.w	r4, #0
 80053b4:	0094      	lsls	r4, r2, #2
 80053b6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80053ba:	008b      	lsls	r3, r1, #2
 80053bc:	461a      	mov	r2, r3
 80053be:	4623      	mov	r3, r4
 80053c0:	4628      	mov	r0, r5
 80053c2:	4631      	mov	r1, r6
 80053c4:	f7fb fb92 	bl	8000aec <__aeabi_uldivmod>
 80053c8:	4603      	mov	r3, r0
 80053ca:	460c      	mov	r4, r1
 80053cc:	461a      	mov	r2, r3
 80053ce:	4b32      	ldr	r3, [pc, #200]	; (8005498 <UART_SetConfig+0x6f4>)
 80053d0:	fba3 1302 	umull	r1, r3, r3, r2
 80053d4:	095b      	lsrs	r3, r3, #5
 80053d6:	2164      	movs	r1, #100	; 0x64
 80053d8:	fb01 f303 	mul.w	r3, r1, r3
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	3332      	adds	r3, #50	; 0x32
 80053e2:	4a2d      	ldr	r2, [pc, #180]	; (8005498 <UART_SetConfig+0x6f4>)
 80053e4:	fba2 2303 	umull	r2, r3, r2, r3
 80053e8:	095b      	lsrs	r3, r3, #5
 80053ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053ee:	4498      	add	r8, r3
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	469b      	mov	fp, r3
 80053f4:	f04f 0c00 	mov.w	ip, #0
 80053f8:	46d9      	mov	r9, fp
 80053fa:	46e2      	mov	sl, ip
 80053fc:	eb19 0309 	adds.w	r3, r9, r9
 8005400:	eb4a 040a 	adc.w	r4, sl, sl
 8005404:	4699      	mov	r9, r3
 8005406:	46a2      	mov	sl, r4
 8005408:	eb19 090b 	adds.w	r9, r9, fp
 800540c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005410:	f04f 0100 	mov.w	r1, #0
 8005414:	f04f 0200 	mov.w	r2, #0
 8005418:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800541c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005420:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005424:	4689      	mov	r9, r1
 8005426:	4692      	mov	sl, r2
 8005428:	eb1b 0509 	adds.w	r5, fp, r9
 800542c:	eb4c 060a 	adc.w	r6, ip, sl
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	685b      	ldr	r3, [r3, #4]
 8005434:	4619      	mov	r1, r3
 8005436:	f04f 0200 	mov.w	r2, #0
 800543a:	f04f 0300 	mov.w	r3, #0
 800543e:	f04f 0400 	mov.w	r4, #0
 8005442:	0094      	lsls	r4, r2, #2
 8005444:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005448:	008b      	lsls	r3, r1, #2
 800544a:	461a      	mov	r2, r3
 800544c:	4623      	mov	r3, r4
 800544e:	4628      	mov	r0, r5
 8005450:	4631      	mov	r1, r6
 8005452:	f7fb fb4b 	bl	8000aec <__aeabi_uldivmod>
 8005456:	4603      	mov	r3, r0
 8005458:	460c      	mov	r4, r1
 800545a:	461a      	mov	r2, r3
 800545c:	4b0e      	ldr	r3, [pc, #56]	; (8005498 <UART_SetConfig+0x6f4>)
 800545e:	fba3 1302 	umull	r1, r3, r3, r2
 8005462:	095b      	lsrs	r3, r3, #5
 8005464:	2164      	movs	r1, #100	; 0x64
 8005466:	fb01 f303 	mul.w	r3, r1, r3
 800546a:	1ad3      	subs	r3, r2, r3
 800546c:	011b      	lsls	r3, r3, #4
 800546e:	3332      	adds	r3, #50	; 0x32
 8005470:	4a09      	ldr	r2, [pc, #36]	; (8005498 <UART_SetConfig+0x6f4>)
 8005472:	fba2 2303 	umull	r2, r3, r2, r3
 8005476:	095b      	lsrs	r3, r3, #5
 8005478:	f003 020f 	and.w	r2, r3, #15
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4442      	add	r2, r8
 8005482:	609a      	str	r2, [r3, #8]
}
 8005484:	e7ff      	b.n	8005486 <UART_SetConfig+0x6e2>
 8005486:	bf00      	nop
 8005488:	3714      	adds	r7, #20
 800548a:	46bd      	mov	sp, r7
 800548c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005490:	40011000 	.word	0x40011000
 8005494:	40011400 	.word	0x40011400
 8005498:	51eb851f 	.word	0x51eb851f

0800549c <arm_mult_f32>:
 800549c:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80054a0:	ea5f 0893 	movs.w	r8, r3, lsr #2
 80054a4:	f000 80a5 	beq.w	80055f2 <arm_mult_f32+0x156>
 80054a8:	edd1 7a00 	vldr	s15, [r1]
 80054ac:	ed90 7a00 	vldr	s14, [r0]
 80054b0:	ee27 0a27 	vmul.f32	s0, s14, s15
 80054b4:	edd0 5a02 	vldr	s11, [r0, #8]
 80054b8:	edd1 0a02 	vldr	s1, [r1, #8]
 80054bc:	ed90 5a01 	vldr	s10, [r0, #4]
 80054c0:	edd1 6a01 	vldr	s13, [r1, #4]
 80054c4:	ed90 6a03 	vldr	s12, [r0, #12]
 80054c8:	ed82 0a00 	vstr	s0, [r2]
 80054cc:	ed91 1a03 	vldr	s2, [r1, #12]
 80054d0:	f108 35ff 	add.w	r5, r8, #4294967295	; 0xffffffff
 80054d4:	ee65 1a26 	vmul.f32	s3, s10, s13
 80054d8:	ee25 2aa0 	vmul.f32	s4, s11, s1
 80054dc:	ee66 2a01 	vmul.f32	s5, s12, s2
 80054e0:	4606      	mov	r6, r0
 80054e2:	46ac      	mov	ip, r5
 80054e4:	f005 0701 	and.w	r7, r5, #1
 80054e8:	3610      	adds	r6, #16
 80054ea:	edc2 1a01 	vstr	s3, [r2, #4]
 80054ee:	ed82 2a02 	vstr	s4, [r2, #8]
 80054f2:	edc2 2a03 	vstr	s5, [r2, #12]
 80054f6:	f101 0510 	add.w	r5, r1, #16
 80054fa:	f102 0410 	add.w	r4, r2, #16
 80054fe:	f1bc 0f00 	cmp.w	ip, #0
 8005502:	d071      	beq.n	80055e8 <arm_mult_f32+0x14c>
 8005504:	b337      	cbz	r7, 8005554 <arm_mult_f32+0xb8>
 8005506:	46b1      	mov	r9, r6
 8005508:	edd5 4a00 	vldr	s9, [r5]
 800550c:	edd9 7a00 	vldr	s15, [r9]
 8005510:	ee27 0aa4 	vmul.f32	s0, s15, s9
 8005514:	ed96 3a02 	vldr	s6, [r6, #8]
 8005518:	edd6 3a01 	vldr	s7, [r6, #4]
 800551c:	ed96 4a03 	vldr	s8, [r6, #12]
 8005520:	ed95 7a02 	vldr	s14, [r5, #8]
 8005524:	edd5 5a01 	vldr	s11, [r5, #4]
 8005528:	ed84 0a00 	vstr	s0, [r4]
 800552c:	edd5 0a03 	vldr	s1, [r5, #12]
 8005530:	ee23 5aa5 	vmul.f32	s10, s7, s11
 8005534:	ee63 6a07 	vmul.f32	s13, s6, s14
 8005538:	ee24 6a20 	vmul.f32	s12, s8, s1
 800553c:	3610      	adds	r6, #16
 800553e:	ed84 5a01 	vstr	s10, [r4, #4]
 8005542:	edc4 6a02 	vstr	s13, [r4, #8]
 8005546:	ed84 6a03 	vstr	s12, [r4, #12]
 800554a:	3510      	adds	r5, #16
 800554c:	3410      	adds	r4, #16
 800554e:	f1bc 0c01 	subs.w	ip, ip, #1
 8005552:	d049      	beq.n	80055e8 <arm_mult_f32+0x14c>
 8005554:	ed95 1a00 	vldr	s2, [r5]
 8005558:	edd6 1a00 	vldr	s3, [r6]
 800555c:	ee21 2a81 	vmul.f32	s4, s3, s2
 8005560:	edd6 2a02 	vldr	s5, [r6, #8]
 8005564:	ed95 3a02 	vldr	s6, [r5, #8]
 8005568:	edd6 3a01 	vldr	s7, [r6, #4]
 800556c:	ed95 4a01 	vldr	s8, [r5, #4]
 8005570:	edd6 4a03 	vldr	s9, [r6, #12]
 8005574:	ed84 2a00 	vstr	s4, [r4]
 8005578:	edd5 7a03 	vldr	s15, [r5, #12]
 800557c:	ee23 0a84 	vmul.f32	s0, s7, s8
 8005580:	ee22 7a83 	vmul.f32	s14, s5, s6
 8005584:	ee64 5aa7 	vmul.f32	s11, s9, s15
 8005588:	ed84 0a01 	vstr	s0, [r4, #4]
 800558c:	ed84 7a02 	vstr	s14, [r4, #8]
 8005590:	edc4 5a03 	vstr	s11, [r4, #12]
 8005594:	edd6 0a04 	vldr	s1, [r6, #16]
 8005598:	ed95 5a04 	vldr	s10, [r5, #16]
 800559c:	ee20 1a85 	vmul.f32	s2, s1, s10
 80055a0:	edd6 1a06 	vldr	s3, [r6, #24]
 80055a4:	ed95 2a06 	vldr	s4, [r5, #24]
 80055a8:	edd6 2a05 	vldr	s5, [r6, #20]
 80055ac:	edd5 6a05 	vldr	s13, [r5, #20]
 80055b0:	ed96 6a07 	vldr	s12, [r6, #28]
 80055b4:	ed84 1a04 	vstr	s2, [r4, #16]
 80055b8:	ed95 3a07 	vldr	s6, [r5, #28]
 80055bc:	ee62 3aa6 	vmul.f32	s7, s5, s13
 80055c0:	ee21 4a82 	vmul.f32	s8, s3, s4
 80055c4:	ee66 4a03 	vmul.f32	s9, s12, s6
 80055c8:	4637      	mov	r7, r6
 80055ca:	edc4 3a05 	vstr	s7, [r4, #20]
 80055ce:	ed84 4a06 	vstr	s8, [r4, #24]
 80055d2:	edc4 4a07 	vstr	s9, [r4, #28]
 80055d6:	3710      	adds	r7, #16
 80055d8:	3520      	adds	r5, #32
 80055da:	3420      	adds	r4, #32
 80055dc:	f1bc 0c02 	subs.w	ip, ip, #2
 80055e0:	46b1      	mov	r9, r6
 80055e2:	f106 0620 	add.w	r6, r6, #32
 80055e6:	d1b5      	bne.n	8005554 <arm_mult_f32+0xb8>
 80055e8:	ea4f 1408 	mov.w	r4, r8, lsl #4
 80055ec:	1900      	adds	r0, r0, r4
 80055ee:	1909      	adds	r1, r1, r4
 80055f0:	1912      	adds	r2, r2, r4
 80055f2:	f013 0303 	ands.w	r3, r3, #3
 80055f6:	d031      	beq.n	800565c <arm_mult_f32+0x1c0>
 80055f8:	ed90 0a00 	vldr	s0, [r0]
 80055fc:	edd1 7a00 	vldr	s15, [r1]
 8005600:	1e5c      	subs	r4, r3, #1
 8005602:	ee20 7a27 	vmul.f32	s14, s0, s15
 8005606:	4623      	mov	r3, r4
 8005608:	eca2 7a01 	vstmia	r2!, {s14}
 800560c:	f004 0401 	and.w	r4, r4, #1
 8005610:	b323      	cbz	r3, 800565c <arm_mult_f32+0x1c0>
 8005612:	b16c      	cbz	r4, 8005630 <arm_mult_f32+0x194>
 8005614:	3004      	adds	r0, #4
 8005616:	3104      	adds	r1, #4
 8005618:	edd0 5a00 	vldr	s11, [r0]
 800561c:	edd1 0a00 	vldr	s1, [r1]
 8005620:	ee25 5aa0 	vmul.f32	s10, s11, s1
 8005624:	3b01      	subs	r3, #1
 8005626:	4604      	mov	r4, r0
 8005628:	460f      	mov	r7, r1
 800562a:	eca2 5a01 	vstmia	r2!, {s10}
 800562e:	d015      	beq.n	800565c <arm_mult_f32+0x1c0>
 8005630:	ed90 1a01 	vldr	s2, [r0, #4]
 8005634:	edd1 1a01 	vldr	s3, [r1, #4]
 8005638:	ee21 2a21 	vmul.f32	s4, s2, s3
 800563c:	4614      	mov	r4, r2
 800563e:	eca4 2a01 	vstmia	r4!, {s4}
 8005642:	edd0 2a02 	vldr	s5, [r0, #8]
 8005646:	edd1 6a02 	vldr	s13, [r1, #8]
 800564a:	ee22 6aa6 	vmul.f32	s12, s5, s13
 800564e:	3008      	adds	r0, #8
 8005650:	ed82 6a01 	vstr	s12, [r2, #4]
 8005654:	3108      	adds	r1, #8
 8005656:	1d22      	adds	r2, r4, #4
 8005658:	3b02      	subs	r3, #2
 800565a:	d1e9      	bne.n	8005630 <arm_mult_f32+0x194>
 800565c:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8005660:	4770      	bx	lr
 8005662:	bf00      	nop

08005664 <__errno>:
 8005664:	4b01      	ldr	r3, [pc, #4]	; (800566c <__errno+0x8>)
 8005666:	6818      	ldr	r0, [r3, #0]
 8005668:	4770      	bx	lr
 800566a:	bf00      	nop
 800566c:	2000000c 	.word	0x2000000c

08005670 <__libc_init_array>:
 8005670:	b570      	push	{r4, r5, r6, lr}
 8005672:	4e0d      	ldr	r6, [pc, #52]	; (80056a8 <__libc_init_array+0x38>)
 8005674:	4c0d      	ldr	r4, [pc, #52]	; (80056ac <__libc_init_array+0x3c>)
 8005676:	1ba4      	subs	r4, r4, r6
 8005678:	10a4      	asrs	r4, r4, #2
 800567a:	2500      	movs	r5, #0
 800567c:	42a5      	cmp	r5, r4
 800567e:	d109      	bne.n	8005694 <__libc_init_array+0x24>
 8005680:	4e0b      	ldr	r6, [pc, #44]	; (80056b0 <__libc_init_array+0x40>)
 8005682:	4c0c      	ldr	r4, [pc, #48]	; (80056b4 <__libc_init_array+0x44>)
 8005684:	f000 ff10 	bl	80064a8 <_init>
 8005688:	1ba4      	subs	r4, r4, r6
 800568a:	10a4      	asrs	r4, r4, #2
 800568c:	2500      	movs	r5, #0
 800568e:	42a5      	cmp	r5, r4
 8005690:	d105      	bne.n	800569e <__libc_init_array+0x2e>
 8005692:	bd70      	pop	{r4, r5, r6, pc}
 8005694:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005698:	4798      	blx	r3
 800569a:	3501      	adds	r5, #1
 800569c:	e7ee      	b.n	800567c <__libc_init_array+0xc>
 800569e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80056a2:	4798      	blx	r3
 80056a4:	3501      	adds	r5, #1
 80056a6:	e7f2      	b.n	800568e <__libc_init_array+0x1e>
 80056a8:	0800667c 	.word	0x0800667c
 80056ac:	0800667c 	.word	0x0800667c
 80056b0:	0800667c 	.word	0x0800667c
 80056b4:	08006680 	.word	0x08006680

080056b8 <memcpy>:
 80056b8:	b510      	push	{r4, lr}
 80056ba:	1e43      	subs	r3, r0, #1
 80056bc:	440a      	add	r2, r1
 80056be:	4291      	cmp	r1, r2
 80056c0:	d100      	bne.n	80056c4 <memcpy+0xc>
 80056c2:	bd10      	pop	{r4, pc}
 80056c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056c8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056cc:	e7f7      	b.n	80056be <memcpy+0x6>

080056ce <memset>:
 80056ce:	4402      	add	r2, r0
 80056d0:	4603      	mov	r3, r0
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d100      	bne.n	80056d8 <memset+0xa>
 80056d6:	4770      	bx	lr
 80056d8:	f803 1b01 	strb.w	r1, [r3], #1
 80056dc:	e7f9      	b.n	80056d2 <memset+0x4>
	...

080056e0 <iprintf>:
 80056e0:	b40f      	push	{r0, r1, r2, r3}
 80056e2:	4b0a      	ldr	r3, [pc, #40]	; (800570c <iprintf+0x2c>)
 80056e4:	b513      	push	{r0, r1, r4, lr}
 80056e6:	681c      	ldr	r4, [r3, #0]
 80056e8:	b124      	cbz	r4, 80056f4 <iprintf+0x14>
 80056ea:	69a3      	ldr	r3, [r4, #24]
 80056ec:	b913      	cbnz	r3, 80056f4 <iprintf+0x14>
 80056ee:	4620      	mov	r0, r4
 80056f0:	f000 f84e 	bl	8005790 <__sinit>
 80056f4:	ab05      	add	r3, sp, #20
 80056f6:	9a04      	ldr	r2, [sp, #16]
 80056f8:	68a1      	ldr	r1, [r4, #8]
 80056fa:	9301      	str	r3, [sp, #4]
 80056fc:	4620      	mov	r0, r4
 80056fe:	f000 f955 	bl	80059ac <_vfiprintf_r>
 8005702:	b002      	add	sp, #8
 8005704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005708:	b004      	add	sp, #16
 800570a:	4770      	bx	lr
 800570c:	2000000c 	.word	0x2000000c

08005710 <std>:
 8005710:	2300      	movs	r3, #0
 8005712:	b510      	push	{r4, lr}
 8005714:	4604      	mov	r4, r0
 8005716:	e9c0 3300 	strd	r3, r3, [r0]
 800571a:	6083      	str	r3, [r0, #8]
 800571c:	8181      	strh	r1, [r0, #12]
 800571e:	6643      	str	r3, [r0, #100]	; 0x64
 8005720:	81c2      	strh	r2, [r0, #14]
 8005722:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005726:	6183      	str	r3, [r0, #24]
 8005728:	4619      	mov	r1, r3
 800572a:	2208      	movs	r2, #8
 800572c:	305c      	adds	r0, #92	; 0x5c
 800572e:	f7ff ffce 	bl	80056ce <memset>
 8005732:	4b05      	ldr	r3, [pc, #20]	; (8005748 <std+0x38>)
 8005734:	6263      	str	r3, [r4, #36]	; 0x24
 8005736:	4b05      	ldr	r3, [pc, #20]	; (800574c <std+0x3c>)
 8005738:	62a3      	str	r3, [r4, #40]	; 0x28
 800573a:	4b05      	ldr	r3, [pc, #20]	; (8005750 <std+0x40>)
 800573c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800573e:	4b05      	ldr	r3, [pc, #20]	; (8005754 <std+0x44>)
 8005740:	6224      	str	r4, [r4, #32]
 8005742:	6323      	str	r3, [r4, #48]	; 0x30
 8005744:	bd10      	pop	{r4, pc}
 8005746:	bf00      	nop
 8005748:	08005f09 	.word	0x08005f09
 800574c:	08005f2b 	.word	0x08005f2b
 8005750:	08005f63 	.word	0x08005f63
 8005754:	08005f87 	.word	0x08005f87

08005758 <_cleanup_r>:
 8005758:	4901      	ldr	r1, [pc, #4]	; (8005760 <_cleanup_r+0x8>)
 800575a:	f000 b885 	b.w	8005868 <_fwalk_reent>
 800575e:	bf00      	nop
 8005760:	08006261 	.word	0x08006261

08005764 <__sfmoreglue>:
 8005764:	b570      	push	{r4, r5, r6, lr}
 8005766:	1e4a      	subs	r2, r1, #1
 8005768:	2568      	movs	r5, #104	; 0x68
 800576a:	4355      	muls	r5, r2
 800576c:	460e      	mov	r6, r1
 800576e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005772:	f000 f897 	bl	80058a4 <_malloc_r>
 8005776:	4604      	mov	r4, r0
 8005778:	b140      	cbz	r0, 800578c <__sfmoreglue+0x28>
 800577a:	2100      	movs	r1, #0
 800577c:	e9c0 1600 	strd	r1, r6, [r0]
 8005780:	300c      	adds	r0, #12
 8005782:	60a0      	str	r0, [r4, #8]
 8005784:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005788:	f7ff ffa1 	bl	80056ce <memset>
 800578c:	4620      	mov	r0, r4
 800578e:	bd70      	pop	{r4, r5, r6, pc}

08005790 <__sinit>:
 8005790:	6983      	ldr	r3, [r0, #24]
 8005792:	b510      	push	{r4, lr}
 8005794:	4604      	mov	r4, r0
 8005796:	bb33      	cbnz	r3, 80057e6 <__sinit+0x56>
 8005798:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800579c:	6503      	str	r3, [r0, #80]	; 0x50
 800579e:	4b12      	ldr	r3, [pc, #72]	; (80057e8 <__sinit+0x58>)
 80057a0:	4a12      	ldr	r2, [pc, #72]	; (80057ec <__sinit+0x5c>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	6282      	str	r2, [r0, #40]	; 0x28
 80057a6:	4298      	cmp	r0, r3
 80057a8:	bf04      	itt	eq
 80057aa:	2301      	moveq	r3, #1
 80057ac:	6183      	streq	r3, [r0, #24]
 80057ae:	f000 f81f 	bl	80057f0 <__sfp>
 80057b2:	6060      	str	r0, [r4, #4]
 80057b4:	4620      	mov	r0, r4
 80057b6:	f000 f81b 	bl	80057f0 <__sfp>
 80057ba:	60a0      	str	r0, [r4, #8]
 80057bc:	4620      	mov	r0, r4
 80057be:	f000 f817 	bl	80057f0 <__sfp>
 80057c2:	2200      	movs	r2, #0
 80057c4:	60e0      	str	r0, [r4, #12]
 80057c6:	2104      	movs	r1, #4
 80057c8:	6860      	ldr	r0, [r4, #4]
 80057ca:	f7ff ffa1 	bl	8005710 <std>
 80057ce:	2201      	movs	r2, #1
 80057d0:	2109      	movs	r1, #9
 80057d2:	68a0      	ldr	r0, [r4, #8]
 80057d4:	f7ff ff9c 	bl	8005710 <std>
 80057d8:	2202      	movs	r2, #2
 80057da:	2112      	movs	r1, #18
 80057dc:	68e0      	ldr	r0, [r4, #12]
 80057de:	f7ff ff97 	bl	8005710 <std>
 80057e2:	2301      	movs	r3, #1
 80057e4:	61a3      	str	r3, [r4, #24]
 80057e6:	bd10      	pop	{r4, pc}
 80057e8:	080065dc 	.word	0x080065dc
 80057ec:	08005759 	.word	0x08005759

080057f0 <__sfp>:
 80057f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057f2:	4b1b      	ldr	r3, [pc, #108]	; (8005860 <__sfp+0x70>)
 80057f4:	681e      	ldr	r6, [r3, #0]
 80057f6:	69b3      	ldr	r3, [r6, #24]
 80057f8:	4607      	mov	r7, r0
 80057fa:	b913      	cbnz	r3, 8005802 <__sfp+0x12>
 80057fc:	4630      	mov	r0, r6
 80057fe:	f7ff ffc7 	bl	8005790 <__sinit>
 8005802:	3648      	adds	r6, #72	; 0x48
 8005804:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005808:	3b01      	subs	r3, #1
 800580a:	d503      	bpl.n	8005814 <__sfp+0x24>
 800580c:	6833      	ldr	r3, [r6, #0]
 800580e:	b133      	cbz	r3, 800581e <__sfp+0x2e>
 8005810:	6836      	ldr	r6, [r6, #0]
 8005812:	e7f7      	b.n	8005804 <__sfp+0x14>
 8005814:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005818:	b16d      	cbz	r5, 8005836 <__sfp+0x46>
 800581a:	3468      	adds	r4, #104	; 0x68
 800581c:	e7f4      	b.n	8005808 <__sfp+0x18>
 800581e:	2104      	movs	r1, #4
 8005820:	4638      	mov	r0, r7
 8005822:	f7ff ff9f 	bl	8005764 <__sfmoreglue>
 8005826:	6030      	str	r0, [r6, #0]
 8005828:	2800      	cmp	r0, #0
 800582a:	d1f1      	bne.n	8005810 <__sfp+0x20>
 800582c:	230c      	movs	r3, #12
 800582e:	603b      	str	r3, [r7, #0]
 8005830:	4604      	mov	r4, r0
 8005832:	4620      	mov	r0, r4
 8005834:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005836:	4b0b      	ldr	r3, [pc, #44]	; (8005864 <__sfp+0x74>)
 8005838:	6665      	str	r5, [r4, #100]	; 0x64
 800583a:	e9c4 5500 	strd	r5, r5, [r4]
 800583e:	60a5      	str	r5, [r4, #8]
 8005840:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8005844:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005848:	2208      	movs	r2, #8
 800584a:	4629      	mov	r1, r5
 800584c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005850:	f7ff ff3d 	bl	80056ce <memset>
 8005854:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005858:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800585c:	e7e9      	b.n	8005832 <__sfp+0x42>
 800585e:	bf00      	nop
 8005860:	080065dc 	.word	0x080065dc
 8005864:	ffff0001 	.word	0xffff0001

08005868 <_fwalk_reent>:
 8005868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800586c:	4680      	mov	r8, r0
 800586e:	4689      	mov	r9, r1
 8005870:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005874:	2600      	movs	r6, #0
 8005876:	b914      	cbnz	r4, 800587e <_fwalk_reent+0x16>
 8005878:	4630      	mov	r0, r6
 800587a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800587e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8005882:	3f01      	subs	r7, #1
 8005884:	d501      	bpl.n	800588a <_fwalk_reent+0x22>
 8005886:	6824      	ldr	r4, [r4, #0]
 8005888:	e7f5      	b.n	8005876 <_fwalk_reent+0xe>
 800588a:	89ab      	ldrh	r3, [r5, #12]
 800588c:	2b01      	cmp	r3, #1
 800588e:	d907      	bls.n	80058a0 <_fwalk_reent+0x38>
 8005890:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005894:	3301      	adds	r3, #1
 8005896:	d003      	beq.n	80058a0 <_fwalk_reent+0x38>
 8005898:	4629      	mov	r1, r5
 800589a:	4640      	mov	r0, r8
 800589c:	47c8      	blx	r9
 800589e:	4306      	orrs	r6, r0
 80058a0:	3568      	adds	r5, #104	; 0x68
 80058a2:	e7ee      	b.n	8005882 <_fwalk_reent+0x1a>

080058a4 <_malloc_r>:
 80058a4:	b570      	push	{r4, r5, r6, lr}
 80058a6:	1ccd      	adds	r5, r1, #3
 80058a8:	f025 0503 	bic.w	r5, r5, #3
 80058ac:	3508      	adds	r5, #8
 80058ae:	2d0c      	cmp	r5, #12
 80058b0:	bf38      	it	cc
 80058b2:	250c      	movcc	r5, #12
 80058b4:	2d00      	cmp	r5, #0
 80058b6:	4606      	mov	r6, r0
 80058b8:	db01      	blt.n	80058be <_malloc_r+0x1a>
 80058ba:	42a9      	cmp	r1, r5
 80058bc:	d903      	bls.n	80058c6 <_malloc_r+0x22>
 80058be:	230c      	movs	r3, #12
 80058c0:	6033      	str	r3, [r6, #0]
 80058c2:	2000      	movs	r0, #0
 80058c4:	bd70      	pop	{r4, r5, r6, pc}
 80058c6:	f000 fd6b 	bl	80063a0 <__malloc_lock>
 80058ca:	4a21      	ldr	r2, [pc, #132]	; (8005950 <_malloc_r+0xac>)
 80058cc:	6814      	ldr	r4, [r2, #0]
 80058ce:	4621      	mov	r1, r4
 80058d0:	b991      	cbnz	r1, 80058f8 <_malloc_r+0x54>
 80058d2:	4c20      	ldr	r4, [pc, #128]	; (8005954 <_malloc_r+0xb0>)
 80058d4:	6823      	ldr	r3, [r4, #0]
 80058d6:	b91b      	cbnz	r3, 80058e0 <_malloc_r+0x3c>
 80058d8:	4630      	mov	r0, r6
 80058da:	f000 fb05 	bl	8005ee8 <_sbrk_r>
 80058de:	6020      	str	r0, [r4, #0]
 80058e0:	4629      	mov	r1, r5
 80058e2:	4630      	mov	r0, r6
 80058e4:	f000 fb00 	bl	8005ee8 <_sbrk_r>
 80058e8:	1c43      	adds	r3, r0, #1
 80058ea:	d124      	bne.n	8005936 <_malloc_r+0x92>
 80058ec:	230c      	movs	r3, #12
 80058ee:	6033      	str	r3, [r6, #0]
 80058f0:	4630      	mov	r0, r6
 80058f2:	f000 fd56 	bl	80063a2 <__malloc_unlock>
 80058f6:	e7e4      	b.n	80058c2 <_malloc_r+0x1e>
 80058f8:	680b      	ldr	r3, [r1, #0]
 80058fa:	1b5b      	subs	r3, r3, r5
 80058fc:	d418      	bmi.n	8005930 <_malloc_r+0x8c>
 80058fe:	2b0b      	cmp	r3, #11
 8005900:	d90f      	bls.n	8005922 <_malloc_r+0x7e>
 8005902:	600b      	str	r3, [r1, #0]
 8005904:	50cd      	str	r5, [r1, r3]
 8005906:	18cc      	adds	r4, r1, r3
 8005908:	4630      	mov	r0, r6
 800590a:	f000 fd4a 	bl	80063a2 <__malloc_unlock>
 800590e:	f104 000b 	add.w	r0, r4, #11
 8005912:	1d23      	adds	r3, r4, #4
 8005914:	f020 0007 	bic.w	r0, r0, #7
 8005918:	1ac3      	subs	r3, r0, r3
 800591a:	d0d3      	beq.n	80058c4 <_malloc_r+0x20>
 800591c:	425a      	negs	r2, r3
 800591e:	50e2      	str	r2, [r4, r3]
 8005920:	e7d0      	b.n	80058c4 <_malloc_r+0x20>
 8005922:	428c      	cmp	r4, r1
 8005924:	684b      	ldr	r3, [r1, #4]
 8005926:	bf16      	itet	ne
 8005928:	6063      	strne	r3, [r4, #4]
 800592a:	6013      	streq	r3, [r2, #0]
 800592c:	460c      	movne	r4, r1
 800592e:	e7eb      	b.n	8005908 <_malloc_r+0x64>
 8005930:	460c      	mov	r4, r1
 8005932:	6849      	ldr	r1, [r1, #4]
 8005934:	e7cc      	b.n	80058d0 <_malloc_r+0x2c>
 8005936:	1cc4      	adds	r4, r0, #3
 8005938:	f024 0403 	bic.w	r4, r4, #3
 800593c:	42a0      	cmp	r0, r4
 800593e:	d005      	beq.n	800594c <_malloc_r+0xa8>
 8005940:	1a21      	subs	r1, r4, r0
 8005942:	4630      	mov	r0, r6
 8005944:	f000 fad0 	bl	8005ee8 <_sbrk_r>
 8005948:	3001      	adds	r0, #1
 800594a:	d0cf      	beq.n	80058ec <_malloc_r+0x48>
 800594c:	6025      	str	r5, [r4, #0]
 800594e:	e7db      	b.n	8005908 <_malloc_r+0x64>
 8005950:	20000094 	.word	0x20000094
 8005954:	20000098 	.word	0x20000098

08005958 <__sfputc_r>:
 8005958:	6893      	ldr	r3, [r2, #8]
 800595a:	3b01      	subs	r3, #1
 800595c:	2b00      	cmp	r3, #0
 800595e:	b410      	push	{r4}
 8005960:	6093      	str	r3, [r2, #8]
 8005962:	da08      	bge.n	8005976 <__sfputc_r+0x1e>
 8005964:	6994      	ldr	r4, [r2, #24]
 8005966:	42a3      	cmp	r3, r4
 8005968:	db01      	blt.n	800596e <__sfputc_r+0x16>
 800596a:	290a      	cmp	r1, #10
 800596c:	d103      	bne.n	8005976 <__sfputc_r+0x1e>
 800596e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005972:	f000 bb0d 	b.w	8005f90 <__swbuf_r>
 8005976:	6813      	ldr	r3, [r2, #0]
 8005978:	1c58      	adds	r0, r3, #1
 800597a:	6010      	str	r0, [r2, #0]
 800597c:	7019      	strb	r1, [r3, #0]
 800597e:	4608      	mov	r0, r1
 8005980:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005984:	4770      	bx	lr

08005986 <__sfputs_r>:
 8005986:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005988:	4606      	mov	r6, r0
 800598a:	460f      	mov	r7, r1
 800598c:	4614      	mov	r4, r2
 800598e:	18d5      	adds	r5, r2, r3
 8005990:	42ac      	cmp	r4, r5
 8005992:	d101      	bne.n	8005998 <__sfputs_r+0x12>
 8005994:	2000      	movs	r0, #0
 8005996:	e007      	b.n	80059a8 <__sfputs_r+0x22>
 8005998:	463a      	mov	r2, r7
 800599a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800599e:	4630      	mov	r0, r6
 80059a0:	f7ff ffda 	bl	8005958 <__sfputc_r>
 80059a4:	1c43      	adds	r3, r0, #1
 80059a6:	d1f3      	bne.n	8005990 <__sfputs_r+0xa>
 80059a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080059ac <_vfiprintf_r>:
 80059ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059b0:	460c      	mov	r4, r1
 80059b2:	b09d      	sub	sp, #116	; 0x74
 80059b4:	4617      	mov	r7, r2
 80059b6:	461d      	mov	r5, r3
 80059b8:	4606      	mov	r6, r0
 80059ba:	b118      	cbz	r0, 80059c4 <_vfiprintf_r+0x18>
 80059bc:	6983      	ldr	r3, [r0, #24]
 80059be:	b90b      	cbnz	r3, 80059c4 <_vfiprintf_r+0x18>
 80059c0:	f7ff fee6 	bl	8005790 <__sinit>
 80059c4:	4b7c      	ldr	r3, [pc, #496]	; (8005bb8 <_vfiprintf_r+0x20c>)
 80059c6:	429c      	cmp	r4, r3
 80059c8:	d158      	bne.n	8005a7c <_vfiprintf_r+0xd0>
 80059ca:	6874      	ldr	r4, [r6, #4]
 80059cc:	89a3      	ldrh	r3, [r4, #12]
 80059ce:	0718      	lsls	r0, r3, #28
 80059d0:	d55e      	bpl.n	8005a90 <_vfiprintf_r+0xe4>
 80059d2:	6923      	ldr	r3, [r4, #16]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d05b      	beq.n	8005a90 <_vfiprintf_r+0xe4>
 80059d8:	2300      	movs	r3, #0
 80059da:	9309      	str	r3, [sp, #36]	; 0x24
 80059dc:	2320      	movs	r3, #32
 80059de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059e2:	2330      	movs	r3, #48	; 0x30
 80059e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059e8:	9503      	str	r5, [sp, #12]
 80059ea:	f04f 0b01 	mov.w	fp, #1
 80059ee:	46b8      	mov	r8, r7
 80059f0:	4645      	mov	r5, r8
 80059f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80059f6:	b10b      	cbz	r3, 80059fc <_vfiprintf_r+0x50>
 80059f8:	2b25      	cmp	r3, #37	; 0x25
 80059fa:	d154      	bne.n	8005aa6 <_vfiprintf_r+0xfa>
 80059fc:	ebb8 0a07 	subs.w	sl, r8, r7
 8005a00:	d00b      	beq.n	8005a1a <_vfiprintf_r+0x6e>
 8005a02:	4653      	mov	r3, sl
 8005a04:	463a      	mov	r2, r7
 8005a06:	4621      	mov	r1, r4
 8005a08:	4630      	mov	r0, r6
 8005a0a:	f7ff ffbc 	bl	8005986 <__sfputs_r>
 8005a0e:	3001      	adds	r0, #1
 8005a10:	f000 80c2 	beq.w	8005b98 <_vfiprintf_r+0x1ec>
 8005a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a16:	4453      	add	r3, sl
 8005a18:	9309      	str	r3, [sp, #36]	; 0x24
 8005a1a:	f898 3000 	ldrb.w	r3, [r8]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	f000 80ba 	beq.w	8005b98 <_vfiprintf_r+0x1ec>
 8005a24:	2300      	movs	r3, #0
 8005a26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005a2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a2e:	9304      	str	r3, [sp, #16]
 8005a30:	9307      	str	r3, [sp, #28]
 8005a32:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a36:	931a      	str	r3, [sp, #104]	; 0x68
 8005a38:	46a8      	mov	r8, r5
 8005a3a:	2205      	movs	r2, #5
 8005a3c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8005a40:	485e      	ldr	r0, [pc, #376]	; (8005bbc <_vfiprintf_r+0x210>)
 8005a42:	f7fa fbe5 	bl	8000210 <memchr>
 8005a46:	9b04      	ldr	r3, [sp, #16]
 8005a48:	bb78      	cbnz	r0, 8005aaa <_vfiprintf_r+0xfe>
 8005a4a:	06d9      	lsls	r1, r3, #27
 8005a4c:	bf44      	itt	mi
 8005a4e:	2220      	movmi	r2, #32
 8005a50:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005a54:	071a      	lsls	r2, r3, #28
 8005a56:	bf44      	itt	mi
 8005a58:	222b      	movmi	r2, #43	; 0x2b
 8005a5a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005a5e:	782a      	ldrb	r2, [r5, #0]
 8005a60:	2a2a      	cmp	r2, #42	; 0x2a
 8005a62:	d02a      	beq.n	8005aba <_vfiprintf_r+0x10e>
 8005a64:	9a07      	ldr	r2, [sp, #28]
 8005a66:	46a8      	mov	r8, r5
 8005a68:	2000      	movs	r0, #0
 8005a6a:	250a      	movs	r5, #10
 8005a6c:	4641      	mov	r1, r8
 8005a6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a72:	3b30      	subs	r3, #48	; 0x30
 8005a74:	2b09      	cmp	r3, #9
 8005a76:	d969      	bls.n	8005b4c <_vfiprintf_r+0x1a0>
 8005a78:	b360      	cbz	r0, 8005ad4 <_vfiprintf_r+0x128>
 8005a7a:	e024      	b.n	8005ac6 <_vfiprintf_r+0x11a>
 8005a7c:	4b50      	ldr	r3, [pc, #320]	; (8005bc0 <_vfiprintf_r+0x214>)
 8005a7e:	429c      	cmp	r4, r3
 8005a80:	d101      	bne.n	8005a86 <_vfiprintf_r+0xda>
 8005a82:	68b4      	ldr	r4, [r6, #8]
 8005a84:	e7a2      	b.n	80059cc <_vfiprintf_r+0x20>
 8005a86:	4b4f      	ldr	r3, [pc, #316]	; (8005bc4 <_vfiprintf_r+0x218>)
 8005a88:	429c      	cmp	r4, r3
 8005a8a:	bf08      	it	eq
 8005a8c:	68f4      	ldreq	r4, [r6, #12]
 8005a8e:	e79d      	b.n	80059cc <_vfiprintf_r+0x20>
 8005a90:	4621      	mov	r1, r4
 8005a92:	4630      	mov	r0, r6
 8005a94:	f000 fae0 	bl	8006058 <__swsetup_r>
 8005a98:	2800      	cmp	r0, #0
 8005a9a:	d09d      	beq.n	80059d8 <_vfiprintf_r+0x2c>
 8005a9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005aa0:	b01d      	add	sp, #116	; 0x74
 8005aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa6:	46a8      	mov	r8, r5
 8005aa8:	e7a2      	b.n	80059f0 <_vfiprintf_r+0x44>
 8005aaa:	4a44      	ldr	r2, [pc, #272]	; (8005bbc <_vfiprintf_r+0x210>)
 8005aac:	1a80      	subs	r0, r0, r2
 8005aae:	fa0b f000 	lsl.w	r0, fp, r0
 8005ab2:	4318      	orrs	r0, r3
 8005ab4:	9004      	str	r0, [sp, #16]
 8005ab6:	4645      	mov	r5, r8
 8005ab8:	e7be      	b.n	8005a38 <_vfiprintf_r+0x8c>
 8005aba:	9a03      	ldr	r2, [sp, #12]
 8005abc:	1d11      	adds	r1, r2, #4
 8005abe:	6812      	ldr	r2, [r2, #0]
 8005ac0:	9103      	str	r1, [sp, #12]
 8005ac2:	2a00      	cmp	r2, #0
 8005ac4:	db01      	blt.n	8005aca <_vfiprintf_r+0x11e>
 8005ac6:	9207      	str	r2, [sp, #28]
 8005ac8:	e004      	b.n	8005ad4 <_vfiprintf_r+0x128>
 8005aca:	4252      	negs	r2, r2
 8005acc:	f043 0302 	orr.w	r3, r3, #2
 8005ad0:	9207      	str	r2, [sp, #28]
 8005ad2:	9304      	str	r3, [sp, #16]
 8005ad4:	f898 3000 	ldrb.w	r3, [r8]
 8005ad8:	2b2e      	cmp	r3, #46	; 0x2e
 8005ada:	d10e      	bne.n	8005afa <_vfiprintf_r+0x14e>
 8005adc:	f898 3001 	ldrb.w	r3, [r8, #1]
 8005ae0:	2b2a      	cmp	r3, #42	; 0x2a
 8005ae2:	d138      	bne.n	8005b56 <_vfiprintf_r+0x1aa>
 8005ae4:	9b03      	ldr	r3, [sp, #12]
 8005ae6:	1d1a      	adds	r2, r3, #4
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	9203      	str	r2, [sp, #12]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	bfb8      	it	lt
 8005af0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8005af4:	f108 0802 	add.w	r8, r8, #2
 8005af8:	9305      	str	r3, [sp, #20]
 8005afa:	4d33      	ldr	r5, [pc, #204]	; (8005bc8 <_vfiprintf_r+0x21c>)
 8005afc:	f898 1000 	ldrb.w	r1, [r8]
 8005b00:	2203      	movs	r2, #3
 8005b02:	4628      	mov	r0, r5
 8005b04:	f7fa fb84 	bl	8000210 <memchr>
 8005b08:	b140      	cbz	r0, 8005b1c <_vfiprintf_r+0x170>
 8005b0a:	2340      	movs	r3, #64	; 0x40
 8005b0c:	1b40      	subs	r0, r0, r5
 8005b0e:	fa03 f000 	lsl.w	r0, r3, r0
 8005b12:	9b04      	ldr	r3, [sp, #16]
 8005b14:	4303      	orrs	r3, r0
 8005b16:	f108 0801 	add.w	r8, r8, #1
 8005b1a:	9304      	str	r3, [sp, #16]
 8005b1c:	f898 1000 	ldrb.w	r1, [r8]
 8005b20:	482a      	ldr	r0, [pc, #168]	; (8005bcc <_vfiprintf_r+0x220>)
 8005b22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b26:	2206      	movs	r2, #6
 8005b28:	f108 0701 	add.w	r7, r8, #1
 8005b2c:	f7fa fb70 	bl	8000210 <memchr>
 8005b30:	2800      	cmp	r0, #0
 8005b32:	d037      	beq.n	8005ba4 <_vfiprintf_r+0x1f8>
 8005b34:	4b26      	ldr	r3, [pc, #152]	; (8005bd0 <_vfiprintf_r+0x224>)
 8005b36:	bb1b      	cbnz	r3, 8005b80 <_vfiprintf_r+0x1d4>
 8005b38:	9b03      	ldr	r3, [sp, #12]
 8005b3a:	3307      	adds	r3, #7
 8005b3c:	f023 0307 	bic.w	r3, r3, #7
 8005b40:	3308      	adds	r3, #8
 8005b42:	9303      	str	r3, [sp, #12]
 8005b44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b46:	444b      	add	r3, r9
 8005b48:	9309      	str	r3, [sp, #36]	; 0x24
 8005b4a:	e750      	b.n	80059ee <_vfiprintf_r+0x42>
 8005b4c:	fb05 3202 	mla	r2, r5, r2, r3
 8005b50:	2001      	movs	r0, #1
 8005b52:	4688      	mov	r8, r1
 8005b54:	e78a      	b.n	8005a6c <_vfiprintf_r+0xc0>
 8005b56:	2300      	movs	r3, #0
 8005b58:	f108 0801 	add.w	r8, r8, #1
 8005b5c:	9305      	str	r3, [sp, #20]
 8005b5e:	4619      	mov	r1, r3
 8005b60:	250a      	movs	r5, #10
 8005b62:	4640      	mov	r0, r8
 8005b64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b68:	3a30      	subs	r2, #48	; 0x30
 8005b6a:	2a09      	cmp	r2, #9
 8005b6c:	d903      	bls.n	8005b76 <_vfiprintf_r+0x1ca>
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d0c3      	beq.n	8005afa <_vfiprintf_r+0x14e>
 8005b72:	9105      	str	r1, [sp, #20]
 8005b74:	e7c1      	b.n	8005afa <_vfiprintf_r+0x14e>
 8005b76:	fb05 2101 	mla	r1, r5, r1, r2
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	4680      	mov	r8, r0
 8005b7e:	e7f0      	b.n	8005b62 <_vfiprintf_r+0x1b6>
 8005b80:	ab03      	add	r3, sp, #12
 8005b82:	9300      	str	r3, [sp, #0]
 8005b84:	4622      	mov	r2, r4
 8005b86:	4b13      	ldr	r3, [pc, #76]	; (8005bd4 <_vfiprintf_r+0x228>)
 8005b88:	a904      	add	r1, sp, #16
 8005b8a:	4630      	mov	r0, r6
 8005b8c:	f3af 8000 	nop.w
 8005b90:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8005b94:	4681      	mov	r9, r0
 8005b96:	d1d5      	bne.n	8005b44 <_vfiprintf_r+0x198>
 8005b98:	89a3      	ldrh	r3, [r4, #12]
 8005b9a:	065b      	lsls	r3, r3, #25
 8005b9c:	f53f af7e 	bmi.w	8005a9c <_vfiprintf_r+0xf0>
 8005ba0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005ba2:	e77d      	b.n	8005aa0 <_vfiprintf_r+0xf4>
 8005ba4:	ab03      	add	r3, sp, #12
 8005ba6:	9300      	str	r3, [sp, #0]
 8005ba8:	4622      	mov	r2, r4
 8005baa:	4b0a      	ldr	r3, [pc, #40]	; (8005bd4 <_vfiprintf_r+0x228>)
 8005bac:	a904      	add	r1, sp, #16
 8005bae:	4630      	mov	r0, r6
 8005bb0:	f000 f888 	bl	8005cc4 <_printf_i>
 8005bb4:	e7ec      	b.n	8005b90 <_vfiprintf_r+0x1e4>
 8005bb6:	bf00      	nop
 8005bb8:	08006600 	.word	0x08006600
 8005bbc:	08006640 	.word	0x08006640
 8005bc0:	08006620 	.word	0x08006620
 8005bc4:	080065e0 	.word	0x080065e0
 8005bc8:	08006646 	.word	0x08006646
 8005bcc:	0800664a 	.word	0x0800664a
 8005bd0:	00000000 	.word	0x00000000
 8005bd4:	08005987 	.word	0x08005987

08005bd8 <_printf_common>:
 8005bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bdc:	4691      	mov	r9, r2
 8005bde:	461f      	mov	r7, r3
 8005be0:	688a      	ldr	r2, [r1, #8]
 8005be2:	690b      	ldr	r3, [r1, #16]
 8005be4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005be8:	4293      	cmp	r3, r2
 8005bea:	bfb8      	it	lt
 8005bec:	4613      	movlt	r3, r2
 8005bee:	f8c9 3000 	str.w	r3, [r9]
 8005bf2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bf6:	4606      	mov	r6, r0
 8005bf8:	460c      	mov	r4, r1
 8005bfa:	b112      	cbz	r2, 8005c02 <_printf_common+0x2a>
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	f8c9 3000 	str.w	r3, [r9]
 8005c02:	6823      	ldr	r3, [r4, #0]
 8005c04:	0699      	lsls	r1, r3, #26
 8005c06:	bf42      	ittt	mi
 8005c08:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005c0c:	3302      	addmi	r3, #2
 8005c0e:	f8c9 3000 	strmi.w	r3, [r9]
 8005c12:	6825      	ldr	r5, [r4, #0]
 8005c14:	f015 0506 	ands.w	r5, r5, #6
 8005c18:	d107      	bne.n	8005c2a <_printf_common+0x52>
 8005c1a:	f104 0a19 	add.w	sl, r4, #25
 8005c1e:	68e3      	ldr	r3, [r4, #12]
 8005c20:	f8d9 2000 	ldr.w	r2, [r9]
 8005c24:	1a9b      	subs	r3, r3, r2
 8005c26:	42ab      	cmp	r3, r5
 8005c28:	dc28      	bgt.n	8005c7c <_printf_common+0xa4>
 8005c2a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005c2e:	6822      	ldr	r2, [r4, #0]
 8005c30:	3300      	adds	r3, #0
 8005c32:	bf18      	it	ne
 8005c34:	2301      	movne	r3, #1
 8005c36:	0692      	lsls	r2, r2, #26
 8005c38:	d42d      	bmi.n	8005c96 <_printf_common+0xbe>
 8005c3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c3e:	4639      	mov	r1, r7
 8005c40:	4630      	mov	r0, r6
 8005c42:	47c0      	blx	r8
 8005c44:	3001      	adds	r0, #1
 8005c46:	d020      	beq.n	8005c8a <_printf_common+0xb2>
 8005c48:	6823      	ldr	r3, [r4, #0]
 8005c4a:	68e5      	ldr	r5, [r4, #12]
 8005c4c:	f8d9 2000 	ldr.w	r2, [r9]
 8005c50:	f003 0306 	and.w	r3, r3, #6
 8005c54:	2b04      	cmp	r3, #4
 8005c56:	bf08      	it	eq
 8005c58:	1aad      	subeq	r5, r5, r2
 8005c5a:	68a3      	ldr	r3, [r4, #8]
 8005c5c:	6922      	ldr	r2, [r4, #16]
 8005c5e:	bf0c      	ite	eq
 8005c60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c64:	2500      	movne	r5, #0
 8005c66:	4293      	cmp	r3, r2
 8005c68:	bfc4      	itt	gt
 8005c6a:	1a9b      	subgt	r3, r3, r2
 8005c6c:	18ed      	addgt	r5, r5, r3
 8005c6e:	f04f 0900 	mov.w	r9, #0
 8005c72:	341a      	adds	r4, #26
 8005c74:	454d      	cmp	r5, r9
 8005c76:	d11a      	bne.n	8005cae <_printf_common+0xd6>
 8005c78:	2000      	movs	r0, #0
 8005c7a:	e008      	b.n	8005c8e <_printf_common+0xb6>
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	4652      	mov	r2, sl
 8005c80:	4639      	mov	r1, r7
 8005c82:	4630      	mov	r0, r6
 8005c84:	47c0      	blx	r8
 8005c86:	3001      	adds	r0, #1
 8005c88:	d103      	bne.n	8005c92 <_printf_common+0xba>
 8005c8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c92:	3501      	adds	r5, #1
 8005c94:	e7c3      	b.n	8005c1e <_printf_common+0x46>
 8005c96:	18e1      	adds	r1, r4, r3
 8005c98:	1c5a      	adds	r2, r3, #1
 8005c9a:	2030      	movs	r0, #48	; 0x30
 8005c9c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ca0:	4422      	add	r2, r4
 8005ca2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ca6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005caa:	3302      	adds	r3, #2
 8005cac:	e7c5      	b.n	8005c3a <_printf_common+0x62>
 8005cae:	2301      	movs	r3, #1
 8005cb0:	4622      	mov	r2, r4
 8005cb2:	4639      	mov	r1, r7
 8005cb4:	4630      	mov	r0, r6
 8005cb6:	47c0      	blx	r8
 8005cb8:	3001      	adds	r0, #1
 8005cba:	d0e6      	beq.n	8005c8a <_printf_common+0xb2>
 8005cbc:	f109 0901 	add.w	r9, r9, #1
 8005cc0:	e7d8      	b.n	8005c74 <_printf_common+0x9c>
	...

08005cc4 <_printf_i>:
 8005cc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005cc8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005ccc:	460c      	mov	r4, r1
 8005cce:	7e09      	ldrb	r1, [r1, #24]
 8005cd0:	b085      	sub	sp, #20
 8005cd2:	296e      	cmp	r1, #110	; 0x6e
 8005cd4:	4617      	mov	r7, r2
 8005cd6:	4606      	mov	r6, r0
 8005cd8:	4698      	mov	r8, r3
 8005cda:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005cdc:	f000 80b3 	beq.w	8005e46 <_printf_i+0x182>
 8005ce0:	d822      	bhi.n	8005d28 <_printf_i+0x64>
 8005ce2:	2963      	cmp	r1, #99	; 0x63
 8005ce4:	d036      	beq.n	8005d54 <_printf_i+0x90>
 8005ce6:	d80a      	bhi.n	8005cfe <_printf_i+0x3a>
 8005ce8:	2900      	cmp	r1, #0
 8005cea:	f000 80b9 	beq.w	8005e60 <_printf_i+0x19c>
 8005cee:	2958      	cmp	r1, #88	; 0x58
 8005cf0:	f000 8083 	beq.w	8005dfa <_printf_i+0x136>
 8005cf4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005cf8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005cfc:	e032      	b.n	8005d64 <_printf_i+0xa0>
 8005cfe:	2964      	cmp	r1, #100	; 0x64
 8005d00:	d001      	beq.n	8005d06 <_printf_i+0x42>
 8005d02:	2969      	cmp	r1, #105	; 0x69
 8005d04:	d1f6      	bne.n	8005cf4 <_printf_i+0x30>
 8005d06:	6820      	ldr	r0, [r4, #0]
 8005d08:	6813      	ldr	r3, [r2, #0]
 8005d0a:	0605      	lsls	r5, r0, #24
 8005d0c:	f103 0104 	add.w	r1, r3, #4
 8005d10:	d52a      	bpl.n	8005d68 <_printf_i+0xa4>
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	6011      	str	r1, [r2, #0]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	da03      	bge.n	8005d22 <_printf_i+0x5e>
 8005d1a:	222d      	movs	r2, #45	; 0x2d
 8005d1c:	425b      	negs	r3, r3
 8005d1e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005d22:	486f      	ldr	r0, [pc, #444]	; (8005ee0 <_printf_i+0x21c>)
 8005d24:	220a      	movs	r2, #10
 8005d26:	e039      	b.n	8005d9c <_printf_i+0xd8>
 8005d28:	2973      	cmp	r1, #115	; 0x73
 8005d2a:	f000 809d 	beq.w	8005e68 <_printf_i+0x1a4>
 8005d2e:	d808      	bhi.n	8005d42 <_printf_i+0x7e>
 8005d30:	296f      	cmp	r1, #111	; 0x6f
 8005d32:	d020      	beq.n	8005d76 <_printf_i+0xb2>
 8005d34:	2970      	cmp	r1, #112	; 0x70
 8005d36:	d1dd      	bne.n	8005cf4 <_printf_i+0x30>
 8005d38:	6823      	ldr	r3, [r4, #0]
 8005d3a:	f043 0320 	orr.w	r3, r3, #32
 8005d3e:	6023      	str	r3, [r4, #0]
 8005d40:	e003      	b.n	8005d4a <_printf_i+0x86>
 8005d42:	2975      	cmp	r1, #117	; 0x75
 8005d44:	d017      	beq.n	8005d76 <_printf_i+0xb2>
 8005d46:	2978      	cmp	r1, #120	; 0x78
 8005d48:	d1d4      	bne.n	8005cf4 <_printf_i+0x30>
 8005d4a:	2378      	movs	r3, #120	; 0x78
 8005d4c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005d50:	4864      	ldr	r0, [pc, #400]	; (8005ee4 <_printf_i+0x220>)
 8005d52:	e055      	b.n	8005e00 <_printf_i+0x13c>
 8005d54:	6813      	ldr	r3, [r2, #0]
 8005d56:	1d19      	adds	r1, r3, #4
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	6011      	str	r1, [r2, #0]
 8005d5c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d60:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d64:	2301      	movs	r3, #1
 8005d66:	e08c      	b.n	8005e82 <_printf_i+0x1be>
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	6011      	str	r1, [r2, #0]
 8005d6c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d70:	bf18      	it	ne
 8005d72:	b21b      	sxthne	r3, r3
 8005d74:	e7cf      	b.n	8005d16 <_printf_i+0x52>
 8005d76:	6813      	ldr	r3, [r2, #0]
 8005d78:	6825      	ldr	r5, [r4, #0]
 8005d7a:	1d18      	adds	r0, r3, #4
 8005d7c:	6010      	str	r0, [r2, #0]
 8005d7e:	0628      	lsls	r0, r5, #24
 8005d80:	d501      	bpl.n	8005d86 <_printf_i+0xc2>
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	e002      	b.n	8005d8c <_printf_i+0xc8>
 8005d86:	0668      	lsls	r0, r5, #25
 8005d88:	d5fb      	bpl.n	8005d82 <_printf_i+0xbe>
 8005d8a:	881b      	ldrh	r3, [r3, #0]
 8005d8c:	4854      	ldr	r0, [pc, #336]	; (8005ee0 <_printf_i+0x21c>)
 8005d8e:	296f      	cmp	r1, #111	; 0x6f
 8005d90:	bf14      	ite	ne
 8005d92:	220a      	movne	r2, #10
 8005d94:	2208      	moveq	r2, #8
 8005d96:	2100      	movs	r1, #0
 8005d98:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d9c:	6865      	ldr	r5, [r4, #4]
 8005d9e:	60a5      	str	r5, [r4, #8]
 8005da0:	2d00      	cmp	r5, #0
 8005da2:	f2c0 8095 	blt.w	8005ed0 <_printf_i+0x20c>
 8005da6:	6821      	ldr	r1, [r4, #0]
 8005da8:	f021 0104 	bic.w	r1, r1, #4
 8005dac:	6021      	str	r1, [r4, #0]
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d13d      	bne.n	8005e2e <_printf_i+0x16a>
 8005db2:	2d00      	cmp	r5, #0
 8005db4:	f040 808e 	bne.w	8005ed4 <_printf_i+0x210>
 8005db8:	4665      	mov	r5, ip
 8005dba:	2a08      	cmp	r2, #8
 8005dbc:	d10b      	bne.n	8005dd6 <_printf_i+0x112>
 8005dbe:	6823      	ldr	r3, [r4, #0]
 8005dc0:	07db      	lsls	r3, r3, #31
 8005dc2:	d508      	bpl.n	8005dd6 <_printf_i+0x112>
 8005dc4:	6923      	ldr	r3, [r4, #16]
 8005dc6:	6862      	ldr	r2, [r4, #4]
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	bfde      	ittt	le
 8005dcc:	2330      	movle	r3, #48	; 0x30
 8005dce:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005dd2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8005dd6:	ebac 0305 	sub.w	r3, ip, r5
 8005dda:	6123      	str	r3, [r4, #16]
 8005ddc:	f8cd 8000 	str.w	r8, [sp]
 8005de0:	463b      	mov	r3, r7
 8005de2:	aa03      	add	r2, sp, #12
 8005de4:	4621      	mov	r1, r4
 8005de6:	4630      	mov	r0, r6
 8005de8:	f7ff fef6 	bl	8005bd8 <_printf_common>
 8005dec:	3001      	adds	r0, #1
 8005dee:	d14d      	bne.n	8005e8c <_printf_i+0x1c8>
 8005df0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005df4:	b005      	add	sp, #20
 8005df6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005dfa:	4839      	ldr	r0, [pc, #228]	; (8005ee0 <_printf_i+0x21c>)
 8005dfc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005e00:	6813      	ldr	r3, [r2, #0]
 8005e02:	6821      	ldr	r1, [r4, #0]
 8005e04:	1d1d      	adds	r5, r3, #4
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	6015      	str	r5, [r2, #0]
 8005e0a:	060a      	lsls	r2, r1, #24
 8005e0c:	d50b      	bpl.n	8005e26 <_printf_i+0x162>
 8005e0e:	07ca      	lsls	r2, r1, #31
 8005e10:	bf44      	itt	mi
 8005e12:	f041 0120 	orrmi.w	r1, r1, #32
 8005e16:	6021      	strmi	r1, [r4, #0]
 8005e18:	b91b      	cbnz	r3, 8005e22 <_printf_i+0x15e>
 8005e1a:	6822      	ldr	r2, [r4, #0]
 8005e1c:	f022 0220 	bic.w	r2, r2, #32
 8005e20:	6022      	str	r2, [r4, #0]
 8005e22:	2210      	movs	r2, #16
 8005e24:	e7b7      	b.n	8005d96 <_printf_i+0xd2>
 8005e26:	064d      	lsls	r5, r1, #25
 8005e28:	bf48      	it	mi
 8005e2a:	b29b      	uxthmi	r3, r3
 8005e2c:	e7ef      	b.n	8005e0e <_printf_i+0x14a>
 8005e2e:	4665      	mov	r5, ip
 8005e30:	fbb3 f1f2 	udiv	r1, r3, r2
 8005e34:	fb02 3311 	mls	r3, r2, r1, r3
 8005e38:	5cc3      	ldrb	r3, [r0, r3]
 8005e3a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005e3e:	460b      	mov	r3, r1
 8005e40:	2900      	cmp	r1, #0
 8005e42:	d1f5      	bne.n	8005e30 <_printf_i+0x16c>
 8005e44:	e7b9      	b.n	8005dba <_printf_i+0xf6>
 8005e46:	6813      	ldr	r3, [r2, #0]
 8005e48:	6825      	ldr	r5, [r4, #0]
 8005e4a:	6961      	ldr	r1, [r4, #20]
 8005e4c:	1d18      	adds	r0, r3, #4
 8005e4e:	6010      	str	r0, [r2, #0]
 8005e50:	0628      	lsls	r0, r5, #24
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	d501      	bpl.n	8005e5a <_printf_i+0x196>
 8005e56:	6019      	str	r1, [r3, #0]
 8005e58:	e002      	b.n	8005e60 <_printf_i+0x19c>
 8005e5a:	066a      	lsls	r2, r5, #25
 8005e5c:	d5fb      	bpl.n	8005e56 <_printf_i+0x192>
 8005e5e:	8019      	strh	r1, [r3, #0]
 8005e60:	2300      	movs	r3, #0
 8005e62:	6123      	str	r3, [r4, #16]
 8005e64:	4665      	mov	r5, ip
 8005e66:	e7b9      	b.n	8005ddc <_printf_i+0x118>
 8005e68:	6813      	ldr	r3, [r2, #0]
 8005e6a:	1d19      	adds	r1, r3, #4
 8005e6c:	6011      	str	r1, [r2, #0]
 8005e6e:	681d      	ldr	r5, [r3, #0]
 8005e70:	6862      	ldr	r2, [r4, #4]
 8005e72:	2100      	movs	r1, #0
 8005e74:	4628      	mov	r0, r5
 8005e76:	f7fa f9cb 	bl	8000210 <memchr>
 8005e7a:	b108      	cbz	r0, 8005e80 <_printf_i+0x1bc>
 8005e7c:	1b40      	subs	r0, r0, r5
 8005e7e:	6060      	str	r0, [r4, #4]
 8005e80:	6863      	ldr	r3, [r4, #4]
 8005e82:	6123      	str	r3, [r4, #16]
 8005e84:	2300      	movs	r3, #0
 8005e86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e8a:	e7a7      	b.n	8005ddc <_printf_i+0x118>
 8005e8c:	6923      	ldr	r3, [r4, #16]
 8005e8e:	462a      	mov	r2, r5
 8005e90:	4639      	mov	r1, r7
 8005e92:	4630      	mov	r0, r6
 8005e94:	47c0      	blx	r8
 8005e96:	3001      	adds	r0, #1
 8005e98:	d0aa      	beq.n	8005df0 <_printf_i+0x12c>
 8005e9a:	6823      	ldr	r3, [r4, #0]
 8005e9c:	079b      	lsls	r3, r3, #30
 8005e9e:	d413      	bmi.n	8005ec8 <_printf_i+0x204>
 8005ea0:	68e0      	ldr	r0, [r4, #12]
 8005ea2:	9b03      	ldr	r3, [sp, #12]
 8005ea4:	4298      	cmp	r0, r3
 8005ea6:	bfb8      	it	lt
 8005ea8:	4618      	movlt	r0, r3
 8005eaa:	e7a3      	b.n	8005df4 <_printf_i+0x130>
 8005eac:	2301      	movs	r3, #1
 8005eae:	464a      	mov	r2, r9
 8005eb0:	4639      	mov	r1, r7
 8005eb2:	4630      	mov	r0, r6
 8005eb4:	47c0      	blx	r8
 8005eb6:	3001      	adds	r0, #1
 8005eb8:	d09a      	beq.n	8005df0 <_printf_i+0x12c>
 8005eba:	3501      	adds	r5, #1
 8005ebc:	68e3      	ldr	r3, [r4, #12]
 8005ebe:	9a03      	ldr	r2, [sp, #12]
 8005ec0:	1a9b      	subs	r3, r3, r2
 8005ec2:	42ab      	cmp	r3, r5
 8005ec4:	dcf2      	bgt.n	8005eac <_printf_i+0x1e8>
 8005ec6:	e7eb      	b.n	8005ea0 <_printf_i+0x1dc>
 8005ec8:	2500      	movs	r5, #0
 8005eca:	f104 0919 	add.w	r9, r4, #25
 8005ece:	e7f5      	b.n	8005ebc <_printf_i+0x1f8>
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d1ac      	bne.n	8005e2e <_printf_i+0x16a>
 8005ed4:	7803      	ldrb	r3, [r0, #0]
 8005ed6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005eda:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ede:	e76c      	b.n	8005dba <_printf_i+0xf6>
 8005ee0:	08006651 	.word	0x08006651
 8005ee4:	08006662 	.word	0x08006662

08005ee8 <_sbrk_r>:
 8005ee8:	b538      	push	{r3, r4, r5, lr}
 8005eea:	4c06      	ldr	r4, [pc, #24]	; (8005f04 <_sbrk_r+0x1c>)
 8005eec:	2300      	movs	r3, #0
 8005eee:	4605      	mov	r5, r0
 8005ef0:	4608      	mov	r0, r1
 8005ef2:	6023      	str	r3, [r4, #0]
 8005ef4:	f7fc ffe8 	bl	8002ec8 <_sbrk>
 8005ef8:	1c43      	adds	r3, r0, #1
 8005efa:	d102      	bne.n	8005f02 <_sbrk_r+0x1a>
 8005efc:	6823      	ldr	r3, [r4, #0]
 8005efe:	b103      	cbz	r3, 8005f02 <_sbrk_r+0x1a>
 8005f00:	602b      	str	r3, [r5, #0]
 8005f02:	bd38      	pop	{r3, r4, r5, pc}
 8005f04:	20000178 	.word	0x20000178

08005f08 <__sread>:
 8005f08:	b510      	push	{r4, lr}
 8005f0a:	460c      	mov	r4, r1
 8005f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f10:	f000 fa96 	bl	8006440 <_read_r>
 8005f14:	2800      	cmp	r0, #0
 8005f16:	bfab      	itete	ge
 8005f18:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f1a:	89a3      	ldrhlt	r3, [r4, #12]
 8005f1c:	181b      	addge	r3, r3, r0
 8005f1e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005f22:	bfac      	ite	ge
 8005f24:	6563      	strge	r3, [r4, #84]	; 0x54
 8005f26:	81a3      	strhlt	r3, [r4, #12]
 8005f28:	bd10      	pop	{r4, pc}

08005f2a <__swrite>:
 8005f2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f2e:	461f      	mov	r7, r3
 8005f30:	898b      	ldrh	r3, [r1, #12]
 8005f32:	05db      	lsls	r3, r3, #23
 8005f34:	4605      	mov	r5, r0
 8005f36:	460c      	mov	r4, r1
 8005f38:	4616      	mov	r6, r2
 8005f3a:	d505      	bpl.n	8005f48 <__swrite+0x1e>
 8005f3c:	2302      	movs	r3, #2
 8005f3e:	2200      	movs	r2, #0
 8005f40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f44:	f000 f9b6 	bl	80062b4 <_lseek_r>
 8005f48:	89a3      	ldrh	r3, [r4, #12]
 8005f4a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f4e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f52:	81a3      	strh	r3, [r4, #12]
 8005f54:	4632      	mov	r2, r6
 8005f56:	463b      	mov	r3, r7
 8005f58:	4628      	mov	r0, r5
 8005f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f5e:	f000 b869 	b.w	8006034 <_write_r>

08005f62 <__sseek>:
 8005f62:	b510      	push	{r4, lr}
 8005f64:	460c      	mov	r4, r1
 8005f66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f6a:	f000 f9a3 	bl	80062b4 <_lseek_r>
 8005f6e:	1c43      	adds	r3, r0, #1
 8005f70:	89a3      	ldrh	r3, [r4, #12]
 8005f72:	bf15      	itete	ne
 8005f74:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f76:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f7a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f7e:	81a3      	strheq	r3, [r4, #12]
 8005f80:	bf18      	it	ne
 8005f82:	81a3      	strhne	r3, [r4, #12]
 8005f84:	bd10      	pop	{r4, pc}

08005f86 <__sclose>:
 8005f86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f8a:	f000 b8d3 	b.w	8006134 <_close_r>
	...

08005f90 <__swbuf_r>:
 8005f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f92:	460e      	mov	r6, r1
 8005f94:	4614      	mov	r4, r2
 8005f96:	4605      	mov	r5, r0
 8005f98:	b118      	cbz	r0, 8005fa2 <__swbuf_r+0x12>
 8005f9a:	6983      	ldr	r3, [r0, #24]
 8005f9c:	b90b      	cbnz	r3, 8005fa2 <__swbuf_r+0x12>
 8005f9e:	f7ff fbf7 	bl	8005790 <__sinit>
 8005fa2:	4b21      	ldr	r3, [pc, #132]	; (8006028 <__swbuf_r+0x98>)
 8005fa4:	429c      	cmp	r4, r3
 8005fa6:	d12a      	bne.n	8005ffe <__swbuf_r+0x6e>
 8005fa8:	686c      	ldr	r4, [r5, #4]
 8005faa:	69a3      	ldr	r3, [r4, #24]
 8005fac:	60a3      	str	r3, [r4, #8]
 8005fae:	89a3      	ldrh	r3, [r4, #12]
 8005fb0:	071a      	lsls	r2, r3, #28
 8005fb2:	d52e      	bpl.n	8006012 <__swbuf_r+0x82>
 8005fb4:	6923      	ldr	r3, [r4, #16]
 8005fb6:	b363      	cbz	r3, 8006012 <__swbuf_r+0x82>
 8005fb8:	6923      	ldr	r3, [r4, #16]
 8005fba:	6820      	ldr	r0, [r4, #0]
 8005fbc:	1ac0      	subs	r0, r0, r3
 8005fbe:	6963      	ldr	r3, [r4, #20]
 8005fc0:	b2f6      	uxtb	r6, r6
 8005fc2:	4283      	cmp	r3, r0
 8005fc4:	4637      	mov	r7, r6
 8005fc6:	dc04      	bgt.n	8005fd2 <__swbuf_r+0x42>
 8005fc8:	4621      	mov	r1, r4
 8005fca:	4628      	mov	r0, r5
 8005fcc:	f000 f948 	bl	8006260 <_fflush_r>
 8005fd0:	bb28      	cbnz	r0, 800601e <__swbuf_r+0x8e>
 8005fd2:	68a3      	ldr	r3, [r4, #8]
 8005fd4:	3b01      	subs	r3, #1
 8005fd6:	60a3      	str	r3, [r4, #8]
 8005fd8:	6823      	ldr	r3, [r4, #0]
 8005fda:	1c5a      	adds	r2, r3, #1
 8005fdc:	6022      	str	r2, [r4, #0]
 8005fde:	701e      	strb	r6, [r3, #0]
 8005fe0:	6963      	ldr	r3, [r4, #20]
 8005fe2:	3001      	adds	r0, #1
 8005fe4:	4283      	cmp	r3, r0
 8005fe6:	d004      	beq.n	8005ff2 <__swbuf_r+0x62>
 8005fe8:	89a3      	ldrh	r3, [r4, #12]
 8005fea:	07db      	lsls	r3, r3, #31
 8005fec:	d519      	bpl.n	8006022 <__swbuf_r+0x92>
 8005fee:	2e0a      	cmp	r6, #10
 8005ff0:	d117      	bne.n	8006022 <__swbuf_r+0x92>
 8005ff2:	4621      	mov	r1, r4
 8005ff4:	4628      	mov	r0, r5
 8005ff6:	f000 f933 	bl	8006260 <_fflush_r>
 8005ffa:	b190      	cbz	r0, 8006022 <__swbuf_r+0x92>
 8005ffc:	e00f      	b.n	800601e <__swbuf_r+0x8e>
 8005ffe:	4b0b      	ldr	r3, [pc, #44]	; (800602c <__swbuf_r+0x9c>)
 8006000:	429c      	cmp	r4, r3
 8006002:	d101      	bne.n	8006008 <__swbuf_r+0x78>
 8006004:	68ac      	ldr	r4, [r5, #8]
 8006006:	e7d0      	b.n	8005faa <__swbuf_r+0x1a>
 8006008:	4b09      	ldr	r3, [pc, #36]	; (8006030 <__swbuf_r+0xa0>)
 800600a:	429c      	cmp	r4, r3
 800600c:	bf08      	it	eq
 800600e:	68ec      	ldreq	r4, [r5, #12]
 8006010:	e7cb      	b.n	8005faa <__swbuf_r+0x1a>
 8006012:	4621      	mov	r1, r4
 8006014:	4628      	mov	r0, r5
 8006016:	f000 f81f 	bl	8006058 <__swsetup_r>
 800601a:	2800      	cmp	r0, #0
 800601c:	d0cc      	beq.n	8005fb8 <__swbuf_r+0x28>
 800601e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006022:	4638      	mov	r0, r7
 8006024:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006026:	bf00      	nop
 8006028:	08006600 	.word	0x08006600
 800602c:	08006620 	.word	0x08006620
 8006030:	080065e0 	.word	0x080065e0

08006034 <_write_r>:
 8006034:	b538      	push	{r3, r4, r5, lr}
 8006036:	4c07      	ldr	r4, [pc, #28]	; (8006054 <_write_r+0x20>)
 8006038:	4605      	mov	r5, r0
 800603a:	4608      	mov	r0, r1
 800603c:	4611      	mov	r1, r2
 800603e:	2200      	movs	r2, #0
 8006040:	6022      	str	r2, [r4, #0]
 8006042:	461a      	mov	r2, r3
 8006044:	f7fc feef 	bl	8002e26 <_write>
 8006048:	1c43      	adds	r3, r0, #1
 800604a:	d102      	bne.n	8006052 <_write_r+0x1e>
 800604c:	6823      	ldr	r3, [r4, #0]
 800604e:	b103      	cbz	r3, 8006052 <_write_r+0x1e>
 8006050:	602b      	str	r3, [r5, #0]
 8006052:	bd38      	pop	{r3, r4, r5, pc}
 8006054:	20000178 	.word	0x20000178

08006058 <__swsetup_r>:
 8006058:	4b32      	ldr	r3, [pc, #200]	; (8006124 <__swsetup_r+0xcc>)
 800605a:	b570      	push	{r4, r5, r6, lr}
 800605c:	681d      	ldr	r5, [r3, #0]
 800605e:	4606      	mov	r6, r0
 8006060:	460c      	mov	r4, r1
 8006062:	b125      	cbz	r5, 800606e <__swsetup_r+0x16>
 8006064:	69ab      	ldr	r3, [r5, #24]
 8006066:	b913      	cbnz	r3, 800606e <__swsetup_r+0x16>
 8006068:	4628      	mov	r0, r5
 800606a:	f7ff fb91 	bl	8005790 <__sinit>
 800606e:	4b2e      	ldr	r3, [pc, #184]	; (8006128 <__swsetup_r+0xd0>)
 8006070:	429c      	cmp	r4, r3
 8006072:	d10f      	bne.n	8006094 <__swsetup_r+0x3c>
 8006074:	686c      	ldr	r4, [r5, #4]
 8006076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800607a:	b29a      	uxth	r2, r3
 800607c:	0715      	lsls	r5, r2, #28
 800607e:	d42c      	bmi.n	80060da <__swsetup_r+0x82>
 8006080:	06d0      	lsls	r0, r2, #27
 8006082:	d411      	bmi.n	80060a8 <__swsetup_r+0x50>
 8006084:	2209      	movs	r2, #9
 8006086:	6032      	str	r2, [r6, #0]
 8006088:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800608c:	81a3      	strh	r3, [r4, #12]
 800608e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006092:	e03e      	b.n	8006112 <__swsetup_r+0xba>
 8006094:	4b25      	ldr	r3, [pc, #148]	; (800612c <__swsetup_r+0xd4>)
 8006096:	429c      	cmp	r4, r3
 8006098:	d101      	bne.n	800609e <__swsetup_r+0x46>
 800609a:	68ac      	ldr	r4, [r5, #8]
 800609c:	e7eb      	b.n	8006076 <__swsetup_r+0x1e>
 800609e:	4b24      	ldr	r3, [pc, #144]	; (8006130 <__swsetup_r+0xd8>)
 80060a0:	429c      	cmp	r4, r3
 80060a2:	bf08      	it	eq
 80060a4:	68ec      	ldreq	r4, [r5, #12]
 80060a6:	e7e6      	b.n	8006076 <__swsetup_r+0x1e>
 80060a8:	0751      	lsls	r1, r2, #29
 80060aa:	d512      	bpl.n	80060d2 <__swsetup_r+0x7a>
 80060ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80060ae:	b141      	cbz	r1, 80060c2 <__swsetup_r+0x6a>
 80060b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80060b4:	4299      	cmp	r1, r3
 80060b6:	d002      	beq.n	80060be <__swsetup_r+0x66>
 80060b8:	4630      	mov	r0, r6
 80060ba:	f000 f973 	bl	80063a4 <_free_r>
 80060be:	2300      	movs	r3, #0
 80060c0:	6363      	str	r3, [r4, #52]	; 0x34
 80060c2:	89a3      	ldrh	r3, [r4, #12]
 80060c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80060c8:	81a3      	strh	r3, [r4, #12]
 80060ca:	2300      	movs	r3, #0
 80060cc:	6063      	str	r3, [r4, #4]
 80060ce:	6923      	ldr	r3, [r4, #16]
 80060d0:	6023      	str	r3, [r4, #0]
 80060d2:	89a3      	ldrh	r3, [r4, #12]
 80060d4:	f043 0308 	orr.w	r3, r3, #8
 80060d8:	81a3      	strh	r3, [r4, #12]
 80060da:	6923      	ldr	r3, [r4, #16]
 80060dc:	b94b      	cbnz	r3, 80060f2 <__swsetup_r+0x9a>
 80060de:	89a3      	ldrh	r3, [r4, #12]
 80060e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80060e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80060e8:	d003      	beq.n	80060f2 <__swsetup_r+0x9a>
 80060ea:	4621      	mov	r1, r4
 80060ec:	4630      	mov	r0, r6
 80060ee:	f000 f917 	bl	8006320 <__smakebuf_r>
 80060f2:	89a2      	ldrh	r2, [r4, #12]
 80060f4:	f012 0301 	ands.w	r3, r2, #1
 80060f8:	d00c      	beq.n	8006114 <__swsetup_r+0xbc>
 80060fa:	2300      	movs	r3, #0
 80060fc:	60a3      	str	r3, [r4, #8]
 80060fe:	6963      	ldr	r3, [r4, #20]
 8006100:	425b      	negs	r3, r3
 8006102:	61a3      	str	r3, [r4, #24]
 8006104:	6923      	ldr	r3, [r4, #16]
 8006106:	b953      	cbnz	r3, 800611e <__swsetup_r+0xc6>
 8006108:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800610c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8006110:	d1ba      	bne.n	8006088 <__swsetup_r+0x30>
 8006112:	bd70      	pop	{r4, r5, r6, pc}
 8006114:	0792      	lsls	r2, r2, #30
 8006116:	bf58      	it	pl
 8006118:	6963      	ldrpl	r3, [r4, #20]
 800611a:	60a3      	str	r3, [r4, #8]
 800611c:	e7f2      	b.n	8006104 <__swsetup_r+0xac>
 800611e:	2000      	movs	r0, #0
 8006120:	e7f7      	b.n	8006112 <__swsetup_r+0xba>
 8006122:	bf00      	nop
 8006124:	2000000c 	.word	0x2000000c
 8006128:	08006600 	.word	0x08006600
 800612c:	08006620 	.word	0x08006620
 8006130:	080065e0 	.word	0x080065e0

08006134 <_close_r>:
 8006134:	b538      	push	{r3, r4, r5, lr}
 8006136:	4c06      	ldr	r4, [pc, #24]	; (8006150 <_close_r+0x1c>)
 8006138:	2300      	movs	r3, #0
 800613a:	4605      	mov	r5, r0
 800613c:	4608      	mov	r0, r1
 800613e:	6023      	str	r3, [r4, #0]
 8006140:	f7fc fe8d 	bl	8002e5e <_close>
 8006144:	1c43      	adds	r3, r0, #1
 8006146:	d102      	bne.n	800614e <_close_r+0x1a>
 8006148:	6823      	ldr	r3, [r4, #0]
 800614a:	b103      	cbz	r3, 800614e <_close_r+0x1a>
 800614c:	602b      	str	r3, [r5, #0]
 800614e:	bd38      	pop	{r3, r4, r5, pc}
 8006150:	20000178 	.word	0x20000178

08006154 <__sflush_r>:
 8006154:	898a      	ldrh	r2, [r1, #12]
 8006156:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800615a:	4605      	mov	r5, r0
 800615c:	0710      	lsls	r0, r2, #28
 800615e:	460c      	mov	r4, r1
 8006160:	d458      	bmi.n	8006214 <__sflush_r+0xc0>
 8006162:	684b      	ldr	r3, [r1, #4]
 8006164:	2b00      	cmp	r3, #0
 8006166:	dc05      	bgt.n	8006174 <__sflush_r+0x20>
 8006168:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800616a:	2b00      	cmp	r3, #0
 800616c:	dc02      	bgt.n	8006174 <__sflush_r+0x20>
 800616e:	2000      	movs	r0, #0
 8006170:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006174:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006176:	2e00      	cmp	r6, #0
 8006178:	d0f9      	beq.n	800616e <__sflush_r+0x1a>
 800617a:	2300      	movs	r3, #0
 800617c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006180:	682f      	ldr	r7, [r5, #0]
 8006182:	6a21      	ldr	r1, [r4, #32]
 8006184:	602b      	str	r3, [r5, #0]
 8006186:	d032      	beq.n	80061ee <__sflush_r+0x9a>
 8006188:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800618a:	89a3      	ldrh	r3, [r4, #12]
 800618c:	075a      	lsls	r2, r3, #29
 800618e:	d505      	bpl.n	800619c <__sflush_r+0x48>
 8006190:	6863      	ldr	r3, [r4, #4]
 8006192:	1ac0      	subs	r0, r0, r3
 8006194:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006196:	b10b      	cbz	r3, 800619c <__sflush_r+0x48>
 8006198:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800619a:	1ac0      	subs	r0, r0, r3
 800619c:	2300      	movs	r3, #0
 800619e:	4602      	mov	r2, r0
 80061a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80061a2:	6a21      	ldr	r1, [r4, #32]
 80061a4:	4628      	mov	r0, r5
 80061a6:	47b0      	blx	r6
 80061a8:	1c43      	adds	r3, r0, #1
 80061aa:	89a3      	ldrh	r3, [r4, #12]
 80061ac:	d106      	bne.n	80061bc <__sflush_r+0x68>
 80061ae:	6829      	ldr	r1, [r5, #0]
 80061b0:	291d      	cmp	r1, #29
 80061b2:	d848      	bhi.n	8006246 <__sflush_r+0xf2>
 80061b4:	4a29      	ldr	r2, [pc, #164]	; (800625c <__sflush_r+0x108>)
 80061b6:	40ca      	lsrs	r2, r1
 80061b8:	07d6      	lsls	r6, r2, #31
 80061ba:	d544      	bpl.n	8006246 <__sflush_r+0xf2>
 80061bc:	2200      	movs	r2, #0
 80061be:	6062      	str	r2, [r4, #4]
 80061c0:	04d9      	lsls	r1, r3, #19
 80061c2:	6922      	ldr	r2, [r4, #16]
 80061c4:	6022      	str	r2, [r4, #0]
 80061c6:	d504      	bpl.n	80061d2 <__sflush_r+0x7e>
 80061c8:	1c42      	adds	r2, r0, #1
 80061ca:	d101      	bne.n	80061d0 <__sflush_r+0x7c>
 80061cc:	682b      	ldr	r3, [r5, #0]
 80061ce:	b903      	cbnz	r3, 80061d2 <__sflush_r+0x7e>
 80061d0:	6560      	str	r0, [r4, #84]	; 0x54
 80061d2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80061d4:	602f      	str	r7, [r5, #0]
 80061d6:	2900      	cmp	r1, #0
 80061d8:	d0c9      	beq.n	800616e <__sflush_r+0x1a>
 80061da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80061de:	4299      	cmp	r1, r3
 80061e0:	d002      	beq.n	80061e8 <__sflush_r+0x94>
 80061e2:	4628      	mov	r0, r5
 80061e4:	f000 f8de 	bl	80063a4 <_free_r>
 80061e8:	2000      	movs	r0, #0
 80061ea:	6360      	str	r0, [r4, #52]	; 0x34
 80061ec:	e7c0      	b.n	8006170 <__sflush_r+0x1c>
 80061ee:	2301      	movs	r3, #1
 80061f0:	4628      	mov	r0, r5
 80061f2:	47b0      	blx	r6
 80061f4:	1c41      	adds	r1, r0, #1
 80061f6:	d1c8      	bne.n	800618a <__sflush_r+0x36>
 80061f8:	682b      	ldr	r3, [r5, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d0c5      	beq.n	800618a <__sflush_r+0x36>
 80061fe:	2b1d      	cmp	r3, #29
 8006200:	d001      	beq.n	8006206 <__sflush_r+0xb2>
 8006202:	2b16      	cmp	r3, #22
 8006204:	d101      	bne.n	800620a <__sflush_r+0xb6>
 8006206:	602f      	str	r7, [r5, #0]
 8006208:	e7b1      	b.n	800616e <__sflush_r+0x1a>
 800620a:	89a3      	ldrh	r3, [r4, #12]
 800620c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006210:	81a3      	strh	r3, [r4, #12]
 8006212:	e7ad      	b.n	8006170 <__sflush_r+0x1c>
 8006214:	690f      	ldr	r7, [r1, #16]
 8006216:	2f00      	cmp	r7, #0
 8006218:	d0a9      	beq.n	800616e <__sflush_r+0x1a>
 800621a:	0793      	lsls	r3, r2, #30
 800621c:	680e      	ldr	r6, [r1, #0]
 800621e:	bf08      	it	eq
 8006220:	694b      	ldreq	r3, [r1, #20]
 8006222:	600f      	str	r7, [r1, #0]
 8006224:	bf18      	it	ne
 8006226:	2300      	movne	r3, #0
 8006228:	eba6 0807 	sub.w	r8, r6, r7
 800622c:	608b      	str	r3, [r1, #8]
 800622e:	f1b8 0f00 	cmp.w	r8, #0
 8006232:	dd9c      	ble.n	800616e <__sflush_r+0x1a>
 8006234:	4643      	mov	r3, r8
 8006236:	463a      	mov	r2, r7
 8006238:	6a21      	ldr	r1, [r4, #32]
 800623a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800623c:	4628      	mov	r0, r5
 800623e:	47b0      	blx	r6
 8006240:	2800      	cmp	r0, #0
 8006242:	dc06      	bgt.n	8006252 <__sflush_r+0xfe>
 8006244:	89a3      	ldrh	r3, [r4, #12]
 8006246:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800624a:	81a3      	strh	r3, [r4, #12]
 800624c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006250:	e78e      	b.n	8006170 <__sflush_r+0x1c>
 8006252:	4407      	add	r7, r0
 8006254:	eba8 0800 	sub.w	r8, r8, r0
 8006258:	e7e9      	b.n	800622e <__sflush_r+0xda>
 800625a:	bf00      	nop
 800625c:	20400001 	.word	0x20400001

08006260 <_fflush_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	690b      	ldr	r3, [r1, #16]
 8006264:	4605      	mov	r5, r0
 8006266:	460c      	mov	r4, r1
 8006268:	b1db      	cbz	r3, 80062a2 <_fflush_r+0x42>
 800626a:	b118      	cbz	r0, 8006274 <_fflush_r+0x14>
 800626c:	6983      	ldr	r3, [r0, #24]
 800626e:	b90b      	cbnz	r3, 8006274 <_fflush_r+0x14>
 8006270:	f7ff fa8e 	bl	8005790 <__sinit>
 8006274:	4b0c      	ldr	r3, [pc, #48]	; (80062a8 <_fflush_r+0x48>)
 8006276:	429c      	cmp	r4, r3
 8006278:	d109      	bne.n	800628e <_fflush_r+0x2e>
 800627a:	686c      	ldr	r4, [r5, #4]
 800627c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006280:	b17b      	cbz	r3, 80062a2 <_fflush_r+0x42>
 8006282:	4621      	mov	r1, r4
 8006284:	4628      	mov	r0, r5
 8006286:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800628a:	f7ff bf63 	b.w	8006154 <__sflush_r>
 800628e:	4b07      	ldr	r3, [pc, #28]	; (80062ac <_fflush_r+0x4c>)
 8006290:	429c      	cmp	r4, r3
 8006292:	d101      	bne.n	8006298 <_fflush_r+0x38>
 8006294:	68ac      	ldr	r4, [r5, #8]
 8006296:	e7f1      	b.n	800627c <_fflush_r+0x1c>
 8006298:	4b05      	ldr	r3, [pc, #20]	; (80062b0 <_fflush_r+0x50>)
 800629a:	429c      	cmp	r4, r3
 800629c:	bf08      	it	eq
 800629e:	68ec      	ldreq	r4, [r5, #12]
 80062a0:	e7ec      	b.n	800627c <_fflush_r+0x1c>
 80062a2:	2000      	movs	r0, #0
 80062a4:	bd38      	pop	{r3, r4, r5, pc}
 80062a6:	bf00      	nop
 80062a8:	08006600 	.word	0x08006600
 80062ac:	08006620 	.word	0x08006620
 80062b0:	080065e0 	.word	0x080065e0

080062b4 <_lseek_r>:
 80062b4:	b538      	push	{r3, r4, r5, lr}
 80062b6:	4c07      	ldr	r4, [pc, #28]	; (80062d4 <_lseek_r+0x20>)
 80062b8:	4605      	mov	r5, r0
 80062ba:	4608      	mov	r0, r1
 80062bc:	4611      	mov	r1, r2
 80062be:	2200      	movs	r2, #0
 80062c0:	6022      	str	r2, [r4, #0]
 80062c2:	461a      	mov	r2, r3
 80062c4:	f7fc fdf2 	bl	8002eac <_lseek>
 80062c8:	1c43      	adds	r3, r0, #1
 80062ca:	d102      	bne.n	80062d2 <_lseek_r+0x1e>
 80062cc:	6823      	ldr	r3, [r4, #0]
 80062ce:	b103      	cbz	r3, 80062d2 <_lseek_r+0x1e>
 80062d0:	602b      	str	r3, [r5, #0]
 80062d2:	bd38      	pop	{r3, r4, r5, pc}
 80062d4:	20000178 	.word	0x20000178

080062d8 <__swhatbuf_r>:
 80062d8:	b570      	push	{r4, r5, r6, lr}
 80062da:	460e      	mov	r6, r1
 80062dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062e0:	2900      	cmp	r1, #0
 80062e2:	b096      	sub	sp, #88	; 0x58
 80062e4:	4614      	mov	r4, r2
 80062e6:	461d      	mov	r5, r3
 80062e8:	da07      	bge.n	80062fa <__swhatbuf_r+0x22>
 80062ea:	2300      	movs	r3, #0
 80062ec:	602b      	str	r3, [r5, #0]
 80062ee:	89b3      	ldrh	r3, [r6, #12]
 80062f0:	061a      	lsls	r2, r3, #24
 80062f2:	d410      	bmi.n	8006316 <__swhatbuf_r+0x3e>
 80062f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80062f8:	e00e      	b.n	8006318 <__swhatbuf_r+0x40>
 80062fa:	466a      	mov	r2, sp
 80062fc:	f000 f8b2 	bl	8006464 <_fstat_r>
 8006300:	2800      	cmp	r0, #0
 8006302:	dbf2      	blt.n	80062ea <__swhatbuf_r+0x12>
 8006304:	9a01      	ldr	r2, [sp, #4]
 8006306:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800630a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800630e:	425a      	negs	r2, r3
 8006310:	415a      	adcs	r2, r3
 8006312:	602a      	str	r2, [r5, #0]
 8006314:	e7ee      	b.n	80062f4 <__swhatbuf_r+0x1c>
 8006316:	2340      	movs	r3, #64	; 0x40
 8006318:	2000      	movs	r0, #0
 800631a:	6023      	str	r3, [r4, #0]
 800631c:	b016      	add	sp, #88	; 0x58
 800631e:	bd70      	pop	{r4, r5, r6, pc}

08006320 <__smakebuf_r>:
 8006320:	898b      	ldrh	r3, [r1, #12]
 8006322:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006324:	079d      	lsls	r5, r3, #30
 8006326:	4606      	mov	r6, r0
 8006328:	460c      	mov	r4, r1
 800632a:	d507      	bpl.n	800633c <__smakebuf_r+0x1c>
 800632c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006330:	6023      	str	r3, [r4, #0]
 8006332:	6123      	str	r3, [r4, #16]
 8006334:	2301      	movs	r3, #1
 8006336:	6163      	str	r3, [r4, #20]
 8006338:	b002      	add	sp, #8
 800633a:	bd70      	pop	{r4, r5, r6, pc}
 800633c:	ab01      	add	r3, sp, #4
 800633e:	466a      	mov	r2, sp
 8006340:	f7ff ffca 	bl	80062d8 <__swhatbuf_r>
 8006344:	9900      	ldr	r1, [sp, #0]
 8006346:	4605      	mov	r5, r0
 8006348:	4630      	mov	r0, r6
 800634a:	f7ff faab 	bl	80058a4 <_malloc_r>
 800634e:	b948      	cbnz	r0, 8006364 <__smakebuf_r+0x44>
 8006350:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006354:	059a      	lsls	r2, r3, #22
 8006356:	d4ef      	bmi.n	8006338 <__smakebuf_r+0x18>
 8006358:	f023 0303 	bic.w	r3, r3, #3
 800635c:	f043 0302 	orr.w	r3, r3, #2
 8006360:	81a3      	strh	r3, [r4, #12]
 8006362:	e7e3      	b.n	800632c <__smakebuf_r+0xc>
 8006364:	4b0d      	ldr	r3, [pc, #52]	; (800639c <__smakebuf_r+0x7c>)
 8006366:	62b3      	str	r3, [r6, #40]	; 0x28
 8006368:	89a3      	ldrh	r3, [r4, #12]
 800636a:	6020      	str	r0, [r4, #0]
 800636c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006370:	81a3      	strh	r3, [r4, #12]
 8006372:	9b00      	ldr	r3, [sp, #0]
 8006374:	6163      	str	r3, [r4, #20]
 8006376:	9b01      	ldr	r3, [sp, #4]
 8006378:	6120      	str	r0, [r4, #16]
 800637a:	b15b      	cbz	r3, 8006394 <__smakebuf_r+0x74>
 800637c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006380:	4630      	mov	r0, r6
 8006382:	f000 f881 	bl	8006488 <_isatty_r>
 8006386:	b128      	cbz	r0, 8006394 <__smakebuf_r+0x74>
 8006388:	89a3      	ldrh	r3, [r4, #12]
 800638a:	f023 0303 	bic.w	r3, r3, #3
 800638e:	f043 0301 	orr.w	r3, r3, #1
 8006392:	81a3      	strh	r3, [r4, #12]
 8006394:	89a3      	ldrh	r3, [r4, #12]
 8006396:	431d      	orrs	r5, r3
 8006398:	81a5      	strh	r5, [r4, #12]
 800639a:	e7cd      	b.n	8006338 <__smakebuf_r+0x18>
 800639c:	08005759 	.word	0x08005759

080063a0 <__malloc_lock>:
 80063a0:	4770      	bx	lr

080063a2 <__malloc_unlock>:
 80063a2:	4770      	bx	lr

080063a4 <_free_r>:
 80063a4:	b538      	push	{r3, r4, r5, lr}
 80063a6:	4605      	mov	r5, r0
 80063a8:	2900      	cmp	r1, #0
 80063aa:	d045      	beq.n	8006438 <_free_r+0x94>
 80063ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063b0:	1f0c      	subs	r4, r1, #4
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	bfb8      	it	lt
 80063b6:	18e4      	addlt	r4, r4, r3
 80063b8:	f7ff fff2 	bl	80063a0 <__malloc_lock>
 80063bc:	4a1f      	ldr	r2, [pc, #124]	; (800643c <_free_r+0x98>)
 80063be:	6813      	ldr	r3, [r2, #0]
 80063c0:	4610      	mov	r0, r2
 80063c2:	b933      	cbnz	r3, 80063d2 <_free_r+0x2e>
 80063c4:	6063      	str	r3, [r4, #4]
 80063c6:	6014      	str	r4, [r2, #0]
 80063c8:	4628      	mov	r0, r5
 80063ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063ce:	f7ff bfe8 	b.w	80063a2 <__malloc_unlock>
 80063d2:	42a3      	cmp	r3, r4
 80063d4:	d90c      	bls.n	80063f0 <_free_r+0x4c>
 80063d6:	6821      	ldr	r1, [r4, #0]
 80063d8:	1862      	adds	r2, r4, r1
 80063da:	4293      	cmp	r3, r2
 80063dc:	bf04      	itt	eq
 80063de:	681a      	ldreq	r2, [r3, #0]
 80063e0:	685b      	ldreq	r3, [r3, #4]
 80063e2:	6063      	str	r3, [r4, #4]
 80063e4:	bf04      	itt	eq
 80063e6:	1852      	addeq	r2, r2, r1
 80063e8:	6022      	streq	r2, [r4, #0]
 80063ea:	6004      	str	r4, [r0, #0]
 80063ec:	e7ec      	b.n	80063c8 <_free_r+0x24>
 80063ee:	4613      	mov	r3, r2
 80063f0:	685a      	ldr	r2, [r3, #4]
 80063f2:	b10a      	cbz	r2, 80063f8 <_free_r+0x54>
 80063f4:	42a2      	cmp	r2, r4
 80063f6:	d9fa      	bls.n	80063ee <_free_r+0x4a>
 80063f8:	6819      	ldr	r1, [r3, #0]
 80063fa:	1858      	adds	r0, r3, r1
 80063fc:	42a0      	cmp	r0, r4
 80063fe:	d10b      	bne.n	8006418 <_free_r+0x74>
 8006400:	6820      	ldr	r0, [r4, #0]
 8006402:	4401      	add	r1, r0
 8006404:	1858      	adds	r0, r3, r1
 8006406:	4282      	cmp	r2, r0
 8006408:	6019      	str	r1, [r3, #0]
 800640a:	d1dd      	bne.n	80063c8 <_free_r+0x24>
 800640c:	6810      	ldr	r0, [r2, #0]
 800640e:	6852      	ldr	r2, [r2, #4]
 8006410:	605a      	str	r2, [r3, #4]
 8006412:	4401      	add	r1, r0
 8006414:	6019      	str	r1, [r3, #0]
 8006416:	e7d7      	b.n	80063c8 <_free_r+0x24>
 8006418:	d902      	bls.n	8006420 <_free_r+0x7c>
 800641a:	230c      	movs	r3, #12
 800641c:	602b      	str	r3, [r5, #0]
 800641e:	e7d3      	b.n	80063c8 <_free_r+0x24>
 8006420:	6820      	ldr	r0, [r4, #0]
 8006422:	1821      	adds	r1, r4, r0
 8006424:	428a      	cmp	r2, r1
 8006426:	bf04      	itt	eq
 8006428:	6811      	ldreq	r1, [r2, #0]
 800642a:	6852      	ldreq	r2, [r2, #4]
 800642c:	6062      	str	r2, [r4, #4]
 800642e:	bf04      	itt	eq
 8006430:	1809      	addeq	r1, r1, r0
 8006432:	6021      	streq	r1, [r4, #0]
 8006434:	605c      	str	r4, [r3, #4]
 8006436:	e7c7      	b.n	80063c8 <_free_r+0x24>
 8006438:	bd38      	pop	{r3, r4, r5, pc}
 800643a:	bf00      	nop
 800643c:	20000094 	.word	0x20000094

08006440 <_read_r>:
 8006440:	b538      	push	{r3, r4, r5, lr}
 8006442:	4c07      	ldr	r4, [pc, #28]	; (8006460 <_read_r+0x20>)
 8006444:	4605      	mov	r5, r0
 8006446:	4608      	mov	r0, r1
 8006448:	4611      	mov	r1, r2
 800644a:	2200      	movs	r2, #0
 800644c:	6022      	str	r2, [r4, #0]
 800644e:	461a      	mov	r2, r3
 8006450:	f7fc fccc 	bl	8002dec <_read>
 8006454:	1c43      	adds	r3, r0, #1
 8006456:	d102      	bne.n	800645e <_read_r+0x1e>
 8006458:	6823      	ldr	r3, [r4, #0]
 800645a:	b103      	cbz	r3, 800645e <_read_r+0x1e>
 800645c:	602b      	str	r3, [r5, #0]
 800645e:	bd38      	pop	{r3, r4, r5, pc}
 8006460:	20000178 	.word	0x20000178

08006464 <_fstat_r>:
 8006464:	b538      	push	{r3, r4, r5, lr}
 8006466:	4c07      	ldr	r4, [pc, #28]	; (8006484 <_fstat_r+0x20>)
 8006468:	2300      	movs	r3, #0
 800646a:	4605      	mov	r5, r0
 800646c:	4608      	mov	r0, r1
 800646e:	4611      	mov	r1, r2
 8006470:	6023      	str	r3, [r4, #0]
 8006472:	f7fc fd00 	bl	8002e76 <_fstat>
 8006476:	1c43      	adds	r3, r0, #1
 8006478:	d102      	bne.n	8006480 <_fstat_r+0x1c>
 800647a:	6823      	ldr	r3, [r4, #0]
 800647c:	b103      	cbz	r3, 8006480 <_fstat_r+0x1c>
 800647e:	602b      	str	r3, [r5, #0]
 8006480:	bd38      	pop	{r3, r4, r5, pc}
 8006482:	bf00      	nop
 8006484:	20000178 	.word	0x20000178

08006488 <_isatty_r>:
 8006488:	b538      	push	{r3, r4, r5, lr}
 800648a:	4c06      	ldr	r4, [pc, #24]	; (80064a4 <_isatty_r+0x1c>)
 800648c:	2300      	movs	r3, #0
 800648e:	4605      	mov	r5, r0
 8006490:	4608      	mov	r0, r1
 8006492:	6023      	str	r3, [r4, #0]
 8006494:	f7fc fcff 	bl	8002e96 <_isatty>
 8006498:	1c43      	adds	r3, r0, #1
 800649a:	d102      	bne.n	80064a2 <_isatty_r+0x1a>
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	b103      	cbz	r3, 80064a2 <_isatty_r+0x1a>
 80064a0:	602b      	str	r3, [r5, #0]
 80064a2:	bd38      	pop	{r3, r4, r5, pc}
 80064a4:	20000178 	.word	0x20000178

080064a8 <_init>:
 80064a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064aa:	bf00      	nop
 80064ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ae:	bc08      	pop	{r3}
 80064b0:	469e      	mov	lr, r3
 80064b2:	4770      	bx	lr

080064b4 <_fini>:
 80064b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b6:	bf00      	nop
 80064b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80064ba:	bc08      	pop	{r3}
 80064bc:	469e      	mov	lr, r3
 80064be:	4770      	bx	lr
