;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #600, 701
	SUB #0, 9
	JMN 0, <332
	SPL <127, 106
	SPL <600, #2
	SUB 0, -100
	JMZ -7, @-20
	ADD 270, 10
	SPL 0, <-2
	MOV @4, @2
	MOV @4, @2
	ADD 210, 60
	SPL 100, @203
	SPL 720, 20
	SPL 720, 20
	SUB 0, -100
	JMZ -7, @-20
	SUB 720, 20
	SUB 720, 20
	SUB 720, 20
	SPL 9, <392
	SUB 274, @60
	SUB 274, @60
	SLT -0, 90
	SLT -0, 90
	SLT 130, 9
	SLT 10, 20
	SUB @121, 103
	MOV 7, -29
	SUB #0, 9
	SUB @0, @52
	SUB @107, 6
	MOV -7, <-20
	CMP 70, 60
	SUB @127, 106
	SLT -0, 90
	SLT -0, 90
	SLT -0, 90
	SLT 130, 9
	SLT 130, 9
	DJN -1, @-20
	SLT 130, 9
	SLT 130, 9
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
