0.6
2019.2
Nov  6 2019
21:57:16
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sim_1/new/testbench.v,1685085922,verilog,,,,testbench,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/ip/data_memory_ip/sim/data_memory_ip.v,1684917653,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/ip/instruction_memory_ip/sim/instruction_memory_ip.v,,data_memory_ip,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/ip/instruction_memory_ip/sim/instruction_memory_ip.v,1684844410,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/alu.v,,instruction_memory_ip,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/alu.v,1684916997,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/alua_mux.v,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/cpu_define.vh,ALU,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/alua_mux.v,1684918404,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/alub_mux.v,,ALUA_MUX,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/alub_mux.v,1685084340,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/control_unit.v,,ALUB_MUX,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/control_unit.v,1684843519,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/data_memory.v,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/cpu_define.vh,CU,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/cpu_define.vh,1684916982,verilog,,,,,,,,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/data_memory.v,1685085789,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/extend.v,,DATA_MEMORY,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/extend.v,1685084403,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/inst_memory.v,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/cpu_define.vh,EXTEND,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/inst_memory.v,1684845272,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/npc.v,,INST_MEMORY,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/npc.v,1685081644,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/pc.v,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/cpu_define.vh,NPC,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/pc.v,1684760724,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/register_file.v,,PC,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/register_file.v,1684846142,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/top.v,,RF,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/top.v,1685085793,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/write_back_mux.v,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/cpu_define.vh,top,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/write_back_mux.v,1684918815,verilog,,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sim_1/new/testbench.v,D:/vivado projects/JZ_project_2/JZ_project_2/JZ_project_2.srcs/sources_1/new/cpu_define.vh,WB_MUX,,,../../../../JZ_project_2.srcs/sources_1/new,,,,,
