============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 27 2022  01:11:33 am
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     375                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_12_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[3]                   -       -     R     (arrival)                       4  2.8     0     0      15    (-,-) 
  fopt6744/Y             -       A->Y  R     BUFx2_ASAP7_75t_SL              3  2.9    10    11      26    (-,-) 
  div_28_8_g5610__1617/Y -       A->Y  F     NOR2x1_ASAP7_75t_L              2  1.8    13    10      35    (-,-) 
  div_28_8_g5606/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              1  0.9     8     6      41    (-,-) 
  div_28_8_g5575__2802/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL           1  2.2    21    10      51    (-,-) 
  div_28_8_g5549__7482/Y -       B->Y  F     XNOR2x1_ASAP7_75t_SL            4  3.4    20    17      68    (-,-) 
  div_28_8_g5538__1705/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  0.9    28    16      84    (-,-) 
  div_28_8_g5531__8428/Y -       B->Y  F     OAI211xp5_ASAP7_75t_SL          1  1.0    27    11      95    (-,-) 
  div_28_8_g5524__7410/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  1.8    12    16     112    (-,-) 
  div_28_8_g5512__5115/Y -       A->Y  F     AND2x2_ASAP7_75t_SL             3  3.2    10    15     126    (-,-) 
  div_28_8_g5510__6131/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL             3  3.3    19    11     137    (-,-) 
  div_28_8_g5507__5122/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL           1  1.7    18    10     147    (-,-) 
  div_28_8_g5502__1617/Y -       B2->Y R     AOI22x1_ASAP7_75t_SL            7  5.5    36    17     164    (-,-) 
  div_28_8_g5479__7482/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    29    18     182    (-,-) 
  div_28_8_g5469__1617/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.2    13    17     200    (-,-) 
  div_28_8_g5460__5477/Y -       A2->Y F     AO21x1_ASAP7_75t_SL             2  2.7    15    16     215    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     239    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     253    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     276    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     306    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     335    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     349    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     361    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     379    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     390    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     390    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 2: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     372                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[7]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5910/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              2  1.8     7     9      24    (-,-) 
  div_28_8_g5583__7482/Y -       A1->Y F     OAI21xp5_ASAP7_75t_SL           1  1.3    17     8      33    (-,-) 
  div_28_8_g5557__2883/Y -       B->Y  F     AO211x2_ASAP7_75t_SL            3  3.5    11    16      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      64    (-,-) 
  div_28_8_g5535__3680/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.6     9    14      78    (-,-) 
  div_28_8_g5525__6417/Y -       C->Y  F     OAI221xp5_ASAP7_75t_SL          1  0.9    25    10      88    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     104    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     112    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     126    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     138    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     174    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     195    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     215    (-,-) 
  div_28_8_g5458__7410/Y -       A1->Y R     OAI221xp5_ASAP7_75t_SL          1  1.0    34    16     231    (-,-) 
  div_28_8_g5457/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    12     6     236    (-,-) 
  div_28_8_g5450__9315/Y -       A2->Y F     OA21x2_ASAP7_75t_SL             3  3.0    13    16     252    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     267    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     300    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     316    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     329    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     338    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     354    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     374    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     387    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 3: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     372                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[6]                   -       -     R     (arrival)                       3  2.3     0     0      15    (-,-) 
  div_28_8_g5617__1881/Y -       A->Y  F     NOR2x1_ASAP7_75t_L              5  4.7    25    13      28    (-,-) 
  div_28_8_g5576__1705/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL            2  2.1    19    12      40    (-,-) 
  div_28_8_g5557__2883/Y -       C->Y  R     AO211x2_ASAP7_75t_SL            3  3.5    14    18      58    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y F     OAI21x1_ASAP7_75t_SL            7  5.6    26    13      70    (-,-) 
  div_28_8_g5530__4319/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL           2  1.8    25    15      86    (-,-) 
  div_28_8_g5517__9315/Y -       A2->Y F     A2O1A1Ixp33_ASAP7_75t_SL        1  1.6    28    13      98    (-,-) 
  div_28_8_g5514__4733/Y -       B->Y  R     AOI21x1_ASAP7_75t_SL            3  2.5    22    14     112    (-,-) 
  div_28_8_g5511__1881/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     125    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     173    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     195    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     214    (-,-) 
  div_28_8_g5458__7410/Y -       A1->Y R     OAI221xp5_ASAP7_75t_SL          1  1.0    34    16     230    (-,-) 
  div_28_8_g5457/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    12     6     236    (-,-) 
  div_28_8_g5450__9315/Y -       A2->Y F     OA21x2_ASAP7_75t_SL             3  3.0    13    16     252    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     267    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     300    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     315    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     329    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     338    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     354    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     374    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     387    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     387    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 4: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     374                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[1]                   -       -     R     (arrival)                       4  3.8     0     0      15    (-,-) 
  div_28_8_g5613__5122/Y -       A->Y  F     NAND2x1_ASAP7_75t_R             2  2.3    14     9      24    (-,-) 
  div_28_8_g5582__5115/Y -       A->Y  R     NAND2xp5_ASAP7_75t_SL           3  3.1    27    15      39    (-,-) 
  div_28_8_g5574/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    11     5      45    (-,-) 
  div_28_8_g5565__5107/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL           1  2.1    25    13      58    (-,-) 
  div_28_8_g5549__7482/Y -       A->Y  F     XNOR2x1_ASAP7_75t_SL            4  3.4    20    10      68    (-,-) 
  div_28_8_g5538__1705/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  0.9    28    16      84    (-,-) 
  div_28_8_g5531__8428/Y -       B->Y  F     OAI211xp5_ASAP7_75t_SL          1  1.0    27    11      94    (-,-) 
  div_28_8_g5524__7410/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  1.8    12    16     111    (-,-) 
  div_28_8_g5512__5115/Y -       A->Y  F     AND2x2_ASAP7_75t_SL             3  3.2    10    15     125    (-,-) 
  div_28_8_g5510__6131/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL             3  3.3    19    11     136    (-,-) 
  div_28_8_g5507__5122/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL           1  1.7    18    10     146    (-,-) 
  div_28_8_g5502__1617/Y -       B2->Y R     AOI22x1_ASAP7_75t_SL            7  5.5    36    17     164    (-,-) 
  div_28_8_g5479__7482/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    29    18     181    (-,-) 
  div_28_8_g5469__1617/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.2    13    17     199    (-,-) 
  div_28_8_g5460__5477/Y -       A2->Y F     AO21x1_ASAP7_75t_SL             2  2.7    15    16     214    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     238    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     252    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     275    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     305    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     334    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     348    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     360    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     378    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     389    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     389    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 5: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     374                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[7]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5910/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              2  1.8     7     9      24    (-,-) 
  div_28_8_g5583__7482/Y -       A1->Y F     OAI21xp5_ASAP7_75t_SL           1  1.3    17     8      33    (-,-) 
  div_28_8_g5557__2883/Y -       B->Y  F     AO211x2_ASAP7_75t_SL            3  3.5    11    16      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      64    (-,-) 
  div_28_8_g5535__3680/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.6     9    14      78    (-,-) 
  div_28_8_g5525__6417/Y -       C->Y  F     OAI221xp5_ASAP7_75t_SL          1  0.9    25    10      88    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     104    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     112    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     126    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     138    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     174    (-,-) 
  div_28_8_g5494__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    37    21     195    (-,-) 
  div_28_8_g5460__5477/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.7    15    20     214    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     238    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     252    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     275    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     305    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     334    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     348    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     360    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     378    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     389    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     389    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 6: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     372                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[7]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5910/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              2  1.8     7     9      24    (-,-) 
  div_28_8_g5583__7482/Y -       A1->Y F     OAI21xp5_ASAP7_75t_SL           1  1.3    17     8      33    (-,-) 
  div_28_8_g5557__2883/Y -       B->Y  F     AO211x2_ASAP7_75t_SL            3  3.5    11    16      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      64    (-,-) 
  div_28_8_g5533__6783/Y -       B->Y  R     AND2x2_ASAP7_75t_SL             2  1.5     9    14      78    (-,-) 
  div_28_8_g5525__6417/Y -       A1->Y F     OAI221xp5_ASAP7_75t_SL          1  0.9    25     9      87    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     104    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     112    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     125    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     173    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     195    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     214    (-,-) 
  div_28_8_g5458__7410/Y -       A1->Y R     OAI221xp5_ASAP7_75t_SL          1  1.0    34    16     230    (-,-) 
  div_28_8_g5457/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    12     6     236    (-,-) 
  div_28_8_g5450__9315/Y -       A2->Y F     OA21x2_ASAP7_75t_SL             3  3.0    13    16     252    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     267    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     300    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     315    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     329    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     338    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     354    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     373    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     387    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     387    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 7: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     372                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[6]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5702/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              1  1.5     6     9      24    (-,-) 
  div_28_8_g5597__5477/Y -       B->Y  F     NOR2x1_ASAP7_75t_L              2  2.1    16     8      32    (-,-) 
  div_28_8_g5557__2883/Y -       A2->Y F     AO211x2_ASAP7_75t_SL            3  3.5    11    15      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      63    (-,-) 
  div_28_8_g5535__3680/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.6     9    14      77    (-,-) 
  div_28_8_g5525__6417/Y -       C->Y  F     OAI221xp5_ASAP7_75t_SL          1  0.9    25    10      87    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     103    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     112    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     125    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     173    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     195    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     214    (-,-) 
  div_28_8_g5458__7410/Y -       A1->Y R     OAI221xp5_ASAP7_75t_SL          1  1.0    34    16     230    (-,-) 
  div_28_8_g5457/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    12     6     236    (-,-) 
  div_28_8_g5450__9315/Y -       A2->Y F     OA21x2_ASAP7_75t_SL             3  3.0    13    16     252    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     267    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     299    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     315    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     328    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     338    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     354    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     373    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     387    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     387    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 8: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     374                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_11_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[4]                   -       -     R     (arrival)                       4  3.4     0     0      15    (-,-) 
  fopt6196/Y             -       A->Y  R     BUFx2_ASAP7_75t_SL              3  2.8    10    11      26    (-,-) 
  div_28_8_g5610__1617/Y -       B->Y  F     NOR2x1_ASAP7_75t_L              2  1.8    13     8      34    (-,-) 
  div_28_8_g5606/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              1  0.9     8     6      40    (-,-) 
  div_28_8_g5575__2802/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL           1  2.2    21    10      50    (-,-) 
  div_28_8_g5549__7482/Y -       B->Y  F     XNOR2x1_ASAP7_75t_SL            4  3.4    20    17      67    (-,-) 
  div_28_8_g5538__1705/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  0.9    28    16      83    (-,-) 
  div_28_8_g5531__8428/Y -       B->Y  F     OAI211xp5_ASAP7_75t_SL          1  1.0    27    11      94    (-,-) 
  div_28_8_g5524__7410/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  1.8    12    16     110    (-,-) 
  div_28_8_g5512__5115/Y -       A->Y  F     AND2x2_ASAP7_75t_SL             3  3.2    10    15     125    (-,-) 
  div_28_8_g5510__6131/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL             3  3.3    19    11     136    (-,-) 
  div_28_8_g5507__5122/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL           1  1.7    18    10     146    (-,-) 
  div_28_8_g5502__1617/Y -       B2->Y R     AOI22x1_ASAP7_75t_SL            7  5.5    36    17     163    (-,-) 
  div_28_8_g5479__7482/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    29    18     181    (-,-) 
  div_28_8_g5469__1617/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.2    13    17     198    (-,-) 
  div_28_8_g5460__5477/Y -       A2->Y F     AO21x1_ASAP7_75t_SL             2  2.7    15    16     214    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     238    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     252    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     275    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     305    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     333    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     348    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     360    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     378    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     389    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     389    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 9: MET (1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     374                  
             Slack:=       1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[6]                   -       -     R     (arrival)                       3  2.3     0     0      15    (-,-) 
  div_28_8_g5617__1881/Y -       A->Y  F     NOR2x1_ASAP7_75t_L              5  4.7    25    13      28    (-,-) 
  div_28_8_g5576__1705/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL            2  2.1    19    12      40    (-,-) 
  div_28_8_g5557__2883/Y -       C->Y  R     AO211x2_ASAP7_75t_SL            3  3.5    14    18      58    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y F     OAI21x1_ASAP7_75t_SL            7  5.6    26    13      70    (-,-) 
  div_28_8_g5530__4319/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL           2  1.8    25    15      86    (-,-) 
  div_28_8_g5517__9315/Y -       A2->Y F     A2O1A1Ixp33_ASAP7_75t_SL        1  1.6    28    13      98    (-,-) 
  div_28_8_g5514__4733/Y -       B->Y  R     AOI21x1_ASAP7_75t_SL            3  2.5    22    14     112    (-,-) 
  div_28_8_g5511__1881/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     125    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     173    (-,-) 
  div_28_8_g5494__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    37    21     194    (-,-) 
  div_28_8_g5460__5477/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.7    15    20     214    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     238    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     252    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     275    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     305    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     333    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     348    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     360    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     378    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     389    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     389    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 10: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     374                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[7]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5910/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              2  1.8     7     9      24    (-,-) 
  div_28_8_g5583__7482/Y -       A1->Y F     OAI21xp5_ASAP7_75t_SL           1  1.3    17     8      33    (-,-) 
  div_28_8_g5557__2883/Y -       B->Y  F     AO211x2_ASAP7_75t_SL            3  3.5    11    16      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      64    (-,-) 
  div_28_8_g5533__6783/Y -       B->Y  R     AND2x2_ASAP7_75t_SL             2  1.5     9    14      78    (-,-) 
  div_28_8_g5525__6417/Y -       A1->Y F     OAI221xp5_ASAP7_75t_SL          1  0.9    25     9      87    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     104    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     112    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     125    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     173    (-,-) 
  div_28_8_g5494__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    37    21     194    (-,-) 
  div_28_8_g5460__5477/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.7    15    20     214    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     237    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     252    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     274    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     305    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     333    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     347    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     360    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     377    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     389    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     389    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 11: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     374                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[6]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5702/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              1  1.5     6     9      24    (-,-) 
  div_28_8_g5597__5477/Y -       B->Y  F     NOR2x1_ASAP7_75t_L              2  2.1    16     8      32    (-,-) 
  div_28_8_g5557__2883/Y -       A2->Y F     AO211x2_ASAP7_75t_SL            3  3.5    11    15      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      63    (-,-) 
  div_28_8_g5535__3680/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.6     9    14      77    (-,-) 
  div_28_8_g5525__6417/Y -       C->Y  F     OAI221xp5_ASAP7_75t_SL          1  0.9    25    10      87    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     103    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     112    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     125    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     173    (-,-) 
  div_28_8_g5494__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    37    21     194    (-,-) 
  div_28_8_g5460__5477/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.7    15    20     214    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     237    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     252    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     274    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     305    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     333    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     347    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     360    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     377    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     388    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     389    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 12: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     371                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[6]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5702/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              1  1.5     6     9      24    (-,-) 
  div_28_8_g5597__5477/Y -       B->Y  F     NOR2x1_ASAP7_75t_L              2  2.1    16     8      32    (-,-) 
  div_28_8_g5557__2883/Y -       A2->Y F     AO211x2_ASAP7_75t_SL            3  3.5    11    15      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      63    (-,-) 
  div_28_8_g5533__6783/Y -       B->Y  R     AND2x2_ASAP7_75t_SL             2  1.5     9    14      78    (-,-) 
  div_28_8_g5525__6417/Y -       A1->Y F     OAI221xp5_ASAP7_75t_SL          1  0.9    25     9      86    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     103    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     111    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     124    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     172    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     194    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     214    (-,-) 
  div_28_8_g5458__7410/Y -       A1->Y R     OAI221xp5_ASAP7_75t_SL          1  1.0    34    16     230    (-,-) 
  div_28_8_g5457/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    12     6     235    (-,-) 
  div_28_8_g5450__9315/Y -       A2->Y F     OA21x2_ASAP7_75t_SL             3  3.0    13    16     251    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     266    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     299    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     314    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     328    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     337    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     353    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     373    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     386    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     386    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 13: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     371                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[7]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5910/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              2  1.8     7     9      24    (-,-) 
  div_28_8_g5583__7482/Y -       A1->Y F     OAI21xp5_ASAP7_75t_SL           1  1.3    17     8      33    (-,-) 
  div_28_8_g5557__2883/Y -       B->Y  F     AO211x2_ASAP7_75t_SL            3  3.5    11    16      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      64    (-,-) 
  div_28_8_g5535__3680/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.6     9    14      78    (-,-) 
  div_28_8_g5525__6417/Y -       C->Y  F     OAI221xp5_ASAP7_75t_SL          1  0.9    25    10      88    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     104    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     112    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     126    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     138    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     174    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     195    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     215    (-,-) 
  div_28_8_g5459__6417/Y -       A->Y  R     NOR3xp33_ASAP7_75t_SL           1  0.7    23    10     225    (-,-) 
  div_28_8_g5456__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           1  1.0    21    12     237    (-,-) 
  div_28_8_g5450__9315/Y -       B->Y  F     OA21x2_ASAP7_75t_SL             3  3.0    13    14     251    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     266    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     299    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     314    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     328    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     337    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     353    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     373    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     386    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     386    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 14: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     371                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[6]                   -       -     R     (arrival)                       3  2.3     0     0      15    (-,-) 
  div_28_8_g5617__1881/Y -       A->Y  F     NOR2x1_ASAP7_75t_L              5  4.7    25    13      28    (-,-) 
  div_28_8_g5576__1705/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL            2  2.1    19    12      40    (-,-) 
  div_28_8_g5557__2883/Y -       C->Y  R     AO211x2_ASAP7_75t_SL            3  3.5    14    18      58    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y F     OAI21x1_ASAP7_75t_SL            7  5.6    26    13      70    (-,-) 
  div_28_8_g5536__1617/Y -       B->Y  R     NAND2xp5_ASAP7_75t_SL           2  1.8    20    13      84    (-,-) 
  div_28_8_g5517__9315/Y -       A1->Y F     A2O1A1Ixp33_ASAP7_75t_SL        1  1.6    28    14      97    (-,-) 
  div_28_8_g5514__4733/Y -       B->Y  R     AOI21x1_ASAP7_75t_SL            3  2.5    22    14     111    (-,-) 
  div_28_8_g5511__1881/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     124    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     136    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     172    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     194    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     213    (-,-) 
  div_28_8_g5458__7410/Y -       A1->Y R     OAI221xp5_ASAP7_75t_SL          1  1.0    34    16     230    (-,-) 
  div_28_8_g5457/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    12     6     235    (-,-) 
  div_28_8_g5450__9315/Y -       A2->Y F     OA21x2_ASAP7_75t_SL             3  3.0    13    16     251    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     266    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     299    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     314    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     328    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     337    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     353    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     373    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     386    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     386    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 15: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     371                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_8_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[7]                   -       -     R     (arrival)                       2  2.0     0     0      15    (-,-) 
  div_28_8_g5617__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_L              5  4.7    25    12      27    (-,-) 
  div_28_8_g5576__1705/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL            2  2.1    19    12      39    (-,-) 
  div_28_8_g5557__2883/Y -       C->Y  R     AO211x2_ASAP7_75t_SL            3  3.5    14    18      57    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y F     OAI21x1_ASAP7_75t_SL            7  5.6    26    13      70    (-,-) 
  div_28_8_g5530__4319/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL           2  1.8    25    15      85    (-,-) 
  div_28_8_g5517__9315/Y -       A2->Y F     A2O1A1Ixp33_ASAP7_75t_SL        1  1.6    28    13      97    (-,-) 
  div_28_8_g5514__4733/Y -       B->Y  R     AOI21x1_ASAP7_75t_SL            3  2.5    22    14     111    (-,-) 
  div_28_8_g5511__1881/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     124    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     136    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     172    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     194    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     213    (-,-) 
  div_28_8_g5458__7410/Y -       A1->Y R     OAI221xp5_ASAP7_75t_SL          1  1.0    34    16     230    (-,-) 
  div_28_8_g5457/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    12     6     235    (-,-) 
  div_28_8_g5450__9315/Y -       A2->Y F     OA21x2_ASAP7_75t_SL             3  3.0    13    16     251    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     266    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     299    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     314    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     328    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     337    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     353    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     372    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     386    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     386    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 16: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     373                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[1]                   -       -     R     (arrival)                       4  3.8     0     0      15    (-,-) 
  fopt5994/Y             -       A->Y  R     BUFx5_ASAP7_75t_R              12 12.4    20    20      35    (-,-) 
  div_28_8_g5590__1666/Y -       B->Y  F     XOR2xp5_ASAP7_75t_SL            5  4.3    38    20      56    (-,-) 
  div_28_8_g5569__5526/Y -       B->Y  F     OR2x2_ASAP7_75t_SL              2  1.8     9    18      74    (-,-) 
  div_28_8_g5538__1705/Y -       C->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  0.9    28     9      83    (-,-) 
  div_28_8_g5531__8428/Y -       B->Y  F     OAI211xp5_ASAP7_75t_SL          1  1.0    27    11      94    (-,-) 
  div_28_8_g5524__7410/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  1.8    12    16     110    (-,-) 
  div_28_8_g5512__5115/Y -       A->Y  F     AND2x2_ASAP7_75t_SL             3  3.2    10    15     124    (-,-) 
  div_28_8_g5510__6131/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL             3  3.3    19    11     135    (-,-) 
  div_28_8_g5507__5122/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL           1  1.7    18    10     145    (-,-) 
  div_28_8_g5502__1617/Y -       B2->Y R     AOI22x1_ASAP7_75t_SL            7  5.5    36    17     163    (-,-) 
  div_28_8_g5479__7482/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    29    18     180    (-,-) 
  div_28_8_g5469__1617/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.2    13    17     198    (-,-) 
  div_28_8_g5460__5477/Y -       A2->Y F     AO21x1_ASAP7_75t_SL             2  2.7    15    16     213    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     237    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     251    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     274    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     304    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     333    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     347    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     360    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     377    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     388    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 17: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     373                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_15_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[0]                   -       -     R     (arrival)                       2  3.7     0     0      15    (-,-) 
  div_28_8_g5621/Y       -       A->Y  F     INVx3_ASAP7_75t_SL             12 10.3    15     8      23    (-,-) 
  fopt/Y                 -       A->Y  R     INVxp67_ASAP7_75t_SL            3  3.0    25    14      37    (-,-) 
  div_28_8_g5590__1666/Y -       A->Y  F     XOR2xp5_ASAP7_75t_SL            5  4.3    38    18      55    (-,-) 
  div_28_8_g5569__5526/Y -       B->Y  F     OR2x2_ASAP7_75t_SL              2  1.8     9    18      74    (-,-) 
  div_28_8_g5538__1705/Y -       C->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  0.9    28     9      82    (-,-) 
  div_28_8_g5531__8428/Y -       B->Y  F     OAI211xp5_ASAP7_75t_SL          1  1.0    27    11      93    (-,-) 
  div_28_8_g5524__7410/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  1.8    12    16     110    (-,-) 
  div_28_8_g5512__5115/Y -       A->Y  F     AND2x2_ASAP7_75t_SL             3  3.2    10    15     124    (-,-) 
  div_28_8_g5510__6131/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL             3  3.3    19    11     135    (-,-) 
  div_28_8_g5507__5122/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL           1  1.7    18    10     145    (-,-) 
  div_28_8_g5502__1617/Y -       B2->Y R     AOI22x1_ASAP7_75t_SL            7  5.5    36    17     162    (-,-) 
  div_28_8_g5479__7482/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    29    18     180    (-,-) 
  div_28_8_g5469__1617/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.2    13    17     198    (-,-) 
  div_28_8_g5460__5477/Y -       A2->Y F     AO21x1_ASAP7_75t_SL             2  2.7    15    16     213    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     237    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     251    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     274    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     304    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     333    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     347    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     359    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     377    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     388    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 18: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     373                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_15_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[0]                   -       -     R     (arrival)                       2  3.7     0     0      15    (-,-) 
  div_28_8_g5613__5122/Y -       B->Y  F     NAND2x1_ASAP7_75t_R             2  2.3    14     8      23    (-,-) 
  div_28_8_g5582__5115/Y -       A->Y  R     NAND2xp5_ASAP7_75t_SL           3  3.1    27    15      38    (-,-) 
  div_28_8_g5574/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    11     5      44    (-,-) 
  div_28_8_g5565__5107/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL           1  2.1    25    13      57    (-,-) 
  div_28_8_g5549__7482/Y -       A->Y  F     XNOR2x1_ASAP7_75t_SL            4  3.4    20    10      66    (-,-) 
  div_28_8_g5538__1705/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  0.9    28    16      82    (-,-) 
  div_28_8_g5531__8428/Y -       B->Y  F     OAI211xp5_ASAP7_75t_SL          1  1.0    27    11      93    (-,-) 
  div_28_8_g5524__7410/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  1.8    12    16     110    (-,-) 
  div_28_8_g5512__5115/Y -       A->Y  F     AND2x2_ASAP7_75t_SL             3  3.2    10    15     124    (-,-) 
  div_28_8_g5510__6131/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL             3  3.3    19    11     135    (-,-) 
  div_28_8_g5507__5122/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL           1  1.7    18    10     145    (-,-) 
  div_28_8_g5502__1617/Y -       B2->Y R     AOI22x1_ASAP7_75t_SL            7  5.5    36    17     162    (-,-) 
  div_28_8_g5479__7482/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    29    18     180    (-,-) 
  div_28_8_g5469__1617/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.2    13    17     198    (-,-) 
  div_28_8_g5460__5477/Y -       A2->Y F     AO21x1_ASAP7_75t_SL             2  2.7    15    16     213    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     237    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     251    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     274    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     304    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     333    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     347    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     359    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     377    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     388    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 19: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     371                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[6]                   -       -     R     (arrival)                       3  2.3     0     0      15    (-,-) 
  div_28_8_g5617__1881/Y -       A->Y  F     NOR2x1_ASAP7_75t_L              5  4.7    25    13      28    (-,-) 
  div_28_8_g5576__1705/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL            2  2.1    19    12      40    (-,-) 
  div_28_8_g5557__2883/Y -       C->Y  R     AO211x2_ASAP7_75t_SL            3  3.5    14    18      58    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y F     OAI21x1_ASAP7_75t_SL            7  5.6    26    13      70    (-,-) 
  div_28_8_g5530__4319/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL           2  1.8    25    15      86    (-,-) 
  div_28_8_g5517__9315/Y -       A2->Y F     A2O1A1Ixp33_ASAP7_75t_SL        1  1.6    28    13      98    (-,-) 
  div_28_8_g5514__4733/Y -       B->Y  R     AOI21x1_ASAP7_75t_SL            3  2.5    22    14     112    (-,-) 
  div_28_8_g5511__1881/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     125    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     173    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     195    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     214    (-,-) 
  div_28_8_g5459__6417/Y -       A->Y  R     NOR3xp33_ASAP7_75t_SL           1  0.7    23    10     224    (-,-) 
  div_28_8_g5456__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           1  1.0    21    12     236    (-,-) 
  div_28_8_g5450__9315/Y -       B->Y  F     OA21x2_ASAP7_75t_SL             3  3.0    13    14     251    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     266    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     298    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     314    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     328    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     337    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     353    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     372    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     386    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     386    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 20: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     373                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[6]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5702/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              1  1.5     6     9      24    (-,-) 
  div_28_8_g5597__5477/Y -       B->Y  F     NOR2x1_ASAP7_75t_L              2  2.1    16     8      32    (-,-) 
  div_28_8_g5557__2883/Y -       A2->Y F     AO211x2_ASAP7_75t_SL            3  3.5    11    15      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      63    (-,-) 
  div_28_8_g5533__6783/Y -       B->Y  R     AND2x2_ASAP7_75t_SL             2  1.5     9    14      78    (-,-) 
  div_28_8_g5525__6417/Y -       A1->Y F     OAI221xp5_ASAP7_75t_SL          1  0.9    25     9      86    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     103    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     111    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     124    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     172    (-,-) 
  div_28_8_g5494__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    37    21     194    (-,-) 
  div_28_8_g5460__5477/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.7    15    20     213    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     237    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     251    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     274    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     304    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     332    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     347    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     359    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     377    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     388    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 21: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     373                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[1]                   -       -     R     (arrival)                       4  3.8     0     0      15    (-,-) 
  div_28_8_g5609__3680/Y -       A->Y  F     NAND2xp5_ASAP7_75t_L            2  1.6    15     8      23    (-,-) 
  div_28_8_g5582__5115/Y -       B->Y  R     NAND2xp5_ASAP7_75t_SL           3  3.1    27    15      38    (-,-) 
  div_28_8_g5574/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    11     5      44    (-,-) 
  div_28_8_g5565__5107/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL           1  2.1    25    13      57    (-,-) 
  div_28_8_g5549__7482/Y -       A->Y  F     XNOR2x1_ASAP7_75t_SL            4  3.4    20    10      66    (-,-) 
  div_28_8_g5538__1705/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      1  0.9    28    16      82    (-,-) 
  div_28_8_g5531__8428/Y -       B->Y  F     OAI211xp5_ASAP7_75t_SL          1  1.0    27    11      93    (-,-) 
  div_28_8_g5524__7410/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  1.8    12    16     110    (-,-) 
  div_28_8_g5512__5115/Y -       A->Y  F     AND2x2_ASAP7_75t_SL             3  3.2    10    15     124    (-,-) 
  div_28_8_g5510__6131/Y -       B->Y  R     NOR2x1_ASAP7_75t_SL             3  3.3    19    11     135    (-,-) 
  div_28_8_g5507__5122/Y -       B->Y  F     NAND2xp5_ASAP7_75t_SL           1  1.7    18    10     145    (-,-) 
  div_28_8_g5502__1617/Y -       B2->Y R     AOI22x1_ASAP7_75t_SL            7  5.5    36    17     162    (-,-) 
  div_28_8_g5479__7482/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    29    18     180    (-,-) 
  div_28_8_g5469__1617/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.2    13    17     198    (-,-) 
  div_28_8_g5460__5477/Y -       A2->Y F     AO21x1_ASAP7_75t_SL             2  2.7    15    16     213    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     237    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     251    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     274    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     304    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     332    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     347    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     359    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     377    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     388    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 22: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     373                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[6]                   -       -     R     (arrival)                       3  2.3     0     0      15    (-,-) 
  div_28_8_g5617__1881/Y -       A->Y  F     NOR2x1_ASAP7_75t_L              5  4.7    25    13      28    (-,-) 
  div_28_8_g5576__1705/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL            2  2.1    19    12      40    (-,-) 
  div_28_8_g5557__2883/Y -       C->Y  R     AO211x2_ASAP7_75t_SL            3  3.5    14    18      58    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y F     OAI21x1_ASAP7_75t_SL            7  5.6    26    13      70    (-,-) 
  div_28_8_g5536__1617/Y -       B->Y  R     NAND2xp5_ASAP7_75t_SL           2  1.8    20    13      84    (-,-) 
  div_28_8_g5517__9315/Y -       A1->Y F     A2O1A1Ixp33_ASAP7_75t_SL        1  1.6    28    14      97    (-,-) 
  div_28_8_g5514__4733/Y -       B->Y  R     AOI21x1_ASAP7_75t_SL            3  2.5    22    14     111    (-,-) 
  div_28_8_g5511__1881/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     124    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     136    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     172    (-,-) 
  div_28_8_g5494__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    37    21     193    (-,-) 
  div_28_8_g5460__5477/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.7    15    20     213    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     237    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     251    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     274    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     304    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     332    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     347    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     359    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     377    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     388    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 23: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     371                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[6]                   -       -     R     (arrival)                       3  2.3     0     0      15    (-,-) 
  div_28_8_g5617__1881/Y -       A->Y  F     NOR2x1_ASAP7_75t_L              5  4.7    25    13      28    (-,-) 
  div_28_8_g5576__1705/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL            2  2.1    19    12      40    (-,-) 
  div_28_8_g5557__2883/Y -       C->Y  R     AO211x2_ASAP7_75t_SL            3  3.5    14    18      58    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y F     OAI21x1_ASAP7_75t_SL            7  5.6    26    13      70    (-,-) 
  div_28_8_g5530__4319/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL           2  1.8    25    15      86    (-,-) 
  div_28_8_g5523__1666/Y -       A->Y  F     NAND3xp33_ASAP7_75t_SL          1  1.7    27    14     100    (-,-) 
  div_28_8_g5514__4733/Y -       A1->Y R     AOI21x1_ASAP7_75t_SL            3  2.5    22    11     111    (-,-) 
  div_28_8_g5511__1881/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     124    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     136    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     172    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     194    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     213    (-,-) 
  div_28_8_g5458__7410/Y -       A1->Y R     OAI221xp5_ASAP7_75t_SL          1  1.0    34    16     229    (-,-) 
  div_28_8_g5457/Y       -       A->Y  F     INVx1_ASAP7_75t_SL              1  1.0    12     6     235    (-,-) 
  div_28_8_g5450__9315/Y -       A2->Y F     OA21x2_ASAP7_75t_SL             3  3.0    13    16     251    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     266    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     298    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     314    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     327    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     336    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     353    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     372    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     386    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     386    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 24: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       7                  
       Uncertainty:-       5                  
     Required Time:=     388                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     371                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  A[7]                   -       -     R     (arrival)                       2  1.4     0     0      15    (-,-) 
  drc_bufs5910/Y         -       A->Y  R     BUFx2_ASAP7_75t_SL              2  1.8     7     9      24    (-,-) 
  div_28_8_g5583__7482/Y -       A1->Y F     OAI21xp5_ASAP7_75t_SL           1  1.3    17     8      33    (-,-) 
  div_28_8_g5557__2883/Y -       B->Y  F     AO211x2_ASAP7_75t_SL            3  3.5    11    16      48    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y R     OAI21x1_ASAP7_75t_SL            7  5.6    32    16      64    (-,-) 
  div_28_8_g5533__6783/Y -       B->Y  R     AND2x2_ASAP7_75t_SL             2  1.5     9    14      78    (-,-) 
  div_28_8_g5525__6417/Y -       A1->Y F     OAI221xp5_ASAP7_75t_SL          1  0.9    25     9      87    (-,-) 
  div_28_8_g5520__2883/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             4  3.2    11    16     104    (-,-) 
  div_28_8_g5519/Y       -       A->Y  R     INVx1_ASAP7_75t_SL              2  2.3    14     8     112    (-,-) 
  div_28_8_g5511__1881/Y -       A->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     125    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     137    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     173    (-,-) 
  div_28_8_g5491__5477/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.7    38    22     195    (-,-) 
  div_28_8_g5464__4319/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             3  2.4    14    19     214    (-,-) 
  div_28_8_g5459__6417/Y -       A->Y  R     NOR3xp33_ASAP7_75t_SL           1  0.7    23    10     224    (-,-) 
  div_28_8_g5456__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           1  1.0    21    12     236    (-,-) 
  div_28_8_g5450__9315/Y -       B->Y  F     OA21x2_ASAP7_75t_SL             3  3.0    13    14     251    (-,-) 
  div_28_8_g5446__5115/Y -       B->Y  F     AND2x2_ASAP7_75t_SL             5  3.9    12    15     266    (-,-) 
  div_28_8_g5441__5122/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          5  4.3    75    33     298    (-,-) 
  div_28_8_g5432__8428/Y -       B->Y  F     NOR2xp67_ASAP7_75t_SL           3  1.9    32    16     314    (-,-) 
  div_28_8_g5421__2883/Y -       B->Y  R     NOR2xp33_ASAP7_75t_SL           1  1.0    24    14     327    (-,-) 
  div_28_8_g5408__2802/Y -       A2->Y F     OAI22xp5_ASAP7_75t_SL           1  0.9    24     9     336    (-,-) 
  div_28_8_g5404__5526/Y -       C1->Y R     AOI322xp5_ASAP7_75t_SL          1  0.7    34    16     353    (-,-) 
  div_28_8_g5400__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.9    35    19     372    (-,-) 
  div_28_8_g5399__2398/Y -       A2->Y R     OAI22xp5_ASAP7_75t_SL           1  1.0    23    14     386    (-,-) 
  Z_reg[0]/D             -       -     R     DFFHQx4_ASAP7_75t_SL            1    -     -     0     386    (-,-) 
#----------------------------------------------------------------------------------------------------------------



Path 25: MET (2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+     400            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=     400            0     
                                              
             Setup:-       5                  
       Uncertainty:-       5                  
     Required Time:=     390                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-     373                  
             Slack:=       2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_8_1 

#----------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge            Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  B[7]                   -       -     R     (arrival)                       2  2.0     0     0      15    (-,-) 
  div_28_8_g5617__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_L              5  4.7    25    12      27    (-,-) 
  div_28_8_g5576__1705/Y -       B->Y  R     NAND2x1_ASAP7_75t_SL            2  2.1    19    12      39    (-,-) 
  div_28_8_g5557__2883/Y -       C->Y  R     AO211x2_ASAP7_75t_SL            3  3.5    14    18      57    (-,-) 
  div_28_8_g5546__1881/Y -       A2->Y F     OAI21x1_ASAP7_75t_SL            7  5.6    26    13      70    (-,-) 
  div_28_8_g5530__4319/Y -       A2->Y R     OAI21xp5_ASAP7_75t_SL           2  1.8    25    15      85    (-,-) 
  div_28_8_g5517__9315/Y -       A2->Y F     A2O1A1Ixp33_ASAP7_75t_SL        1  1.6    28    13      97    (-,-) 
  div_28_8_g5514__4733/Y -       B->Y  R     AOI21x1_ASAP7_75t_SL            3  2.5    22    14     111    (-,-) 
  div_28_8_g5511__1881/Y -       B->Y  R     OR2x2_ASAP7_75t_SL              2  1.8     8    13     124    (-,-) 
  div_28_8_g5508__8246/Y -       B1->Y F     OAI322xp33_ASAP7_75t_SL         1  1.0    27    12     136    (-,-) 
  div_28_8_g5504__2802/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      6  4.2    71    36     172    (-,-) 
  div_28_8_g5494__5107/Y -       B->Y  F     NOR2xp33_ASAP7_75t_SL           2  1.6    37    21     193    (-,-) 
  div_28_8_g5460__5477/Y -       B->Y  F     AO21x1_ASAP7_75t_SL             2  2.7    15    20     213    (-,-) 
  div_28_8_g5452__9945/Y -       A1->Y R     AOI22x1_ASAP7_75t_R             6  5.2    39    24     237    (-,-) 
  div_28_8_g5445__1881/Y -       B->Y  F     NOR2x1_ASAP7_75t_SL             4  3.3    23    14     251    (-,-) 
  div_28_8_g5443__7098/Y -       B1->Y F     AO222x2_ASAP7_75t_SL            1  1.0    12    23     274    (-,-) 
  div_28_8_g5436__1617/Y -       D->Y  R     A2O1A1O1Ixp25_ASAP7_75t_SL      5  3.9    71    30     304    (-,-) 
  div_28_8_g5426__5477/Y -       A1->Y R     AO221x1_ASAP7_75t_SL            2  1.9    16    28     332    (-,-) 
  div_28_8_g5413__6131/Y -       A->Y  R     AND3x1_ASAP7_75t_SL             1  1.0     9    14     347    (-,-) 
  div_28_8_g5406__3680/Y -       B1->Y F     OAI222xp33_ASAP7_75t_SL         1  1.0    34    12     359    (-,-) 
  div_28_8_g5402__4319/Y -       A1->Y R     AOI322xp5_ASAP7_75t_SL          1  1.0    35    18     377    (-,-) 
  div_28_8_g5399__2398/Y -       A1->Y F     OAI22xp5_ASAP7_75t_SL           1  1.0    21    11     388    (-,-) 
  Z_reg[0]/D             -       -     F     DFFHQx4_ASAP7_75t_SL            1    -     -     0     388    (-,-) 
#----------------------------------------------------------------------------------------------------------------

