// Seed: 1734726364
module module_0 ();
  logic [7:0] id_1 = id_1;
  assign id_3 = id_1[1];
  module_3 modCall_1 ();
  assign modCall_1.type_3 = 0;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0
);
  assign id_0 = 1;
  module_0 modCall_1 ();
  wire id_2, id_3;
endmodule
module module_3;
  reg id_1;
  id_2 :
  assert property (@(posedge (id_1) - id_1 or posedge 1'd0 - 1) id_1 - id_2) id_1 <= id_2;
endmodule
