FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
/* bench 28187.1.0 ab41f8e73bd4 */
/* bench 28187.1.1 2174a9d28c8d */
/* bench 28187.1.2 a1317b1d1f53 */
/* bench 28187.1.3 b36d27ea97da */
/* bench 28187.1.4 63f5d67bde9e */
/* bench 28187.1.5 14a512f4205b */
/* bench 28187.1.6 ced811c5420b */
/* bench 28187.1.7 5ffdd9b41db5 */
/* bench 28187.1.8 a8cc6a522b61 */
/* bench 28187.1.9 bcbf58f149ed */
/* bench 28187.1.10 7fb14e97dabc */
 *  Copyright 2014-2015 Cisco Systems, Inc. and/or its affiliates.
 *  All rights reserved.
 */

#ifndef M00460_EVCNT_MEMMAP_PACKAGE_H
#define M00460_EVCNT_MEMMAP_PACKAGE_H

/*******************************************************************
 * Register Block
 * M00460_EVCNT_MEMMAP_PACKAGE_VHD_REGMAP
 *******************************************************************/
struct m00460_evcnt_regmap {
	uint32_t control; /* Reg 0x0000, Default=0x0 */
	uint32_t count;   /* Reg 0x0004 */
};

#define M00460_EVCNT_REG_CONTROL_OFST 0
#define M00460_EVCNT_REG_COUNT_OFST 4

/*******************************************************************
 * Bit Mask for register
 * M00460_EVCNT_MEMMAP_PACKAGE_VHD_BITMAP
 *******************************************************************/
/* control [1:0] */
#define M00460_CONTROL_BITMAP_ENABLE_OFST (0)
#define M00460_CONTROL_BITMAP_ENABLE_MSK  (0x1 << M00460_CONTROL_BITMAP_ENABLE_OFST)
#define M00460_CONTROL_BITMAP_CLEAR_OFST  (1)
#define M00460_CONTROL_BITMAP_CLEAR_MSK   (0x1 << M00460_CONTROL_BITMAP_CLEAR_OFST)

#endif /*M00460_EVCNT_MEMMAP_PACKAGE_H*/
