;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, 11
	ADD #270, 700
	SPL @701, 600
	SLT 10, 0
	SUB <91, -10
	ADD 210, 30
	DAT <-100, #3
	MOV -1, <-20
	DJN -1, @-24
	SPL @800, 80
	DJN -1, @-24
	SUB #701, 600
	SUB #701, 600
	SUB #701, 600
	CMP #701, 600
	SUB #701, 600
	DJN -1, @-20
	CMP @-127, 170
	SUB @127, 106
	CMP @0, @2
	SUB @121, 106
	SUB @0, @2
	CMP @0, @2
	DJN 0, -117
	MOV -1, <-20
	SUB 1, -10
	SPL @800, 80
	SUB 0, 19
	SUB -0, @92
	SUB @-127, 170
	SUB 0, @201
	DJN -1, @-24
	SUB @-127, 170
	SPL <0, 90
	SPL <0, 90
	MOV -7, <-20
	SPL <0, 90
	SPL <0, 90
	SPL @800, 80
	CMP -207, <-120
	ADD 270, 60
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, -202
	CMP -207, <-120
	CMP -207, <-120
	MOV -7, <-20
	DJN -1, @-20
