ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"RTC_1.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.RTC_1_Interrupt,"ax",%progbits
  21              		.align	2
  22              		.thumb
  23              		.thumb_func
  24              		.type	RTC_1_Interrupt, %function
  25              	RTC_1_Interrupt:
  26              	.LFB191:
  27              		.file 1 "Generated_Source\\PSoC6\\RTC_1.h"
   1:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
   2:Generated_Source\PSoC6/RTC_1.h **** * \file RTC_1.h
   3:Generated_Source\PSoC6/RTC_1.h **** * \version 2.0
   4:Generated_Source\PSoC6/RTC_1.h **** *
   5:Generated_Source\PSoC6/RTC_1.h **** * This file provides the constants and parameter values for the RTC Component.
   6:Generated_Source\PSoC6/RTC_1.h **** *
   7:Generated_Source\PSoC6/RTC_1.h **** ********************************************************************************
   8:Generated_Source\PSoC6/RTC_1.h **** * Copyright 2016-2017, Cypress Semiconductor Corporation.  All rights reserved.
   9:Generated_Source\PSoC6/RTC_1.h **** * You may use this file only in accordance with the license, terms, conditions,
  10:Generated_Source\PSoC6/RTC_1.h **** * disclaimers, and limitations in the end user license agreement accompanying
  11:Generated_Source\PSoC6/RTC_1.h **** * the software package with which this file was provided.
  12:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
  13:Generated_Source\PSoC6/RTC_1.h **** 
  14:Generated_Source\PSoC6/RTC_1.h **** #if !defined(RTC_1_RTC_PDL_H)
  15:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_RTC_PDL_H
  16:Generated_Source\PSoC6/RTC_1.h **** 
  17:Generated_Source\PSoC6/RTC_1.h **** #include "cyfitter.h"
  18:Generated_Source\PSoC6/RTC_1.h **** #include "rtc/cy_rtc.h"
  19:Generated_Source\PSoC6/RTC_1.h **** 
  20:Generated_Source\PSoC6/RTC_1.h **** /* Initial interrupt state definition */
  21:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_IRQ_STATUS        (1u)
  22:Generated_Source\PSoC6/RTC_1.h **** 
  23:Generated_Source\PSoC6/RTC_1.h **** 
  24:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
  25:Generated_Source\PSoC6/RTC_1.h **** *       Additional includes
  26:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
  27:Generated_Source\PSoC6/RTC_1.h **** #if (0u != RTC_1_INITIAL_IRQ_STATUS)
  28:Generated_Source\PSoC6/RTC_1.h ****     #include "sysint/cy_sysint.h"
  29:Generated_Source\PSoC6/RTC_1.h ****     #include "cyfitter_sysint.h"
  30:Generated_Source\PSoC6/RTC_1.h ****     #include "cyfitter_sysint_cfg.h"
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 2


  31:Generated_Source\PSoC6/RTC_1.h **** #endif /* (0u != RTC_1_INITIAL_IRQ_STATUS) */
  32:Generated_Source\PSoC6/RTC_1.h **** 
  33:Generated_Source\PSoC6/RTC_1.h **** 
  34:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
  35:Generated_Source\PSoC6/RTC_1.h **** *    Parameters definitions
  36:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
  37:Generated_Source\PSoC6/RTC_1.h **** /* Date Format setting constants */
  38:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_MM_DD_YYYY                (0u)
  39:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_DD_MM_YYYY                (1u)
  40:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_YYYY_MM_DD                (2u)
  41:Generated_Source\PSoC6/RTC_1.h **** 
  42:Generated_Source\PSoC6/RTC_1.h **** /* Initial Date format definition */
  43:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DATA_FORMAT       (0u)
  44:Generated_Source\PSoC6/RTC_1.h **** 
  45:Generated_Source\PSoC6/RTC_1.h **** /* Time reset on start constant */
  46:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_TIME_RESET_ON_START       (0u)
  47:Generated_Source\PSoC6/RTC_1.h **** 
  48:Generated_Source\PSoC6/RTC_1.h **** /* Initial Time and Date definitions */
  49:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DATE_SEC          (0u)
  50:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DATE_MIN          (0u)
  51:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DATE_HOUR         (20u)
  52:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DATE_HOUR_FORMAT  (CY_RTC_24_HOURS)
  53:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DATE_DOW          (5u)
  54:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DATE_DOM          (28u)
  55:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DATE_MONTH        (5u)
  56:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DATE_YEAR         (20u)
  57:Generated_Source\PSoC6/RTC_1.h **** 
  58:Generated_Source\PSoC6/RTC_1.h **** /* Initial DST definitions */
  59:Generated_Source\PSoC6/RTC_1.h **** #define RTC_1_INITIAL_DST_STATUS        (0u)
  60:Generated_Source\PSoC6/RTC_1.h **** 
  61:Generated_Source\PSoC6/RTC_1.h **** #if(0u != RTC_1_INITIAL_DST_STATUS)
  62:Generated_Source\PSoC6/RTC_1.h ****     
  63:Generated_Source\PSoC6/RTC_1.h ****     #if(0u != RTC_1_TIME_RESET_ON_START)
  64:Generated_Source\PSoC6/RTC_1.h **** 
  65:Generated_Source\PSoC6/RTC_1.h ****         /* Definition of delay time which is required in Start function */
  66:Generated_Source\PSoC6/RTC_1.h ****         #define RTC_1_DELAY_BEFORE_DST          (500u)
  67:Generated_Source\PSoC6/RTC_1.h ****     #endif /* (0u != RTC_1_TIME_RESET_ON_START) */
  68:Generated_Source\PSoC6/RTC_1.h ****     
  69:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_DATE_TYPE     (0u)
  70:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_START_MONTH   (3u)
  71:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_START_WOM     (6u)
  72:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_START_DOM     (22u)
  73:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_START_DOW     (1u)
  74:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_START_HRS     (0u)
  75:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_STOP_MONTH    (10u)
  76:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_STOP_DOM      (22u)
  77:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_STOP_DOW      (1u)
  78:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_STOP_WOM      (6u)
  79:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_INITIAL_DST_STOP_HRS      (0u)
  80:Generated_Source\PSoC6/RTC_1.h **** #endif /* (0u != RTC_1_INITIAL_DST_STATUS) */
  81:Generated_Source\PSoC6/RTC_1.h **** 
  82:Generated_Source\PSoC6/RTC_1.h **** /*
  83:Generated_Source\PSoC6/RTC_1.h **** * Definition of the date register fields. These macros are for creating a date
  84:Generated_Source\PSoC6/RTC_1.h **** * value in a single word with the required date elements sequence.
  85:Generated_Source\PSoC6/RTC_1.h **** */
  86:Generated_Source\PSoC6/RTC_1.h **** #if(RTC_1_INITIAL_DATA_FORMAT == RTC_1_MM_DD_YYYY)
  87:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_10_MONTH_OFFSET   (28u)
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 3


  88:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_MONTH_OFFSET      (24u)
  89:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_10_DAY_OFFSET     (20u)
  90:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_DAY_OFFSET        (16u)
  91:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_1000_YEAR_OFFSET  (12u)
  92:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_100_YEAR_OFFSET   (8u)
  93:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_10_YEAR_OFFSET    (4u)
  94:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_YEAR_OFFSET       (0u)
  95:Generated_Source\PSoC6/RTC_1.h **** #elif(RTC_1_INITIAL_DATA_FORMAT == RTC_1_DD_MM_YYYY)
  96:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_10_MONTH_OFFSET   (20u)
  97:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_MONTH_OFFSET      (16u)
  98:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_10_DAY_OFFSET     (28u)
  99:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_DAY_OFFSET        (24u)
 100:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_1000_YEAR_OFFSET  (12u)
 101:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_100_YEAR_OFFSET   (8u)
 102:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_10_YEAR_OFFSET    (4u)
 103:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_YEAR_OFFSET       (0u)
 104:Generated_Source\PSoC6/RTC_1.h **** #else
 105:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_10_MONTH_OFFSET   (12u)
 106:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_MONTH_OFFSET      (8u)
 107:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_10_DAY_OFFSET     (4u)
 108:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_DAY_OFFSET        (0u)
 109:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_1000_YEAR_OFFSET  (28u)
 110:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_100_YEAR_OFFSET   (24u)
 111:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_10_YEAR_OFFSET    (20u)
 112:Generated_Source\PSoC6/RTC_1.h ****     #define RTC_1_YEAR_OFFSET       (16u)
 113:Generated_Source\PSoC6/RTC_1.h **** #endif /* (RTC_1_INITIAL_DATA_FORMAT == RTC_1_MM_DD_YYYY) */
 114:Generated_Source\PSoC6/RTC_1.h **** 
 115:Generated_Source\PSoC6/RTC_1.h **** 
 116:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 117:Generated_Source\PSoC6/RTC_1.h **** *    Global Variables
 118:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 119:Generated_Source\PSoC6/RTC_1.h **** extern uint8_t RTC_1_initVar;
 120:Generated_Source\PSoC6/RTC_1.h **** /**
 121:Generated_Source\PSoC6/RTC_1.h **** * \addtogroup group_globals
 122:Generated_Source\PSoC6/RTC_1.h **** * \{
 123:Generated_Source\PSoC6/RTC_1.h **** */
 124:Generated_Source\PSoC6/RTC_1.h **** extern bool RTC_1_rtcDstStatus;
 125:Generated_Source\PSoC6/RTC_1.h **** extern cy_stc_rtc_dst_t const RTC_1_dstConfig;
 126:Generated_Source\PSoC6/RTC_1.h **** extern cy_stc_rtc_config_t const RTC_1_config;
 127:Generated_Source\PSoC6/RTC_1.h **** /** \} group_globals */
 128:Generated_Source\PSoC6/RTC_1.h **** 
 129:Generated_Source\PSoC6/RTC_1.h **** 
 130:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 131:Generated_Source\PSoC6/RTC_1.h **** *    Function Prototypes
 132:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 133:Generated_Source\PSoC6/RTC_1.h **** void RTC_1_Start(void);
 134:Generated_Source\PSoC6/RTC_1.h **** 
 135:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_Init(cy_stc_rtc_config_t const *config);
 136:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetDateAndTime(cy_stc_rtc_config_t const *dateTime);
 137:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetDateAndTimeDirect(uint32_t sec, uint32_t min, uint32_t 
 138:Generated_Source\PSoC6/RTC_1.h ****                                                                   uint32_t date, uint32_t month, ui
 139:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE void RTC_1_GetDateAndTime(cy_stc_rtc_config_t *dateTime);
 140:Generated_Source\PSoC6/RTC_1.h **** 
 141:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetAlarmDateAndTime(cy_stc_rtc_alarm_t const *alarmDateTim
 142:Generated_Source\PSoC6/RTC_1.h ****                                                                         cy_en_rtc_alarm_t alarmInde
 143:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE void RTC_1_GetAlarmDateAndTime(cy_stc_rtc_alarm_t *alarmDateTime,
 144:Generated_Source\PSoC6/RTC_1.h ****                                                                cy_en_rtc_alarm_t alarmIndex);
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 4


 145:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetAlarmDateAndTimeDirect(uint32_t sec, uint32_t min, 
 146:Generated_Source\PSoC6/RTC_1.h ****                                                                               uint32_t hour, uint32
 147:Generated_Source\PSoC6/RTC_1.h ****                                                                               uint32_t month, cy_en
 148:Generated_Source\PSoC6/RTC_1.h **** 
 149:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_hours_format_t RTC_1_GetHoursFormat(void);
 150:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetHoursFormat(cy_en_rtc_hours_format_t hourMode);
 151:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE void RTC_1_SelectFrequencyPrescaler(cy_en_rtc_clock_freq_t clkSel);
 152:Generated_Source\PSoC6/RTC_1.h **** 
 153:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE uint32_t RTC_1_GetInterruptStatus(void);
 154:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE void RTC_1_ClearInterrupt(uint32_t interruptMask);
 155:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE void RTC_1_SetInterrupt(uint32_t interruptMask);
 156:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE uint32_t RTC_1_GetInterruptMask(void);
 157:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE void RTC_1_SetInterruptMask(uint32_t interruptMask);
 158:Generated_Source\PSoC6/RTC_1.h **** 
 159:Generated_Source\PSoC6/RTC_1.h **** #if(0u != RTC_1_INITIAL_IRQ_STATUS)
 160:Generated_Source\PSoC6/RTC_1.h **** 
 161:Generated_Source\PSoC6/RTC_1.h ****     __STATIC_INLINE void RTC_1_Interrupt(void);
 162:Generated_Source\PSoC6/RTC_1.h ****     __STATIC_INLINE void RTC_1_DstInterrupt(cy_stc_rtc_dst_t const *dstTime);
 163:Generated_Source\PSoC6/RTC_1.h **** 
 164:Generated_Source\PSoC6/RTC_1.h ****     #if(0u != RTC_1_INITIAL_DST_STATUS)
 165:Generated_Source\PSoC6/RTC_1.h **** 
 166:Generated_Source\PSoC6/RTC_1.h ****         __STATIC_INLINE cy_en_rtc_status_t RTC_1_EnableDstTime(cy_stc_rtc_dst_t const *dstTime, 
 167:Generated_Source\PSoC6/RTC_1.h ****                                                                           cy_stc_rtc_config_t const
 168:Generated_Source\PSoC6/RTC_1.h ****         __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetNextDstTime(cy_stc_rtc_dst_format_t const *next
 169:Generated_Source\PSoC6/RTC_1.h ****         __STATIC_INLINE bool RTC_1_GetDstStatus(cy_stc_rtc_dst_t const *dstTime, 
 170:Generated_Source\PSoC6/RTC_1.h ****                                                            cy_stc_rtc_config_t const *timeDate);
 171:Generated_Source\PSoC6/RTC_1.h ****     #endif /* (0u != RTC_1_INITIAL_DST_STATUS) */
 172:Generated_Source\PSoC6/RTC_1.h **** #endif /* (0u != RTC_1_INITIAL_IRQ_STATUS) */
 173:Generated_Source\PSoC6/RTC_1.h **** 
 174:Generated_Source\PSoC6/RTC_1.h **** 
 175:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 176:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_Init
 177:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 178:Generated_Source\PSoC6/RTC_1.h **** *
 179:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_Init() PDL driver function.
 180:Generated_Source\PSoC6/RTC_1.h **** *
 181:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 182:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_Init(cy_stc_rtc_config_t const *config)
 183:Generated_Source\PSoC6/RTC_1.h **** {
 184:Generated_Source\PSoC6/RTC_1.h ****     return(Cy_RTC_Init(config));
 185:Generated_Source\PSoC6/RTC_1.h **** }
 186:Generated_Source\PSoC6/RTC_1.h **** 
 187:Generated_Source\PSoC6/RTC_1.h **** 
 188:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 189:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_GetHoursFormat
 190:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 191:Generated_Source\PSoC6/RTC_1.h **** *
 192:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_GetHoursFormat() PDL driver function.
 193:Generated_Source\PSoC6/RTC_1.h **** *
 194:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 195:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_hours_format_t RTC_1_GetHoursFormat(void)
 196:Generated_Source\PSoC6/RTC_1.h **** {
 197:Generated_Source\PSoC6/RTC_1.h ****     return(Cy_RTC_GetHoursFormat());
 198:Generated_Source\PSoC6/RTC_1.h **** }
 199:Generated_Source\PSoC6/RTC_1.h **** 
 200:Generated_Source\PSoC6/RTC_1.h **** 
 201:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 5


 202:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_SetHoursFormat
 203:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 204:Generated_Source\PSoC6/RTC_1.h **** *
 205:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_SetHoursFormat() PDL driver function.
 206:Generated_Source\PSoC6/RTC_1.h **** *
 207:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 208:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetHoursFormat(cy_en_rtc_hours_format_t hourMode)
 209:Generated_Source\PSoC6/RTC_1.h **** {
 210:Generated_Source\PSoC6/RTC_1.h ****     return(Cy_RTC_SetHoursFormat(hourMode));
 211:Generated_Source\PSoC6/RTC_1.h **** }
 212:Generated_Source\PSoC6/RTC_1.h **** 
 213:Generated_Source\PSoC6/RTC_1.h **** 
 214:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 215:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_SelectFrequencyPrescaler()
 216:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 217:Generated_Source\PSoC6/RTC_1.h **** *
 218:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_SelectFrequencyPrescaler() PDL driver function.
 219:Generated_Source\PSoC6/RTC_1.h **** *
 220:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 221:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE void RTC_1_SelectFrequencyPrescaler(cy_en_rtc_clock_freq_t clkSel)
 222:Generated_Source\PSoC6/RTC_1.h **** {
 223:Generated_Source\PSoC6/RTC_1.h ****     Cy_RTC_SelectFrequencyPrescaler(clkSel);
 224:Generated_Source\PSoC6/RTC_1.h **** }
 225:Generated_Source\PSoC6/RTC_1.h **** 
 226:Generated_Source\PSoC6/RTC_1.h **** 
 227:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 228:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_SetDateAndTime
 229:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 230:Generated_Source\PSoC6/RTC_1.h **** *
 231:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_SetDateAndTime() PDL driver function.
 232:Generated_Source\PSoC6/RTC_1.h **** *
 233:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 234:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetDateAndTime(cy_stc_rtc_config_t const *dateTime)
 235:Generated_Source\PSoC6/RTC_1.h **** {
 236:Generated_Source\PSoC6/RTC_1.h ****     return(Cy_RTC_SetDateAndTime(dateTime));
 237:Generated_Source\PSoC6/RTC_1.h **** }
 238:Generated_Source\PSoC6/RTC_1.h **** 
 239:Generated_Source\PSoC6/RTC_1.h **** 
 240:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 241:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_GetDateAndTime
 242:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 243:Generated_Source\PSoC6/RTC_1.h **** *
 244:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_GetDateAndTime() PDL driver function.
 245:Generated_Source\PSoC6/RTC_1.h **** *
 246:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 247:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE void RTC_1_GetDateAndTime(cy_stc_rtc_config_t *dateTime)
 248:Generated_Source\PSoC6/RTC_1.h **** {
 249:Generated_Source\PSoC6/RTC_1.h ****     Cy_RTC_GetDateAndTime(dateTime);
 250:Generated_Source\PSoC6/RTC_1.h **** }
 251:Generated_Source\PSoC6/RTC_1.h **** 
 252:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 253:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_SetAlarmDateAndTime
 254:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 255:Generated_Source\PSoC6/RTC_1.h **** *
 256:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_SetAlarmDateAndTime() PDL driver function.
 257:Generated_Source\PSoC6/RTC_1.h **** *
 258:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 6


 259:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetAlarmDateAndTime(cy_stc_rtc_alarm_t const *alarmDateTim
 260:Generated_Source\PSoC6/RTC_1.h ****                                                                         cy_en_rtc_alarm_t alarmInde
 261:Generated_Source\PSoC6/RTC_1.h **** {
 262:Generated_Source\PSoC6/RTC_1.h ****     return(Cy_RTC_SetAlarmDateAndTime(alarmDateTime, alarmIndex));
 263:Generated_Source\PSoC6/RTC_1.h **** }
 264:Generated_Source\PSoC6/RTC_1.h **** 
 265:Generated_Source\PSoC6/RTC_1.h **** 
 266:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 267:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_GetAlarmDateAndTime
 268:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 269:Generated_Source\PSoC6/RTC_1.h **** *
 270:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_GetAlarmDateAndTime() PDL driver function.
 271:Generated_Source\PSoC6/RTC_1.h **** *
 272:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 273:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE void RTC_1_GetAlarmDateAndTime(cy_stc_rtc_alarm_t *alarmDateTime, 
 274:Generated_Source\PSoC6/RTC_1.h ****                                                           cy_en_rtc_alarm_t alarmIndex)
 275:Generated_Source\PSoC6/RTC_1.h **** {
 276:Generated_Source\PSoC6/RTC_1.h ****     Cy_RTC_GetAlarmDateAndTime(alarmDateTime, alarmIndex);
 277:Generated_Source\PSoC6/RTC_1.h **** }
 278:Generated_Source\PSoC6/RTC_1.h **** 
 279:Generated_Source\PSoC6/RTC_1.h **** 
 280:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 281:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_SetDateAndTimeDirect
 282:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 283:Generated_Source\PSoC6/RTC_1.h **** *
 284:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_SetDateAndTimeDirect() PDL driver function.
 285:Generated_Source\PSoC6/RTC_1.h **** *
 286:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 287:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetDateAndTimeDirect(uint32_t sec, uint32_t min, uint32_t 
 288:Generated_Source\PSoC6/RTC_1.h ****                                                                          uint32_t date, uint32_t mo
 289:Generated_Source\PSoC6/RTC_1.h **** {
 290:Generated_Source\PSoC6/RTC_1.h ****     return(Cy_RTC_SetDateAndTimeDirect(sec, min, hour, date, month, year));
 291:Generated_Source\PSoC6/RTC_1.h **** }
 292:Generated_Source\PSoC6/RTC_1.h **** 
 293:Generated_Source\PSoC6/RTC_1.h **** 
 294:Generated_Source\PSoC6/RTC_1.h **** /*******************************************************************************
 295:Generated_Source\PSoC6/RTC_1.h **** * Function Name: RTC_1_SetAlarmDateAndTimeDirect
 296:Generated_Source\PSoC6/RTC_1.h **** ****************************************************************************//**
 297:Generated_Source\PSoC6/RTC_1.h **** *
 298:Generated_Source\PSoC6/RTC_1.h **** * Invokes the Cy_RTC_SetAlarmDateAndTimeDirect() PDL driver function.
 299:Generated_Source\PSoC6/RTC_1.h **** *
 300:Generated_Source\PSoC6/RTC_1.h **** *******************************************************************************/
 301:Generated_Source\PSoC6/RTC_1.h **** 
 302:Generated_Source\PSoC6/RTC_1.h **** __STATIC_INLINE cy_en_rtc_status_t RTC_1_SetAlarmDateAndTimeDirect(uint32_t sec, uint32_t min, 
 303:Generated_Source\PSoC6/RTC_1.h ****                                                                               uint32_t hour, uint32
 304:Generated_Source\PSoC6/RTC_1.h ****                                                                               uint32_t month, 
 305:Generated_Source\PSoC6/RTC_1.h ****                                                                               cy_en_rtc_alarm_t ala
 306:Generated_Source\PSoC6/RTC_1.h **** {
 307:Generated_Source\PSoC6/RTC_1.h ****     return(Cy_RTC_SetAlarmDateAndTimeDirect(sec, min, hour, date, month, alarmIndex));
 308:Generated_Source\PSoC6/RTC_1.h **** }
 309:Generated_Source\PSoC6/RTC_1.h **** 
 310:Generated_Source\PSoC6/RTC_1.h **** #if(0u != RTC_1_INITIAL_IRQ_STATUS)
 311:Generated_Source\PSoC6/RTC_1.h ****     /*******************************************************************************
 312:Generated_Source\PSoC6/RTC_1.h ****     * Function Name: RTC_1_Interrupt
 313:Generated_Source\PSoC6/RTC_1.h ****     ****************************************************************************//**
 314:Generated_Source\PSoC6/RTC_1.h ****     *
 315:Generated_Source\PSoC6/RTC_1.h ****     * RTC interrupt handler function. 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 7


 316:Generated_Source\PSoC6/RTC_1.h ****     * Invokes the Cy_RTC_Interrupt() PDL driver function.
 317:Generated_Source\PSoC6/RTC_1.h ****     *
 318:Generated_Source\PSoC6/RTC_1.h ****     *******************************************************************************/
 319:Generated_Source\PSoC6/RTC_1.h ****     __STATIC_INLINE void RTC_1_Interrupt(void)
 320:Generated_Source\PSoC6/RTC_1.h ****     {
  28              		.loc 1 320 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 08B5     		push	{r3, lr}
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 3, -8
  35              		.cfi_offset 14, -4
 321:Generated_Source\PSoC6/RTC_1.h ****         Cy_RTC_Interrupt(&RTC_1_dstConfig, RTC_1_rtcDstStatus);
  36              		.loc 1 321 0
  37 0002 034B     		ldr	r3, .L3
  38 0004 1978     		ldrb	r1, [r3]	@ zero_extendqisi2
  39 0006 0348     		ldr	r0, .L3+4
  40 0008 FFF7FEFF 		bl	Cy_RTC_Interrupt
  41              	.LVL0:
  42 000c 08BD     		pop	{r3, pc}
  43              	.L4:
  44 000e 00BF     		.align	2
  45              	.L3:
  46 0010 00000000 		.word	.LANCHOR0
  47 0014 00000000 		.word	RTC_1_dstConfig
  48              		.cfi_endproc
  49              	.LFE191:
  50              		.size	RTC_1_Interrupt, .-RTC_1_Interrupt
  51              		.section	.text.RTC_1_Start,"ax",%progbits
  52              		.align	2
  53              		.global	RTC_1_Start
  54              		.thumb
  55              		.thumb_func
  56              		.type	RTC_1_Start, %function
  57              	RTC_1_Start:
  58              	.LFB199:
  59              		.file 2 "Generated_Source\\PSoC6\\RTC_1.c"
   1:Generated_Source\PSoC6/RTC_1.c **** /*******************************************************************************
   2:Generated_Source\PSoC6/RTC_1.c **** * \file RTC_1.c
   3:Generated_Source\PSoC6/RTC_1.c **** * \version 2.0
   4:Generated_Source\PSoC6/RTC_1.c **** *
   5:Generated_Source\PSoC6/RTC_1.c **** * This file provides the source code to the API for the RTC Component.
   6:Generated_Source\PSoC6/RTC_1.c **** *
   7:Generated_Source\PSoC6/RTC_1.c **** ********************************************************************************
   8:Generated_Source\PSoC6/RTC_1.c **** * Copyright 2016-2017, Cypress Semiconductor Corporation. All rights reserved.
   9:Generated_Source\PSoC6/RTC_1.c **** * You may use this file only in accordance with the license, terms, conditions,
  10:Generated_Source\PSoC6/RTC_1.c **** * disclaimers, and limitations in the end user license agreement accompanying
  11:Generated_Source\PSoC6/RTC_1.c **** * the software package with which this file was provided.
  12:Generated_Source\PSoC6/RTC_1.c **** *******************************************************************************/
  13:Generated_Source\PSoC6/RTC_1.c **** 
  14:Generated_Source\PSoC6/RTC_1.c **** #include "RTC_1.h"
  15:Generated_Source\PSoC6/RTC_1.c **** 
  16:Generated_Source\PSoC6/RTC_1.c **** /** Indicates whether or not the RTC_1 has been initialized. 
  17:Generated_Source\PSoC6/RTC_1.c **** *  The variable is initialized to 0 and set to 1 the first time 
  18:Generated_Source\PSoC6/RTC_1.c **** *  RTC_1_Start() is called. This allows the Component to 
  19:Generated_Source\PSoC6/RTC_1.c **** *  restart without reinitialization after the first call to 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 8


  20:Generated_Source\PSoC6/RTC_1.c **** *  the RTC_1_Start() routine.
  21:Generated_Source\PSoC6/RTC_1.c **** */
  22:Generated_Source\PSoC6/RTC_1.c **** uint8_t RTC_1_initVar = 0u;
  23:Generated_Source\PSoC6/RTC_1.c **** 
  24:Generated_Source\PSoC6/RTC_1.c **** /** The instance-specific configuration structure. This should be used in the 
  25:Generated_Source\PSoC6/RTC_1.c **** *  associated RTC_1_Init() function.
  26:Generated_Source\PSoC6/RTC_1.c **** */
  27:Generated_Source\PSoC6/RTC_1.c **** cy_stc_rtc_config_t const RTC_1_config =
  28:Generated_Source\PSoC6/RTC_1.c **** {
  29:Generated_Source\PSoC6/RTC_1.c ****     /* Initiate time and date */
  30:Generated_Source\PSoC6/RTC_1.c ****     .sec       = RTC_1_INITIAL_DATE_SEC,
  31:Generated_Source\PSoC6/RTC_1.c ****     .min       = RTC_1_INITIAL_DATE_MIN,
  32:Generated_Source\PSoC6/RTC_1.c ****     .hour      = RTC_1_INITIAL_DATE_HOUR,
  33:Generated_Source\PSoC6/RTC_1.c ****     .hrFormat  = RTC_1_INITIAL_DATE_HOUR_FORMAT,
  34:Generated_Source\PSoC6/RTC_1.c ****     .dayOfWeek = RTC_1_INITIAL_DATE_DOW,
  35:Generated_Source\PSoC6/RTC_1.c ****     .date      = RTC_1_INITIAL_DATE_DOM,
  36:Generated_Source\PSoC6/RTC_1.c ****     .month     = RTC_1_INITIAL_DATE_MONTH,
  37:Generated_Source\PSoC6/RTC_1.c ****     .year      = RTC_1_INITIAL_DATE_YEAR,
  38:Generated_Source\PSoC6/RTC_1.c **** };
  39:Generated_Source\PSoC6/RTC_1.c **** 
  40:Generated_Source\PSoC6/RTC_1.c ****     /** RTC_1_rtcDstStatus variable which is for DST feature and is 
  41:Generated_Source\PSoC6/RTC_1.c ****     *  called in Cy_RTC_Interrupt() PDL driver function. This variable is 
  42:Generated_Source\PSoC6/RTC_1.c ****     *  defined as true if DST is enabled and as false if DST is disabled
  43:Generated_Source\PSoC6/RTC_1.c ****     */
  44:Generated_Source\PSoC6/RTC_1.c ****     bool RTC_1_rtcDstStatus = false;
  45:Generated_Source\PSoC6/RTC_1.c **** 
  46:Generated_Source\PSoC6/RTC_1.c **** #if(0u != RTC_1_INITIAL_DST_STATUS)
  47:Generated_Source\PSoC6/RTC_1.c **** 
  48:Generated_Source\PSoC6/RTC_1.c ****     /** The instance-specific daylight saving time structure. This should be 
  49:Generated_Source\PSoC6/RTC_1.c ****     * used in the associated DTS functions.
  50:Generated_Source\PSoC6/RTC_1.c ****     */
  51:Generated_Source\PSoC6/RTC_1.c ****     cy_stc_rtc_dst_t const RTC_1_dstConfig =
  52:Generated_Source\PSoC6/RTC_1.c ****     {
  53:Generated_Source\PSoC6/RTC_1.c ****         /* DST Start time */
  54:Generated_Source\PSoC6/RTC_1.c ****         .startDst.format      = (cy_en_rtc_dst_format_t) RTC_1_INITIAL_DST_DATE_TYPE,
  55:Generated_Source\PSoC6/RTC_1.c ****         .startDst.hour        = RTC_1_INITIAL_DST_START_HRS,
  56:Generated_Source\PSoC6/RTC_1.c ****         .startDst.dayOfMonth  = RTC_1_INITIAL_DST_START_DOM,
  57:Generated_Source\PSoC6/RTC_1.c ****         .startDst.weekOfMonth = RTC_1_INITIAL_DST_START_WOM,
  58:Generated_Source\PSoC6/RTC_1.c ****         .startDst.dayOfWeek   = RTC_1_INITIAL_DST_START_DOW,
  59:Generated_Source\PSoC6/RTC_1.c ****         .startDst.month       = RTC_1_INITIAL_DST_START_MONTH,
  60:Generated_Source\PSoC6/RTC_1.c **** 
  61:Generated_Source\PSoC6/RTC_1.c ****         /* DST Stop time */
  62:Generated_Source\PSoC6/RTC_1.c ****         .stopDst.format      = (cy_en_rtc_dst_format_t) RTC_1_INITIAL_DST_DATE_TYPE,
  63:Generated_Source\PSoC6/RTC_1.c ****         .stopDst.hour        = RTC_1_INITIAL_DST_STOP_HRS,
  64:Generated_Source\PSoC6/RTC_1.c ****         .stopDst.dayOfMonth  = RTC_1_INITIAL_DST_STOP_DOM,
  65:Generated_Source\PSoC6/RTC_1.c ****         .stopDst.weekOfMonth = RTC_1_INITIAL_DST_STOP_WOM,
  66:Generated_Source\PSoC6/RTC_1.c ****         .stopDst.dayOfWeek   = RTC_1_INITIAL_DST_STOP_DOW,
  67:Generated_Source\PSoC6/RTC_1.c ****         .stopDst.month       = RTC_1_INITIAL_DST_STOP_MONTH,
  68:Generated_Source\PSoC6/RTC_1.c ****     };
  69:Generated_Source\PSoC6/RTC_1.c **** #else
  70:Generated_Source\PSoC6/RTC_1.c **** 
  71:Generated_Source\PSoC6/RTC_1.c ****     /* Default DST structure in condition that DST is disabled */
  72:Generated_Source\PSoC6/RTC_1.c ****     cy_stc_rtc_dst_t const RTC_1_dstConfig;
  73:Generated_Source\PSoC6/RTC_1.c **** #endif /* (0u != RTC_1_INITIAL_DST_STATUS) */
  74:Generated_Source\PSoC6/RTC_1.c **** 
  75:Generated_Source\PSoC6/RTC_1.c **** 
  76:Generated_Source\PSoC6/RTC_1.c **** /*******************************************************************************
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 9


  77:Generated_Source\PSoC6/RTC_1.c **** * Function Name: RTC_1_Start
  78:Generated_Source\PSoC6/RTC_1.c **** ****************************************************************************//**
  79:Generated_Source\PSoC6/RTC_1.c **** *
  80:Generated_Source\PSoC6/RTC_1.c **** * Optionally calls the RTC_1_Init() when called the first time and 
  81:Generated_Source\PSoC6/RTC_1.c **** * configure the RTC_1 as it is set in the customizer. For subsequent 
  82:Generated_Source\PSoC6/RTC_1.c **** * calls the configuration is left unchanged and the component is just 
  83:Generated_Source\PSoC6/RTC_1.c **** * configured. Invokes RTC_1_EnableDstTime() if the DST is enabled.
  84:Generated_Source\PSoC6/RTC_1.c **** *
  85:Generated_Source\PSoC6/RTC_1.c **** * \globalvars
  86:Generated_Source\PSoC6/RTC_1.c **** * \ref RTC_1_initVar
  87:Generated_Source\PSoC6/RTC_1.c **** *
  88:Generated_Source\PSoC6/RTC_1.c **** *******************************************************************************/
  89:Generated_Source\PSoC6/RTC_1.c **** void RTC_1_Start(void)
  90:Generated_Source\PSoC6/RTC_1.c **** {
  60              		.loc 2 90 0
  61              		.cfi_startproc
  62              		@ args = 0, pretend = 0, frame = 0
  63              		@ frame_needed = 0, uses_anonymous_args = 0
  64 0000 08B5     		push	{r3, lr}
  65              		.cfi_def_cfa_offset 8
  66              		.cfi_offset 3, -8
  67              		.cfi_offset 14, -4
  91:Generated_Source\PSoC6/RTC_1.c ****     #if(0u != RTC_1_INITIAL_DST_STATUS)
  92:Generated_Source\PSoC6/RTC_1.c ****         cy_stc_rtc_config_t curTimeAndDate;
  93:Generated_Source\PSoC6/RTC_1.c ****     #endif /* (0u != RTC_1_INITIAL_DST_STATUS) */
  94:Generated_Source\PSoC6/RTC_1.c ****     
  95:Generated_Source\PSoC6/RTC_1.c ****     if(0u == RTC_1_initVar)
  68              		.loc 2 95 0
  69 0002 0C4B     		ldr	r3, .L9
  70 0004 5B78     		ldrb	r3, [r3, #1]	@ zero_extendqisi2
  71 0006 33B9     		cbnz	r3, .L6
  96:Generated_Source\PSoC6/RTC_1.c ****     {
  97:Generated_Source\PSoC6/RTC_1.c ****         #if(0u != RTC_1_TIME_RESET_ON_START)
  98:Generated_Source\PSoC6/RTC_1.c **** 
  99:Generated_Source\PSoC6/RTC_1.c ****             /* Configure the component if power cycle and the external 
 100:Generated_Source\PSoC6/RTC_1.c ****             *  reset occurred
 101:Generated_Source\PSoC6/RTC_1.c ****             */
 102:Generated_Source\PSoC6/RTC_1.c ****             if(Cy_RTC_IsExternalResetOccurred())
 103:Generated_Source\PSoC6/RTC_1.c ****             {
 104:Generated_Source\PSoC6/RTC_1.c ****                 (void) Cy_RTC_Init(&RTC_1_config);
 105:Generated_Source\PSoC6/RTC_1.c ****             }
 106:Generated_Source\PSoC6/RTC_1.c ****         #endif /* (0u != RTC_1_TIME_RESET_ON_START) */
 107:Generated_Source\PSoC6/RTC_1.c **** 
 108:Generated_Source\PSoC6/RTC_1.c ****         #if(0u != RTC_1_INITIAL_IRQ_STATUS)
 109:Generated_Source\PSoC6/RTC_1.c **** 
 110:Generated_Source\PSoC6/RTC_1.c ****             /* Hook the interrupt service routine */
 111:Generated_Source\PSoC6/RTC_1.c ****             #if defined(RTC_1_RTC_IRQ__INTC_ASSIGNED)
 112:Generated_Source\PSoC6/RTC_1.c ****                 (void) Cy_SysInt_Init(&RTC_1_RTC_IRQ_cfg, &RTC_1_Interrupt);
  72              		.loc 2 112 0
  73 0008 0B49     		ldr	r1, .L9+4
  74 000a 0C48     		ldr	r0, .L9+8
  75 000c FFF7FEFF 		bl	Cy_SysInt_Init
  76              	.LVL1:
 113:Generated_Source\PSoC6/RTC_1.c ****             #endif /* defined(RTC_1_RTC_IRQ__INTC_ASSIGNED) */
 114:Generated_Source\PSoC6/RTC_1.c ****         #endif /* (0u != RTC_1_INITIAL_IRQ_STATUS) */
 115:Generated_Source\PSoC6/RTC_1.c **** 
 116:Generated_Source\PSoC6/RTC_1.c ****         /* The component is configured */
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 10


 117:Generated_Source\PSoC6/RTC_1.c ****         RTC_1_initVar = 1u;
  77              		.loc 2 117 0
  78 0010 0122     		movs	r2, #1
  79 0012 084B     		ldr	r3, .L9
  80 0014 5A70     		strb	r2, [r3, #1]
  81              	.L6:
 118:Generated_Source\PSoC6/RTC_1.c ****     }
 119:Generated_Source\PSoC6/RTC_1.c **** 
 120:Generated_Source\PSoC6/RTC_1.c ****     #if(0u != RTC_1_INITIAL_IRQ_STATUS)
 121:Generated_Source\PSoC6/RTC_1.c ****         #if defined(RTC_1_RTC_IRQ__INTC_ASSIGNED)
 122:Generated_Source\PSoC6/RTC_1.c ****             NVIC_EnableIRQ(RTC_1_RTC_IRQ_cfg.intrSrc);
  82              		.loc 2 122 0
  83 0016 094B     		ldr	r3, .L9+8
  84 0018 B3F90030 		ldrsh	r3, [r3]
  85              	.LVL2:
  86              	.LBB4:
  87              	.LBB5:
  88              		.file 3 "Generated_Source\\PSoC6\\pdl\\cmsis/include/core_cm4.h"
   1:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**************************************************************************//**
   2:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @file     core_cm4.h
   3:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @version  V5.0.5
   5:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * @date     08. January 2018
   6:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
   7:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*
   8:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Copyright (c) 2009-2017 ARM Limited. All rights reserved.
   9:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  10:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  12:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  16:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *
  18:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  * limitations under the License.
  23:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  24:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  25:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__clang__)
  28:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  30:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  31:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  34:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include <stdint.h>
  35:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  36:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
  37:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
  38:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
  39:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 11


  40:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  41:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  44:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  47:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  50:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  53:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  54:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  55:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
  56:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 CMSIS definitions
  57:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
  58:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
  59:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup Cortex_M4
  60:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
  61:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
  62:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  63:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_version.h"
  64:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  
  65:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  71:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  73:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
  76:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  80:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  81:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  83:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  84:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
  85:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  86:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  87:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
  88:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARM_PCS_VFP
  90:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
  92:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
  93:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
  95:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
  96:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 12


  97:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
  98:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
  99:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __ARMVFP__
 114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       1U
 152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #else
 153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 13


 154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****       #define __FPU_USED       0U
 155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #endif
 156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #else
 157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_USED         0U
 158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
 167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  extern "C" {
 178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* check device defines and use defaults */
 181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __CM4_REV
 183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
 206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 14


 211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef __cplusplus
 217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
 219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
 221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* following defines should be used for structure members */
 225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group Cortex_M4 */
 230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
 234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                 Register Abstraction
 235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Register contain:
 236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register
 237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Register
 238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SCB Register
 239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Register
 240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Register
 241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core MPU Register
 242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core FPU Register
 243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
 244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
 248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Core Register type definitions.
 253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 15


 268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } APSR_Type;
 274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* APSR Register Definitions */
 276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } IPSR_Type;
 307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* IPSR Register Definitions */
 309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 16


 325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } xPSR_Type;
 335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* xPSR Register Definitions */
 337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef union
 372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   struct
 374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CONTROL_Type;
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 17


 382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* CONTROL Register Definitions */
 384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
 398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[24U];
 410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RSERVED1[24U];
 412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[24U];
 414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[24U];
 416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[56U];
 418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[644U];
 420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }  NVIC_Type;
 422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 18


 439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[5U];
 462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCB_Type;
 464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB CPUID Register Definitions */
 466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 19


 496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Control Register Definitions */
 539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 20


 553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 21


 610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 22


 667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 682:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 683:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 684:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 685:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 686:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 687:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 688:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 689:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 690:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 691:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 692:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 693:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 694:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 695:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 696:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 697:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 698:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 699:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 700:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 701:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 702:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 703:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 704:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 705:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 706:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 707:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 708:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 709:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 710:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 711:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 712:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 713:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 714:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 715:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 716:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 717:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 718:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 719:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 720:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 721:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 722:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 723:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 23


 724:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SCnSCB_Type;
 725:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 726:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 727:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 728:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 729:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 730:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 731:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 732:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 733:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 734:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 735:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 736:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 737:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 738:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 739:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 740:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 741:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 742:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 743:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 744:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 745:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 746:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 747:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 748:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 749:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 750:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 751:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 752:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 753:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 754:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 755:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 756:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 757:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 758:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 759:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 760:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 761:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 762:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 763:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 764:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 765:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } SysTick_Type;
 766:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 767:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 768:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 769:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 770:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 771:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 772:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 773:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 774:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 775:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 776:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 777:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 778:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 779:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 780:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Reload Register Definitions */
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 24


 781:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 782:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 783:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 784:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Current Register Definitions */
 785:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 786:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 787:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 788:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 789:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 790:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 791:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 792:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 793:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 794:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 795:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 796:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 797:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 798:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 799:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 800:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 801:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 802:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 803:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 804:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 805:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 806:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 807:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 808:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 809:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 810:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 811:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 812:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 813:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  union
 814:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
 815:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 816:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 817:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 818:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 819:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[864U];
 820:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 821:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[15U];
 822:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 823:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[15U];
 824:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 825:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[29U];
 826:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 827:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 828:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 829:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[43U];
 830:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 831:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 832:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[6U];
 833:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 834:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 835:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 836:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 837:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 25


 838:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 839:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 840:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 841:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 842:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 843:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 844:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 845:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } ITM_Type;
 846:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 847:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 848:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 849:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 850:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 851:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 852:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 853:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 854:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 855:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 856:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 857:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 858:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 859:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 860:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 861:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 862:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 863:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 864:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 865:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 866:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 867:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 868:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 869:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 870:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 871:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 872:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 873:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 874:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 875:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 876:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 877:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 878:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 879:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 880:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 881:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 882:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 883:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 884:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 885:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 886:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 887:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 888:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 889:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 890:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 891:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 892:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 893:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 894:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 26


 895:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 896:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 897:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 898:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 899:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 900:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 901:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 902:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 903:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 904:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 905:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
 906:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 907:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 908:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
 909:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 910:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 911:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
 912:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 913:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
 914:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
 915:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
 916:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 917:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 918:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 919:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 920:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 921:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 922:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 923:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 924:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 925:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 926:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 927:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
 928:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 929:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 930:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 931:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[1U];
 932:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 933:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 934:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 935:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[1U];
 936:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 937:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 938:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 939:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } DWT_Type;
 940:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 941:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Control Register Definitions */
 942:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 943:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 944:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 945:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 946:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 947:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 948:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 949:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 950:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 951:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 27


 952:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 953:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 954:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 955:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 956:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 957:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 958:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 959:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 960:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 961:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 962:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 963:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 964:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 965:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 966:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 967:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 968:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 969:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 970:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 971:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 972:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 973:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 974:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 975:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 976:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 977:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 978:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 979:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 980:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 981:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 982:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 983:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 984:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 985:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 986:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 987:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 988:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 989:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 990:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 991:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 992:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 993:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 994:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 995:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
 996:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 997:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 998:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 999:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1000:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1001:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1002:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1003:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1004:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1005:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1006:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1007:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1008:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT LSU Count Register Definitions */
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 28


1009:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1010:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1011:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1012:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1013:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1014:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1015:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1016:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1017:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1018:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1019:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1020:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1021:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1022:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1023:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1024:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1025:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1026:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1027:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1028:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1029:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1030:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1031:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1032:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1033:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1034:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1035:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1036:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1037:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1038:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1039:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1040:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1041:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1042:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1043:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1044:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1045:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1046:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1047:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1048:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1049:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1050:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1051:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1052:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1053:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1054:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1055:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1056:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1057:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1058:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1059:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1060:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1061:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1062:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1063:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1064:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1065:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[2U];
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 29


1066:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1067:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED1[55U];
1068:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1069:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED2[131U];
1070:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1071:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1072:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1073:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED3[759U];
1074:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1075:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1076:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1077:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED4[1U];
1078:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1079:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1080:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1081:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED5[39U];
1082:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1083:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1084:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED7[8U];
1085:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1086:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1087:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } TPI_Type;
1088:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1089:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1090:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< @Deprec
1091:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< @Deprec
1092:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1093:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Pos              0U                                         /*!< TPI ACP
1094:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ACPR_SWOSCALER_Msk             (0xFFFFUL /*<< TPI_ACPR_SWOSCALER_Pos*/)    /*!< TPI ACP
1095:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1096:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1097:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1098:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1099:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1100:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1101:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1102:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1103:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1104:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1105:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1106:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1107:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1108:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1109:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1110:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1111:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1112:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1113:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1114:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1115:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1116:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1117:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1118:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1119:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1120:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1121:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1122:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 30


1123:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1124:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1125:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1126:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1127:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1128:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1129:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1130:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1131:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1132:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1133:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1134:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1135:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1136:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1137:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1138:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1139:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1140:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1141:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1142:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1143:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1144:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1145:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1146:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1147:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1148:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1149:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1150:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1151:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1152:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1153:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1154:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1155:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1156:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1157:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1158:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1159:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1160:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1161:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1162:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1163:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1164:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1165:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1166:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1167:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1168:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1169:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1170:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1171:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1172:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1173:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1174:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1175:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1176:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1177:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1178:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1179:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 31


1180:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVID Register Definitions */
1181:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1182:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1183:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1184:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1185:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1186:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1187:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1188:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1189:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1190:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1191:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1192:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1193:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1194:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1195:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1196:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1197:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1198:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1199:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1200:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1201:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1202:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1203:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1204:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1205:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1206:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1207:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1208:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1209:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1210:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1211:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1212:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1213:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1214:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1215:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1216:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1217:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1218:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1219:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1220:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1221:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1222:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1223:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1224:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1225:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1226:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1227:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1228:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1229:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1230:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1231:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1232:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1233:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } MPU_Type;
1234:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1235:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1236:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 32


1237:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Type Register Definitions */
1238:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1239:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1240:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1241:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1242:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1243:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1244:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1245:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1246:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1247:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Control Register Definitions */
1248:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1249:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1250:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1251:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1252:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1253:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1254:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1255:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1256:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1257:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Number Register Definitions */
1258:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1259:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1260:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1261:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1262:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1263:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1264:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1265:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1266:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1267:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1268:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1269:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1270:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1271:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1272:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1273:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1274:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1275:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1276:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1277:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1278:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1279:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1280:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1281:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1282:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1283:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1284:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1285:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1286:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1287:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1288:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1289:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1290:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1291:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1292:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1293:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 33


1294:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1295:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1296:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1297:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1298:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1299:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1300:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1301:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1302:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1303:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1304:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1305:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1306:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1307:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1308:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1309:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1310:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1311:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1312:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1313:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1314:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1315:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1316:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1317:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1318:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****         uint32_t RESERVED0[1U];
1319:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1320:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1321:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1322:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1323:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1324:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } FPU_Type;
1325:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1326:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1327:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1328:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1329:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1330:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1331:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1332:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1333:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1334:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1335:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1336:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1337:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1338:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1339:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1340:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1341:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1342:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1343:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1344:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1345:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1346:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1347:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1348:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1349:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1350:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 34


1351:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1352:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1353:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1354:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1355:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1356:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1357:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1358:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1359:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1360:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1361:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1362:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1363:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1364:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1365:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1366:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1367:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1368:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1369:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1370:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1371:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1372:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1373:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1374:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1375:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1376:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1377:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1378:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1379:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1380:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1381:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1382:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1383:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1384:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1385:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1386:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1387:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1388:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1389:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1390:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1391:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1392:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1393:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1394:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1395:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1396:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1397:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1398:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1399:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1400:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1401:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1402:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1403:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1404:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1405:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1406:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1407:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 35


1408:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1409:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1410:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1411:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1412:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1413:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_core_register
1414:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1415:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1416:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1417:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1418:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1419:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1420:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1421:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1422:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** typedef struct
1423:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1424:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1425:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1426:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1427:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1428:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** } CoreDebug_Type;
1429:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1430:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1431:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1432:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1433:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1434:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1435:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1436:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1437:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1438:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1439:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1440:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1441:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1442:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1443:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1444:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1445:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1446:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1447:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1448:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1449:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1450:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1451:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1452:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1453:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1454:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1455:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1456:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1457:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1458:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1459:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1460:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1461:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1462:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1463:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1464:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 36


1465:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1466:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1467:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1468:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1469:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1470:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1471:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1472:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1473:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1474:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1475:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1476:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1477:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1478:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1479:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1480:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1481:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1482:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1483:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1484:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1485:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1486:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1487:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1488:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1489:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1490:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1491:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1492:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1493:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1494:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1495:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1496:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1497:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1498:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1499:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1500:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1501:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1502:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1503:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1504:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1505:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1506:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1507:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1508:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1509:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1510:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1511:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1512:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1513:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1514:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1515:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1516:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1517:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1518:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1519:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1520:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1521:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 37


1522:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1523:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1524:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1525:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1526:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1527:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1528:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted value.
1529:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1530:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1531:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1532:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1533:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1534:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1535:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1536:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return           Masked and shifted bit field value.
1537:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1538:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1539:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1540:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1541:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1542:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1543:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1544:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup    CMSIS_core_register
1545:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1546:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1547:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1548:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1549:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1550:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* Memory mapping of Core Hardware */
1551:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1552:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1553:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1554:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1555:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1556:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1557:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1558:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1559:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1560:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1561:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1562:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1563:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1564:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1565:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1566:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1567:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1568:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1569:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1570:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1571:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1572:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif
1573:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1574:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1575:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1576:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1577:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*@} */
1578:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 38


1579:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1580:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1581:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /*******************************************************************************
1582:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  *                Hardware Abstraction Layer
1583:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   Core Function Interface contains:
1584:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core NVIC Functions
1585:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core SysTick Functions
1586:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Debug Functions
1587:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   - Core Register Access Functions
1588:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  ******************************************************************************/
1589:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1590:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1591:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** */
1592:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1593:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1594:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1595:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1596:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1597:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1598:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1599:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1600:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   @{
1601:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1602:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1603:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1604:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1605:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1606:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1607:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1608:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1609:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1610:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1611:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1612:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1613:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1614:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1615:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1616:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1617:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1618:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1619:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1620:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1621:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1622:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1623:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1624:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1625:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****    #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1626:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #endif
1627:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1628:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #else
1629:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1630:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1631:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1632:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1633:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1634:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1635:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 39


1636:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1637:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1638:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Set Priority Grouping
1639:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1640:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1641:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            Only values from 0..7 are used.
1642:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            In case of a conflict between priority grouping and available
1643:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1644:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1645:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1646:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1647:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1648:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t reg_value;
1649:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1650:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1651:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1652:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1653:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1654:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1655:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1656:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1657:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1658:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1659:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1660:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1661:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Get Priority Grouping
1662:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1663:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1664:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1665:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1666:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1667:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1668:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** }
1669:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1670:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** 
1671:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** /**
1672:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \brief   Enable Interrupt
1673:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1674:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1675:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   \note    IRQn must not be negative.
1676:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****  */
1677:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1678:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h **** {
1679:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  89              		.loc 3 1679 0
  90 001c 002B     		cmp	r3, #0
  91 001e 08DB     		blt	.L5
1680:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****   {
1681:Generated_Source\PSoC6\pdl\cmsis/include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  92              		.loc 3 1681 0
  93 0020 5909     		lsrs	r1, r3, #5
  94 0022 03F01F03 		and	r3, r3, #31
  95              	.LVL3:
  96 0026 0122     		movs	r2, #1
  97 0028 02FA03F3 		lsl	r3, r2, r3
  98 002c 044A     		ldr	r2, .L9+12
  99 002e 42F82130 		str	r3, [r2, r1, lsl #2]
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 40


 100              	.LVL4:
 101              	.L5:
 102 0032 08BD     		pop	{r3, pc}
 103              	.L10:
 104              		.align	2
 105              	.L9:
 106 0034 00000000 		.word	.LANCHOR0
 107 0038 00000000 		.word	RTC_1_Interrupt
 108 003c 00000000 		.word	RTC_1_RTC_IRQ_cfg
 109 0040 00E100E0 		.word	-536813312
 110              	.LBE5:
 111              	.LBE4:
 112              		.cfi_endproc
 113              	.LFE199:
 114              		.size	RTC_1_Start, .-RTC_1_Start
 115              		.comm	RTC_1_dstConfig,48,4
 116              		.global	RTC_1_rtcDstStatus
 117              		.global	RTC_1_config
 118              		.global	RTC_1_initVar
 119              		.section	.rodata
 120              		.align	2
 121              		.type	RTC_1_config, %object
 122              		.size	RTC_1_config, 32
 123              	RTC_1_config:
 124 0000 00000000 		.word	0
 125 0004 00000000 		.word	0
 126 0008 14000000 		.word	20
 127 000c 00       		.space	1
 128 000d 00       		.byte	0
 129 000e 0000     		.space	2
 130 0010 05000000 		.word	5
 131 0014 1C000000 		.word	28
 132 0018 05000000 		.word	5
 133 001c 14000000 		.word	20
 134              		.bss
 135              		.set	.LANCHOR0,. + 0
 136              		.type	RTC_1_rtcDstStatus, %object
 137              		.size	RTC_1_rtcDstStatus, 1
 138              	RTC_1_rtcDstStatus:
 139 0000 00       		.space	1
 140              		.type	RTC_1_initVar, %object
 141              		.size	RTC_1_initVar, 1
 142              	RTC_1_initVar:
 143 0001 00       		.space	1
 144              		.text
 145              	.Letext0:
 146              		.file 4 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6347bzi_bld53.h"
 147              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 148              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.2\\psoc creator\\import\\gnu\\arm\\5.4.
 149              		.file 7 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 150              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/rtc/cy_rtc.h"
 151              		.file 9 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 152              		.file 10 "Generated_Source\\PSoC6\\cyfitter_sysint_cfg.h"
 153              		.section	.debug_info,"",%progbits
 154              	.Ldebug_info0:
 155 0000 3B0D0000 		.4byte	0xd3b
 156 0004 0400     		.2byte	0x4
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 41


 157 0006 00000000 		.4byte	.Ldebug_abbrev0
 158 000a 04       		.byte	0x4
 159 000b 01       		.uleb128 0x1
 160 000c CE030000 		.4byte	.LASF321
 161 0010 0C       		.byte	0xc
 162 0011 AA060000 		.4byte	.LASF322
 163 0015 E6090000 		.4byte	.LASF323
 164 0019 00000000 		.4byte	.Ldebug_ranges0+0
 165 001d 00000000 		.4byte	0
 166 0021 00000000 		.4byte	.Ldebug_line0
 167 0025 02       		.uleb128 0x2
 168 0026 02       		.byte	0x2
 169 0027 E6030000 		.4byte	0x3e6
 170 002b 04       		.byte	0x4
 171 002c 24       		.byte	0x24
 172 002d E6030000 		.4byte	0x3e6
 173 0031 03       		.uleb128 0x3
 174 0032 30170000 		.4byte	.LASF0
 175 0036 71       		.sleb128 -15
 176 0037 03       		.uleb128 0x3
 177 0038 58120000 		.4byte	.LASF1
 178 003c 72       		.sleb128 -14
 179 003d 03       		.uleb128 0x3
 180 003e 85170000 		.4byte	.LASF2
 181 0042 73       		.sleb128 -13
 182 0043 03       		.uleb128 0x3
 183 0044 EB040000 		.4byte	.LASF3
 184 0048 74       		.sleb128 -12
 185 0049 03       		.uleb128 0x3
 186 004a FF0D0000 		.4byte	.LASF4
 187 004e 75       		.sleb128 -11
 188 004f 03       		.uleb128 0x3
 189 0050 F9150000 		.4byte	.LASF5
 190 0054 76       		.sleb128 -10
 191 0055 03       		.uleb128 0x3
 192 0056 82070000 		.4byte	.LASF6
 193 005a 7B       		.sleb128 -5
 194 005b 03       		.uleb128 0x3
 195 005c E7150000 		.4byte	.LASF7
 196 0060 7C       		.sleb128 -4
 197 0061 03       		.uleb128 0x3
 198 0062 7C0E0000 		.4byte	.LASF8
 199 0066 7E       		.sleb128 -2
 200 0067 03       		.uleb128 0x3
 201 0068 B9140000 		.4byte	.LASF9
 202 006c 7F       		.sleb128 -1
 203 006d 04       		.uleb128 0x4
 204 006e 98180000 		.4byte	.LASF10
 205 0072 00       		.byte	0
 206 0073 04       		.uleb128 0x4
 207 0074 A00F0000 		.4byte	.LASF11
 208 0078 01       		.byte	0x1
 209 0079 04       		.uleb128 0x4
 210 007a 8A020000 		.4byte	.LASF12
 211 007e 02       		.byte	0x2
 212 007f 04       		.uleb128 0x4
 213 0080 32190000 		.4byte	.LASF13
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 42


 214 0084 03       		.byte	0x3
 215 0085 04       		.uleb128 0x4
 216 0086 690A0000 		.4byte	.LASF14
 217 008a 04       		.byte	0x4
 218 008b 04       		.uleb128 0x4
 219 008c 0D180000 		.4byte	.LASF15
 220 0090 05       		.byte	0x5
 221 0091 04       		.uleb128 0x4
 222 0092 D80E0000 		.4byte	.LASF16
 223 0096 06       		.byte	0x6
 224 0097 04       		.uleb128 0x4
 225 0098 56050000 		.4byte	.LASF17
 226 009c 07       		.byte	0x7
 227 009d 04       		.uleb128 0x4
 228 009e 85130000 		.4byte	.LASF18
 229 00a2 08       		.byte	0x8
 230 00a3 04       		.uleb128 0x4
 231 00a4 CA090000 		.4byte	.LASF19
 232 00a8 09       		.byte	0x9
 233 00a9 04       		.uleb128 0x4
 234 00aa 850A0000 		.4byte	.LASF20
 235 00ae 0A       		.byte	0xa
 236 00af 04       		.uleb128 0x4
 237 00b0 E7070000 		.4byte	.LASF21
 238 00b4 0B       		.byte	0xb
 239 00b5 04       		.uleb128 0x4
 240 00b6 DA110000 		.4byte	.LASF22
 241 00ba 0C       		.byte	0xc
 242 00bb 04       		.uleb128 0x4
 243 00bc 72050000 		.4byte	.LASF23
 244 00c0 0D       		.byte	0xd
 245 00c1 04       		.uleb128 0x4
 246 00c2 0C130000 		.4byte	.LASF24
 247 00c6 0E       		.byte	0xe
 248 00c7 04       		.uleb128 0x4
 249 00c8 40000000 		.4byte	.LASF25
 250 00cc 0F       		.byte	0xf
 251 00cd 04       		.uleb128 0x4
 252 00ce F1160000 		.4byte	.LASF26
 253 00d2 10       		.byte	0x10
 254 00d3 04       		.uleb128 0x4
 255 00d4 FA0C0000 		.4byte	.LASF27
 256 00d8 11       		.byte	0x11
 257 00d9 04       		.uleb128 0x4
 258 00da D6040000 		.4byte	.LASF28
 259 00de 12       		.byte	0x12
 260 00df 04       		.uleb128 0x4
 261 00e0 C90C0000 		.4byte	.LASF29
 262 00e4 13       		.byte	0x13
 263 00e5 04       		.uleb128 0x4
 264 00e6 6E020000 		.4byte	.LASF30
 265 00ea 14       		.byte	0x14
 266 00eb 04       		.uleb128 0x4
 267 00ec 42070000 		.4byte	.LASF31
 268 00f0 15       		.byte	0x15
 269 00f1 04       		.uleb128 0x4
 270 00f2 BF0A0000 		.4byte	.LASF32
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 43


 271 00f6 16       		.byte	0x16
 272 00f7 04       		.uleb128 0x4
 273 00f8 650C0000 		.4byte	.LASF33
 274 00fc 17       		.byte	0x17
 275 00fd 04       		.uleb128 0x4
 276 00fe F7110000 		.4byte	.LASF34
 277 0102 18       		.byte	0x18
 278 0103 04       		.uleb128 0x4
 279 0104 6A0D0000 		.4byte	.LASF35
 280 0108 19       		.byte	0x19
 281 0109 04       		.uleb128 0x4
 282 010a DD000000 		.4byte	.LASF36
 283 010e 1A       		.byte	0x1a
 284 010f 04       		.uleb128 0x4
 285 0110 7E080000 		.4byte	.LASF37
 286 0114 1B       		.byte	0x1b
 287 0115 04       		.uleb128 0x4
 288 0116 8F190000 		.4byte	.LASF38
 289 011a 1C       		.byte	0x1c
 290 011b 04       		.uleb128 0x4
 291 011c 94160000 		.4byte	.LASF39
 292 0120 1D       		.byte	0x1d
 293 0121 04       		.uleb128 0x4
 294 0122 100D0000 		.4byte	.LASF40
 295 0126 1E       		.byte	0x1e
 296 0127 04       		.uleb128 0x4
 297 0128 29130000 		.4byte	.LASF41
 298 012c 1F       		.byte	0x1f
 299 012d 04       		.uleb128 0x4
 300 012e 46110000 		.4byte	.LASF42
 301 0132 20       		.byte	0x20
 302 0133 04       		.uleb128 0x4
 303 0134 04080000 		.4byte	.LASF43
 304 0138 21       		.byte	0x21
 305 0139 04       		.uleb128 0x4
 306 013a 29180000 		.4byte	.LASF44
 307 013e 22       		.byte	0x22
 308 013f 04       		.uleb128 0x4
 309 0140 B90B0000 		.4byte	.LASF45
 310 0144 23       		.byte	0x23
 311 0145 04       		.uleb128 0x4
 312 0146 B2010000 		.4byte	.LASF46
 313 014a 24       		.byte	0x24
 314 014b 04       		.uleb128 0x4
 315 014c EF120000 		.4byte	.LASF47
 316 0150 25       		.byte	0x25
 317 0151 04       		.uleb128 0x4
 318 0152 18070000 		.4byte	.LASF48
 319 0156 26       		.byte	0x26
 320 0157 04       		.uleb128 0x4
 321 0158 13170000 		.4byte	.LASF49
 322 015c 27       		.byte	0x27
 323 015d 04       		.uleb128 0x4
 324 015e C20D0000 		.4byte	.LASF50
 325 0162 28       		.byte	0x28
 326 0163 04       		.uleb128 0x4
 327 0164 8E070000 		.4byte	.LASF51
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 44


 328 0168 29       		.byte	0x29
 329 0169 04       		.uleb128 0x4
 330 016a A80E0000 		.4byte	.LASF52
 331 016e 2A       		.byte	0x2a
 332 016f 04       		.uleb128 0x4
 333 0170 CA130000 		.4byte	.LASF53
 334 0174 2B       		.byte	0x2b
 335 0175 04       		.uleb128 0x4
 336 0176 00010000 		.4byte	.LASF54
 337 017a 2C       		.byte	0x2c
 338 017b 04       		.uleb128 0x4
 339 017c 05060000 		.4byte	.LASF55
 340 0180 2D       		.byte	0x2d
 341 0181 04       		.uleb128 0x4
 342 0182 AD0D0000 		.4byte	.LASF56
 343 0186 2E       		.byte	0x2e
 344 0187 04       		.uleb128 0x4
 345 0188 C8120000 		.4byte	.LASF57
 346 018c 2F       		.byte	0x2f
 347 018d 04       		.uleb128 0x4
 348 018e AB190000 		.4byte	.LASF58
 349 0192 30       		.byte	0x30
 350 0193 04       		.uleb128 0x4
 351 0194 BD070000 		.4byte	.LASF59
 352 0198 31       		.byte	0x31
 353 0199 04       		.uleb128 0x4
 354 019a 63140000 		.4byte	.LASF60
 355 019e 32       		.byte	0x32
 356 019f 04       		.uleb128 0x4
 357 01a0 1D0B0000 		.4byte	.LASF61
 358 01a4 33       		.byte	0x33
 359 01a5 04       		.uleb128 0x4
 360 01a6 14000000 		.4byte	.LASF62
 361 01aa 34       		.byte	0x34
 362 01ab 04       		.uleb128 0x4
 363 01ac 760F0000 		.4byte	.LASF63
 364 01b0 35       		.byte	0x35
 365 01b1 04       		.uleb128 0x4
 366 01b2 35150000 		.4byte	.LASF64
 367 01b6 36       		.byte	0x36
 368 01b7 04       		.uleb128 0x4
 369 01b8 C0160000 		.4byte	.LASF65
 370 01bc 37       		.byte	0x37
 371 01bd 04       		.uleb128 0x4
 372 01be 4D0A0000 		.4byte	.LASF66
 373 01c2 38       		.byte	0x38
 374 01c3 04       		.uleb128 0x4
 375 01c4 BC000000 		.4byte	.LASF67
 376 01c8 39       		.byte	0x39
 377 01c9 04       		.uleb128 0x4
 378 01ca 69170000 		.4byte	.LASF68
 379 01ce 3A       		.byte	0x3a
 380 01cf 04       		.uleb128 0x4
 381 01d0 5A0F0000 		.4byte	.LASF69
 382 01d4 3B       		.byte	0x3b
 383 01d5 04       		.uleb128 0x4
 384 01d6 92090000 		.4byte	.LASF70
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 45


 385 01da 3C       		.byte	0x3c
 386 01db 04       		.uleb128 0x4
 387 01dc B4180000 		.4byte	.LASF71
 388 01e0 3D       		.byte	0x3d
 389 01e1 04       		.uleb128 0x4
 390 01e2 C10F0000 		.4byte	.LASF72
 391 01e6 3E       		.byte	0x3e
 392 01e7 04       		.uleb128 0x4
 393 01e8 BF020000 		.4byte	.LASF73
 394 01ec 3F       		.byte	0x3f
 395 01ed 04       		.uleb128 0x4
 396 01ee FF130000 		.4byte	.LASF74
 397 01f2 40       		.byte	0x40
 398 01f3 04       		.uleb128 0x4
 399 01f4 A20A0000 		.4byte	.LASF75
 400 01f8 41       		.byte	0x41
 401 01f9 04       		.uleb128 0x4
 402 01fa 8C030000 		.4byte	.LASF76
 403 01fe 42       		.byte	0x42
 404 01ff 04       		.uleb128 0x4
 405 0200 D3140000 		.4byte	.LASF77
 406 0204 43       		.byte	0x43
 407 0205 04       		.uleb128 0x4
 408 0206 760B0000 		.4byte	.LASF78
 409 020a 44       		.byte	0x44
 410 020b 04       		.uleb128 0x4
 411 020c EE180000 		.4byte	.LASF79
 412 0210 45       		.byte	0x45
 413 0211 04       		.uleb128 0x4
 414 0212 EE0F0000 		.4byte	.LASF80
 415 0216 46       		.byte	0x46
 416 0217 04       		.uleb128 0x4
 417 0218 47060000 		.4byte	.LASF81
 418 021c 47       		.byte	0x47
 419 021d 04       		.uleb128 0x4
 420 021e 2C140000 		.4byte	.LASF82
 421 0222 48       		.byte	0x48
 422 0223 04       		.uleb128 0x4
 423 0224 E40A0000 		.4byte	.LASF83
 424 0228 49       		.byte	0x49
 425 0229 04       		.uleb128 0x4
 426 022a 15010000 		.4byte	.LASF84
 427 022e 4A       		.byte	0x4a
 428 022f 04       		.uleb128 0x4
 429 0230 3E0F0000 		.4byte	.LASF85
 430 0234 4B       		.byte	0x4b
 431 0235 04       		.uleb128 0x4
 432 0236 0A100000 		.4byte	.LASF86
 433 023a 4C       		.byte	0x4c
 434 023b 04       		.uleb128 0x4
 435 023c 76060000 		.4byte	.LASF87
 436 0240 4D       		.byte	0x4d
 437 0241 04       		.uleb128 0x4
 438 0242 58130000 		.4byte	.LASF88
 439 0246 4E       		.byte	0x4e
 440 0247 04       		.uleb128 0x4
 441 0248 000B0000 		.4byte	.LASF89
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 46


 442 024c 4F       		.byte	0x4f
 443 024d 04       		.uleb128 0x4
 444 024e 31010000 		.4byte	.LASF90
 445 0252 50       		.byte	0x50
 446 0253 04       		.uleb128 0x4
 447 0254 15120000 		.4byte	.LASF91
 448 0258 51       		.byte	0x51
 449 0259 04       		.uleb128 0x4
 450 025a 20080000 		.4byte	.LASF92
 451 025e 52       		.byte	0x52
 452 025f 04       		.uleb128 0x4
 453 0260 56180000 		.4byte	.LASF93
 454 0264 53       		.byte	0x53
 455 0265 04       		.uleb128 0x4
 456 0266 4E190000 		.4byte	.LASF94
 457 026a 54       		.byte	0x54
 458 026b 04       		.uleb128 0x4
 459 026c D60B0000 		.4byte	.LASF95
 460 0270 55       		.byte	0x55
 461 0271 04       		.uleb128 0x4
 462 0272 140F0000 		.4byte	.LASF96
 463 0276 56       		.byte	0x56
 464 0277 04       		.uleb128 0x4
 465 0278 BF050000 		.4byte	.LASF97
 466 027c 57       		.byte	0x57
 467 027d 04       		.uleb128 0x4
 468 027e C0190000 		.4byte	.LASF98
 469 0282 58       		.byte	0x58
 470 0283 04       		.uleb128 0x4
 471 0284 BE100000 		.4byte	.LASF99
 472 0288 59       		.byte	0x59
 473 0289 04       		.uleb128 0x4
 474 028a 6A190000 		.4byte	.LASF100
 475 028e 5A       		.byte	0x5a
 476 028f 04       		.uleb128 0x4
 477 0290 930D0000 		.4byte	.LASF101
 478 0294 5B       		.byte	0x5b
 479 0295 04       		.uleb128 0x4
 480 0296 A8030000 		.4byte	.LASF102
 481 029a 5C       		.byte	0x5c
 482 029b 04       		.uleb128 0x4
 483 029c 0F150000 		.4byte	.LASF103
 484 02a0 5D       		.byte	0x5d
 485 02a1 04       		.uleb128 0x4
 486 02a2 9A080000 		.4byte	.LASF104
 487 02a6 5E       		.byte	0x5e
 488 02a7 04       		.uleb128 0x4
 489 02a8 0A190000 		.4byte	.LASF105
 490 02ac 5F       		.byte	0x5f
 491 02ad 04       		.uleb128 0x4
 492 02ae 27100000 		.4byte	.LASF106
 493 02b2 60       		.byte	0x60
 494 02b3 04       		.uleb128 0x4
 495 02b4 40030000 		.4byte	.LASF107
 496 02b8 61       		.byte	0x61
 497 02b9 04       		.uleb128 0x4
 498 02ba 09160000 		.4byte	.LASF108
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 47


 499 02be 62       		.byte	0x62
 500 02bf 04       		.uleb128 0x4
 501 02c0 47090000 		.4byte	.LASF109
 502 02c4 63       		.byte	0x63
 503 02c5 04       		.uleb128 0x4
 504 02c6 E0190000 		.4byte	.LASF110
 505 02ca 64       		.byte	0x64
 506 02cb 04       		.uleb128 0x4
 507 02cc DE100000 		.4byte	.LASF111
 508 02d0 65       		.byte	0x65
 509 02d1 04       		.uleb128 0x4
 510 02d2 A3070000 		.4byte	.LASF112
 511 02d6 66       		.byte	0x66
 512 02d7 04       		.uleb128 0x4
 513 02d8 6E150000 		.4byte	.LASF113
 514 02dc 67       		.byte	0x67
 515 02dd 04       		.uleb128 0x4
 516 02de F30B0000 		.4byte	.LASF114
 517 02e2 68       		.byte	0x68
 518 02e3 04       		.uleb128 0x4
 519 02e4 F3010000 		.4byte	.LASF115
 520 02e8 69       		.byte	0x69
 521 02e9 04       		.uleb128 0x4
 522 02ea 65100000 		.4byte	.LASF116
 523 02ee 6A       		.byte	0x6a
 524 02ef 04       		.uleb128 0x4
 525 02f0 5D070000 		.4byte	.LASF117
 526 02f4 6B       		.byte	0x6b
 527 02f5 04       		.uleb128 0x4
 528 02f6 F2170000 		.4byte	.LASF118
 529 02fa 6C       		.byte	0x6c
 530 02fb 04       		.uleb128 0x4
 531 02fc BD0E0000 		.4byte	.LASF119
 532 0300 6D       		.byte	0x6d
 533 0301 04       		.uleb128 0x4
 534 0302 3B050000 		.4byte	.LASF120
 535 0306 6E       		.byte	0x6e
 536 0307 04       		.uleb128 0x4
 537 0308 79160000 		.4byte	.LASF121
 538 030c 6F       		.byte	0x6f
 539 030d 04       		.uleb128 0x4
 540 030e AF090000 		.4byte	.LASF122
 541 0312 70       		.byte	0x70
 542 0313 04       		.uleb128 0x4
 543 0314 59000000 		.4byte	.LASF123
 544 0318 71       		.byte	0x71
 545 0319 04       		.uleb128 0x4
 546 031a 2B110000 		.4byte	.LASF124
 547 031e 72       		.byte	0x72
 548 031f 04       		.uleb128 0x4
 549 0320 01050000 		.4byte	.LASF125
 550 0324 73       		.byte	0x73
 551 0325 04       		.uleb128 0x4
 552 0326 CC150000 		.4byte	.LASF126
 553 032a 74       		.byte	0x74
 554 032b 04       		.uleb128 0x4
 555 032c 920C0000 		.4byte	.LASF127
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 48


 556 0330 75       		.byte	0x75
 557 0331 04       		.uleb128 0x4
 558 0332 84120000 		.4byte	.LASF128
 559 0336 76       		.byte	0x76
 560 0337 04       		.uleb128 0x4
 561 0338 01030000 		.4byte	.LASF129
 562 033c 77       		.byte	0x77
 563 033d 04       		.uleb128 0x4
 564 033e 48140000 		.4byte	.LASF130
 565 0342 78       		.byte	0x78
 566 0343 04       		.uleb128 0x4
 567 0344 E6020000 		.4byte	.LASF131
 568 0348 79       		.byte	0x79
 569 0349 04       		.uleb128 0x4
 570 034a B8170000 		.4byte	.LASF132
 571 034e 7A       		.byte	0x7a
 572 034f 04       		.uleb128 0x4
 573 0350 5A0E0000 		.4byte	.LASF133
 574 0354 7B       		.byte	0x7b
 575 0355 04       		.uleb128 0x4
 576 0356 1C050000 		.4byte	.LASF134
 577 035a 7C       		.byte	0x7c
 578 035b 04       		.uleb128 0x4
 579 035c 36160000 		.4byte	.LASF135
 580 0360 7D       		.byte	0x7d
 581 0361 04       		.uleb128 0x4
 582 0362 61090000 		.4byte	.LASF136
 583 0366 7E       		.byte	0x7e
 584 0367 04       		.uleb128 0x4
 585 0368 62110000 		.4byte	.LASF137
 586 036c 7F       		.byte	0x7f
 587 036d 04       		.uleb128 0x4
 588 036e F8100000 		.4byte	.LASF138
 589 0372 80       		.byte	0x80
 590 0373 04       		.uleb128 0x4
 591 0374 C0040000 		.4byte	.LASF139
 592 0378 81       		.byte	0x81
 593 0379 04       		.uleb128 0x4
 594 037a 88150000 		.4byte	.LASF140
 595 037e 82       		.byte	0x82
 596 037f 04       		.uleb128 0x4
 597 0380 0D0C0000 		.4byte	.LASF141
 598 0384 83       		.byte	0x83
 599 0385 04       		.uleb128 0x4
 600 0386 8E000000 		.4byte	.LASF142
 601 038a 84       		.byte	0x84
 602 038b 04       		.uleb128 0x4
 603 038c 67080000 		.4byte	.LASF143
 604 0390 85       		.byte	0x85
 605 0391 04       		.uleb128 0x4
 606 0392 A2140000 		.4byte	.LASF144
 607 0396 86       		.byte	0x86
 608 0397 04       		.uleb128 0x4
 609 0398 340C0000 		.4byte	.LASF145
 610 039c 87       		.byte	0x87
 611 039d 04       		.uleb128 0x4
 612 039e 1C030000 		.4byte	.LASF146
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 49


 613 03a2 88       		.byte	0x88
 614 03a3 04       		.uleb128 0x4
 615 03a4 8F050000 		.4byte	.LASF147
 616 03a8 89       		.byte	0x89
 617 03a9 04       		.uleb128 0x4
 618 03aa A0170000 		.4byte	.LASF148
 619 03ae 8A       		.byte	0x8a
 620 03af 04       		.uleb128 0x4
 621 03b0 0A090000 		.4byte	.LASF149
 622 03b4 8B       		.byte	0x8b
 623 03b5 04       		.uleb128 0x4
 624 03b6 77090000 		.4byte	.LASF150
 625 03ba 8C       		.byte	0x8c
 626 03bb 04       		.uleb128 0x4
 627 03bc D0070000 		.4byte	.LASF151
 628 03c0 8D       		.byte	0x8d
 629 03c1 04       		.uleb128 0x4
 630 03c2 B6130000 		.4byte	.LASF152
 631 03c6 8E       		.byte	0x8e
 632 03c7 04       		.uleb128 0x4
 633 03c8 880E0000 		.4byte	.LASF153
 634 03cc 8F       		.byte	0x8f
 635 03cd 04       		.uleb128 0x4
 636 03ce 93060000 		.4byte	.LASF154
 637 03d2 90       		.byte	0x90
 638 03d3 04       		.uleb128 0x4
 639 03d4 A30B0000 		.4byte	.LASF155
 640 03d8 91       		.byte	0x91
 641 03d9 04       		.uleb128 0x4
 642 03da 2E090000 		.4byte	.LASF156
 643 03de 92       		.byte	0x92
 644 03df 04       		.uleb128 0x4
 645 03e0 650B0000 		.4byte	.LASF157
 646 03e4 F0       		.byte	0xf0
 647 03e5 00       		.byte	0
 648 03e6 05       		.uleb128 0x5
 649 03e7 02       		.byte	0x2
 650 03e8 05       		.byte	0x5
 651 03e9 DC020000 		.4byte	.LASF158
 652 03ed 06       		.uleb128 0x6
 653 03ee 52080000 		.4byte	.LASF160
 654 03f2 04       		.byte	0x4
 655 03f3 F4       		.byte	0xf4
 656 03f4 25000000 		.4byte	0x25
 657 03f8 05       		.uleb128 0x5
 658 03f9 01       		.byte	0x1
 659 03fa 06       		.byte	0x6
 660 03fb 94170000 		.4byte	.LASF159
 661 03ff 06       		.uleb128 0x6
 662 0400 09170000 		.4byte	.LASF161
 663 0404 05       		.byte	0x5
 664 0405 1D       		.byte	0x1d
 665 0406 0A040000 		.4byte	0x40a
 666 040a 05       		.uleb128 0x5
 667 040b 01       		.byte	0x1
 668 040c 08       		.byte	0x8
 669 040d 4C160000 		.4byte	.LASF162
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 50


 670 0411 06       		.uleb128 0x6
 671 0412 DF0D0000 		.4byte	.LASF163
 672 0416 05       		.byte	0x5
 673 0417 29       		.byte	0x29
 674 0418 E6030000 		.4byte	0x3e6
 675 041c 06       		.uleb128 0x6
 676 041d 77070000 		.4byte	.LASF164
 677 0421 05       		.byte	0x5
 678 0422 2B       		.byte	0x2b
 679 0423 27040000 		.4byte	0x427
 680 0427 05       		.uleb128 0x5
 681 0428 02       		.byte	0x2
 682 0429 07       		.byte	0x7
 683 042a 7F100000 		.4byte	.LASF165
 684 042e 06       		.uleb128 0x6
 685 042f 0D020000 		.4byte	.LASF166
 686 0433 05       		.byte	0x5
 687 0434 3F       		.byte	0x3f
 688 0435 39040000 		.4byte	0x439
 689 0439 05       		.uleb128 0x5
 690 043a 04       		.byte	0x4
 691 043b 05       		.byte	0x5
 692 043c 0C120000 		.4byte	.LASF167
 693 0440 06       		.uleb128 0x6
 694 0441 5A160000 		.4byte	.LASF168
 695 0445 05       		.byte	0x5
 696 0446 41       		.byte	0x41
 697 0447 4B040000 		.4byte	0x44b
 698 044b 05       		.uleb128 0x5
 699 044c 04       		.byte	0x4
 700 044d 07       		.byte	0x7
 701 044e FD140000 		.4byte	.LASF169
 702 0452 05       		.uleb128 0x5
 703 0453 08       		.byte	0x8
 704 0454 05       		.byte	0x5
 705 0455 3A0D0000 		.4byte	.LASF170
 706 0459 05       		.uleb128 0x5
 707 045a 08       		.byte	0x8
 708 045b 07       		.byte	0x7
 709 045c C9060000 		.4byte	.LASF171
 710 0460 07       		.uleb128 0x7
 711 0461 04       		.byte	0x4
 712 0462 05       		.byte	0x5
 713 0463 696E7400 		.ascii	"int\000"
 714 0467 05       		.uleb128 0x5
 715 0468 04       		.byte	0x4
 716 0469 07       		.byte	0x7
 717 046a 8F010000 		.4byte	.LASF172
 718 046e 06       		.uleb128 0x6
 719 046f 4B0C0000 		.4byte	.LASF173
 720 0473 06       		.byte	0x6
 721 0474 18       		.byte	0x18
 722 0475 FF030000 		.4byte	0x3ff
 723 0479 06       		.uleb128 0x6
 724 047a 8D040000 		.4byte	.LASF174
 725 047e 06       		.byte	0x6
 726 047f 20       		.byte	0x20
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 51


 727 0480 11040000 		.4byte	0x411
 728 0484 06       		.uleb128 0x6
 729 0485 9E100000 		.4byte	.LASF175
 730 0489 06       		.byte	0x6
 731 048a 24       		.byte	0x24
 732 048b 1C040000 		.4byte	0x41c
 733 048f 06       		.uleb128 0x6
 734 0490 51150000 		.4byte	.LASF176
 735 0494 06       		.byte	0x6
 736 0495 2C       		.byte	0x2c
 737 0496 2E040000 		.4byte	0x42e
 738 049a 06       		.uleb128 0x6
 739 049b 32050000 		.4byte	.LASF177
 740 049f 06       		.byte	0x6
 741 04a0 30       		.byte	0x30
 742 04a1 40040000 		.4byte	0x440
 743 04a5 08       		.uleb128 0x8
 744 04a6 040E     		.2byte	0xe04
 745 04a8 03       		.byte	0x3
 746 04a9 9601     		.2byte	0x196
 747 04ab 61050000 		.4byte	0x561
 748 04af 09       		.uleb128 0x9
 749 04b0 BA050000 		.4byte	.LASF178
 750 04b4 03       		.byte	0x3
 751 04b5 9801     		.2byte	0x198
 752 04b7 7D050000 		.4byte	0x57d
 753 04bb 00       		.byte	0
 754 04bc 09       		.uleb128 0x9
 755 04bd 96110000 		.4byte	.LASF179
 756 04c1 03       		.byte	0x3
 757 04c2 9901     		.2byte	0x199
 758 04c4 82050000 		.4byte	0x582
 759 04c8 20       		.byte	0x20
 760 04c9 09       		.uleb128 0x9
 761 04ca E7160000 		.4byte	.LASF180
 762 04ce 03       		.byte	0x3
 763 04cf 9A01     		.2byte	0x19a
 764 04d1 92050000 		.4byte	0x592
 765 04d5 80       		.byte	0x80
 766 04d6 09       		.uleb128 0x9
 767 04d7 1A060000 		.4byte	.LASF181
 768 04db 03       		.byte	0x3
 769 04dc 9B01     		.2byte	0x19b
 770 04de 82050000 		.4byte	0x582
 771 04e2 A0       		.byte	0xa0
 772 04e3 0A       		.uleb128 0xa
 773 04e4 45180000 		.4byte	.LASF182
 774 04e8 03       		.byte	0x3
 775 04e9 9C01     		.2byte	0x19c
 776 04eb 97050000 		.4byte	0x597
 777 04ef 0001     		.2byte	0x100
 778 04f1 0A       		.uleb128 0xa
 779 04f2 B2110000 		.4byte	.LASF183
 780 04f6 03       		.byte	0x3
 781 04f7 9D01     		.2byte	0x19d
 782 04f9 82050000 		.4byte	0x582
 783 04fd 2001     		.2byte	0x120
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 52


 784 04ff 0A       		.uleb128 0xa
 785 0500 BC0F0000 		.4byte	.LASF184
 786 0504 03       		.byte	0x3
 787 0505 9E01     		.2byte	0x19e
 788 0507 9C050000 		.4byte	0x59c
 789 050b 8001     		.2byte	0x180
 790 050d 0A       		.uleb128 0xa
 791 050e BC110000 		.4byte	.LASF185
 792 0512 03       		.byte	0x3
 793 0513 9F01     		.2byte	0x19f
 794 0515 82050000 		.4byte	0x582
 795 0519 A001     		.2byte	0x1a0
 796 051b 0A       		.uleb128 0xa
 797 051c EC160000 		.4byte	.LASF186
 798 0520 03       		.byte	0x3
 799 0521 A001     		.2byte	0x1a0
 800 0523 A1050000 		.4byte	0x5a1
 801 0527 0002     		.2byte	0x200
 802 0529 0A       		.uleb128 0xa
 803 052a C6110000 		.4byte	.LASF187
 804 052e 03       		.byte	0x3
 805 052f A101     		.2byte	0x1a1
 806 0531 A6050000 		.4byte	0x5a6
 807 0535 2002     		.2byte	0x220
 808 0537 0B       		.uleb128 0xb
 809 0538 495000   		.ascii	"IP\000"
 810 053b 03       		.byte	0x3
 811 053c A201     		.2byte	0x1a2
 812 053e CB050000 		.4byte	0x5cb
 813 0542 0003     		.2byte	0x300
 814 0544 0A       		.uleb128 0xa
 815 0545 D0110000 		.4byte	.LASF188
 816 0549 03       		.byte	0x3
 817 054a A301     		.2byte	0x1a3
 818 054c D0050000 		.4byte	0x5d0
 819 0550 F003     		.2byte	0x3f0
 820 0552 0A       		.uleb128 0xa
 821 0553 0E110000 		.4byte	.LASF189
 822 0557 03       		.byte	0x3
 823 0558 A401     		.2byte	0x1a4
 824 055a 78050000 		.4byte	0x578
 825 055e 000E     		.2byte	0xe00
 826 0560 00       		.byte	0
 827 0561 0C       		.uleb128 0xc
 828 0562 78050000 		.4byte	0x578
 829 0566 71050000 		.4byte	0x571
 830 056a 0D       		.uleb128 0xd
 831 056b 71050000 		.4byte	0x571
 832 056f 07       		.byte	0x7
 833 0570 00       		.byte	0
 834 0571 05       		.uleb128 0x5
 835 0572 04       		.byte	0x4
 836 0573 07       		.byte	0x7
 837 0574 78110000 		.4byte	.LASF190
 838 0578 0E       		.uleb128 0xe
 839 0579 9A040000 		.4byte	0x49a
 840 057d 0E       		.uleb128 0xe
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 53


 841 057e 61050000 		.4byte	0x561
 842 0582 0C       		.uleb128 0xc
 843 0583 9A040000 		.4byte	0x49a
 844 0587 92050000 		.4byte	0x592
 845 058b 0D       		.uleb128 0xd
 846 058c 71050000 		.4byte	0x571
 847 0590 17       		.byte	0x17
 848 0591 00       		.byte	0
 849 0592 0E       		.uleb128 0xe
 850 0593 61050000 		.4byte	0x561
 851 0597 0E       		.uleb128 0xe
 852 0598 61050000 		.4byte	0x561
 853 059c 0E       		.uleb128 0xe
 854 059d 61050000 		.4byte	0x561
 855 05a1 0E       		.uleb128 0xe
 856 05a2 61050000 		.4byte	0x561
 857 05a6 0C       		.uleb128 0xc
 858 05a7 9A040000 		.4byte	0x49a
 859 05ab B6050000 		.4byte	0x5b6
 860 05af 0D       		.uleb128 0xd
 861 05b0 71050000 		.4byte	0x571
 862 05b4 37       		.byte	0x37
 863 05b5 00       		.byte	0
 864 05b6 0C       		.uleb128 0xc
 865 05b7 C6050000 		.4byte	0x5c6
 866 05bb C6050000 		.4byte	0x5c6
 867 05bf 0D       		.uleb128 0xd
 868 05c0 71050000 		.4byte	0x571
 869 05c4 EF       		.byte	0xef
 870 05c5 00       		.byte	0
 871 05c6 0E       		.uleb128 0xe
 872 05c7 6E040000 		.4byte	0x46e
 873 05cb 0E       		.uleb128 0xe
 874 05cc B6050000 		.4byte	0x5b6
 875 05d0 0C       		.uleb128 0xc
 876 05d1 9A040000 		.4byte	0x49a
 877 05d5 E1050000 		.4byte	0x5e1
 878 05d9 0F       		.uleb128 0xf
 879 05da 71050000 		.4byte	0x571
 880 05de 8302     		.2byte	0x283
 881 05e0 00       		.byte	0
 882 05e1 10       		.uleb128 0x10
 883 05e2 DF130000 		.4byte	.LASF191
 884 05e6 03       		.byte	0x3
 885 05e7 A501     		.2byte	0x1a5
 886 05e9 A5040000 		.4byte	0x4a5
 887 05ed 05       		.uleb128 0x5
 888 05ee 08       		.byte	0x8
 889 05ef 04       		.byte	0x4
 890 05f0 92100000 		.4byte	.LASF192
 891 05f4 11       		.uleb128 0x11
 892 05f5 B8       		.byte	0xb8
 893 05f6 07       		.byte	0x7
 894 05f7 34       		.byte	0x34
 895 05f8 050A0000 		.4byte	0xa05
 896 05fc 12       		.uleb128 0x12
 897 05fd 49020000 		.4byte	.LASF193
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 54


 898 0601 07       		.byte	0x7
 899 0602 37       		.byte	0x37
 900 0603 9A040000 		.4byte	0x49a
 901 0607 00       		.byte	0
 902 0608 12       		.uleb128 0x12
 903 0609 3C060000 		.4byte	.LASF194
 904 060d 07       		.byte	0x7
 905 060e 38       		.byte	0x38
 906 060f 9A040000 		.4byte	0x49a
 907 0613 04       		.byte	0x4
 908 0614 12       		.uleb128 0x12
 909 0615 4E010000 		.4byte	.LASF195
 910 0619 07       		.byte	0x7
 911 061a 39       		.byte	0x39
 912 061b 9A040000 		.4byte	0x49a
 913 061f 08       		.byte	0x8
 914 0620 12       		.uleb128 0x12
 915 0621 9E150000 		.4byte	.LASF196
 916 0625 07       		.byte	0x7
 917 0626 3A       		.byte	0x3a
 918 0627 9A040000 		.4byte	0x49a
 919 062b 0C       		.byte	0xc
 920 062c 12       		.uleb128 0x12
 921 062d BF120000 		.4byte	.LASF197
 922 0631 07       		.byte	0x7
 923 0632 3B       		.byte	0x3b
 924 0633 9A040000 		.4byte	0x49a
 925 0637 10       		.byte	0x10
 926 0638 12       		.uleb128 0x12
 927 0639 F50D0000 		.4byte	.LASF198
 928 063d 07       		.byte	0x7
 929 063e 3C       		.byte	0x3c
 930 063f 9A040000 		.4byte	0x49a
 931 0643 14       		.byte	0x14
 932 0644 12       		.uleb128 0x12
 933 0645 25090000 		.4byte	.LASF199
 934 0649 07       		.byte	0x7
 935 064a 3D       		.byte	0x3d
 936 064b 9A040000 		.4byte	0x49a
 937 064f 18       		.byte	0x18
 938 0650 12       		.uleb128 0x12
 939 0651 7B180000 		.4byte	.LASF200
 940 0655 07       		.byte	0x7
 941 0656 3E       		.byte	0x3e
 942 0657 9A040000 		.4byte	0x49a
 943 065b 1C       		.byte	0x1c
 944 065c 12       		.uleb128 0x12
 945 065d 480D0000 		.4byte	.LASF201
 946 0661 07       		.byte	0x7
 947 0662 3F       		.byte	0x3f
 948 0663 9A040000 		.4byte	0x49a
 949 0667 20       		.byte	0x20
 950 0668 12       		.uleb128 0x12
 951 0669 5F0D0000 		.4byte	.LASF202
 952 066d 07       		.byte	0x7
 953 066e 40       		.byte	0x40
 954 066f 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 55


 955 0673 24       		.byte	0x24
 956 0674 12       		.uleb128 0x12
 957 0675 32120000 		.4byte	.LASF203
 958 0679 07       		.byte	0x7
 959 067a 43       		.byte	0x43
 960 067b 6E040000 		.4byte	0x46e
 961 067f 28       		.byte	0x28
 962 0680 12       		.uleb128 0x12
 963 0681 E5050000 		.4byte	.LASF204
 964 0685 07       		.byte	0x7
 965 0686 44       		.byte	0x44
 966 0687 6E040000 		.4byte	0x46e
 967 068b 29       		.byte	0x29
 968 068c 12       		.uleb128 0x12
 969 068d 21110000 		.4byte	.LASF205
 970 0691 07       		.byte	0x7
 971 0692 45       		.byte	0x45
 972 0693 6E040000 		.4byte	0x46e
 973 0697 2A       		.byte	0x2a
 974 0698 12       		.uleb128 0x12
 975 0699 9F120000 		.4byte	.LASF206
 976 069d 07       		.byte	0x7
 977 069e 46       		.byte	0x46
 978 069f 6E040000 		.4byte	0x46e
 979 06a3 2B       		.byte	0x2b
 980 06a4 12       		.uleb128 0x12
 981 06a5 4C120000 		.4byte	.LASF207
 982 06a9 07       		.byte	0x7
 983 06aa 47       		.byte	0x47
 984 06ab 6E040000 		.4byte	0x46e
 985 06af 2C       		.byte	0x2c
 986 06b0 12       		.uleb128 0x12
 987 06b1 C6140000 		.4byte	.LASF208
 988 06b5 07       		.byte	0x7
 989 06b6 48       		.byte	0x48
 990 06b7 6E040000 		.4byte	0x46e
 991 06bb 2D       		.byte	0x2d
 992 06bc 12       		.uleb128 0x12
 993 06bd 84190000 		.4byte	.LASF209
 994 06c1 07       		.byte	0x7
 995 06c2 49       		.byte	0x49
 996 06c3 6E040000 		.4byte	0x46e
 997 06c7 2E       		.byte	0x2e
 998 06c8 12       		.uleb128 0x12
 999 06c9 4A180000 		.4byte	.LASF210
 1000 06cd 07       		.byte	0x7
 1001 06ce 4A       		.byte	0x4a
 1002 06cf 6E040000 		.4byte	0x46e
 1003 06d3 2F       		.byte	0x2f
 1004 06d4 12       		.uleb128 0x12
 1005 06d5 81040000 		.4byte	.LASF211
 1006 06d9 07       		.byte	0x7
 1007 06da 4B       		.byte	0x4b
 1008 06db 6E040000 		.4byte	0x46e
 1009 06df 30       		.byte	0x30
 1010 06e0 12       		.uleb128 0x12
 1011 06e1 F40E0000 		.4byte	.LASF212
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 56


 1012 06e5 07       		.byte	0x7
 1013 06e6 4E       		.byte	0x4e
 1014 06e7 6E040000 		.4byte	0x46e
 1015 06eb 31       		.byte	0x31
 1016 06ec 12       		.uleb128 0x12
 1017 06ed CE170000 		.4byte	.LASF213
 1018 06f1 07       		.byte	0x7
 1019 06f2 4F       		.byte	0x4f
 1020 06f3 6E040000 		.4byte	0x46e
 1021 06f7 32       		.byte	0x32
 1022 06f8 12       		.uleb128 0x12
 1023 06f9 700E0000 		.4byte	.LASF214
 1024 06fd 07       		.byte	0x7
 1025 06fe 50       		.byte	0x50
 1026 06ff 6E040000 		.4byte	0x46e
 1027 0703 33       		.byte	0x33
 1028 0704 12       		.uleb128 0x12
 1029 0705 D30A0000 		.4byte	.LASF215
 1030 0709 07       		.byte	0x7
 1031 070a 51       		.byte	0x51
 1032 070b 6E040000 		.4byte	0x46e
 1033 070f 34       		.byte	0x34
 1034 0710 12       		.uleb128 0x12
 1035 0711 35070000 		.4byte	.LASF216
 1036 0715 07       		.byte	0x7
 1037 0716 52       		.byte	0x52
 1038 0717 79040000 		.4byte	0x479
 1039 071b 36       		.byte	0x36
 1040 071c 12       		.uleb128 0x12
 1041 071d 63020000 		.4byte	.LASF217
 1042 0721 07       		.byte	0x7
 1043 0722 53       		.byte	0x53
 1044 0723 79040000 		.4byte	0x479
 1045 0727 38       		.byte	0x38
 1046 0728 12       		.uleb128 0x12
 1047 0729 330E0000 		.4byte	.LASF218
 1048 072d 07       		.byte	0x7
 1049 072e 54       		.byte	0x54
 1050 072f 79040000 		.4byte	0x479
 1051 0733 3A       		.byte	0x3a
 1052 0734 12       		.uleb128 0x12
 1053 0735 09070000 		.4byte	.LASF219
 1054 0739 07       		.byte	0x7
 1055 073a 55       		.byte	0x55
 1056 073b 6E040000 		.4byte	0x46e
 1057 073f 3C       		.byte	0x3c
 1058 0740 12       		.uleb128 0x12
 1059 0741 5C080000 		.4byte	.LASF220
 1060 0745 07       		.byte	0x7
 1061 0746 56       		.byte	0x56
 1062 0747 6E040000 		.4byte	0x46e
 1063 074b 3D       		.byte	0x3d
 1064 074c 12       		.uleb128 0x12
 1065 074d 13110000 		.4byte	.LASF221
 1066 0751 07       		.byte	0x7
 1067 0752 57       		.byte	0x57
 1068 0753 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 57


 1069 0757 3E       		.byte	0x3e
 1070 0758 12       		.uleb128 0x12
 1071 0759 E90D0000 		.4byte	.LASF222
 1072 075d 07       		.byte	0x7
 1073 075e 58       		.byte	0x58
 1074 075f 6E040000 		.4byte	0x46e
 1075 0763 3F       		.byte	0x3f
 1076 0764 12       		.uleb128 0x12
 1077 0765 CF010000 		.4byte	.LASF223
 1078 0769 07       		.byte	0x7
 1079 076a 59       		.byte	0x59
 1080 076b 6E040000 		.4byte	0x46e
 1081 076f 40       		.byte	0x40
 1082 0770 12       		.uleb128 0x12
 1083 0771 1C140000 		.4byte	.LASF224
 1084 0775 07       		.byte	0x7
 1085 0776 5A       		.byte	0x5a
 1086 0777 6E040000 		.4byte	0x46e
 1087 077b 41       		.byte	0x41
 1088 077c 12       		.uleb128 0x12
 1089 077d 5D170000 		.4byte	.LASF225
 1090 0781 07       		.byte	0x7
 1091 0782 5B       		.byte	0x5b
 1092 0783 6E040000 		.4byte	0x46e
 1093 0787 42       		.byte	0x42
 1094 0788 12       		.uleb128 0x12
 1095 0789 2C0A0000 		.4byte	.LASF226
 1096 078d 07       		.byte	0x7
 1097 078e 5C       		.byte	0x5c
 1098 078f 6E040000 		.4byte	0x46e
 1099 0793 43       		.byte	0x43
 1100 0794 12       		.uleb128 0x12
 1101 0795 920B0000 		.4byte	.LASF227
 1102 0799 07       		.byte	0x7
 1103 079a 5D       		.byte	0x5d
 1104 079b 6E040000 		.4byte	0x46e
 1105 079f 44       		.byte	0x44
 1106 07a0 12       		.uleb128 0x12
 1107 07a1 AD120000 		.4byte	.LASF228
 1108 07a5 07       		.byte	0x7
 1109 07a6 5E       		.byte	0x5e
 1110 07a7 9A040000 		.4byte	0x49a
 1111 07ab 48       		.byte	0x48
 1112 07ac 12       		.uleb128 0x12
 1113 07ad 70030000 		.4byte	.LASF229
 1114 07b1 07       		.byte	0x7
 1115 07b2 5F       		.byte	0x5f
 1116 07b3 9A040000 		.4byte	0x49a
 1117 07b7 4C       		.byte	0x4c
 1118 07b8 12       		.uleb128 0x12
 1119 07b9 3B170000 		.4byte	.LASF230
 1120 07bd 07       		.byte	0x7
 1121 07be 60       		.byte	0x60
 1122 07bf 6E040000 		.4byte	0x46e
 1123 07c3 50       		.byte	0x50
 1124 07c4 12       		.uleb128 0x12
 1125 07c5 B4080000 		.4byte	.LASF231
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 58


 1126 07c9 07       		.byte	0x7
 1127 07ca 61       		.byte	0x61
 1128 07cb 6E040000 		.4byte	0x46e
 1129 07cf 51       		.byte	0x51
 1130 07d0 12       		.uleb128 0x12
 1131 07d1 53020000 		.4byte	.LASF232
 1132 07d5 07       		.byte	0x7
 1133 07d6 62       		.byte	0x62
 1134 07d7 6E040000 		.4byte	0x46e
 1135 07db 52       		.byte	0x52
 1136 07dc 12       		.uleb128 0x12
 1137 07dd F3050000 		.4byte	.LASF233
 1138 07e1 07       		.byte	0x7
 1139 07e2 63       		.byte	0x63
 1140 07e3 6E040000 		.4byte	0x46e
 1141 07e7 53       		.byte	0x53
 1142 07e8 12       		.uleb128 0x12
 1143 07e9 B0160000 		.4byte	.LASF234
 1144 07ed 07       		.byte	0x7
 1145 07ee 64       		.byte	0x64
 1146 07ef 6E040000 		.4byte	0x46e
 1147 07f3 54       		.byte	0x54
 1148 07f4 12       		.uleb128 0x12
 1149 07f5 F6080000 		.4byte	.LASF235
 1150 07f9 07       		.byte	0x7
 1151 07fa 65       		.byte	0x65
 1152 07fb 6E040000 		.4byte	0x46e
 1153 07ff 55       		.byte	0x55
 1154 0800 12       		.uleb128 0x12
 1155 0801 00000000 		.4byte	.LASF236
 1156 0805 07       		.byte	0x7
 1157 0806 66       		.byte	0x66
 1158 0807 6E040000 		.4byte	0x46e
 1159 080b 56       		.byte	0x56
 1160 080c 12       		.uleb128 0x12
 1161 080d 84180000 		.4byte	.LASF237
 1162 0811 07       		.byte	0x7
 1163 0812 67       		.byte	0x67
 1164 0813 6E040000 		.4byte	0x46e
 1165 0817 57       		.byte	0x57
 1166 0818 12       		.uleb128 0x12
 1167 0819 3E080000 		.4byte	.LASF238
 1168 081d 07       		.byte	0x7
 1169 081e 68       		.byte	0x68
 1170 081f 6E040000 		.4byte	0x46e
 1171 0823 58       		.byte	0x58
 1172 0824 12       		.uleb128 0x12
 1173 0825 D1180000 		.4byte	.LASF239
 1174 0829 07       		.byte	0x7
 1175 082a 69       		.byte	0x69
 1176 082b 6E040000 		.4byte	0x46e
 1177 082f 59       		.byte	0x59
 1178 0830 12       		.uleb128 0x12
 1179 0831 DC160000 		.4byte	.LASF240
 1180 0835 07       		.byte	0x7
 1181 0836 6E       		.byte	0x6e
 1182 0837 84040000 		.4byte	0x484
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 59


 1183 083b 5A       		.byte	0x5a
 1184 083c 12       		.uleb128 0x12
 1185 083d 7B010000 		.4byte	.LASF241
 1186 0841 07       		.byte	0x7
 1187 0842 6F       		.byte	0x6f
 1188 0843 84040000 		.4byte	0x484
 1189 0847 5C       		.byte	0x5c
 1190 0848 12       		.uleb128 0x12
 1191 0849 500D0000 		.4byte	.LASF242
 1192 084d 07       		.byte	0x7
 1193 084e 70       		.byte	0x70
 1194 084f 6E040000 		.4byte	0x46e
 1195 0853 5E       		.byte	0x5e
 1196 0854 12       		.uleb128 0x12
 1197 0855 DC170000 		.4byte	.LASF243
 1198 0859 07       		.byte	0x7
 1199 085a 71       		.byte	0x71
 1200 085b 6E040000 		.4byte	0x46e
 1201 085f 5F       		.byte	0x5f
 1202 0860 12       		.uleb128 0x12
 1203 0861 3C0A0000 		.4byte	.LASF244
 1204 0865 07       		.byte	0x7
 1205 0866 72       		.byte	0x72
 1206 0867 6E040000 		.4byte	0x46e
 1207 086b 60       		.byte	0x60
 1208 086c 12       		.uleb128 0x12
 1209 086d 230C0000 		.4byte	.LASF245
 1210 0871 07       		.byte	0x7
 1211 0872 73       		.byte	0x73
 1212 0873 9A040000 		.4byte	0x49a
 1213 0877 64       		.byte	0x64
 1214 0878 12       		.uleb128 0x12
 1215 0879 C6080000 		.4byte	.LASF246
 1216 087d 07       		.byte	0x7
 1217 087e 76       		.byte	0x76
 1218 087f 84040000 		.4byte	0x484
 1219 0883 68       		.byte	0x68
 1220 0884 12       		.uleb128 0x12
 1221 0885 AC100000 		.4byte	.LASF247
 1222 0889 07       		.byte	0x7
 1223 088a 77       		.byte	0x77
 1224 088b 84040000 		.4byte	0x484
 1225 088f 6A       		.byte	0x6a
 1226 0890 12       		.uleb128 0x12
 1227 0891 240E0000 		.4byte	.LASF248
 1228 0895 07       		.byte	0x7
 1229 0896 78       		.byte	0x78
 1230 0897 84040000 		.4byte	0x484
 1231 089b 6C       		.byte	0x6c
 1232 089c 12       		.uleb128 0x12
 1233 089d 33030000 		.4byte	.LASF249
 1234 08a1 07       		.byte	0x7
 1235 08a2 79       		.byte	0x79
 1236 08a3 84040000 		.4byte	0x484
 1237 08a7 6E       		.byte	0x6e
 1238 08a8 12       		.uleb128 0x12
 1239 08a9 B50C0000 		.4byte	.LASF250
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 60


 1240 08ad 07       		.byte	0x7
 1241 08ae 7B       		.byte	0x7b
 1242 08af 6E040000 		.4byte	0x46e
 1243 08b3 70       		.byte	0x70
 1244 08b4 12       		.uleb128 0x12
 1245 08b5 95040000 		.4byte	.LASF251
 1246 08b9 07       		.byte	0x7
 1247 08ba 7C       		.byte	0x7c
 1248 08bb 6E040000 		.4byte	0x46e
 1249 08bf 71       		.byte	0x71
 1250 08c0 12       		.uleb128 0x12
 1251 08c1 5A030000 		.4byte	.LASF252
 1252 08c5 07       		.byte	0x7
 1253 08c6 7D       		.byte	0x7d
 1254 08c7 6E040000 		.4byte	0x46e
 1255 08cb 72       		.byte	0x72
 1256 08cc 12       		.uleb128 0x12
 1257 08cd DC010000 		.4byte	.LASF253
 1258 08d1 07       		.byte	0x7
 1259 08d2 7E       		.byte	0x7e
 1260 08d3 6E040000 		.4byte	0x46e
 1261 08d7 73       		.byte	0x73
 1262 08d8 12       		.uleb128 0x12
 1263 08d9 A0110000 		.4byte	.LASF254
 1264 08dd 07       		.byte	0x7
 1265 08de 80       		.byte	0x80
 1266 08df 84040000 		.4byte	0x484
 1267 08e3 74       		.byte	0x74
 1268 08e4 12       		.uleb128 0x12
 1269 08e5 52100000 		.4byte	.LASF255
 1270 08e9 07       		.byte	0x7
 1271 08ea 81       		.byte	0x81
 1272 08eb 84040000 		.4byte	0x484
 1273 08ef 76       		.byte	0x76
 1274 08f0 12       		.uleb128 0x12
 1275 08f1 500B0000 		.4byte	.LASF256
 1276 08f5 07       		.byte	0x7
 1277 08f6 82       		.byte	0x82
 1278 08f7 84040000 		.4byte	0x484
 1279 08fb 78       		.byte	0x78
 1280 08fc 12       		.uleb128 0x12
 1281 08fd E0060000 		.4byte	.LASF257
 1282 0901 07       		.byte	0x7
 1283 0902 83       		.byte	0x83
 1284 0903 84040000 		.4byte	0x484
 1285 0907 7A       		.byte	0x7a
 1286 0908 12       		.uleb128 0x12
 1287 0909 E50C0000 		.4byte	.LASF258
 1288 090d 07       		.byte	0x7
 1289 090e 86       		.byte	0x86
 1290 090f 6E040000 		.4byte	0x46e
 1291 0913 7C       		.byte	0x7c
 1292 0914 12       		.uleb128 0x12
 1293 0915 4C170000 		.4byte	.LASF259
 1294 0919 07       		.byte	0x7
 1295 091a 87       		.byte	0x87
 1296 091b 6E040000 		.4byte	0x46e
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 61


 1297 091f 7D       		.byte	0x7d
 1298 0920 12       		.uleb128 0x12
 1299 0921 63060000 		.4byte	.LASF260
 1300 0925 07       		.byte	0x7
 1301 0926 88       		.byte	0x88
 1302 0927 6E040000 		.4byte	0x46e
 1303 092b 7E       		.byte	0x7e
 1304 092c 12       		.uleb128 0x12
 1305 092d A6050000 		.4byte	.LASF261
 1306 0931 07       		.byte	0x7
 1307 0932 89       		.byte	0x89
 1308 0933 6E040000 		.4byte	0x46e
 1309 0937 7F       		.byte	0x7f
 1310 0938 12       		.uleb128 0x12
 1311 0939 F5060000 		.4byte	.LASF262
 1312 093d 07       		.byte	0x7
 1313 093e 8A       		.byte	0x8a
 1314 093f 6E040000 		.4byte	0x46e
 1315 0943 80       		.byte	0x80
 1316 0944 12       		.uleb128 0x12
 1317 0945 A5000000 		.4byte	.LASF263
 1318 0949 07       		.byte	0x7
 1319 094a 8D       		.byte	0x8d
 1320 094b 9A040000 		.4byte	0x49a
 1321 094f 84       		.byte	0x84
 1322 0950 12       		.uleb128 0x12
 1323 0951 0D0E0000 		.4byte	.LASF264
 1324 0955 07       		.byte	0x7
 1325 0956 8E       		.byte	0x8e
 1326 0957 9A040000 		.4byte	0x49a
 1327 095b 88       		.byte	0x88
 1328 095c 12       		.uleb128 0x12
 1329 095d FF0E0000 		.4byte	.LASF265
 1330 0961 07       		.byte	0x7
 1331 0962 8F       		.byte	0x8f
 1332 0963 9A040000 		.4byte	0x49a
 1333 0967 8C       		.byte	0x8c
 1334 0968 12       		.uleb128 0x12
 1335 0969 A6150000 		.4byte	.LASF266
 1336 096d 07       		.byte	0x7
 1337 096e 90       		.byte	0x90
 1338 096f 9A040000 		.4byte	0x49a
 1339 0973 90       		.byte	0x90
 1340 0974 12       		.uleb128 0x12
 1341 0975 A1130000 		.4byte	.LASF267
 1342 0979 07       		.byte	0x7
 1343 097a 91       		.byte	0x91
 1344 097b 9A040000 		.4byte	0x49a
 1345 097f 94       		.byte	0x94
 1346 0980 12       		.uleb128 0x12
 1347 0981 AA040000 		.4byte	.LASF268
 1348 0985 07       		.byte	0x7
 1349 0986 92       		.byte	0x92
 1350 0987 9A040000 		.4byte	0x49a
 1351 098b 98       		.byte	0x98
 1352 098c 12       		.uleb128 0x12
 1353 098d 7F140000 		.4byte	.LASF269
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 62


 1354 0991 07       		.byte	0x7
 1355 0992 93       		.byte	0x93
 1356 0993 9A040000 		.4byte	0x49a
 1357 0997 9C       		.byte	0x9c
 1358 0998 12       		.uleb128 0x12
 1359 0999 9C010000 		.4byte	.LASF270
 1360 099d 07       		.byte	0x7
 1361 099e 94       		.byte	0x94
 1362 099f 9A040000 		.4byte	0x49a
 1363 09a3 A0       		.byte	0xa0
 1364 09a4 12       		.uleb128 0x12
 1365 09a5 66010000 		.4byte	.LASF271
 1366 09a9 07       		.byte	0x7
 1367 09aa 95       		.byte	0x95
 1368 09ab 84040000 		.4byte	0x484
 1369 09af A4       		.byte	0xa4
 1370 09b0 12       		.uleb128 0x12
 1371 09b1 81110000 		.4byte	.LASF272
 1372 09b5 07       		.byte	0x7
 1373 09b6 96       		.byte	0x96
 1374 09b7 84040000 		.4byte	0x484
 1375 09bb A6       		.byte	0xa6
 1376 09bc 12       		.uleb128 0x12
 1377 09bd 29150000 		.4byte	.LASF273
 1378 09c1 07       		.byte	0x7
 1379 09c2 97       		.byte	0x97
 1380 09c3 84040000 		.4byte	0x484
 1381 09c7 A8       		.byte	0xa8
 1382 09c8 12       		.uleb128 0x12
 1383 09c9 2C0D0000 		.4byte	.LASF274
 1384 09cd 07       		.byte	0x7
 1385 09ce 98       		.byte	0x98
 1386 09cf 84040000 		.4byte	0x484
 1387 09d3 AA       		.byte	0xaa
 1388 09d4 12       		.uleb128 0x12
 1389 09d5 7E030000 		.4byte	.LASF275
 1390 09d9 07       		.byte	0x7
 1391 09da 99       		.byte	0x99
 1392 09db 84040000 		.4byte	0x484
 1393 09df AC       		.byte	0xac
 1394 09e0 12       		.uleb128 0x12
 1395 09e1 920F0000 		.4byte	.LASF276
 1396 09e5 07       		.byte	0x7
 1397 09e6 9A       		.byte	0x9a
 1398 09e7 84040000 		.4byte	0x484
 1399 09eb AE       		.byte	0xae
 1400 09ec 12       		.uleb128 0x12
 1401 09ed EF140000 		.4byte	.LASF277
 1402 09f1 07       		.byte	0x7
 1403 09f2 9D       		.byte	0x9d
 1404 09f3 84040000 		.4byte	0x484
 1405 09f7 B0       		.byte	0xb0
 1406 09f8 12       		.uleb128 0x12
 1407 09f9 65160000 		.4byte	.LASF278
 1408 09fd 07       		.byte	0x7
 1409 09fe 9E       		.byte	0x9e
 1410 09ff 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 63


 1411 0a03 B4       		.byte	0xb4
 1412 0a04 00       		.byte	0
 1413 0a05 06       		.uleb128 0x6
 1414 0a06 59150000 		.4byte	.LASF279
 1415 0a0a 07       		.byte	0x7
 1416 0a0b 9F       		.byte	0x9f
 1417 0a0c F4050000 		.4byte	0x5f4
 1418 0a10 05       		.uleb128 0x5
 1419 0a11 01       		.byte	0x1
 1420 0a12 08       		.byte	0x8
 1421 0a13 D8000000 		.4byte	.LASF280
 1422 0a17 05       		.uleb128 0x5
 1423 0a18 04       		.byte	0x4
 1424 0a19 04       		.byte	0x4
 1425 0a1a DF050000 		.4byte	.LASF281
 1426 0a1e 05       		.uleb128 0x5
 1427 0a1f 08       		.byte	0x8
 1428 0a20 04       		.byte	0x4
 1429 0a21 74180000 		.4byte	.LASF282
 1430 0a25 13       		.uleb128 0x13
 1431 0a26 01       		.byte	0x1
 1432 0a27 0A040000 		.4byte	0x40a
 1433 0a2b 08       		.byte	0x8
 1434 0a2c 6301     		.2byte	0x163
 1435 0a2e 3F0A0000 		.4byte	0xa3f
 1436 0a32 04       		.uleb128 0x4
 1437 0a33 17020000 		.4byte	.LASF283
 1438 0a37 00       		.byte	0
 1439 0a38 04       		.uleb128 0x4
 1440 0a39 DE0F0000 		.4byte	.LASF284
 1441 0a3d 01       		.byte	0x1
 1442 0a3e 00       		.byte	0
 1443 0a3f 10       		.uleb128 0x10
 1444 0a40 23060000 		.4byte	.LASF285
 1445 0a44 08       		.byte	0x8
 1446 0a45 6601     		.2byte	0x166
 1447 0a47 250A0000 		.4byte	0xa25
 1448 0a4b 13       		.uleb128 0x13
 1449 0a4c 01       		.byte	0x1
 1450 0a4d 0A040000 		.4byte	0x40a
 1451 0a51 08       		.byte	0x8
 1452 0a52 7101     		.2byte	0x171
 1453 0a54 650A0000 		.4byte	0xa65
 1454 0a58 04       		.uleb128 0x4
 1455 0a59 7E0C0000 		.4byte	.LASF286
 1456 0a5d 00       		.byte	0
 1457 0a5e 04       		.uleb128 0x4
 1458 0a5f 38020000 		.4byte	.LASF287
 1459 0a63 01       		.byte	0x1
 1460 0a64 00       		.byte	0
 1461 0a65 10       		.uleb128 0x10
 1462 0a66 390B0000 		.4byte	.LASF288
 1463 0a6a 08       		.byte	0x8
 1464 0a6b 7401     		.2byte	0x174
 1465 0a6d 4B0A0000 		.4byte	0xa4b
 1466 0a71 13       		.uleb128 0x13
 1467 0a72 01       		.byte	0x1
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 64


 1468 0a73 0A040000 		.4byte	0x40a
 1469 0a77 08       		.byte	0x8
 1470 0a78 7801     		.2byte	0x178
 1471 0a7a 8B0A0000 		.4byte	0xa8b
 1472 0a7e 04       		.uleb128 0x4
 1473 0a7f 340F0000 		.4byte	.LASF289
 1474 0a83 00       		.byte	0
 1475 0a84 04       		.uleb128 0x4
 1476 0a85 9E0E0000 		.4byte	.LASF290
 1477 0a89 01       		.byte	0x1
 1478 0a8a 00       		.byte	0
 1479 0a8b 10       		.uleb128 0x10
 1480 0a8c 530C0000 		.4byte	.LASF291
 1481 0a90 08       		.byte	0x8
 1482 0a91 7B01     		.2byte	0x17b
 1483 0a93 710A0000 		.4byte	0xa71
 1484 0a97 14       		.uleb128 0x14
 1485 0a98 DD120000 		.4byte	.LASF324
 1486 0a9c 20       		.byte	0x20
 1487 0a9d 08       		.byte	0x8
 1488 0a9e 9301     		.2byte	0x193
 1489 0aa0 1A0B0000 		.4byte	0xb1a
 1490 0aa4 15       		.uleb128 0x15
 1491 0aa5 73656300 		.ascii	"sec\000"
 1492 0aa9 08       		.byte	0x8
 1493 0aaa 9601     		.2byte	0x196
 1494 0aac 9A040000 		.4byte	0x49a
 1495 0ab0 00       		.byte	0
 1496 0ab1 15       		.uleb128 0x15
 1497 0ab2 6D696E00 		.ascii	"min\000"
 1498 0ab6 08       		.byte	0x8
 1499 0ab7 9701     		.2byte	0x197
 1500 0ab9 9A040000 		.4byte	0x49a
 1501 0abd 04       		.byte	0x4
 1502 0abe 09       		.uleb128 0x9
 1503 0abf 370A0000 		.4byte	.LASF292
 1504 0ac3 08       		.byte	0x8
 1505 0ac4 9801     		.2byte	0x198
 1506 0ac6 9A040000 		.4byte	0x49a
 1507 0aca 08       		.byte	0x8
 1508 0acb 09       		.uleb128 0x9
 1509 0acc A6020000 		.4byte	.LASF293
 1510 0ad0 08       		.byte	0x8
 1511 0ad1 9B01     		.2byte	0x19b
 1512 0ad3 8B0A0000 		.4byte	0xa8b
 1513 0ad7 0C       		.byte	0xc
 1514 0ad8 09       		.uleb128 0x9
 1515 0ad9 E5180000 		.4byte	.LASF294
 1516 0add 08       		.byte	0x8
 1517 0ade 9E01     		.2byte	0x19e
 1518 0ae0 3F0A0000 		.4byte	0xa3f
 1519 0ae4 0D       		.byte	0xd
 1520 0ae5 09       		.uleb128 0x9
 1521 0ae6 4E130000 		.4byte	.LASF295
 1522 0aea 08       		.byte	0x8
 1523 0aeb 9F01     		.2byte	0x19f
 1524 0aed 9A040000 		.4byte	0x49a
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 65


 1525 0af1 10       		.byte	0x10
 1526 0af2 09       		.uleb128 0x9
 1527 0af3 EE0B0000 		.4byte	.LASF296
 1528 0af7 08       		.byte	0x8
 1529 0af8 A201     		.2byte	0x1a2
 1530 0afa 9A040000 		.4byte	0x49a
 1531 0afe 14       		.byte	0x14
 1532 0aff 09       		.uleb128 0x9
 1533 0b00 E4080000 		.4byte	.LASF297
 1534 0b04 08       		.byte	0x8
 1535 0b05 A301     		.2byte	0x1a3
 1536 0b07 9A040000 		.4byte	0x49a
 1537 0b0b 18       		.byte	0x18
 1538 0b0c 09       		.uleb128 0x9
 1539 0b0d 69150000 		.4byte	.LASF298
 1540 0b11 08       		.byte	0x8
 1541 0b12 A401     		.2byte	0x1a4
 1542 0b14 9A040000 		.4byte	0x49a
 1543 0b18 1C       		.byte	0x1c
 1544 0b19 00       		.byte	0
 1545 0b1a 10       		.uleb128 0x10
 1546 0b1b AB020000 		.4byte	.LASF299
 1547 0b1f 08       		.byte	0x8
 1548 0b20 A501     		.2byte	0x1a5
 1549 0b22 970A0000 		.4byte	0xa97
 1550 0b26 16       		.uleb128 0x16
 1551 0b27 18       		.byte	0x18
 1552 0b28 08       		.byte	0x8
 1553 0b29 D501     		.2byte	0x1d5
 1554 0b2b 7E0B0000 		.4byte	0xb7e
 1555 0b2f 09       		.uleb128 0x9
 1556 0b30 F9000000 		.4byte	.LASF300
 1557 0b34 08       		.byte	0x8
 1558 0b35 D701     		.2byte	0x1d7
 1559 0b37 650A0000 		.4byte	0xa65
 1560 0b3b 00       		.byte	0
 1561 0b3c 09       		.uleb128 0x9
 1562 0b3d 370A0000 		.4byte	.LASF292
 1563 0b41 08       		.byte	0x8
 1564 0b42 DA01     		.2byte	0x1da
 1565 0b44 9A040000 		.4byte	0x49a
 1566 0b48 04       		.byte	0x4
 1567 0b49 09       		.uleb128 0x9
 1568 0b4a 84010000 		.4byte	.LASF301
 1569 0b4e 08       		.byte	0x8
 1570 0b4f DC01     		.2byte	0x1dc
 1571 0b51 9A040000 		.4byte	0x49a
 1572 0b55 08       		.byte	0x8
 1573 0b56 09       		.uleb128 0x9
 1574 0b57 EA080000 		.4byte	.LASF302
 1575 0b5b 08       		.byte	0x8
 1576 0b5c DF01     		.2byte	0x1df
 1577 0b5e 9A040000 		.4byte	0x49a
 1578 0b62 0C       		.byte	0xc
 1579 0b63 09       		.uleb128 0x9
 1580 0b64 4E130000 		.4byte	.LASF295
 1581 0b68 08       		.byte	0x8
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 66


 1582 0b69 E301     		.2byte	0x1e3
 1583 0b6b 9A040000 		.4byte	0x49a
 1584 0b6f 10       		.byte	0x10
 1585 0b70 09       		.uleb128 0x9
 1586 0b71 E4080000 		.4byte	.LASF297
 1587 0b75 08       		.byte	0x8
 1588 0b76 E701     		.2byte	0x1e7
 1589 0b78 9A040000 		.4byte	0x49a
 1590 0b7c 14       		.byte	0x14
 1591 0b7d 00       		.byte	0
 1592 0b7e 10       		.uleb128 0x10
 1593 0b7f 6C120000 		.4byte	.LASF303
 1594 0b83 08       		.byte	0x8
 1595 0b84 E901     		.2byte	0x1e9
 1596 0b86 260B0000 		.4byte	0xb26
 1597 0b8a 16       		.uleb128 0x16
 1598 0b8b 30       		.byte	0x30
 1599 0b8c 08       		.byte	0x8
 1600 0b8d EC01     		.2byte	0x1ec
 1601 0b8f AE0B0000 		.4byte	0xbae
 1602 0b93 09       		.uleb128 0x9
 1603 0b94 45130000 		.4byte	.LASF304
 1604 0b98 08       		.byte	0x8
 1605 0b99 EE01     		.2byte	0x1ee
 1606 0b9b 7E0B0000 		.4byte	0xb7e
 1607 0b9f 00       		.byte	0
 1608 0ba0 09       		.uleb128 0x9
 1609 0ba1 DC080000 		.4byte	.LASF305
 1610 0ba5 08       		.byte	0x8
 1611 0ba6 EF01     		.2byte	0x1ef
 1612 0ba8 7E0B0000 		.4byte	0xb7e
 1613 0bac 18       		.byte	0x18
 1614 0bad 00       		.byte	0
 1615 0bae 10       		.uleb128 0x10
 1616 0baf 27020000 		.4byte	.LASF306
 1617 0bb3 08       		.byte	0x8
 1618 0bb4 F001     		.2byte	0x1f0
 1619 0bb6 8A0B0000 		.4byte	0xb8a
 1620 0bba 16       		.uleb128 0x16
 1621 0bbb 08       		.byte	0x8
 1622 0bbc 09       		.byte	0x9
 1623 0bbd 2D01     		.2byte	0x12d
 1624 0bbf DE0B0000 		.4byte	0xbde
 1625 0bc3 09       		.uleb128 0x9
 1626 0bc4 AD0C0000 		.4byte	.LASF307
 1627 0bc8 09       		.byte	0x9
 1628 0bc9 2E01     		.2byte	0x12e
 1629 0bcb ED030000 		.4byte	0x3ed
 1630 0bcf 00       		.byte	0
 1631 0bd0 09       		.uleb128 0x9
 1632 0bd1 95140000 		.4byte	.LASF308
 1633 0bd5 09       		.byte	0x9
 1634 0bd6 3201     		.2byte	0x132
 1635 0bd8 9A040000 		.4byte	0x49a
 1636 0bdc 04       		.byte	0x4
 1637 0bdd 00       		.byte	0
 1638 0bde 10       		.uleb128 0x10
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 67


 1639 0bdf 30000000 		.4byte	.LASF309
 1640 0be3 09       		.byte	0x9
 1641 0be4 3301     		.2byte	0x133
 1642 0be6 BA0B0000 		.4byte	0xbba
 1643 0bea 17       		.uleb128 0x17
 1644 0beb BB150000 		.4byte	.LASF325
 1645 0bef 03       		.byte	0x3
 1646 0bf0 8D06     		.2byte	0x68d
 1647 0bf2 03       		.byte	0x3
 1648 0bf3 040C0000 		.4byte	0xc04
 1649 0bf7 18       		.uleb128 0x18
 1650 0bf8 A7100000 		.4byte	.LASF326
 1651 0bfc 03       		.byte	0x3
 1652 0bfd 8D06     		.2byte	0x68d
 1653 0bff ED030000 		.4byte	0x3ed
 1654 0c03 00       		.byte	0
 1655 0c04 19       		.uleb128 0x19
 1656 0c05 75130000 		.4byte	.LASF327
 1657 0c09 01       		.byte	0x1
 1658 0c0a 3F01     		.2byte	0x13f
 1659 0c0c 00000000 		.4byte	.LFB191
 1660 0c10 18000000 		.4byte	.LFE191-.LFB191
 1661 0c14 01       		.uleb128 0x1
 1662 0c15 9C       		.byte	0x9c
 1663 0c16 2E0C0000 		.4byte	0xc2e
 1664 0c1a 1A       		.uleb128 0x1a
 1665 0c1b 0C000000 		.4byte	.LVL0
 1666 0c1f 260D0000 		.4byte	0xd26
 1667 0c23 1B       		.uleb128 0x1b
 1668 0c24 01       		.uleb128 0x1
 1669 0c25 50       		.byte	0x50
 1670 0c26 05       		.uleb128 0x5
 1671 0c27 03       		.byte	0x3
 1672 0c28 00000000 		.4byte	RTC_1_dstConfig
 1673 0c2c 00       		.byte	0
 1674 0c2d 00       		.byte	0
 1675 0c2e 1C       		.uleb128 0x1c
 1676 0c2f C2030000 		.4byte	.LASF328
 1677 0c33 02       		.byte	0x2
 1678 0c34 59       		.byte	0x59
 1679 0c35 00000000 		.4byte	.LFB199
 1680 0c39 44000000 		.4byte	.LFE199-.LFB199
 1681 0c3d 01       		.uleb128 0x1
 1682 0c3e 9C       		.byte	0x9c
 1683 0c3f 740C0000 		.4byte	0xc74
 1684 0c43 1D       		.uleb128 0x1d
 1685 0c44 EA0B0000 		.4byte	0xbea
 1686 0c48 1C000000 		.4byte	.LBB4
 1687 0c4c 28000000 		.4byte	.LBE4-.LBB4
 1688 0c50 02       		.byte	0x2
 1689 0c51 7A       		.byte	0x7a
 1690 0c52 600C0000 		.4byte	0xc60
 1691 0c56 1E       		.uleb128 0x1e
 1692 0c57 F70B0000 		.4byte	0xbf7
 1693 0c5b 00000000 		.4byte	.LLST0
 1694 0c5f 00       		.byte	0
 1695 0c60 1A       		.uleb128 0x1a
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 68


 1696 0c61 10000000 		.4byte	.LVL1
 1697 0c65 320D0000 		.4byte	0xd32
 1698 0c69 1B       		.uleb128 0x1b
 1699 0c6a 01       		.uleb128 0x1
 1700 0c6b 51       		.byte	0x51
 1701 0c6c 05       		.uleb128 0x5
 1702 0c6d 03       		.byte	0x3
 1703 0c6e 00000000 		.4byte	RTC_1_Interrupt
 1704 0c72 00       		.byte	0
 1705 0c73 00       		.byte	0
 1706 0c74 1F       		.uleb128 0x1f
 1707 0c75 3F120000 		.4byte	.LASF310
 1708 0c79 03       		.byte	0x3
 1709 0c7a F907     		.2byte	0x7f9
 1710 0c7c 800C0000 		.4byte	0xc80
 1711 0c80 0E       		.uleb128 0xe
 1712 0c81 8F040000 		.4byte	0x48f
 1713 0c85 20       		.uleb128 0x20
 1714 0c86 84000000 		.4byte	.LASF311
 1715 0c8a 07       		.byte	0x7
 1716 0c8b A7       		.byte	0xa7
 1717 0c8c 900C0000 		.4byte	0xc90
 1718 0c90 21       		.uleb128 0x21
 1719 0c91 04       		.byte	0x4
 1720 0c92 960C0000 		.4byte	0xc96
 1721 0c96 22       		.uleb128 0x22
 1722 0c97 050A0000 		.4byte	0xa05
 1723 0c9b 0C       		.uleb128 0xc
 1724 0c9c AB0C0000 		.4byte	0xcab
 1725 0ca0 AB0C0000 		.4byte	0xcab
 1726 0ca4 0D       		.uleb128 0xd
 1727 0ca5 71050000 		.4byte	0x571
 1728 0ca9 0B       		.byte	0xb
 1729 0caa 00       		.byte	0
 1730 0cab 22       		.uleb128 0x22
 1731 0cac 6E040000 		.4byte	0x46e
 1732 0cb0 1F       		.uleb128 0x1f
 1733 0cb1 E9130000 		.4byte	.LASF312
 1734 0cb5 08       		.byte	0x8
 1735 0cb6 0303     		.2byte	0x303
 1736 0cb8 BC0C0000 		.4byte	0xcbc
 1737 0cbc 22       		.uleb128 0x22
 1738 0cbd 9B0C0000 		.4byte	0xc9b
 1739 0cc1 20       		.uleb128 0x20
 1740 0cc2 480E0000 		.4byte	.LASF313
 1741 0cc6 0A       		.byte	0xa
 1742 0cc7 1C       		.byte	0x1c
 1743 0cc8 CC0C0000 		.4byte	0xccc
 1744 0ccc 22       		.uleb128 0x22
 1745 0ccd DE0B0000 		.4byte	0xbde
 1746 0cd1 23       		.uleb128 0x23
 1747 0cd2 24190000 		.4byte	.LASF314
 1748 0cd6 02       		.byte	0x2
 1749 0cd7 16       		.byte	0x16
 1750 0cd8 6E040000 		.4byte	0x46e
 1751 0cdc 05       		.uleb128 0x5
 1752 0cdd 03       		.byte	0x3
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 69


 1753 0cde 00000000 		.4byte	RTC_1_initVar
 1754 0ce2 23       		.uleb128 0x23
 1755 0ce3 23160000 		.4byte	.LASF315
 1756 0ce7 02       		.byte	0x2
 1757 0ce8 2C       		.byte	0x2c
 1758 0ce9 F30C0000 		.4byte	0xcf3
 1759 0ced 05       		.uleb128 0x5
 1760 0cee 03       		.byte	0x3
 1761 0cef 00000000 		.4byte	RTC_1_rtcDstStatus
 1762 0cf3 05       		.uleb128 0x5
 1763 0cf4 01       		.byte	0x1
 1764 0cf5 02       		.byte	0x2
 1765 0cf6 D6080000 		.4byte	.LASF316
 1766 0cfa 23       		.uleb128 0x23
 1767 0cfb 74000000 		.4byte	.LASF317
 1768 0cff 02       		.byte	0x2
 1769 0d00 48       		.byte	0x48
 1770 0d01 0B0D0000 		.4byte	0xd0b
 1771 0d05 05       		.uleb128 0x5
 1772 0d06 03       		.byte	0x3
 1773 0d07 00000000 		.4byte	RTC_1_dstConfig
 1774 0d0b 22       		.uleb128 0x22
 1775 0d0c AE0B0000 		.4byte	0xbae
 1776 0d10 23       		.uleb128 0x23
 1777 0d11 860D0000 		.4byte	.LASF318
 1778 0d15 02       		.byte	0x2
 1779 0d16 1B       		.byte	0x1b
 1780 0d17 210D0000 		.4byte	0xd21
 1781 0d1b 05       		.uleb128 0x5
 1782 0d1c 03       		.byte	0x3
 1783 0d1d 00000000 		.4byte	RTC_1_config
 1784 0d21 22       		.uleb128 0x22
 1785 0d22 1A0B0000 		.4byte	0xb1a
 1786 0d26 24       		.uleb128 0x24
 1787 0d27 41100000 		.4byte	.LASF319
 1788 0d2b 41100000 		.4byte	.LASF319
 1789 0d2f 08       		.byte	0x8
 1790 0d30 2202     		.2byte	0x222
 1791 0d32 24       		.uleb128 0x24
 1792 0d33 57010000 		.4byte	.LASF320
 1793 0d37 57010000 		.4byte	.LASF320
 1794 0d3b 09       		.byte	0x9
 1795 0d3c 6601     		.2byte	0x166
 1796 0d3e 00       		.byte	0
 1797              		.section	.debug_abbrev,"",%progbits
 1798              	.Ldebug_abbrev0:
 1799 0000 01       		.uleb128 0x1
 1800 0001 11       		.uleb128 0x11
 1801 0002 01       		.byte	0x1
 1802 0003 25       		.uleb128 0x25
 1803 0004 0E       		.uleb128 0xe
 1804 0005 13       		.uleb128 0x13
 1805 0006 0B       		.uleb128 0xb
 1806 0007 03       		.uleb128 0x3
 1807 0008 0E       		.uleb128 0xe
 1808 0009 1B       		.uleb128 0x1b
 1809 000a 0E       		.uleb128 0xe
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 70


 1810 000b 55       		.uleb128 0x55
 1811 000c 17       		.uleb128 0x17
 1812 000d 11       		.uleb128 0x11
 1813 000e 01       		.uleb128 0x1
 1814 000f 10       		.uleb128 0x10
 1815 0010 17       		.uleb128 0x17
 1816 0011 00       		.byte	0
 1817 0012 00       		.byte	0
 1818 0013 02       		.uleb128 0x2
 1819 0014 04       		.uleb128 0x4
 1820 0015 01       		.byte	0x1
 1821 0016 0B       		.uleb128 0xb
 1822 0017 0B       		.uleb128 0xb
 1823 0018 49       		.uleb128 0x49
 1824 0019 13       		.uleb128 0x13
 1825 001a 3A       		.uleb128 0x3a
 1826 001b 0B       		.uleb128 0xb
 1827 001c 3B       		.uleb128 0x3b
 1828 001d 0B       		.uleb128 0xb
 1829 001e 01       		.uleb128 0x1
 1830 001f 13       		.uleb128 0x13
 1831 0020 00       		.byte	0
 1832 0021 00       		.byte	0
 1833 0022 03       		.uleb128 0x3
 1834 0023 28       		.uleb128 0x28
 1835 0024 00       		.byte	0
 1836 0025 03       		.uleb128 0x3
 1837 0026 0E       		.uleb128 0xe
 1838 0027 1C       		.uleb128 0x1c
 1839 0028 0D       		.uleb128 0xd
 1840 0029 00       		.byte	0
 1841 002a 00       		.byte	0
 1842 002b 04       		.uleb128 0x4
 1843 002c 28       		.uleb128 0x28
 1844 002d 00       		.byte	0
 1845 002e 03       		.uleb128 0x3
 1846 002f 0E       		.uleb128 0xe
 1847 0030 1C       		.uleb128 0x1c
 1848 0031 0B       		.uleb128 0xb
 1849 0032 00       		.byte	0
 1850 0033 00       		.byte	0
 1851 0034 05       		.uleb128 0x5
 1852 0035 24       		.uleb128 0x24
 1853 0036 00       		.byte	0
 1854 0037 0B       		.uleb128 0xb
 1855 0038 0B       		.uleb128 0xb
 1856 0039 3E       		.uleb128 0x3e
 1857 003a 0B       		.uleb128 0xb
 1858 003b 03       		.uleb128 0x3
 1859 003c 0E       		.uleb128 0xe
 1860 003d 00       		.byte	0
 1861 003e 00       		.byte	0
 1862 003f 06       		.uleb128 0x6
 1863 0040 16       		.uleb128 0x16
 1864 0041 00       		.byte	0
 1865 0042 03       		.uleb128 0x3
 1866 0043 0E       		.uleb128 0xe
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 71


 1867 0044 3A       		.uleb128 0x3a
 1868 0045 0B       		.uleb128 0xb
 1869 0046 3B       		.uleb128 0x3b
 1870 0047 0B       		.uleb128 0xb
 1871 0048 49       		.uleb128 0x49
 1872 0049 13       		.uleb128 0x13
 1873 004a 00       		.byte	0
 1874 004b 00       		.byte	0
 1875 004c 07       		.uleb128 0x7
 1876 004d 24       		.uleb128 0x24
 1877 004e 00       		.byte	0
 1878 004f 0B       		.uleb128 0xb
 1879 0050 0B       		.uleb128 0xb
 1880 0051 3E       		.uleb128 0x3e
 1881 0052 0B       		.uleb128 0xb
 1882 0053 03       		.uleb128 0x3
 1883 0054 08       		.uleb128 0x8
 1884 0055 00       		.byte	0
 1885 0056 00       		.byte	0
 1886 0057 08       		.uleb128 0x8
 1887 0058 13       		.uleb128 0x13
 1888 0059 01       		.byte	0x1
 1889 005a 0B       		.uleb128 0xb
 1890 005b 05       		.uleb128 0x5
 1891 005c 3A       		.uleb128 0x3a
 1892 005d 0B       		.uleb128 0xb
 1893 005e 3B       		.uleb128 0x3b
 1894 005f 05       		.uleb128 0x5
 1895 0060 01       		.uleb128 0x1
 1896 0061 13       		.uleb128 0x13
 1897 0062 00       		.byte	0
 1898 0063 00       		.byte	0
 1899 0064 09       		.uleb128 0x9
 1900 0065 0D       		.uleb128 0xd
 1901 0066 00       		.byte	0
 1902 0067 03       		.uleb128 0x3
 1903 0068 0E       		.uleb128 0xe
 1904 0069 3A       		.uleb128 0x3a
 1905 006a 0B       		.uleb128 0xb
 1906 006b 3B       		.uleb128 0x3b
 1907 006c 05       		.uleb128 0x5
 1908 006d 49       		.uleb128 0x49
 1909 006e 13       		.uleb128 0x13
 1910 006f 38       		.uleb128 0x38
 1911 0070 0B       		.uleb128 0xb
 1912 0071 00       		.byte	0
 1913 0072 00       		.byte	0
 1914 0073 0A       		.uleb128 0xa
 1915 0074 0D       		.uleb128 0xd
 1916 0075 00       		.byte	0
 1917 0076 03       		.uleb128 0x3
 1918 0077 0E       		.uleb128 0xe
 1919 0078 3A       		.uleb128 0x3a
 1920 0079 0B       		.uleb128 0xb
 1921 007a 3B       		.uleb128 0x3b
 1922 007b 05       		.uleb128 0x5
 1923 007c 49       		.uleb128 0x49
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 72


 1924 007d 13       		.uleb128 0x13
 1925 007e 38       		.uleb128 0x38
 1926 007f 05       		.uleb128 0x5
 1927 0080 00       		.byte	0
 1928 0081 00       		.byte	0
 1929 0082 0B       		.uleb128 0xb
 1930 0083 0D       		.uleb128 0xd
 1931 0084 00       		.byte	0
 1932 0085 03       		.uleb128 0x3
 1933 0086 08       		.uleb128 0x8
 1934 0087 3A       		.uleb128 0x3a
 1935 0088 0B       		.uleb128 0xb
 1936 0089 3B       		.uleb128 0x3b
 1937 008a 05       		.uleb128 0x5
 1938 008b 49       		.uleb128 0x49
 1939 008c 13       		.uleb128 0x13
 1940 008d 38       		.uleb128 0x38
 1941 008e 05       		.uleb128 0x5
 1942 008f 00       		.byte	0
 1943 0090 00       		.byte	0
 1944 0091 0C       		.uleb128 0xc
 1945 0092 01       		.uleb128 0x1
 1946 0093 01       		.byte	0x1
 1947 0094 49       		.uleb128 0x49
 1948 0095 13       		.uleb128 0x13
 1949 0096 01       		.uleb128 0x1
 1950 0097 13       		.uleb128 0x13
 1951 0098 00       		.byte	0
 1952 0099 00       		.byte	0
 1953 009a 0D       		.uleb128 0xd
 1954 009b 21       		.uleb128 0x21
 1955 009c 00       		.byte	0
 1956 009d 49       		.uleb128 0x49
 1957 009e 13       		.uleb128 0x13
 1958 009f 2F       		.uleb128 0x2f
 1959 00a0 0B       		.uleb128 0xb
 1960 00a1 00       		.byte	0
 1961 00a2 00       		.byte	0
 1962 00a3 0E       		.uleb128 0xe
 1963 00a4 35       		.uleb128 0x35
 1964 00a5 00       		.byte	0
 1965 00a6 49       		.uleb128 0x49
 1966 00a7 13       		.uleb128 0x13
 1967 00a8 00       		.byte	0
 1968 00a9 00       		.byte	0
 1969 00aa 0F       		.uleb128 0xf
 1970 00ab 21       		.uleb128 0x21
 1971 00ac 00       		.byte	0
 1972 00ad 49       		.uleb128 0x49
 1973 00ae 13       		.uleb128 0x13
 1974 00af 2F       		.uleb128 0x2f
 1975 00b0 05       		.uleb128 0x5
 1976 00b1 00       		.byte	0
 1977 00b2 00       		.byte	0
 1978 00b3 10       		.uleb128 0x10
 1979 00b4 16       		.uleb128 0x16
 1980 00b5 00       		.byte	0
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 73


 1981 00b6 03       		.uleb128 0x3
 1982 00b7 0E       		.uleb128 0xe
 1983 00b8 3A       		.uleb128 0x3a
 1984 00b9 0B       		.uleb128 0xb
 1985 00ba 3B       		.uleb128 0x3b
 1986 00bb 05       		.uleb128 0x5
 1987 00bc 49       		.uleb128 0x49
 1988 00bd 13       		.uleb128 0x13
 1989 00be 00       		.byte	0
 1990 00bf 00       		.byte	0
 1991 00c0 11       		.uleb128 0x11
 1992 00c1 13       		.uleb128 0x13
 1993 00c2 01       		.byte	0x1
 1994 00c3 0B       		.uleb128 0xb
 1995 00c4 0B       		.uleb128 0xb
 1996 00c5 3A       		.uleb128 0x3a
 1997 00c6 0B       		.uleb128 0xb
 1998 00c7 3B       		.uleb128 0x3b
 1999 00c8 0B       		.uleb128 0xb
 2000 00c9 01       		.uleb128 0x1
 2001 00ca 13       		.uleb128 0x13
 2002 00cb 00       		.byte	0
 2003 00cc 00       		.byte	0
 2004 00cd 12       		.uleb128 0x12
 2005 00ce 0D       		.uleb128 0xd
 2006 00cf 00       		.byte	0
 2007 00d0 03       		.uleb128 0x3
 2008 00d1 0E       		.uleb128 0xe
 2009 00d2 3A       		.uleb128 0x3a
 2010 00d3 0B       		.uleb128 0xb
 2011 00d4 3B       		.uleb128 0x3b
 2012 00d5 0B       		.uleb128 0xb
 2013 00d6 49       		.uleb128 0x49
 2014 00d7 13       		.uleb128 0x13
 2015 00d8 38       		.uleb128 0x38
 2016 00d9 0B       		.uleb128 0xb
 2017 00da 00       		.byte	0
 2018 00db 00       		.byte	0
 2019 00dc 13       		.uleb128 0x13
 2020 00dd 04       		.uleb128 0x4
 2021 00de 01       		.byte	0x1
 2022 00df 0B       		.uleb128 0xb
 2023 00e0 0B       		.uleb128 0xb
 2024 00e1 49       		.uleb128 0x49
 2025 00e2 13       		.uleb128 0x13
 2026 00e3 3A       		.uleb128 0x3a
 2027 00e4 0B       		.uleb128 0xb
 2028 00e5 3B       		.uleb128 0x3b
 2029 00e6 05       		.uleb128 0x5
 2030 00e7 01       		.uleb128 0x1
 2031 00e8 13       		.uleb128 0x13
 2032 00e9 00       		.byte	0
 2033 00ea 00       		.byte	0
 2034 00eb 14       		.uleb128 0x14
 2035 00ec 13       		.uleb128 0x13
 2036 00ed 01       		.byte	0x1
 2037 00ee 03       		.uleb128 0x3
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 74


 2038 00ef 0E       		.uleb128 0xe
 2039 00f0 0B       		.uleb128 0xb
 2040 00f1 0B       		.uleb128 0xb
 2041 00f2 3A       		.uleb128 0x3a
 2042 00f3 0B       		.uleb128 0xb
 2043 00f4 3B       		.uleb128 0x3b
 2044 00f5 05       		.uleb128 0x5
 2045 00f6 01       		.uleb128 0x1
 2046 00f7 13       		.uleb128 0x13
 2047 00f8 00       		.byte	0
 2048 00f9 00       		.byte	0
 2049 00fa 15       		.uleb128 0x15
 2050 00fb 0D       		.uleb128 0xd
 2051 00fc 00       		.byte	0
 2052 00fd 03       		.uleb128 0x3
 2053 00fe 08       		.uleb128 0x8
 2054 00ff 3A       		.uleb128 0x3a
 2055 0100 0B       		.uleb128 0xb
 2056 0101 3B       		.uleb128 0x3b
 2057 0102 05       		.uleb128 0x5
 2058 0103 49       		.uleb128 0x49
 2059 0104 13       		.uleb128 0x13
 2060 0105 38       		.uleb128 0x38
 2061 0106 0B       		.uleb128 0xb
 2062 0107 00       		.byte	0
 2063 0108 00       		.byte	0
 2064 0109 16       		.uleb128 0x16
 2065 010a 13       		.uleb128 0x13
 2066 010b 01       		.byte	0x1
 2067 010c 0B       		.uleb128 0xb
 2068 010d 0B       		.uleb128 0xb
 2069 010e 3A       		.uleb128 0x3a
 2070 010f 0B       		.uleb128 0xb
 2071 0110 3B       		.uleb128 0x3b
 2072 0111 05       		.uleb128 0x5
 2073 0112 01       		.uleb128 0x1
 2074 0113 13       		.uleb128 0x13
 2075 0114 00       		.byte	0
 2076 0115 00       		.byte	0
 2077 0116 17       		.uleb128 0x17
 2078 0117 2E       		.uleb128 0x2e
 2079 0118 01       		.byte	0x1
 2080 0119 03       		.uleb128 0x3
 2081 011a 0E       		.uleb128 0xe
 2082 011b 3A       		.uleb128 0x3a
 2083 011c 0B       		.uleb128 0xb
 2084 011d 3B       		.uleb128 0x3b
 2085 011e 05       		.uleb128 0x5
 2086 011f 27       		.uleb128 0x27
 2087 0120 19       		.uleb128 0x19
 2088 0121 20       		.uleb128 0x20
 2089 0122 0B       		.uleb128 0xb
 2090 0123 01       		.uleb128 0x1
 2091 0124 13       		.uleb128 0x13
 2092 0125 00       		.byte	0
 2093 0126 00       		.byte	0
 2094 0127 18       		.uleb128 0x18
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 75


 2095 0128 05       		.uleb128 0x5
 2096 0129 00       		.byte	0
 2097 012a 03       		.uleb128 0x3
 2098 012b 0E       		.uleb128 0xe
 2099 012c 3A       		.uleb128 0x3a
 2100 012d 0B       		.uleb128 0xb
 2101 012e 3B       		.uleb128 0x3b
 2102 012f 05       		.uleb128 0x5
 2103 0130 49       		.uleb128 0x49
 2104 0131 13       		.uleb128 0x13
 2105 0132 00       		.byte	0
 2106 0133 00       		.byte	0
 2107 0134 19       		.uleb128 0x19
 2108 0135 2E       		.uleb128 0x2e
 2109 0136 01       		.byte	0x1
 2110 0137 03       		.uleb128 0x3
 2111 0138 0E       		.uleb128 0xe
 2112 0139 3A       		.uleb128 0x3a
 2113 013a 0B       		.uleb128 0xb
 2114 013b 3B       		.uleb128 0x3b
 2115 013c 05       		.uleb128 0x5
 2116 013d 27       		.uleb128 0x27
 2117 013e 19       		.uleb128 0x19
 2118 013f 11       		.uleb128 0x11
 2119 0140 01       		.uleb128 0x1
 2120 0141 12       		.uleb128 0x12
 2121 0142 06       		.uleb128 0x6
 2122 0143 40       		.uleb128 0x40
 2123 0144 18       		.uleb128 0x18
 2124 0145 9742     		.uleb128 0x2117
 2125 0147 19       		.uleb128 0x19
 2126 0148 01       		.uleb128 0x1
 2127 0149 13       		.uleb128 0x13
 2128 014a 00       		.byte	0
 2129 014b 00       		.byte	0
 2130 014c 1A       		.uleb128 0x1a
 2131 014d 898201   		.uleb128 0x4109
 2132 0150 01       		.byte	0x1
 2133 0151 11       		.uleb128 0x11
 2134 0152 01       		.uleb128 0x1
 2135 0153 31       		.uleb128 0x31
 2136 0154 13       		.uleb128 0x13
 2137 0155 00       		.byte	0
 2138 0156 00       		.byte	0
 2139 0157 1B       		.uleb128 0x1b
 2140 0158 8A8201   		.uleb128 0x410a
 2141 015b 00       		.byte	0
 2142 015c 02       		.uleb128 0x2
 2143 015d 18       		.uleb128 0x18
 2144 015e 9142     		.uleb128 0x2111
 2145 0160 18       		.uleb128 0x18
 2146 0161 00       		.byte	0
 2147 0162 00       		.byte	0
 2148 0163 1C       		.uleb128 0x1c
 2149 0164 2E       		.uleb128 0x2e
 2150 0165 01       		.byte	0x1
 2151 0166 3F       		.uleb128 0x3f
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 76


 2152 0167 19       		.uleb128 0x19
 2153 0168 03       		.uleb128 0x3
 2154 0169 0E       		.uleb128 0xe
 2155 016a 3A       		.uleb128 0x3a
 2156 016b 0B       		.uleb128 0xb
 2157 016c 3B       		.uleb128 0x3b
 2158 016d 0B       		.uleb128 0xb
 2159 016e 27       		.uleb128 0x27
 2160 016f 19       		.uleb128 0x19
 2161 0170 11       		.uleb128 0x11
 2162 0171 01       		.uleb128 0x1
 2163 0172 12       		.uleb128 0x12
 2164 0173 06       		.uleb128 0x6
 2165 0174 40       		.uleb128 0x40
 2166 0175 18       		.uleb128 0x18
 2167 0176 9742     		.uleb128 0x2117
 2168 0178 19       		.uleb128 0x19
 2169 0179 01       		.uleb128 0x1
 2170 017a 13       		.uleb128 0x13
 2171 017b 00       		.byte	0
 2172 017c 00       		.byte	0
 2173 017d 1D       		.uleb128 0x1d
 2174 017e 1D       		.uleb128 0x1d
 2175 017f 01       		.byte	0x1
 2176 0180 31       		.uleb128 0x31
 2177 0181 13       		.uleb128 0x13
 2178 0182 11       		.uleb128 0x11
 2179 0183 01       		.uleb128 0x1
 2180 0184 12       		.uleb128 0x12
 2181 0185 06       		.uleb128 0x6
 2182 0186 58       		.uleb128 0x58
 2183 0187 0B       		.uleb128 0xb
 2184 0188 59       		.uleb128 0x59
 2185 0189 0B       		.uleb128 0xb
 2186 018a 01       		.uleb128 0x1
 2187 018b 13       		.uleb128 0x13
 2188 018c 00       		.byte	0
 2189 018d 00       		.byte	0
 2190 018e 1E       		.uleb128 0x1e
 2191 018f 05       		.uleb128 0x5
 2192 0190 00       		.byte	0
 2193 0191 31       		.uleb128 0x31
 2194 0192 13       		.uleb128 0x13
 2195 0193 02       		.uleb128 0x2
 2196 0194 17       		.uleb128 0x17
 2197 0195 00       		.byte	0
 2198 0196 00       		.byte	0
 2199 0197 1F       		.uleb128 0x1f
 2200 0198 34       		.uleb128 0x34
 2201 0199 00       		.byte	0
 2202 019a 03       		.uleb128 0x3
 2203 019b 0E       		.uleb128 0xe
 2204 019c 3A       		.uleb128 0x3a
 2205 019d 0B       		.uleb128 0xb
 2206 019e 3B       		.uleb128 0x3b
 2207 019f 05       		.uleb128 0x5
 2208 01a0 49       		.uleb128 0x49
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 77


 2209 01a1 13       		.uleb128 0x13
 2210 01a2 3F       		.uleb128 0x3f
 2211 01a3 19       		.uleb128 0x19
 2212 01a4 3C       		.uleb128 0x3c
 2213 01a5 19       		.uleb128 0x19
 2214 01a6 00       		.byte	0
 2215 01a7 00       		.byte	0
 2216 01a8 20       		.uleb128 0x20
 2217 01a9 34       		.uleb128 0x34
 2218 01aa 00       		.byte	0
 2219 01ab 03       		.uleb128 0x3
 2220 01ac 0E       		.uleb128 0xe
 2221 01ad 3A       		.uleb128 0x3a
 2222 01ae 0B       		.uleb128 0xb
 2223 01af 3B       		.uleb128 0x3b
 2224 01b0 0B       		.uleb128 0xb
 2225 01b1 49       		.uleb128 0x49
 2226 01b2 13       		.uleb128 0x13
 2227 01b3 3F       		.uleb128 0x3f
 2228 01b4 19       		.uleb128 0x19
 2229 01b5 3C       		.uleb128 0x3c
 2230 01b6 19       		.uleb128 0x19
 2231 01b7 00       		.byte	0
 2232 01b8 00       		.byte	0
 2233 01b9 21       		.uleb128 0x21
 2234 01ba 0F       		.uleb128 0xf
 2235 01bb 00       		.byte	0
 2236 01bc 0B       		.uleb128 0xb
 2237 01bd 0B       		.uleb128 0xb
 2238 01be 49       		.uleb128 0x49
 2239 01bf 13       		.uleb128 0x13
 2240 01c0 00       		.byte	0
 2241 01c1 00       		.byte	0
 2242 01c2 22       		.uleb128 0x22
 2243 01c3 26       		.uleb128 0x26
 2244 01c4 00       		.byte	0
 2245 01c5 49       		.uleb128 0x49
 2246 01c6 13       		.uleb128 0x13
 2247 01c7 00       		.byte	0
 2248 01c8 00       		.byte	0
 2249 01c9 23       		.uleb128 0x23
 2250 01ca 34       		.uleb128 0x34
 2251 01cb 00       		.byte	0
 2252 01cc 03       		.uleb128 0x3
 2253 01cd 0E       		.uleb128 0xe
 2254 01ce 3A       		.uleb128 0x3a
 2255 01cf 0B       		.uleb128 0xb
 2256 01d0 3B       		.uleb128 0x3b
 2257 01d1 0B       		.uleb128 0xb
 2258 01d2 49       		.uleb128 0x49
 2259 01d3 13       		.uleb128 0x13
 2260 01d4 3F       		.uleb128 0x3f
 2261 01d5 19       		.uleb128 0x19
 2262 01d6 02       		.uleb128 0x2
 2263 01d7 18       		.uleb128 0x18
 2264 01d8 00       		.byte	0
 2265 01d9 00       		.byte	0
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 78


 2266 01da 24       		.uleb128 0x24
 2267 01db 2E       		.uleb128 0x2e
 2268 01dc 00       		.byte	0
 2269 01dd 3F       		.uleb128 0x3f
 2270 01de 19       		.uleb128 0x19
 2271 01df 3C       		.uleb128 0x3c
 2272 01e0 19       		.uleb128 0x19
 2273 01e1 6E       		.uleb128 0x6e
 2274 01e2 0E       		.uleb128 0xe
 2275 01e3 03       		.uleb128 0x3
 2276 01e4 0E       		.uleb128 0xe
 2277 01e5 3A       		.uleb128 0x3a
 2278 01e6 0B       		.uleb128 0xb
 2279 01e7 3B       		.uleb128 0x3b
 2280 01e8 05       		.uleb128 0x5
 2281 01e9 00       		.byte	0
 2282 01ea 00       		.byte	0
 2283 01eb 00       		.byte	0
 2284              		.section	.debug_loc,"",%progbits
 2285              	.Ldebug_loc0:
 2286              	.LLST0:
 2287 0000 1C000000 		.4byte	.LVL2
 2288 0004 26000000 		.4byte	.LVL3
 2289 0008 0100     		.2byte	0x1
 2290 000a 53       		.byte	0x53
 2291 000b 00000000 		.4byte	0
 2292 000f 00000000 		.4byte	0
 2293              		.section	.debug_aranges,"",%progbits
 2294 0000 24000000 		.4byte	0x24
 2295 0004 0200     		.2byte	0x2
 2296 0006 00000000 		.4byte	.Ldebug_info0
 2297 000a 04       		.byte	0x4
 2298 000b 00       		.byte	0
 2299 000c 0000     		.2byte	0
 2300 000e 0000     		.2byte	0
 2301 0010 00000000 		.4byte	.LFB191
 2302 0014 18000000 		.4byte	.LFE191-.LFB191
 2303 0018 00000000 		.4byte	.LFB199
 2304 001c 44000000 		.4byte	.LFE199-.LFB199
 2305 0020 00000000 		.4byte	0
 2306 0024 00000000 		.4byte	0
 2307              		.section	.debug_ranges,"",%progbits
 2308              	.Ldebug_ranges0:
 2309 0000 00000000 		.4byte	.LFB191
 2310 0004 18000000 		.4byte	.LFE191
 2311 0008 00000000 		.4byte	.LFB199
 2312 000c 44000000 		.4byte	.LFE199
 2313 0010 00000000 		.4byte	0
 2314 0014 00000000 		.4byte	0
 2315              		.section	.debug_line,"",%progbits
 2316              	.Ldebug_line0:
 2317 0000 D1020000 		.section	.debug_str,"MS",%progbits,1
 2317      02009B02 
 2317      00000201 
 2317      FB0E0D00 
 2317      01010101 
 2318              	.LASF236:
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 79


 2319 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 2319      6843746C 
 2319      4D61696E 
 2319      57733146 
 2319      72657100 
 2320              	.LASF62:
 2321 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 2321      735F696E 
 2321      74657272 
 2321      75707473 
 2321      5F647730 
 2322              	.LASF309:
 2323 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 2323      74635F73 
 2323      7973696E 
 2323      745F7400 
 2324              	.LASF25:
 2325 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 2325      5F696E74 
 2325      65727275 
 2325      70745F67 
 2325      70696F5F 
 2326              	.LASF123:
 2327 0059 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 2327      6D5F315F 
 2327      696E7465 
 2327      72727570 
 2327      74735F31 
 2328              	.LASF317:
 2329 0074 5254435F 		.ascii	"RTC_1_dstConfig\000"
 2329      315F6473 
 2329      74436F6E 
 2329      66696700 
 2330              	.LASF311:
 2331 0084 63795F64 		.ascii	"cy_device\000"
 2331      65766963 
 2331      6500
 2332              	.LASF142:
 2333 008e 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 2333      696E7465 
 2333      72727570 
 2333      74735F31 
 2333      305F4952 
 2334              	.LASF263:
 2335 00a5 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
 2335      73436D30 
 2335      436C6F63 
 2335      6B43746C 
 2335      4F666673 
 2336              	.LASF67:
 2337 00bc 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 2337      735F696E 
 2337      74657272 
 2337      75707473 
 2337      5F647730 
 2338              	.LASF280:
 2339 00d8 63686172 		.ascii	"char\000"
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 80


 2339      00
 2340              	.LASF36:
 2341 00dd 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 2341      735F696E 
 2341      74657272 
 2341      75707473 
 2341      5F697063 
 2342              	.LASF300:
 2343 00f9 666F726D 		.ascii	"format\000"
 2343      617400
 2344              	.LASF54:
 2345 0100 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 2345      335F696E 
 2345      74657272 
 2345      7570745F 
 2345      4952516E 
 2346              	.LASF84:
 2347 0115 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 2347      735F696E 
 2347      74657272 
 2347      75707473 
 2347      5F647731 
 2348              	.LASF90:
 2349 0131 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 2349      735F696E 
 2349      74657272 
 2349      75707473 
 2349      5F647731 
 2350              	.LASF195:
 2351 014e 70657269 		.ascii	"periBase\000"
 2351      42617365 
 2351      00
 2352              	.LASF320:
 2353 0157 43795F53 		.ascii	"Cy_SysInt_Init\000"
 2353      7973496E 
 2353      745F496E 
 2353      697400
 2354              	.LASF271:
 2355 0166 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 2355      73436D30 
 2355      4E6D6943 
 2355      746C4F66 
 2355      66736574 
 2356              	.LASF241:
 2357 017b 64774368 		.ascii	"dwChSize\000"
 2357      53697A65 
 2357      00
 2358              	.LASF301:
 2359 0184 6461794F 		.ascii	"dayOfMonth\000"
 2359      664D6F6E 
 2359      746800
 2360              	.LASF172:
 2361 018f 756E7369 		.ascii	"unsigned int\000"
 2361      676E6564 
 2361      20696E74 
 2361      00
 2362              	.LASF270:
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 81


 2363 019c 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 2363      73537973 
 2363      5469636B 
 2363      43746C4F 
 2363      66667365 
 2364              	.LASF46:
 2365 01b2 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 2365      735F696E 
 2365      74657272 
 2365      75707473 
 2365      5F697063 
 2366              	.LASF223:
 2367 01cf 736D6966 		.ascii	"smifDeviceNr\000"
 2367      44657669 
 2367      63654E72 
 2367      00
 2368              	.LASF253:
 2369 01dc 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 2369      44697643 
 2369      6D645061 
 2369      54797065 
 2369      53656C50 
 2370              	.LASF115:
 2371 01f3 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 2371      6D5F315F 
 2371      696E7465 
 2371      72727570 
 2371      74735F37 
 2372              	.LASF166:
 2373 020d 5F5F696E 		.ascii	"__int32_t\000"
 2373      7433325F 
 2373      7400
 2374              	.LASF283:
 2375 0217 43595F52 		.ascii	"CY_RTC_24_HOURS\000"
 2375      54435F32 
 2375      345F484F 
 2375      55525300 
 2376              	.LASF306:
 2377 0227 63795F73 		.ascii	"cy_stc_rtc_dst_t\000"
 2377      74635F72 
 2377      74635F64 
 2377      73745F74 
 2377      00
 2378              	.LASF287:
 2379 0238 43595F52 		.ascii	"CY_RTC_DST_FIXED\000"
 2379      54435F44 
 2379      53545F46 
 2379      49584544 
 2379      00
 2380              	.LASF193:
 2381 0249 63707573 		.ascii	"cpussBase\000"
 2381      73426173 
 2381      6500
 2382              	.LASF232:
 2383 0253 666C6173 		.ascii	"flashWriteDelay\000"
 2383      68577269 
 2383      74654465 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 82


 2383      6C617900 
 2384              	.LASF217:
 2385 0263 63707573 		.ascii	"cpussFmIrq\000"
 2385      73466D49 
 2385      727100
 2386              	.LASF30:
 2387 026e 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 2387      5F696E74 
 2387      65727275 
 2387      70745F6D 
 2387      63776474 
 2388              	.LASF12:
 2389 028a 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 2389      5F696E74 
 2389      65727275 
 2389      7074735F 
 2389      6770696F 
 2390              	.LASF293:
 2391 02a6 616D506D 		.ascii	"amPm\000"
 2391      00
 2392              	.LASF299:
 2393 02ab 63795F73 		.ascii	"cy_stc_rtc_config_t\000"
 2393      74635F72 
 2393      74635F63 
 2393      6F6E6669 
 2393      675F7400 
 2394              	.LASF73:
 2395 02bf 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 2395      735F696E 
 2395      74657272 
 2395      75707473 
 2395      5F647730 
 2396              	.LASF158:
 2397 02dc 73686F72 		.ascii	"short int\000"
 2397      7420696E 
 2397      7400
 2398              	.LASF131:
 2399 02e6 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 2399      6D5F315F 
 2399      696E7465 
 2399      72727570 
 2399      74735F32 
 2400              	.LASF129:
 2401 0301 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 2401      6D5F315F 
 2401      696E7465 
 2401      72727570 
 2401      74735F32 
 2402              	.LASF146:
 2403 031c 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 2403      696E7465 
 2403      72727570 
 2403      74735F31 
 2403      345F4952 
 2404              	.LASF249:
 2405 0333 70657269 		.ascii	"periTrGrSize\000"
 2405      54724772 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 83


 2405      53697A65 
 2405      00
 2406              	.LASF107:
 2407 0340 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 2407      6D5F305F 
 2407      696E7465 
 2407      72727570 
 2407      74735F37 
 2408              	.LASF252:
 2409 035a 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 2409      44697643 
 2409      6D645061 
 2409      44697653 
 2409      656C506F 
 2410              	.LASF229:
 2411 0370 63727970 		.ascii	"cryptoMemSize\000"
 2411      746F4D65 
 2411      6D53697A 
 2411      6500
 2412              	.LASF275:
 2413 037e 63707573 		.ascii	"cpussRam1Ctl0\000"
 2413      7352616D 
 2413      3143746C 
 2413      3000
 2414              	.LASF76:
 2415 038c 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 2415      735F696E 
 2415      74657272 
 2415      75707473 
 2415      5F647731 
 2416              	.LASF102:
 2417 03a8 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 2417      6D5F305F 
 2417      696E7465 
 2417      72727570 
 2417      74735F32 
 2418              	.LASF328:
 2419 03c2 5254435F 		.ascii	"RTC_1_Start\000"
 2419      315F5374 
 2419      61727400 
 2420              	.LASF321:
 2421 03ce 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 2421      43313120 
 2421      352E342E 
 2421      31203230 
 2421      31363036 
 2422 0401 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 2422      20726576 
 2422      6973696F 
 2422      6E203233 
 2422      37373135 
 2423 0434 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 2423      70202D6D 
 2423      6670753D 
 2423      66707634 
 2423      2D73702D 
 2424 0467 65637469 		.ascii	"ections -ffat-lto-objects\000"
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 84


 2424      6F6E7320 
 2424      2D666661 
 2424      742D6C74 
 2424      6F2D6F62 
 2425              	.LASF211:
 2426 0481 70726F74 		.ascii	"protVersion\000"
 2426      56657273 
 2426      696F6E00 
 2427              	.LASF174:
 2428 048d 696E7431 		.ascii	"int16_t\000"
 2428      365F7400 
 2429              	.LASF251:
 2430 0495 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 2430      44697643 
 2430      6D645479 
 2430      70655365 
 2430      6C506F73 
 2431              	.LASF268:
 2432 04aa 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 2432      73547269 
 2432      6D52616D 
 2432      43746C4F 
 2432      66667365 
 2433              	.LASF139:
 2434 04c0 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 2434      696E7465 
 2434      72727570 
 2434      74735F37 
 2434      5F495251 
 2435              	.LASF28:
 2436 04d6 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 2436      385F696E 
 2436      74657272 
 2436      7570745F 
 2436      4952516E 
 2437              	.LASF3:
 2438 04eb 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 2438      72794D61 
 2438      6E616765 
 2438      6D656E74 
 2438      5F495251 
 2439              	.LASF125:
 2440 0501 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 2440      6D5F315F 
 2440      696E7465 
 2440      72727570 
 2440      74735F31 
 2441              	.LASF134:
 2442 051c 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 2442      696E7465 
 2442      72727570 
 2442      74735F32 
 2442      5F495251 
 2443              	.LASF177:
 2444 0532 75696E74 		.ascii	"uint32_t\000"
 2444      33325F74 
 2444      00
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 85


 2445              	.LASF120:
 2446 053b 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 2446      6D5F315F 
 2446      696E7465 
 2446      72727570 
 2446      74735F31 
 2447              	.LASF17:
 2448 0556 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 2448      5F696E74 
 2448      65727275 
 2448      7074735F 
 2448      6770696F 
 2449              	.LASF23:
 2450 0572 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 2450      5F696E74 
 2450      65727275 
 2450      7074735F 
 2450      6770696F 
 2451              	.LASF147:
 2452 058f 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 2452      696E7465 
 2452      72727570 
 2452      74735F31 
 2452      355F4952 
 2453              	.LASF261:
 2454 05a6 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 2454      50727443 
 2454      66674F75 
 2454      744F6666 
 2454      73657400 
 2455              	.LASF178:
 2456 05ba 49534552 		.ascii	"ISER\000"
 2456      00
 2457              	.LASF97:
 2458 05bf 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 2458      735F696E 
 2458      74657272 
 2458      75707473 
 2458      5F636D30 
 2459              	.LASF281:
 2460 05df 666C6F61 		.ascii	"float\000"
 2460      7400
 2461              	.LASF204:
 2462 05e5 63727970 		.ascii	"cryptoVersion\000"
 2462      746F5665 
 2462      7273696F 
 2462      6E00
 2463              	.LASF233:
 2464 05f3 666C6173 		.ascii	"flashProgramDelay\000"
 2464      6850726F 
 2464      6772616D 
 2464      44656C61 
 2464      7900
 2465              	.LASF55:
 2466 0605 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 2466      345F696E 
 2466      74657272 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 86


 2466      7570745F 
 2466      4952516E 
 2467              	.LASF181:
 2468 061a 52534552 		.ascii	"RSERVED1\000"
 2468      56454431 
 2468      00
 2469              	.LASF285:
 2470 0623 63795F65 		.ascii	"cy_en_rtc_hours_format_t\000"
 2470      6E5F7274 
 2470      635F686F 
 2470      7572735F 
 2470      666F726D 
 2471              	.LASF194:
 2472 063c 666C6173 		.ascii	"flashcBase\000"
 2472      68634261 
 2472      736500
 2473              	.LASF81:
 2474 0647 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 2474      735F696E 
 2474      74657272 
 2474      75707473 
 2474      5F647731 
 2475              	.LASF260:
 2476 0663 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 2476      50727443 
 2476      6667496E 
 2476      4F666673 
 2476      657400
 2477              	.LASF87:
 2478 0676 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 2478      735F696E 
 2478      74657272 
 2478      75707473 
 2478      5F647731 
 2479              	.LASF154:
 2480 0693 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 2480      696E7465 
 2480      72727570 
 2480      745F6D65 
 2480      645F4952 
 2481              	.LASF322:
 2482 06aa 47656E65 		.ascii	"Generated_Source\\PSoC6\\RTC_1.c\000"
 2482      72617465 
 2482      645F536F 
 2482      75726365 
 2482      5C50536F 
 2483              	.LASF171:
 2484 06c9 6C6F6E67 		.ascii	"long long unsigned int\000"
 2484      206C6F6E 
 2484      6720756E 
 2484      7369676E 
 2484      65642069 
 2485              	.LASF257:
 2486 06e0 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 2486      44697632 
 2486      345F3543 
 2486      746C4F66 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 87


 2486      66736574 
 2487              	.LASF262:
 2488 06f5 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 2488      50727443 
 2488      66675369 
 2488      6F4F6666 
 2488      73657400 
 2489              	.LASF219:
 2490 0709 73727373 		.ascii	"srssNumClkpath\000"
 2490      4E756D43 
 2490      6C6B7061 
 2490      746800
 2491              	.LASF48:
 2492 0718 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 2492      735F696E 
 2492      74657272 
 2492      75707473 
 2492      5F697063 
 2493              	.LASF216:
 2494 0735 63707573 		.ascii	"cpussIpc0Irq\000"
 2494      73497063 
 2494      30497271 
 2494      00
 2495              	.LASF31:
 2496 0742 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 2496      5F696E74 
 2496      65727275 
 2496      70745F62 
 2496      61636B75 
 2497              	.LASF117:
 2498 075d 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 2498      6D5F315F 
 2498      696E7465 
 2498      72727570 
 2498      74735F39 
 2499              	.LASF164:
 2500 0777 5F5F7569 		.ascii	"__uint16_t\000"
 2500      6E743136 
 2500      5F7400
 2501              	.LASF6:
 2502 0782 53564361 		.ascii	"SVCall_IRQn\000"
 2502      6C6C5F49 
 2502      52516E00 
 2503              	.LASF51:
 2504 078e 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 2504      305F696E 
 2504      74657272 
 2504      7570745F 
 2504      4952516E 
 2505              	.LASF112:
 2506 07a3 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 2506      6D5F315F 
 2506      696E7465 
 2506      72727570 
 2506      74735F34 
 2507              	.LASF59:
 2508 07bd 6373645F 		.ascii	"csd_interrupt_IRQn\000"
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 88


 2508      696E7465 
 2508      72727570 
 2508      745F4952 
 2508      516E00
 2509              	.LASF151:
 2510 07d0 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 2510      696C655F 
 2510      696E7465 
 2510      72727570 
 2510      745F4952 
 2511              	.LASF21:
 2512 07e7 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 2512      5F696E74 
 2512      65727275 
 2512      7074735F 
 2512      6770696F 
 2513              	.LASF43:
 2514 0804 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 2514      735F696E 
 2514      74657272 
 2514      75707473 
 2514      5F697063 
 2515              	.LASF92:
 2516 0820 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 2516      735F696E 
 2516      74657272 
 2516      75707473 
 2516      5F666175 
 2517              	.LASF238:
 2518 083e 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 2518      6843746C 
 2518      4D61696E 
 2518      57733346 
 2518      72657100 
 2519              	.LASF160:
 2520 0852 4952516E 		.ascii	"IRQn_Type\000"
 2520      5F547970 
 2520      6500
 2521              	.LASF220:
 2522 085c 73727373 		.ascii	"srssNumPll\000"
 2522      4E756D50 
 2522      6C6C00
 2523              	.LASF143:
 2524 0867 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 2524      696E7465 
 2524      72727570 
 2524      74735F31 
 2524      315F4952 
 2525              	.LASF37:
 2526 087e 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 2526      735F696E 
 2526      74657272 
 2526      75707473 
 2526      5F697063 
 2527              	.LASF104:
 2528 089a 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 2528      6D5F305F 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 89


 2528      696E7465 
 2528      72727570 
 2528      74735F34 
 2529              	.LASF231:
 2530 08b4 666C6173 		.ascii	"flashPipeRequired\000"
 2530      68506970 
 2530      65526571 
 2530      75697265 
 2530      6400
 2531              	.LASF246:
 2532 08c6 70657269 		.ascii	"periTrCmdOffset\000"
 2532      5472436D 
 2532      644F6666 
 2532      73657400 
 2533              	.LASF316:
 2534 08d6 5F426F6F 		.ascii	"_Bool\000"
 2534      6C00
 2535              	.LASF305:
 2536 08dc 73746F70 		.ascii	"stopDst\000"
 2536      44737400 
 2537              	.LASF297:
 2538 08e4 6D6F6E74 		.ascii	"month\000"
 2538      6800
 2539              	.LASF302:
 2540 08ea 7765656B 		.ascii	"weekOfMonth\000"
 2540      4F664D6F 
 2540      6E746800 
 2541              	.LASF235:
 2542 08f6 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 2542      6843746C 
 2542      4D61696E 
 2542      57733046 
 2542      72657100 
 2543              	.LASF149:
 2544 090a 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 2544      6F73735F 
 2544      696E7465 
 2544      72727570 
 2544      745F6932 
 2545              	.LASF199:
 2546 0925 6770696F 		.ascii	"gpioBase\000"
 2546      42617365 
 2546      00
 2547              	.LASF156:
 2548 092e 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 2548      5F696E74 
 2548      65727275 
 2548      70745F64 
 2548      6163735F 
 2549              	.LASF109:
 2550 0947 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 2550      6D5F315F 
 2550      696E7465 
 2550      72727570 
 2550      74735F31 
 2551              	.LASF136:
 2552 0961 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 90


 2552      696E7465 
 2552      72727570 
 2552      74735F34 
 2552      5F495251 
 2553              	.LASF150:
 2554 0977 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 2554      6F73735F 
 2554      696E7465 
 2554      72727570 
 2554      745F7064 
 2555              	.LASF70:
 2556 0992 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 2556      735F696E 
 2556      74657272 
 2556      75707473 
 2556      5F647730 
 2557              	.LASF122:
 2558 09af 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 2558      6D5F315F 
 2558      696E7465 
 2558      72727570 
 2558      74735F31 
 2559              	.LASF19:
 2560 09ca 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 2560      5F696E74 
 2560      65727275 
 2560      7074735F 
 2560      6770696F 
 2561              	.LASF323:
 2562 09e6 443A5C47 		.ascii	"D:\\Git_workspace\\Git_Workspace\\c\\customer\\0320"
 2562      69745F77 
 2562      6F726B73 
 2562      70616365 
 2562      5C476974 
 2563 0a14 5C446573 		.ascii	"\\Design01_Copy_01.cydsn\000"
 2563      69676E30 
 2563      315F436F 
 2563      70795F30 
 2563      312E6379 
 2564              	.LASF226:
 2565 0a2c 75646250 		.ascii	"udbPresent\000"
 2565      72657365 
 2565      6E7400
 2566              	.LASF292:
 2567 0a37 686F7572 		.ascii	"hour\000"
 2567      00
 2568              	.LASF244:
 2569 0a3c 64775374 		.ascii	"dwStatusChIdxPos\000"
 2569      61747573 
 2569      43684964 
 2569      78506F73 
 2569      00
 2570              	.LASF66:
 2571 0a4d 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 2571      735F696E 
 2571      74657272 
 2571      75707473 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 91


 2571      5F647730 
 2572              	.LASF14:
 2573 0a69 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 2573      5F696E74 
 2573      65727275 
 2573      7074735F 
 2573      6770696F 
 2574              	.LASF20:
 2575 0a85 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 2575      5F696E74 
 2575      65727275 
 2575      7074735F 
 2575      6770696F 
 2576              	.LASF75:
 2577 0aa2 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 2577      735F696E 
 2577      74657272 
 2577      75707473 
 2577      5F647730 
 2578              	.LASF32:
 2579 0abf 73727373 		.ascii	"srss_interrupt_IRQn\000"
 2579      5F696E74 
 2579      65727275 
 2579      70745F49 
 2579      52516E00 
 2580              	.LASF215:
 2581 0ad3 63707573 		.ascii	"cpussFlashPaSize\000"
 2581      73466C61 
 2581      73685061 
 2581      53697A65 
 2581      00
 2582              	.LASF83:
 2583 0ae4 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 2583      735F696E 
 2583      74657272 
 2583      75707473 
 2583      5F647731 
 2584              	.LASF89:
 2585 0b00 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 2585      735F696E 
 2585      74657272 
 2585      75707473 
 2585      5F647731 
 2586              	.LASF61:
 2587 0b1d 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 2587      735F696E 
 2587      74657272 
 2587      75707473 
 2587      5F647730 
 2588              	.LASF288:
 2589 0b39 63795F65 		.ascii	"cy_en_rtc_dst_format_t\000"
 2589      6E5F7274 
 2589      635F6473 
 2589      745F666F 
 2589      726D6174 
 2590              	.LASF256:
 2591 0b50 70657269 		.ascii	"periDiv16_5CtlOffset\000"
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 92


 2591      44697631 
 2591      365F3543 
 2591      746C4F66 
 2591      66736574 
 2592              	.LASF157:
 2593 0b65 756E636F 		.ascii	"unconnected_IRQn\000"
 2593      6E6E6563 
 2593      7465645F 
 2593      4952516E 
 2593      00
 2594              	.LASF78:
 2595 0b76 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 2595      735F696E 
 2595      74657272 
 2595      75707473 
 2595      5F647731 
 2596              	.LASF227:
 2597 0b92 73797350 		.ascii	"sysPmSimoPresent\000"
 2597      6D53696D 
 2597      6F507265 
 2597      73656E74 
 2597      00
 2598              	.LASF155:
 2599 0ba3 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 2599      696E7465 
 2599      72727570 
 2599      745F6C6F 
 2599      5F495251 
 2600              	.LASF45:
 2601 0bb9 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 2601      735F696E 
 2601      74657272 
 2601      75707473 
 2601      5F697063 
 2602              	.LASF95:
 2603 0bd6 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 2603      735F696E 
 2603      74657272 
 2603      7570745F 
 2603      666D5F49 
 2604              	.LASF296:
 2605 0bee 64617465 		.ascii	"date\000"
 2605      00
 2606              	.LASF114:
 2607 0bf3 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 2607      6D5F315F 
 2607      696E7465 
 2607      72727570 
 2607      74735F36 
 2608              	.LASF141:
 2609 0c0d 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 2609      696E7465 
 2609      72727570 
 2609      74735F39 
 2609      5F495251 
 2610              	.LASF245:
 2611 0c23 64775374 		.ascii	"dwStatusChIdxMsk\000"
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 93


 2611      61747573 
 2611      43684964 
 2611      784D736B 
 2611      00
 2612              	.LASF145:
 2613 0c34 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 2613      696E7465 
 2613      72727570 
 2613      74735F31 
 2613      335F4952 
 2614              	.LASF173:
 2615 0c4b 75696E74 		.ascii	"uint8_t\000"
 2615      385F7400 
 2616              	.LASF291:
 2617 0c53 63795F65 		.ascii	"cy_en_rtc_am_pm_t\000"
 2617      6E5F7274 
 2617      635F616D 
 2617      5F706D5F 
 2617      7400
 2618              	.LASF33:
 2619 0c65 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 2619      5F696E74 
 2619      65727275 
 2619      70745F63 
 2619      7462735F 
 2620              	.LASF286:
 2621 0c7e 43595F52 		.ascii	"CY_RTC_DST_RELATIVE\000"
 2621      54435F44 
 2621      53545F52 
 2621      454C4154 
 2621      49564500 
 2622              	.LASF127:
 2623 0c92 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 2623      6D5F315F 
 2623      696E7465 
 2623      72727570 
 2623      74735F31 
 2624              	.LASF307:
 2625 0cad 696E7472 		.ascii	"intrSrc\000"
 2625      53726300 
 2626              	.LASF250:
 2627 0cb5 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 2627      44697643 
 2627      6D644469 
 2627      7653656C 
 2627      4D736B00 
 2628              	.LASF29:
 2629 0cc9 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 2629      5F696E74 
 2629      65727275 
 2629      70745F6D 
 2629      63776474 
 2630              	.LASF258:
 2631 0ce5 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 2631      50727449 
 2631      6E747243 
 2631      66674F66 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 94


 2631      66736574 
 2632              	.LASF27:
 2633 0cfa 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 2633      6D705F69 
 2633      6E746572 
 2633      72757074 
 2633      5F495251 
 2634              	.LASF40:
 2635 0d10 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 2635      735F696E 
 2635      74657272 
 2635      75707473 
 2635      5F697063 
 2636              	.LASF274:
 2637 0d2c 63707573 		.ascii	"cpussRam0Ctl0\000"
 2637      7352616D 
 2637      3043746C 
 2637      3000
 2638              	.LASF170:
 2639 0d3a 6C6F6E67 		.ascii	"long long int\000"
 2639      206C6F6E 
 2639      6720696E 
 2639      7400
 2640              	.LASF201:
 2641 0d48 69706342 		.ascii	"ipcBase\000"
 2641      61736500 
 2642              	.LASF242:
 2643 0d50 64774368 		.ascii	"dwChCtlPrioPos\000"
 2643      43746C50 
 2643      72696F50 
 2643      6F7300
 2644              	.LASF202:
 2645 0d5f 63727970 		.ascii	"cryptoBase\000"
 2645      746F4261 
 2645      736500
 2646              	.LASF35:
 2647 0d6a 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 2647      735F696E 
 2647      74657272 
 2647      75707473 
 2647      5F697063 
 2648              	.LASF318:
 2649 0d86 5254435F 		.ascii	"RTC_1_config\000"
 2649      315F636F 
 2649      6E666967 
 2649      00
 2650              	.LASF101:
 2651 0d93 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 2651      6D5F305F 
 2651      696E7465 
 2651      72727570 
 2651      74735F31 
 2652              	.LASF56:
 2653 0dad 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 2653      355F696E 
 2653      74657272 
 2653      7570745F 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 95


 2653      4952516E 
 2654              	.LASF50:
 2655 0dc2 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 2655      735F696E 
 2655      74657272 
 2655      75707473 
 2655      5F697063 
 2656              	.LASF163:
 2657 0ddf 5F5F696E 		.ascii	"__int16_t\000"
 2657      7431365F 
 2657      7400
 2658              	.LASF222:
 2659 0de9 70657269 		.ascii	"periClockNr\000"
 2659      436C6F63 
 2659      6B4E7200 
 2660              	.LASF198:
 2661 0df5 6873696F 		.ascii	"hsiomBase\000"
 2661      6D426173 
 2661      6500
 2662              	.LASF4:
 2663 0dff 42757346 		.ascii	"BusFault_IRQn\000"
 2663      61756C74 
 2663      5F495251 
 2663      6E00
 2664              	.LASF264:
 2665 0e0d 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 2665      73436D34 
 2665      436C6F63 
 2665      6B43746C 
 2665      4F666673 
 2666              	.LASF248:
 2667 0e24 70657269 		.ascii	"periTrGrOffset\000"
 2667      54724772 
 2667      4F666673 
 2667      657400
 2668              	.LASF218:
 2669 0e33 63707573 		.ascii	"cpussNotConnectedIrq\000"
 2669      734E6F74 
 2669      436F6E6E 
 2669      65637465 
 2669      64497271 
 2670              	.LASF313:
 2671 0e48 5254435F 		.ascii	"RTC_1_RTC_IRQ_cfg\000"
 2671      315F5254 
 2671      435F4952 
 2671      515F6366 
 2671      6700
 2672              	.LASF133:
 2673 0e5a 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 2673      696E7465 
 2673      72727570 
 2673      74735F31 
 2673      5F495251 
 2674              	.LASF214:
 2675 0e70 63707573 		.ascii	"cpussDwChNr\000"
 2675      73447743 
 2675      684E7200 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 96


 2676              	.LASF8:
 2677 0e7c 50656E64 		.ascii	"PendSV_IRQn\000"
 2677      53565F49 
 2677      52516E00 
 2678              	.LASF153:
 2679 0e88 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
 2679      696E7465 
 2679      72727570 
 2679      745F6869 
 2679      5F495251 
 2680              	.LASF290:
 2681 0e9e 43595F52 		.ascii	"CY_RTC_PM\000"
 2681      54435F50 
 2681      4D00
 2682              	.LASF52:
 2683 0ea8 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 2683      315F696E 
 2683      74657272 
 2683      7570745F 
 2683      4952516E 
 2684              	.LASF119:
 2685 0ebd 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 2685      6D5F315F 
 2685      696E7465 
 2685      72727570 
 2685      74735F31 
 2686              	.LASF16:
 2687 0ed8 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 2687      5F696E74 
 2687      65727275 
 2687      7074735F 
 2687      6770696F 
 2688              	.LASF212:
 2689 0ef4 63707573 		.ascii	"cpussIpcNr\000"
 2689      73497063 
 2689      4E7200
 2690              	.LASF265:
 2691 0eff 63707573 		.ascii	"cpussCm4StatusOffset\000"
 2691      73436D34 
 2691      53746174 
 2691      75734F66 
 2691      66736574 
 2692              	.LASF96:
 2693 0f14 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 2693      735F696E 
 2693      74657272 
 2693      75707473 
 2693      5F636D30 
 2694              	.LASF289:
 2695 0f34 43595F52 		.ascii	"CY_RTC_AM\000"
 2695      54435F41 
 2695      4D00
 2696              	.LASF85:
 2697 0f3e 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 2697      735F696E 
 2697      74657272 
 2697      75707473 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 97


 2697      5F647731 
 2698              	.LASF69:
 2699 0f5a 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 2699      735F696E 
 2699      74657272 
 2699      75707473 
 2699      5F647730 
 2700              	.LASF63:
 2701 0f76 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 2701      735F696E 
 2701      74657272 
 2701      75707473 
 2701      5F647730 
 2702              	.LASF276:
 2703 0f92 63707573 		.ascii	"cpussRam2Ctl0\000"
 2703      7352616D 
 2703      3243746C 
 2703      3000
 2704              	.LASF11:
 2705 0fa0 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 2705      5F696E74 
 2705      65727275 
 2705      7074735F 
 2705      6770696F 
 2706              	.LASF184:
 2707 0fbc 49435052 		.ascii	"ICPR\000"
 2707      00
 2708              	.LASF72:
 2709 0fc1 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 2709      735F696E 
 2709      74657272 
 2709      75707473 
 2709      5F647730 
 2710              	.LASF284:
 2711 0fde 43595F52 		.ascii	"CY_RTC_12_HOURS\000"
 2711      54435F31 
 2711      325F484F 
 2711      55525300 
 2712              	.LASF80:
 2713 0fee 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 2713      735F696E 
 2713      74657272 
 2713      75707473 
 2713      5F647731 
 2714              	.LASF86:
 2715 100a 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 2715      735F696E 
 2715      74657272 
 2715      75707473 
 2715      5F647731 
 2716              	.LASF106:
 2717 1027 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
 2717      6D5F305F 
 2717      696E7465 
 2717      72727570 
 2717      74735F36 
 2718              	.LASF319:
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 98


 2719 1041 43795F52 		.ascii	"Cy_RTC_Interrupt\000"
 2719      54435F49 
 2719      6E746572 
 2719      72757074 
 2719      00
 2720              	.LASF255:
 2721 1052 70657269 		.ascii	"periDiv16CtlOffset\000"
 2721      44697631 
 2721      3643746C 
 2721      4F666673 
 2721      657400
 2722              	.LASF116:
 2723 1065 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 2723      6D5F315F 
 2723      696E7465 
 2723      72727570 
 2723      74735F38 
 2724              	.LASF165:
 2725 107f 73686F72 		.ascii	"short unsigned int\000"
 2725      7420756E 
 2725      7369676E 
 2725      65642069 
 2725      6E7400
 2726              	.LASF192:
 2727 1092 6C6F6E67 		.ascii	"long double\000"
 2727      20646F75 
 2727      626C6500 
 2728              	.LASF175:
 2729 109e 75696E74 		.ascii	"uint16_t\000"
 2729      31365F74 
 2729      00
 2730              	.LASF326:
 2731 10a7 4952516E 		.ascii	"IRQn\000"
 2731      00
 2732              	.LASF247:
 2733 10ac 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 2733      5472436D 
 2733      64477253 
 2733      656C4D73 
 2733      6B00
 2734              	.LASF99:
 2735 10be 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 2735      735F696E 
 2735      74657272 
 2735      75707473 
 2735      5F636D34 
 2736              	.LASF111:
 2737 10de 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 2737      6D5F315F 
 2737      696E7465 
 2737      72727570 
 2737      74735F33 
 2738              	.LASF138:
 2739 10f8 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 2739      696E7465 
 2739      72727570 
 2739      74735F36 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 99


 2739      5F495251 
 2740              	.LASF189:
 2741 110e 53544952 		.ascii	"STIR\000"
 2741      00
 2742              	.LASF221:
 2743 1113 73727373 		.ascii	"srssNumHfroot\000"
 2743      4E756D48 
 2743      66726F6F 
 2743      7400
 2744              	.LASF205:
 2745 1121 64775665 		.ascii	"dwVersion\000"
 2745      7273696F 
 2745      6E00
 2746              	.LASF124:
 2747 112b 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 2747      6D5F315F 
 2747      696E7465 
 2747      72727570 
 2747      74735F31 
 2748              	.LASF42:
 2749 1146 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 2749      735F696E 
 2749      74657272 
 2749      75707473 
 2749      5F697063 
 2750              	.LASF137:
 2751 1162 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 2751      696E7465 
 2751      72727570 
 2751      74735F35 
 2751      5F495251 
 2752              	.LASF190:
 2753 1178 73697A65 		.ascii	"sizetype\000"
 2753      74797065 
 2753      00
 2754              	.LASF272:
 2755 1181 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 2755      73436D34 
 2755      4E6D6943 
 2755      746C4F66 
 2755      66736574 
 2756              	.LASF179:
 2757 1196 52455345 		.ascii	"RESERVED0\000"
 2757      52564544 
 2757      3000
 2758              	.LASF254:
 2759 11a0 70657269 		.ascii	"periDiv8CtlOffset\000"
 2759      44697638 
 2759      43746C4F 
 2759      66667365 
 2759      7400
 2760              	.LASF183:
 2761 11b2 52455345 		.ascii	"RESERVED2\000"
 2761      52564544 
 2761      3200
 2762              	.LASF185:
 2763 11bc 52455345 		.ascii	"RESERVED3\000"
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 100


 2763      52564544 
 2763      3300
 2764              	.LASF187:
 2765 11c6 52455345 		.ascii	"RESERVED4\000"
 2765      52564544 
 2765      3400
 2766              	.LASF188:
 2767 11d0 52455345 		.ascii	"RESERVED5\000"
 2767      52564544 
 2767      3500
 2768              	.LASF22:
 2769 11da 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 2769      5F696E74 
 2769      65727275 
 2769      7074735F 
 2769      6770696F 
 2770              	.LASF34:
 2771 11f7 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 2771      735F696E 
 2771      74657272 
 2771      7570745F 
 2771      4952516E 
 2772              	.LASF167:
 2773 120c 6C6F6E67 		.ascii	"long int\000"
 2773      20696E74 
 2773      00
 2774              	.LASF91:
 2775 1215 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 2775      735F696E 
 2775      74657272 
 2775      75707473 
 2775      5F647731 
 2776              	.LASF203:
 2777 1232 63707573 		.ascii	"cpussVersion\000"
 2777      73566572 
 2777      73696F6E 
 2777      00
 2778              	.LASF310:
 2779 123f 49544D5F 		.ascii	"ITM_RxBuffer\000"
 2779      52784275 
 2779      66666572 
 2779      00
 2780              	.LASF207:
 2781 124c 6770696F 		.ascii	"gpioVersion\000"
 2781      56657273 
 2781      696F6E00 
 2782              	.LASF1:
 2783 1258 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 2783      61736B61 
 2783      626C6549 
 2783      6E745F49 
 2783      52516E00 
 2784              	.LASF303:
 2785 126c 63795F73 		.ascii	"cy_stc_rtc_dst_format_t\000"
 2785      74635F72 
 2785      74635F64 
 2785      73745F66 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 101


 2785      6F726D61 
 2786              	.LASF128:
 2787 1284 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 2787      6D5F315F 
 2787      696E7465 
 2787      72727570 
 2787      74735F32 
 2788              	.LASF206:
 2789 129f 666C6173 		.ascii	"flashcVersion\000"
 2789      68635665 
 2789      7273696F 
 2789      6E00
 2790              	.LASF228:
 2791 12ad 70726F74 		.ascii	"protBusMasterMask\000"
 2791      4275734D 
 2791      61737465 
 2791      724D6173 
 2791      6B00
 2792              	.LASF197:
 2793 12bf 70726F74 		.ascii	"protBase\000"
 2793      42617365 
 2793      00
 2794              	.LASF57:
 2795 12c8 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
 2795      365F696E 
 2795      74657272 
 2795      7570745F 
 2795      4952516E 
 2796              	.LASF324:
 2797 12dd 63795F73 		.ascii	"cy_stc_rtc_config\000"
 2797      74635F72 
 2797      74635F63 
 2797      6F6E6669 
 2797      6700
 2798              	.LASF47:
 2799 12ef 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 2799      735F696E 
 2799      74657272 
 2799      75707473 
 2799      5F697063 
 2800              	.LASF24:
 2801 130c 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 2801      5F696E74 
 2801      65727275 
 2801      7074735F 
 2801      6770696F 
 2802              	.LASF41:
 2803 1329 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 2803      735F696E 
 2803      74657272 
 2803      75707473 
 2803      5F697063 
 2804              	.LASF304:
 2805 1345 73746172 		.ascii	"startDst\000"
 2805      74447374 
 2805      00
 2806              	.LASF295:
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 102


 2807 134e 6461794F 		.ascii	"dayOfWeek\000"
 2807      66576565 
 2807      6B00
 2808              	.LASF88:
 2809 1358 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 2809      735F696E 
 2809      74657272 
 2809      75707473 
 2809      5F647731 
 2810              	.LASF327:
 2811 1375 5254435F 		.ascii	"RTC_1_Interrupt\000"
 2811      315F496E 
 2811      74657272 
 2811      75707400 
 2812              	.LASF18:
 2813 1385 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 2813      5F696E74 
 2813      65727275 
 2813      7074735F 
 2813      6770696F 
 2814              	.LASF267:
 2815 13a1 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 2815      73436D34 
 2815      50777243 
 2815      746C4F66 
 2815      66736574 
 2816              	.LASF152:
 2817 13b6 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 2817      5F696E74 
 2817      65727275 
 2817      70745F49 
 2817      52516E00 
 2818              	.LASF53:
 2819 13ca 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 2819      325F696E 
 2819      74657272 
 2819      7570745F 
 2819      4952516E 
 2820              	.LASF191:
 2821 13df 4E564943 		.ascii	"NVIC_Type\000"
 2821      5F547970 
 2821      6500
 2822              	.LASF312:
 2823 13e9 63795F52 		.ascii	"cy_RTC_daysInMonthTbl\000"
 2823      54435F64 
 2823      61797349 
 2823      6E4D6F6E 
 2823      74685462 
 2824              	.LASF74:
 2825 13ff 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 2825      735F696E 
 2825      74657272 
 2825      75707473 
 2825      5F647730 
 2826              	.LASF224:
 2827 141c 70617373 		.ascii	"passSarChannels\000"
 2827      53617243 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 103


 2827      68616E6E 
 2827      656C7300 
 2828              	.LASF82:
 2829 142c 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 2829      735F696E 
 2829      74657272 
 2829      75707473 
 2829      5F647731 
 2830              	.LASF130:
 2831 1448 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 2831      6D5F315F 
 2831      696E7465 
 2831      72727570 
 2831      74735F32 
 2832              	.LASF60:
 2833 1463 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 2833      735F696E 
 2833      74657272 
 2833      75707473 
 2833      5F647730 
 2834              	.LASF269:
 2835 147f 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 2835      73547269 
 2835      6D526F6D 
 2835      43746C4F 
 2835      66667365 
 2836              	.LASF308:
 2837 1495 696E7472 		.ascii	"intrPriority\000"
 2837      5072696F 
 2837      72697479 
 2837      00
 2838              	.LASF144:
 2839 14a2 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
 2839      696E7465 
 2839      72727570 
 2839      74735F31 
 2839      325F4952 
 2840              	.LASF9:
 2841 14b9 53797354 		.ascii	"SysTick_IRQn\000"
 2841      69636B5F 
 2841      4952516E 
 2841      00
 2842              	.LASF208:
 2843 14c6 6873696F 		.ascii	"hsiomVersion\000"
 2843      6D566572 
 2843      73696F6E 
 2843      00
 2844              	.LASF77:
 2845 14d3 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 2845      735F696E 
 2845      74657272 
 2845      75707473 
 2845      5F647731 
 2846              	.LASF277:
 2847 14ef 69706353 		.ascii	"ipcStructSize\000"
 2847      74727563 
 2847      7453697A 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 104


 2847      6500
 2848              	.LASF169:
 2849 14fd 6C6F6E67 		.ascii	"long unsigned int\000"
 2849      20756E73 
 2849      69676E65 
 2849      6420696E 
 2849      7400
 2850              	.LASF103:
 2851 150f 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 2851      6D5F305F 
 2851      696E7465 
 2851      72727570 
 2851      74735F33 
 2852              	.LASF273:
 2853 1529 63707573 		.ascii	"cpussRomCtl\000"
 2853      73526F6D 
 2853      43746C00 
 2854              	.LASF64:
 2855 1535 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 2855      735F696E 
 2855      74657272 
 2855      75707473 
 2855      5F647730 
 2856              	.LASF176:
 2857 1551 696E7433 		.ascii	"int32_t\000"
 2857      325F7400 
 2858              	.LASF279:
 2859 1559 63795F73 		.ascii	"cy_stc_device_t\000"
 2859      74635F64 
 2859      65766963 
 2859      655F7400 
 2860              	.LASF298:
 2861 1569 79656172 		.ascii	"year\000"
 2861      00
 2862              	.LASF113:
 2863 156e 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 2863      6D5F315F 
 2863      696E7465 
 2863      72727570 
 2863      74735F35 
 2864              	.LASF140:
 2865 1588 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 2865      696E7465 
 2865      72727570 
 2865      74735F38 
 2865      5F495251 
 2866              	.LASF196:
 2867 159e 75646242 		.ascii	"udbBase\000"
 2867      61736500 
 2868              	.LASF266:
 2869 15a6 63707573 		.ascii	"cpussCm0StatusOffset\000"
 2869      73436D30 
 2869      53746174 
 2869      75734F66 
 2869      66736574 
 2870              	.LASF325:
 2871 15bb 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 105


 2871      49435F45 
 2871      6E61626C 
 2871      65495251 
 2871      00
 2872              	.LASF126:
 2873 15cc 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 2873      6D5F315F 
 2873      696E7465 
 2873      72727570 
 2873      74735F31 
 2874              	.LASF7:
 2875 15e7 44656275 		.ascii	"DebugMonitor_IRQn\000"
 2875      674D6F6E 
 2875      69746F72 
 2875      5F495251 
 2875      6E00
 2876              	.LASF5:
 2877 15f9 55736167 		.ascii	"UsageFault_IRQn\000"
 2877      65466175 
 2877      6C745F49 
 2877      52516E00 
 2878              	.LASF108:
 2879 1609 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 2879      6D5F315F 
 2879      696E7465 
 2879      72727570 
 2879      74735F30 
 2880              	.LASF315:
 2881 1623 5254435F 		.ascii	"RTC_1_rtcDstStatus\000"
 2881      315F7274 
 2881      63447374 
 2881      53746174 
 2881      757300
 2882              	.LASF135:
 2883 1636 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 2883      696E7465 
 2883      72727570 
 2883      74735F33 
 2883      5F495251 
 2884              	.LASF162:
 2885 164c 756E7369 		.ascii	"unsigned char\000"
 2885      676E6564 
 2885      20636861 
 2885      7200
 2886              	.LASF168:
 2887 165a 5F5F7569 		.ascii	"__uint32_t\000"
 2887      6E743332 
 2887      5F7400
 2888              	.LASF278:
 2889 1665 6970634C 		.ascii	"ipcLockStatusOffset\000"
 2889      6F636B53 
 2889      74617475 
 2889      734F6666 
 2889      73657400 
 2890              	.LASF121:
 2891 1679 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 2891      6D5F315F 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 106


 2891      696E7465 
 2891      72727570 
 2891      74735F31 
 2892              	.LASF39:
 2893 1694 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 2893      735F696E 
 2893      74657272 
 2893      75707473 
 2893      5F697063 
 2894              	.LASF234:
 2895 16b0 666C6173 		.ascii	"flashEraseDelay\000"
 2895      68457261 
 2895      73654465 
 2895      6C617900 
 2896              	.LASF65:
 2897 16c0 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 2897      735F696E 
 2897      74657272 
 2897      75707473 
 2897      5F647730 
 2898              	.LASF240:
 2899 16dc 64774368 		.ascii	"dwChOffset\000"
 2899      4F666673 
 2899      657400
 2900              	.LASF180:
 2901 16e7 49434552 		.ascii	"ICER\000"
 2901      00
 2902              	.LASF186:
 2903 16ec 49414252 		.ascii	"IABR\000"
 2903      00
 2904              	.LASF26:
 2905 16f1 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 2905      5F696E74 
 2905      65727275 
 2905      70745F76 
 2905      64645F49 
 2906              	.LASF161:
 2907 1709 5F5F7569 		.ascii	"__uint8_t\000"
 2907      6E74385F 
 2907      7400
 2908              	.LASF49:
 2909 1713 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 2909      735F696E 
 2909      74657272 
 2909      75707473 
 2909      5F697063 
 2910              	.LASF0:
 2911 1730 52657365 		.ascii	"Reset_IRQn\000"
 2911      745F4952 
 2911      516E00
 2912              	.LASF230:
 2913 173b 666C6173 		.ascii	"flashRwwRequired\000"
 2913      68527777 
 2913      52657175 
 2913      69726564 
 2913      00
 2914              	.LASF259:
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 107


 2915 174c 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 2915      50727443 
 2915      66674F66 
 2915      66736574 
 2915      00
 2916              	.LASF225:
 2917 175d 65704D6F 		.ascii	"epMonitorNr\000"
 2917      6E69746F 
 2917      724E7200 
 2918              	.LASF68:
 2919 1769 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 2919      735F696E 
 2919      74657272 
 2919      75707473 
 2919      5F647730 
 2920              	.LASF2:
 2921 1785 48617264 		.ascii	"HardFault_IRQn\000"
 2921      4661756C 
 2921      745F4952 
 2921      516E00
 2922              	.LASF159:
 2923 1794 7369676E 		.ascii	"signed char\000"
 2923      65642063 
 2923      68617200 
 2924              	.LASF148:
 2925 17a0 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 2925      5F696E74 
 2925      65727275 
 2925      70745F73 
 2925      61725F49 
 2926              	.LASF132:
 2927 17b8 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 2927      696E7465 
 2927      72727570 
 2927      74735F30 
 2927      5F495251 
 2928              	.LASF213:
 2929 17ce 63707573 		.ascii	"cpussIpcIrqNr\000"
 2929      73497063 
 2929      4972714E 
 2929      7200
 2930              	.LASF243:
 2931 17dc 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 2931      43746C50 
 2931      7265656D 
 2931      70746162 
 2931      6C65506F 
 2932              	.LASF118:
 2933 17f2 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 2933      6D5F315F 
 2933      696E7465 
 2933      72727570 
 2933      74735F31 
 2934              	.LASF15:
 2935 180d 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 2935      5F696E74 
 2935      65727275 
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 108


 2935      7074735F 
 2935      6770696F 
 2936              	.LASF44:
 2937 1829 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 2937      735F696E 
 2937      74657272 
 2937      75707473 
 2937      5F697063 
 2938              	.LASF182:
 2939 1845 49535052 		.ascii	"ISPR\000"
 2939      00
 2940              	.LASF210:
 2941 184a 70657269 		.ascii	"periVersion\000"
 2941      56657273 
 2941      696F6E00 
 2942              	.LASF93:
 2943 1856 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 2943      735F696E 
 2943      74657272 
 2943      75707473 
 2943      5F666175 
 2944              	.LASF282:
 2945 1874 646F7562 		.ascii	"double\000"
 2945      6C6500
 2946              	.LASF200:
 2947 187b 70617373 		.ascii	"passBase\000"
 2947      42617365 
 2947      00
 2948              	.LASF237:
 2949 1884 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 2949      6843746C 
 2949      4D61696E 
 2949      57733246 
 2949      72657100 
 2950              	.LASF10:
 2951 1898 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 2951      5F696E74 
 2951      65727275 
 2951      7074735F 
 2951      6770696F 
 2952              	.LASF71:
 2953 18b4 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 2953      735F696E 
 2953      74657272 
 2953      75707473 
 2953      5F647730 
 2954              	.LASF239:
 2955 18d1 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 2955      6843746C 
 2955      4D61696E 
 2955      57733446 
 2955      72657100 
 2956              	.LASF294:
 2957 18e5 6872466F 		.ascii	"hrFormat\000"
 2957      726D6174 
 2957      00
 2958              	.LASF79:
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 109


 2959 18ee 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 2959      735F696E 
 2959      74657272 
 2959      75707473 
 2959      5F647731 
 2960              	.LASF105:
 2961 190a 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 2961      6D5F305F 
 2961      696E7465 
 2961      72727570 
 2961      74735F35 
 2962              	.LASF314:
 2963 1924 5254435F 		.ascii	"RTC_1_initVar\000"
 2963      315F696E 
 2963      69745661 
 2963      7200
 2964              	.LASF13:
 2965 1932 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 2965      5F696E74 
 2965      65727275 
 2965      7074735F 
 2965      6770696F 
 2966              	.LASF94:
 2967 194e 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 2967      735F696E 
 2967      74657272 
 2967      7570745F 
 2967      63727970 
 2968              	.LASF100:
 2969 196a 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 2969      6D5F305F 
 2969      696E7465 
 2969      72727570 
 2969      74735F30 
 2970              	.LASF209:
 2971 1984 69706356 		.ascii	"ipcVersion\000"
 2971      65727369 
 2971      6F6E00
 2972              	.LASF38:
 2973 198f 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 2973      735F696E 
 2973      74657272 
 2973      75707473 
 2973      5F697063 
 2974              	.LASF58:
 2975 19ab 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 2975      375F696E 
 2975      74657272 
 2975      7570745F 
 2975      4952516E 
 2976              	.LASF98:
 2977 19c0 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 2977      735F696E 
 2977      74657272 
 2977      75707473 
 2977      5F636D34 
 2978              	.LASF110:
ARM GAS  C:\Users\deathc\AppData\Local\Temp\ccxjVMJU.s 			page 110


 2979 19e0 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 2979      6D5F315F 
 2979      696E7465 
 2979      72727570 
 2979      74735F32 
 2980              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
