[VMEM] WARNING physical memory size is smaller than virtual memory size.

 ChampSim Multicore Out-of-Order Simulator 
Warmup Instructions 10000000
Simulation Instructions 40000000
Number of CPUs 1
Page size 4096

Off-chip DRAM Size 16 GiB Channels 1 Width 64-bit Data Rate 3205 MTs
Heartbeat CPU 0 instructions 10000004 cycles 3675686 heartbeat IPC 2.721 cumulative IPC 2.721 (Simulation time 00 hr 00 min 58 sec)
Warmup finished CPU 0 instructions 10000004 cycles 3675686 cumulative IPC 2.721 (Simulation time 00 hr 00 min 58 sec)
Warmup complete CPU 0 instructions 10000004 cycles 3675686 cumulative IPC 2.721 (Simulation time 00 hr 00 min 58 sec)
Heartbeat CPU 0 instructions 20000007 cycles 13357163 heartbeat IPC 1.033 cumulative IPC 1.033 (Simulation time 00 hr 02 min 33 sec)
Heartbeat CPU 0 instructions 30000011 cycles 24112036 heartbeat IPC 0.9298 cumulative IPC 0.9786 (Simulation time 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions 40000013 cycles 35882951 heartbeat IPC 0.8496 cumulative IPC 0.9315 (Simulation time 00 hr 05 min 55 sec)
Simulation finished CPU 0 instructions 40000000 cycles 41594444 cumulative IPC 0.9617 (Simulation time 00 hr 07 min 25 sec)
Simulation complete CPU 0 instructions 40000000 cycles 41594444 cumulative IPC 0.9617 (Simulation time 00 hr 07 min 25 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC 0.9617 instructions 40000000 cycles 41594444
CPU 0 Branch Prediction Accuracy 94.84% MPKI 14.39 Average ROB Occupancy at Mispredict 26.58
Branch type MPKI
BRANCH_DIRECT_JUMP 0.004175
BRANCH_INDIRECT 0.4708
BRANCH_CONDITIONAL 9.849
BRANCH_DIRECT_CALL 0.1179
BRANCH_INDIRECT_CALL 0.7228
BRANCH_RETURN 3.228

cpu0-cpu0_STLB TOTAL        ACCESS     457650 HIT     419926 MISS      37724 MSHR_MERGE          0
cpu0-cpu0_STLB LOAD         ACCESS     457650 HIT     419926 MISS      37724 MSHR_MERGE          0
cpu0-cpu0_STLB RFO          ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_STLB PREFETCH     ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_STLB WRITE        ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_STLB TRANSLATION  ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_STLB PREFETCH REQUESTED          0 ISSUED          0 USEFUL          0 USELESS          0
cpu0-cpu0_STLB AVERAGE MISS LATENCY 303.9 cycles
cpu0-cpu0_L2C TOTAL        ACCESS     685192 HIT     467474 MISS     217718 MSHR_MERGE          0
cpu0-cpu0_L2C LOAD         ACCESS     359681 HIT     292033 MISS      67648 MSHR_MERGE          0
cpu0-cpu0_L2C RFO          ACCESS      96886 HIT       6306 MISS      90580 MSHR_MERGE          0
cpu0-cpu0_L2C PREFETCH     ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_L2C WRITE        ACCESS     142785 HIT     142463 MISS        322 MSHR_MERGE          0
cpu0-cpu0_L2C TRANSLATION  ACCESS      85840 HIT      26672 MISS      59168 MSHR_MERGE          0
cpu0-cpu0_L2C PREFETCH REQUESTED          0 ISSUED          0 USEFUL          0 USELESS          0
cpu0-cpu0_L2C AVERAGE MISS LATENCY 142.5 cycles
cpu0-cpu0_L1I TOTAL        ACCESS    6722720 HIT    6642108 MISS      80612 MSHR_MERGE      23382
cpu0-cpu0_L1I LOAD         ACCESS    6722720 HIT    6642108 MISS      80612 MSHR_MERGE      23382
cpu0-cpu0_L1I RFO          ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_L1I PREFETCH     ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_L1I WRITE        ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_L1I TRANSLATION  ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_L1I PREFETCH REQUESTED          0 ISSUED          0 USEFUL          0 USELESS          0
cpu0-cpu0_L1I AVERAGE MISS LATENCY 16.11 cycles
cpu0-cpu0_L1D TOTAL        ACCESS   13319623 HIT   12308849 MISS    1010774 MSHR_MERGE     525593
cpu0-cpu0_L1D LOAD         ACCESS    8213646 HIT    7685825 MISS     527821 MSHR_MERGE     225367
cpu0-cpu0_L1D RFO          ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_L1D PREFETCH     ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_L1D WRITE        ACCESS    5012331 HIT    4616714 MISS     395617 MSHR_MERGE     298730
cpu0-cpu0_L1D TRANSLATION  ACCESS      93646 HIT       6310 MISS      87336 MSHR_MERGE       1496
cpu0-cpu0_L1D PREFETCH REQUESTED          0 ISSUED          0 USEFUL          0 USELESS          0
cpu0-cpu0_L1D AVERAGE MISS LATENCY 71.45 cycles
cpu0-cpu0_ITLB TOTAL        ACCESS    5754743 HIT    5645685 MISS     109058 MSHR_MERGE      47875
cpu0-cpu0_ITLB LOAD         ACCESS    5754743 HIT    5645685 MISS     109058 MSHR_MERGE      47875
cpu0-cpu0_ITLB RFO          ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_ITLB PREFETCH     ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_ITLB WRITE        ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_ITLB TRANSLATION  ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_ITLB PREFETCH REQUESTED          0 ISSUED          0 USEFUL          0 USELESS          0
cpu0-cpu0_ITLB AVERAGE MISS LATENCY 7.247 cycles
cpu0-cpu0_DTLB TOTAL        ACCESS   12647397 HIT   11932128 MISS     715269 MSHR_MERGE     318802
cpu0-cpu0_DTLB LOAD         ACCESS   12647397 HIT   11932128 MISS     715269 MSHR_MERGE     318802
cpu0-cpu0_DTLB RFO          ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_DTLB PREFETCH     ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_DTLB WRITE        ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_DTLB TRANSLATION  ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-cpu0_DTLB PREFETCH REQUESTED          0 ISSUED          0 USEFUL          0 USELESS          0
cpu0-cpu0_DTLB AVERAGE MISS LATENCY 33.66 cycles
cpu0-LLC TOTAL        ACCESS     335475 HIT     194731 MISS     140744 MSHR_MERGE          0
cpu0-LLC LOAD         ACCESS      67648 HIT      36570 MISS      31078 MSHR_MERGE          0
cpu0-LLC RFO          ACCESS      90580 HIT      10912 MISS      79668 MSHR_MERGE          0
cpu0-LLC PREFETCH     ACCESS          0 HIT          0 MISS          0 MSHR_MERGE          0
cpu0-LLC WRITE        ACCESS     118079 HIT     117994 MISS         85 MSHR_MERGE          0
cpu0-LLC TRANSLATION  ACCESS      59168 HIT      29255 MISS      29913 MSHR_MERGE          0
cpu0-LLC PREFETCH REQUESTED          0 ISSUED          0 USEFUL          0 USELESS          0
cpu0-LLC AVERAGE MISS LATENCY 196.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT       1333
  ROW_BUFFER_MISS     139320
  AVG DBUS CONGESTED CYCLE 11.59
Channel 0 WQ ROW_BUFFER_HIT      12580
  ROW_BUFFER_MISS      72315
  FULL          0
Channel 0 REFRESHES ISSUED       3466