{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 09:29:35 2018 " "Info: Processing started: Sun Jan 07 09:29:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off control_sigch -c control_sigch --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control_sigch -c control_sigch --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IR\[7\] LD_PC 10.299 ns Longest " "Info: Longest tpd from source pin \"IR\[7\]\" to destination pin \"LD_PC\" is 10.299 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns IR\[7\] 1 PIN PIN_D20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_D20; Fanout = 2; PIN Node = 'IR\[7\]'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR[7] } "NODE_NAME" } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.632 ns) + CELL(0.366 ns) 5.855 ns Equal0~0 2 COMB LCCOMB_X27_Y15_N20 5 " "Info: 2: + IC(4.632 ns) + CELL(0.366 ns) = 5.855 ns; Loc. = LCCOMB_X27_Y15_N20; Fanout = 5; COMB Node = 'Equal0~0'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.998 ns" { IR[7] Equal0~0 } "NODE_NAME" } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.272 ns) 6.394 ns LD_PC~1 3 COMB LCCOMB_X27_Y15_N10 1 " "Info: 3: + IC(0.267 ns) + CELL(0.272 ns) = 6.394 ns; Loc. = LCCOMB_X27_Y15_N10; Fanout = 1; COMB Node = 'LD_PC~1'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { Equal0~0 LD_PC~1 } "NODE_NAME" } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.761 ns) + CELL(2.144 ns) 10.299 ns LD_PC 4 PIN PIN_N21 0 " "Info: 4: + IC(1.761 ns) + CELL(2.144 ns) = 10.299 ns; Loc. = PIN_N21; Fanout = 0; PIN Node = 'LD_PC'" {  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.905 ns" { LD_PC~1 LD_PC } "NODE_NAME" } } { "control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.639 ns ( 35.33 % ) " "Info: Total cell delay = 3.639 ns ( 35.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.660 ns ( 64.67 % ) " "Info: Total interconnect delay = 6.660 ns ( 64.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qurtus2/quartus/bin/TimingClosureFloorplan.fld" "" "10.299 ns" { IR[7] Equal0~0 LD_PC~1 LD_PC } "NODE_NAME" } } { "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qurtus2/quartus/bin/Technology_Viewer.qrui" "10.299 ns" { IR[7] {} IR[7]~combout {} Equal0~0 {} LD_PC~1 {} LD_PC {} } { 0.000ns 0.000ns 4.632ns 0.267ns 1.761ns } { 0.000ns 0.857ns 0.366ns 0.272ns 2.144ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 09:29:36 2018 " "Info: Processing ended: Sun Jan 07 09:29:36 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
