

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC'
================================================================
* Date:           Thu Nov  2 04:31:53 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      253|      253|  2.530 us|  2.530 us|  253|  253|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      251|      251|        12|          3|          3|    81|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.88>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 15 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%kc = alloca i32 1"   --->   Operation 16 'alloca' 'kc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%kr = alloca i32 1"   --->   Operation 17 'alloca' 'kr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln40_mid2_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %trunc_ln40_mid2"   --->   Operation 19 'read' 'trunc_ln40_mid2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln45_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln45_2"   --->   Operation 20 'read' 'zext_ln45_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%select_ln44_2_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln44_2"   --->   Operation 21 'read' 'select_ln44_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp"   --->   Operation 22 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln45_2_cast = zext i8 %zext_ln45_2_read"   --->   Operation 23 'zext' 'zext_ln45_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln44_2_cast = zext i4 %select_ln44_2_read"   --->   Operation 24 'zext' 'select_ln44_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten20"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kr"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %kc"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %tmp_read, i32 %empty"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 29 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i7 %indvar_flatten20" [src/conv1.cpp:47]   --->   Operation 30 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%icmp_ln47 = icmp_eq  i7 %indvar_flatten20_load, i7 81" [src/conv1.cpp:47]   --->   Operation 31 'icmp' 'icmp_ln47' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.77ns)   --->   "%add_ln47_2 = add i7 %indvar_flatten20_load, i7 1" [src/conv1.cpp:47]   --->   Operation 32 'add' 'add_ln47_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %icmp_ln47, void %for.inc53, void %for.inc56.exitStub" [src/conv1.cpp:47]   --->   Operation 33 'br' 'br_ln47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%kc_load = load i4 %kc" [src/conv1.cpp:48]   --->   Operation 34 'load' 'kc_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kr_load = load i4 %kr" [src/conv1.cpp:47]   --->   Operation 35 'load' 'kr_load' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%add_ln47 = add i4 %kr_load, i4 1" [src/conv1.cpp:47]   --->   Operation 36 'add' 'add_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln48 = icmp_eq  i4 %kc_load, i4 9" [src/conv1.cpp:48]   --->   Operation 37 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln47 = select i1 %icmp_ln48, i4 0, i4 %kc_load" [src/conv1.cpp:47]   --->   Operation 38 'select' 'select_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%select_ln47_1 = select i1 %icmp_ln48, i4 %add_ln47, i4 %kr_load" [src/conv1.cpp:47]   --->   Operation 39 'select' 'select_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i4 %select_ln47_1" [src/conv1.cpp:47]   --->   Operation 40 'zext' 'zext_ln47' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.69ns) (grouped into DSP with root node add_ln55_2)   --->   "%add_ln47_1 = add i5 %zext_ln47, i5 %select_ln44_2_cast" [src/conv1.cpp:47]   --->   Operation 41 'add' 'add_ln47_1' <Predicate = (!icmp_ln47)> <Delay = 1.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into DSP with root node add_ln55_2)   --->   "%zext_ln48 = zext i5 %add_ln47_1" [src/conv1.cpp:48]   --->   Operation 42 'zext' 'zext_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_1 : Operation 43 [3/3] (0.99ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln48 = mul i13 %zext_ln48, i13 263" [src/conv1.cpp:48]   --->   Operation 43 'mul' 'mul_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.79ns)   --->   "%add_ln48 = add i4 %select_ln47, i4 1" [src/conv1.cpp:48]   --->   Operation 44 'add' 'add_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln48 = store i7 %add_ln47_2, i7 %indvar_flatten20" [src/conv1.cpp:48]   --->   Operation 45 'store' 'store_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln48 = store i4 %select_ln47_1, i4 %kr" [src/conv1.cpp:48]   --->   Operation 46 'store' 'store_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.42>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln48 = store i4 %add_ln48, i4 %kc" [src/conv1.cpp:48]   --->   Operation 47 'store' 'store_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 48 [2/3] (0.99ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln48 = mul i13 %zext_ln48, i13 263" [src/conv1.cpp:48]   --->   Operation 48 'mul' 'mul_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.41>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i4 %select_ln47_1" [src/conv1.cpp:55]   --->   Operation 49 'zext' 'zext_ln55' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln47_1, i3 0" [src/conv1.cpp:55]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55 = add i7 %tmp_s, i7 %zext_ln55" [src/conv1.cpp:55]   --->   Operation 51 'add' 'add_ln55' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln55_2)   --->   "%mul_ln48 = mul i13 %zext_ln48, i13 263" [src/conv1.cpp:48]   --->   Operation 52 'mul' 'mul_ln48' <Predicate = (!icmp_ln47)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln55_1 = zext i4 %select_ln47" [src/conv1.cpp:55]   --->   Operation 53 'zext' 'zext_ln55_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln55_1 = add i7 %add_ln55, i7 %zext_ln55_1" [src/conv1.cpp:55]   --->   Operation 54 'add' 'add_ln55_1' <Predicate = (!icmp_ln47)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i4 %select_ln47" [src/conv1.cpp:48]   --->   Operation 55 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.76ns)   --->   "%add_ln53 = add i9 %zext_ln48_1, i9 %zext_ln45_2_cast" [src/conv1.cpp:53]   --->   Operation 56 'add' 'add_ln53' <Predicate = (!icmp_ln47)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln55_3 = zext i9 %add_ln53" [src/conv1.cpp:55]   --->   Operation 57 'zext' 'zext_ln55_3' <Predicate = (!icmp_ln47)> <Delay = 0.00>
ST_3 : Operation 58 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_2 = add i13 %mul_ln48, i13 %zext_ln55_3" [src/conv1.cpp:55]   --->   Operation 58 'add' 'add_ln55_2' <Predicate = (!icmp_ln47)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 1.88>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln55_2 = zext i7 %add_ln55_1" [src/conv1.cpp:55]   --->   Operation 59 'zext' 'zext_ln55_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_7, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 60 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_6, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 61 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_5, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 62 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_4, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 63 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_3, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 64 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_2, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 65 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_1, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 66 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we, i64 0, i64 %zext_ln55_2" [src/conv1.cpp:55]   --->   Operation 67 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln55_2 = add i13 %mul_ln48, i13 %zext_ln55_3" [src/conv1.cpp:55]   --->   Operation 68 'add' 'add_ln55_2' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '<invalid operator> ' 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln55_4 = zext i13 %add_ln55_2" [src/conv1.cpp:55]   --->   Operation 69 'zext' 'zext_ln55_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_1 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln55_4" [src/conv1.cpp:55]   --->   Operation 70 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_24 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_16" [src/conv1.cpp:55]   --->   Operation 71 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 72 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_25 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_22" [src/conv1.cpp:55]   --->   Operation 72 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 73 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_26 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_23" [src/conv1.cpp:55]   --->   Operation 73 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 74 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_27 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_17" [src/conv1.cpp:55]   --->   Operation 74 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 75 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_18" [src/conv1.cpp:55]   --->   Operation 75 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 76 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_19" [src/conv1.cpp:55]   --->   Operation 76 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 77 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_20" [src/conv1.cpp:55]   --->   Operation 77 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 78 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_21" [src/conv1.cpp:55]   --->   Operation 78 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_4 : Operation 79 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1" [src/conv1.cpp:55]   --->   Operation 79 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>

State 5 <SV = 4> <Delay = 1.95>
ST_5 : Operation 80 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_24 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_16" [src/conv1.cpp:55]   --->   Operation 80 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_24' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 81 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_25 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_22" [src/conv1.cpp:55]   --->   Operation 81 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_25' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 82 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_26 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_23" [src/conv1.cpp:55]   --->   Operation 82 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_26' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 83 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_27 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_17" [src/conv1.cpp:55]   --->   Operation 83 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_27' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 84 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_28 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_18" [src/conv1.cpp:55]   --->   Operation 84 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_28' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 85 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_29 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_19" [src/conv1.cpp:55]   --->   Operation 85 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_29' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 86 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_30 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_20" [src/conv1.cpp:55]   --->   Operation 86 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_30' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 87 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_we_31 = load i7 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_21" [src/conv1.cpp:55]   --->   Operation 87 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_31' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81> <RAM>
ST_5 : Operation 88 [1/1] (0.72ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.8f32.i3, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_24, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_25, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_26, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_27, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_28, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_29, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_30, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_we_31, i3 %trunc_ln40_mid2_read" [src/conv1.cpp:55]   --->   Operation 88 'mux' 'tmp_4' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_2 = load i13 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1" [src/conv1.cpp:55]   --->   Operation 89 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6049> <RAM>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : [1/1] (0.47ns)   --->   Input mux for Operation 90 '%mul = fmul i32 %tmp_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2'
ST_6 : Operation 90 [3/3] (6.54ns)   --->   "%mul = fmul i32 %tmp_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:55]   --->   Operation 90 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 91 [2/3] (7.01ns)   --->   "%mul = fmul i32 %tmp_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:55]   --->   Operation 91 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 92 [1/3] (7.01ns)   --->   "%mul = fmul i32 %tmp_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2" [src/conv1.cpp:55]   --->   Operation 92 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty" [src/conv1.cpp:55]   --->   Operation 93 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.77ns)   --->   Input mux for Operation 94 '%add = fadd i32 %p_load, i32 %mul'
ST_9 : Operation 94 [4/4] (5.66ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:55]   --->   Operation 94 'fadd' 'add' <Predicate = true> <Delay = 5.66> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%p_load18 = load i32 %empty"   --->   Operation 104 'load' 'p_load18' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %p_out, i32 %p_load18"   --->   Operation 105 'write' 'write_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 106 'ret' 'ret_ln0' <Predicate = (icmp_ln47)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 95 [3/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:55]   --->   Operation 95 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 96 [2/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:55]   --->   Operation 96 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.86>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @KR_KC_str"   --->   Operation 97 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 81, i64 81, i64 81"   --->   Operation 98 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%specpipeline_ln50 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_22" [src/conv1.cpp:50]   --->   Operation 99 'specpipeline' 'specpipeline_ln50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%specloopname_ln48 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/conv1.cpp:48]   --->   Operation 100 'specloopname' 'specloopname_ln48' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/4] (6.43ns)   --->   "%add = fadd i32 %p_load, i32 %mul" [src/conv1.cpp:55]   --->   Operation 101 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln48 = store i32 %add, i32 %empty" [src/conv1.cpp:48]   --->   Operation 102 'store' 'store_ln48' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln48 = br void %for.inc" [src/conv1.cpp:48]   --->   Operation 103 'br' 'br_ln48' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.880ns
The critical path consists of the following:
	'alloca' operation ('kc') [16]  (0.000 ns)
	'load' operation ('kc_load', src/conv1.cpp:48) on local variable 'kc' [37]  (0.000 ns)
	'icmp' operation ('icmp_ln48', src/conv1.cpp:48) [42]  (0.797 ns)
	'select' operation ('select_ln47_1', src/conv1.cpp:47) [44]  (0.391 ns)
	'add' operation of DSP[68] ('add_ln47_1', src/conv1.cpp:47) [49]  (1.696 ns)
	'mul' operation of DSP[68] ('mul_ln48', src/conv1.cpp:48) [51]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[68] ('mul_ln48', src/conv1.cpp:48) [51]  (0.996 ns)

 <State 3>: 1.410ns
The critical path consists of the following:
	'add' operation ('add_ln53', src/conv1.cpp:53) [66]  (0.765 ns)
	'add' operation of DSP[68] ('add_ln55_2', src/conv1.cpp:55) [68]  (0.645 ns)

 <State 4>: 1.882ns
The critical path consists of the following:
	'add' operation of DSP[68] ('add_ln55_2', src/conv1.cpp:55) [68]  (0.645 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_1', src/conv1.cpp:55) [70]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_2', src/conv1.cpp:55) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in' [80]  (1.237 ns)

 <State 5>: 1.958ns
The critical path consists of the following:
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_we_24', src/conv1.cpp:55) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_we_7' [71]  (1.237 ns)
	'mux' operation ('tmp_4', src/conv1.cpp:55) [79]  (0.721 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul', src/conv1.cpp:55) [81]  (6.540 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:55) [81]  (7.016 ns)

 <State 8>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:55) [81]  (7.016 ns)

 <State 9>: 6.437ns
The critical path consists of the following:
	'load' operation ('p_load', src/conv1.cpp:55) on local variable 'empty' [36]  (0.000 ns)
	multiplexor before operation 'fadd' with delay (0.770 ns)
'fadd' operation ('add', src/conv1.cpp:55) [82]  (5.667 ns)

 <State 10>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:55) [82]  (6.437 ns)

 <State 11>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:55) [82]  (6.437 ns)

 <State 12>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('add', src/conv1.cpp:55) [82]  (6.437 ns)
	'store' operation ('store_ln48', src/conv1.cpp:48) of variable 'add', src/conv1.cpp:55 on local variable 'empty' [87]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
