;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit top : 
  module regfile : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip regWriteEnable : UInt<1>, flip regWriteAddress : UInt<5>, flip regWriteData : SInt<32>, flip regReadAddress1 : UInt<5>, flip regReadAddress2 : UInt<5>, regReadData1 : SInt<32>, regReadData2 : SInt<32>}
    
    cmem rf : SInt<32>[32] @[riscvSingle.scala 618:17]
    wire regfileMessage : {regWriteEnable : UInt<1>, regReadAddress1 : UInt<5>, regReadAddress2 : UInt<5>, regWriteAddress : UInt<5>, regWriteData : SInt<32>, regReadData1 : SInt<32>, regReadData2 : SInt<32>} @[riscvSingle.scala 619:30]
    node _T_22 = not(io.regWriteEnable) @[riscvSingle.scala 621:28]
    node _T_24 = eq(_T_22, UInt<1>("h00")) @[riscvSingle.scala 621:28]
    node _T_26 = eq(io.regWriteAddress, UInt<1>("h00")) @[riscvSingle.scala 621:57]
    node _T_28 = eq(_T_26, UInt<1>("h00")) @[riscvSingle.scala 621:36]
    node _T_29 = and(_T_24, _T_28) @[riscvSingle.scala 621:33]
    when _T_29 : @[riscvSingle.scala 621:66]
      infer mport _T_30 = rf[io.regWriteAddress], clock @[riscvSingle.scala 622:11]
      _T_30 <= io.regWriteData @[riscvSingle.scala 622:32]
      skip @[riscvSingle.scala 621:66]
    else : @[riscvSingle.scala 623:17]
      infer mport _T_32 = rf[UInt<1>("h00")], clock @[riscvSingle.scala 624:11]
      _T_32 <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 624:17]
      skip @[riscvSingle.scala 623:17]
    infer mport _T_34 = rf[io.regReadAddress1], clock @[riscvSingle.scala 627:26]
    io.regReadData1 <= _T_34 @[riscvSingle.scala 627:21]
    infer mport _T_35 = rf[io.regReadAddress2], clock @[riscvSingle.scala 628:26]
    io.regReadData2 <= _T_35 @[riscvSingle.scala 628:21]
    regfileMessage.regWriteData <= io.regWriteData @[riscvSingle.scala 630:33]
    regfileMessage.regWriteEnable <= io.regWriteEnable @[riscvSingle.scala 631:35]
    regfileMessage.regWriteAddress <= io.regWriteAddress @[riscvSingle.scala 632:36]
    regfileMessage.regReadData1 <= io.regReadData1 @[riscvSingle.scala 633:33]
    regfileMessage.regReadData2 <= io.regReadData2 @[riscvSingle.scala 634:33]
    regfileMessage.regReadAddress1 <= io.regReadAddress1 @[riscvSingle.scala 635:36]
    regfileMessage.regReadAddress2 <= io.regReadAddress2 @[riscvSingle.scala 636:36]
    node _T_36 = bits(reset, 0, 0) @[riscvSingle.scala 637:11]
    node _T_38 = eq(_T_36, UInt<1>("h00")) @[riscvSingle.scala 637:11]
    when _T_38 : @[riscvSingle.scala 637:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|regfile Module:\n|  regWriteEnable  : b%b\n|  regReadAddress1 : b%b\n|  regReadAddress2 : b%b\n|  regWriteAddress : b%b\n|  regWriteData    : 0x%x\n|  regReadData1    : 0x%x\n|  regReadData2    : 0x%x\n|___________________________\n", regfileMessage.regWriteEnable, regfileMessage.regReadAddress1, regfileMessage.regReadAddress2, regfileMessage.regWriteAddress, regfileMessage.regWriteData, regfileMessage.regReadData1, regfileMessage.regReadData2) @[riscvSingle.scala 637:11]
      skip @[riscvSingle.scala 637:11]
    node _T_39 = bits(reset, 0, 0) @[riscvSingle.scala 640:11]
    node _T_41 = eq(_T_39, UInt<1>("h00")) @[riscvSingle.scala 640:11]
    when _T_41 : @[riscvSingle.scala 640:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n") @[riscvSingle.scala 640:11]
      skip @[riscvSingle.scala 640:11]
    wire _T_43 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_45 = rf[UInt<1>("h00")], clock @[riscvSingle.scala 643:21]
    _T_43 <= _T_45 @[riscvSingle.scala 643:16]
    node _T_46 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_48 = eq(_T_46, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_48 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(0) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_49 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_51 = eq(_T_49, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_51 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_43) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_53 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_55 = rf[UInt<1>("h01")], clock @[riscvSingle.scala 643:21]
    _T_53 <= _T_55 @[riscvSingle.scala 643:16]
    node _T_56 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_58 = eq(_T_56, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_58 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(1) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_59 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_61 = eq(_T_59, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_61 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_53) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_63 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_65 = rf[UInt<2>("h02")], clock @[riscvSingle.scala 643:21]
    _T_63 <= _T_65 @[riscvSingle.scala 643:16]
    node _T_66 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_68 = eq(_T_66, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_68 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(2) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_69 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_71 = eq(_T_69, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_71 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_63) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_73 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_75 = rf[UInt<2>("h03")], clock @[riscvSingle.scala 643:21]
    _T_73 <= _T_75 @[riscvSingle.scala 643:16]
    node _T_76 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_78 = eq(_T_76, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_78 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(3) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_79 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_81 = eq(_T_79, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_81 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_73) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_83 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_85 = rf[UInt<3>("h04")], clock @[riscvSingle.scala 643:21]
    _T_83 <= _T_85 @[riscvSingle.scala 643:16]
    node _T_86 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_88 = eq(_T_86, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_88 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(4) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_89 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_91 = eq(_T_89, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_91 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_83) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_93 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_95 = rf[UInt<3>("h05")], clock @[riscvSingle.scala 643:21]
    _T_93 <= _T_95 @[riscvSingle.scala 643:16]
    node _T_96 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_98 = eq(_T_96, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_98 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(5) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_99 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_101 = eq(_T_99, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_101 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_93) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_103 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_105 = rf[UInt<3>("h06")], clock @[riscvSingle.scala 643:21]
    _T_103 <= _T_105 @[riscvSingle.scala 643:16]
    node _T_106 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_108 = eq(_T_106, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_108 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(6) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_109 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_111 = eq(_T_109, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_111 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_103) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_113 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_115 = rf[UInt<3>("h07")], clock @[riscvSingle.scala 643:21]
    _T_113 <= _T_115 @[riscvSingle.scala 643:16]
    node _T_116 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_118 = eq(_T_116, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_118 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(7) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_119 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_121 = eq(_T_119, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_121 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_113) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_123 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_125 = rf[UInt<4>("h08")], clock @[riscvSingle.scala 643:21]
    _T_123 <= _T_125 @[riscvSingle.scala 643:16]
    node _T_126 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_128 = eq(_T_126, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_128 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(8) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_129 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_131 = eq(_T_129, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_131 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_123) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_133 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_135 = rf[UInt<4>("h09")], clock @[riscvSingle.scala 643:21]
    _T_133 <= _T_135 @[riscvSingle.scala 643:16]
    node _T_136 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_138 = eq(_T_136, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_138 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(9) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_139 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_141 = eq(_T_139, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_141 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_133) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_143 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_145 = rf[UInt<4>("h0a")], clock @[riscvSingle.scala 643:21]
    _T_143 <= _T_145 @[riscvSingle.scala 643:16]
    node _T_146 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_148 = eq(_T_146, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_148 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(10) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_149 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_151 = eq(_T_149, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_151 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_143) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_153 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_155 = rf[UInt<4>("h0b")], clock @[riscvSingle.scala 643:21]
    _T_153 <= _T_155 @[riscvSingle.scala 643:16]
    node _T_156 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_158 = eq(_T_156, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_158 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(11) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_159 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_161 = eq(_T_159, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_161 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_153) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_163 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_165 = rf[UInt<4>("h0c")], clock @[riscvSingle.scala 643:21]
    _T_163 <= _T_165 @[riscvSingle.scala 643:16]
    node _T_166 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_168 = eq(_T_166, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_168 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(12) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_169 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_171 = eq(_T_169, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_171 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_163) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_173 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_175 = rf[UInt<4>("h0d")], clock @[riscvSingle.scala 643:21]
    _T_173 <= _T_175 @[riscvSingle.scala 643:16]
    node _T_176 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_178 = eq(_T_176, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_178 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(13) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_179 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_181 = eq(_T_179, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_181 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_173) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_183 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_185 = rf[UInt<4>("h0e")], clock @[riscvSingle.scala 643:21]
    _T_183 <= _T_185 @[riscvSingle.scala 643:16]
    node _T_186 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_188 = eq(_T_186, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_188 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(14) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_189 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_191 = eq(_T_189, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_191 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_183) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_193 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_195 = rf[UInt<4>("h0f")], clock @[riscvSingle.scala 643:21]
    _T_193 <= _T_195 @[riscvSingle.scala 643:16]
    node _T_196 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_198 = eq(_T_196, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_198 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(15) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_199 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_201 = eq(_T_199, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_201 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_193) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_203 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_205 = rf[UInt<5>("h010")], clock @[riscvSingle.scala 643:21]
    _T_203 <= _T_205 @[riscvSingle.scala 643:16]
    node _T_206 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_208 = eq(_T_206, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_208 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(16) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_209 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_211 = eq(_T_209, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_211 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_203) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_213 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_215 = rf[UInt<5>("h011")], clock @[riscvSingle.scala 643:21]
    _T_213 <= _T_215 @[riscvSingle.scala 643:16]
    node _T_216 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_218 = eq(_T_216, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_218 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(17) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_219 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_221 = eq(_T_219, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_221 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_213) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_223 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_225 = rf[UInt<5>("h012")], clock @[riscvSingle.scala 643:21]
    _T_223 <= _T_225 @[riscvSingle.scala 643:16]
    node _T_226 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_228 = eq(_T_226, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_228 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(18) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_229 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_231 = eq(_T_229, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_231 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_223) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_233 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_235 = rf[UInt<5>("h013")], clock @[riscvSingle.scala 643:21]
    _T_233 <= _T_235 @[riscvSingle.scala 643:16]
    node _T_236 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_238 = eq(_T_236, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_238 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(19) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_239 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_241 = eq(_T_239, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_241 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_233) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_243 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_245 = rf[UInt<5>("h014")], clock @[riscvSingle.scala 643:21]
    _T_243 <= _T_245 @[riscvSingle.scala 643:16]
    node _T_246 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_248 = eq(_T_246, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_248 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(20) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_249 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_251 = eq(_T_249, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_251 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_243) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_253 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_255 = rf[UInt<5>("h015")], clock @[riscvSingle.scala 643:21]
    _T_253 <= _T_255 @[riscvSingle.scala 643:16]
    node _T_256 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_258 = eq(_T_256, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_258 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(21) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_259 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_261 = eq(_T_259, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_261 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_253) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_263 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_265 = rf[UInt<5>("h016")], clock @[riscvSingle.scala 643:21]
    _T_263 <= _T_265 @[riscvSingle.scala 643:16]
    node _T_266 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_268 = eq(_T_266, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_268 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(22) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_269 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_271 = eq(_T_269, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_271 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_263) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_273 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_275 = rf[UInt<5>("h017")], clock @[riscvSingle.scala 643:21]
    _T_273 <= _T_275 @[riscvSingle.scala 643:16]
    node _T_276 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_278 = eq(_T_276, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_278 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(23) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_279 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_281 = eq(_T_279, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_281 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_273) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_283 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_285 = rf[UInt<5>("h018")], clock @[riscvSingle.scala 643:21]
    _T_283 <= _T_285 @[riscvSingle.scala 643:16]
    node _T_286 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_288 = eq(_T_286, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_288 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(24) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_289 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_291 = eq(_T_289, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_291 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_283) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_293 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_295 = rf[UInt<5>("h019")], clock @[riscvSingle.scala 643:21]
    _T_293 <= _T_295 @[riscvSingle.scala 643:16]
    node _T_296 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_298 = eq(_T_296, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_298 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(25) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_299 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_301 = eq(_T_299, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_301 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_293) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_303 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_305 = rf[UInt<5>("h01a")], clock @[riscvSingle.scala 643:21]
    _T_303 <= _T_305 @[riscvSingle.scala 643:16]
    node _T_306 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_308 = eq(_T_306, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_308 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(26) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_309 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_311 = eq(_T_309, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_311 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_303) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_313 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_315 = rf[UInt<5>("h01b")], clock @[riscvSingle.scala 643:21]
    _T_313 <= _T_315 @[riscvSingle.scala 643:16]
    node _T_316 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_318 = eq(_T_316, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_318 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(27) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_319 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_321 = eq(_T_319, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_321 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_313) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_323 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_325 = rf[UInt<5>("h01c")], clock @[riscvSingle.scala 643:21]
    _T_323 <= _T_325 @[riscvSingle.scala 643:16]
    node _T_326 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_328 = eq(_T_326, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_328 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(28) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_329 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_331 = eq(_T_329, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_331 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_323) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_333 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_335 = rf[UInt<5>("h01d")], clock @[riscvSingle.scala 643:21]
    _T_333 <= _T_335 @[riscvSingle.scala 643:16]
    node _T_336 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_338 = eq(_T_336, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_338 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(29) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_339 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_341 = eq(_T_339, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_341 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_333) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_343 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_345 = rf[UInt<5>("h01e")], clock @[riscvSingle.scala 643:21]
    _T_343 <= _T_345 @[riscvSingle.scala 643:16]
    node _T_346 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_348 = eq(_T_346, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_348 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(30) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_349 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_351 = eq(_T_349, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_351 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_343) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    wire _T_353 : SInt<32> @[riscvSingle.scala 642:26]
    infer mport _T_355 = rf[UInt<5>("h01f")], clock @[riscvSingle.scala 643:21]
    _T_353 <= _T_355 @[riscvSingle.scala 643:16]
    node _T_356 = bits(reset, 0, 0) @[riscvSingle.scala 644:15]
    node _T_358 = eq(_T_356, UInt<1>("h00")) @[riscvSingle.scala 644:15]
    when _T_358 : @[riscvSingle.scala 644:15]
      printf(clock, UInt<1>(1), "| rf(31) = ") @[riscvSingle.scala 644:15]
      skip @[riscvSingle.scala 644:15]
    node _T_359 = bits(reset, 0, 0) @[riscvSingle.scala 645:15]
    node _T_361 = eq(_T_359, UInt<1>("h00")) @[riscvSingle.scala 645:15]
    when _T_361 : @[riscvSingle.scala 645:15]
      printf(clock, UInt<1>(1), "%d\n", _T_353) @[riscvSingle.scala 645:15]
      skip @[riscvSingle.scala 645:15]
    node _T_362 = bits(reset, 0, 0) @[riscvSingle.scala 647:11]
    node _T_364 = eq(_T_362, UInt<1>("h00")) @[riscvSingle.scala 647:11]
    when _T_364 : @[riscvSingle.scala 647:11]
      printf(clock, UInt<1>(1), "|___________________________\n") @[riscvSingle.scala 647:11]
      skip @[riscvSingle.scala 647:11]
    
  module alu : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip a : SInt<32>, flip b : SInt<32>, flip aluControl : UInt<4>, out : SInt<32>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>}
    
    wire aluMessage : {a : SInt<32>, b : SInt<32>, out : SInt<32>, aluControl : UInt<4>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>} @[riscvSingle.scala 685:26]
    node _T_21 = eq(io.aluControl, UInt<1>("h00")) @[riscvSingle.scala 687:25]
    when _T_21 : @[riscvSingle.scala 687:34]
      node _T_22 = and(io.a, io.b) @[riscvSingle.scala 688:24]
      node _T_23 = asSInt(_T_22) @[riscvSingle.scala 688:24]
      io.out <= _T_23 @[riscvSingle.scala 688:16]
      skip @[riscvSingle.scala 687:34]
    else : @[riscvSingle.scala 689:40]
      node _T_25 = eq(io.aluControl, UInt<1>("h01")) @[riscvSingle.scala 689:31]
      when _T_25 : @[riscvSingle.scala 689:40]
        node _T_26 = or(io.a, io.b) @[riscvSingle.scala 690:24]
        node _T_27 = asSInt(_T_26) @[riscvSingle.scala 690:24]
        io.out <= _T_27 @[riscvSingle.scala 690:16]
        skip @[riscvSingle.scala 689:40]
      else : @[riscvSingle.scala 691:40]
        node _T_29 = eq(io.aluControl, UInt<2>("h02")) @[riscvSingle.scala 691:31]
        when _T_29 : @[riscvSingle.scala 691:40]
          node _T_30 = add(io.a, io.b) @[riscvSingle.scala 692:24]
          node _T_31 = tail(_T_30, 1) @[riscvSingle.scala 692:24]
          node _T_32 = asSInt(_T_31) @[riscvSingle.scala 692:24]
          io.out <= _T_32 @[riscvSingle.scala 692:16]
          skip @[riscvSingle.scala 691:40]
        else : @[riscvSingle.scala 693:40]
          node _T_34 = eq(io.aluControl, UInt<2>("h03")) @[riscvSingle.scala 693:31]
          when _T_34 : @[riscvSingle.scala 693:40]
            node _T_35 = bits(io.b, 11, 0) @[riscvSingle.scala 694:31]
            node _T_36 = dshl(io.a, _T_35) @[riscvSingle.scala 694:24]
            io.out <= _T_36 @[riscvSingle.scala 694:16]
            skip @[riscvSingle.scala 693:40]
          else : @[riscvSingle.scala 695:40]
            node _T_38 = eq(io.aluControl, UInt<3>("h04")) @[riscvSingle.scala 695:31]
            when _T_38 : @[riscvSingle.scala 695:40]
              node _T_39 = bits(io.b, 11, 0) @[riscvSingle.scala 696:31]
              node _T_40 = dshr(io.a, _T_39) @[riscvSingle.scala 696:24]
              io.out <= _T_40 @[riscvSingle.scala 696:16]
              skip @[riscvSingle.scala 695:40]
            else : @[riscvSingle.scala 697:38]
              node _T_42 = eq(io.aluControl, UInt<3>("h05")) @[riscvSingle.scala 697:30]
              when _T_42 : @[riscvSingle.scala 697:38]
                node _T_43 = asUInt(io.a) @[riscvSingle.scala 698:19]
                node _T_44 = asUInt(io.b) @[riscvSingle.scala 698:33]
                node _T_45 = lt(_T_43, _T_44) @[riscvSingle.scala 698:26]
                when _T_45 : @[riscvSingle.scala 698:40]
                  io.out <= asSInt(UInt<2>("h01")) @[riscvSingle.scala 699:20]
                  skip @[riscvSingle.scala 698:40]
                else : @[riscvSingle.scala 700:20]
                  io.out <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 701:20]
                  skip @[riscvSingle.scala 700:20]
                skip @[riscvSingle.scala 697:38]
              else : @[riscvSingle.scala 703:40]
                node _T_49 = eq(io.aluControl, UInt<3>("h06")) @[riscvSingle.scala 703:31]
                when _T_49 : @[riscvSingle.scala 703:40]
                  node _T_50 = xor(io.a, io.b) @[riscvSingle.scala 704:24]
                  node _T_51 = asSInt(_T_50) @[riscvSingle.scala 704:24]
                  io.out <= _T_51 @[riscvSingle.scala 704:16]
                  skip @[riscvSingle.scala 703:40]
                else : @[riscvSingle.scala 705:40]
                  node _T_53 = eq(io.aluControl, UInt<3>("h07")) @[riscvSingle.scala 705:31]
                  when _T_53 : @[riscvSingle.scala 705:40]
                    node _T_54 = bits(io.b, 11, 0) @[riscvSingle.scala 706:31]
                    node _T_55 = dshr(io.a, _T_54) @[riscvSingle.scala 706:24]
                    io.out <= _T_55 @[riscvSingle.scala 706:16]
                    skip @[riscvSingle.scala 705:40]
                  else : @[riscvSingle.scala 707:39]
                    node _T_57 = eq(io.aluControl, UInt<4>("h08")) @[riscvSingle.scala 707:30]
                    when _T_57 : @[riscvSingle.scala 707:39]
                      node _T_58 = mul(io.a, io.b) @[riscvSingle.scala 708:24]
                      io.out <= _T_58 @[riscvSingle.scala 708:16]
                      skip @[riscvSingle.scala 707:39]
                    else : @[riscvSingle.scala 709:39]
                      node _T_60 = eq(io.aluControl, UInt<4>("h09")) @[riscvSingle.scala 709:30]
                      when _T_60 : @[riscvSingle.scala 709:39]
                        node _T_61 = lt(io.a, io.b) @[riscvSingle.scala 710:19]
                        when _T_61 : @[riscvSingle.scala 710:26]
                          io.out <= asSInt(UInt<2>("h01")) @[riscvSingle.scala 711:20]
                          skip @[riscvSingle.scala 710:26]
                        else : @[riscvSingle.scala 712:20]
                          io.out <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 713:20]
                          skip @[riscvSingle.scala 712:20]
                        skip @[riscvSingle.scala 709:39]
                      else : @[riscvSingle.scala 715:39]
                        node _T_65 = eq(io.aluControl, UInt<4>("h0a")) @[riscvSingle.scala 715:30]
                        when _T_65 : @[riscvSingle.scala 715:39]
                          node _T_66 = div(io.a, io.b) @[riscvSingle.scala 716:24]
                          io.out <= _T_66 @[riscvSingle.scala 716:16]
                          skip @[riscvSingle.scala 715:39]
                        else : @[riscvSingle.scala 717:39]
                          node _T_68 = eq(io.aluControl, UInt<4>("h0c")) @[riscvSingle.scala 717:30]
                          when _T_68 : @[riscvSingle.scala 717:39]
                            node _T_69 = sub(io.a, io.b) @[riscvSingle.scala 718:24]
                            node _T_70 = tail(_T_69, 1) @[riscvSingle.scala 718:24]
                            node _T_71 = asSInt(_T_70) @[riscvSingle.scala 718:24]
                            io.out <= _T_71 @[riscvSingle.scala 718:16]
                            skip @[riscvSingle.scala 717:39]
                          else : @[riscvSingle.scala 719:17]
                            io.out <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 720:16]
                            skip @[riscvSingle.scala 719:17]
    node _T_73 = add(io.a, io.b) @[riscvSingle.scala 724:29]
    node _T_74 = tail(_T_73, 1) @[riscvSingle.scala 724:29]
    node _T_75 = asSInt(_T_74) @[riscvSingle.scala 724:29]
    node _T_77 = eq(_T_75, asSInt(UInt<1>("h00"))) @[riscvSingle.scala 724:36]
    node _T_80 = mux(_T_77, UInt<1>("h01"), UInt<1>("h00")) @[riscvSingle.scala 724:23]
    io.zeroFlag <= _T_80 @[riscvSingle.scala 724:17]
    node _T_81 = lt(io.a, io.b) @[riscvSingle.scala 725:30]
    io.lessThanFlag <= _T_81 @[riscvSingle.scala 725:21]
    node _T_82 = gt(io.a, io.b) @[riscvSingle.scala 726:33]
    io.greaterThanFlag <= _T_82 @[riscvSingle.scala 726:24]
    aluMessage.a <= io.a @[riscvSingle.scala 728:18]
    aluMessage.b <= io.b @[riscvSingle.scala 729:18]
    aluMessage.out <= io.out @[riscvSingle.scala 730:20]
    aluMessage.aluControl <= io.aluControl @[riscvSingle.scala 731:27]
    aluMessage.zeroFlag <= io.zeroFlag @[riscvSingle.scala 732:25]
    aluMessage.lessThanFlag <= io.lessThanFlag @[riscvSingle.scala 733:29]
    aluMessage.greaterThanFlag <= io.greaterThanFlag @[riscvSingle.scala 734:32]
    node _T_83 = bits(reset, 0, 0) @[riscvSingle.scala 735:11]
    node _T_85 = eq(_T_83, UInt<1>("h00")) @[riscvSingle.scala 735:11]
    when _T_85 : @[riscvSingle.scala 735:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|alu Module:\n|  a               : 0x%x\n|  b               : 0x%x\n|  out             : 0x%x\n|  aluControl      : b%b\n|  zeroFlag        : b%b\n|  lessThanFlag    : b%b\n|  greaterThanFlag : b%b\n|___________________________\n", aluMessage.a, aluMessage.b, aluMessage.out, aluMessage.aluControl, aluMessage.zeroFlag, aluMessage.lessThanFlag, aluMessage.greaterThanFlag) @[riscvSingle.scala 735:11]
      skip @[riscvSingle.scala 735:11]
    
  module extend : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr12 : UInt<12>, flip instr20 : UInt<20>, flip immSrc : UInt<2>, extImm : SInt<32>}
    
    wire extendMessage : {instr12 : UInt<12>, instr20 : UInt<20>, immsrc : UInt<2>, extImm : SInt<32>} @[riscvSingle.scala 150:29]
    node _T_15 = eq(io.immSrc, UInt<1>("h00")) @[riscvSingle.scala 152:20]
    when _T_15 : @[riscvSingle.scala 152:28]
      node _T_16 = asSInt(io.instr12) @[riscvSingle.scala 153:33]
      io.extImm <= _T_16 @[riscvSingle.scala 153:19]
      skip @[riscvSingle.scala 152:28]
    else : @[riscvSingle.scala 154:34]
      node _T_18 = eq(io.immSrc, UInt<1>("h01")) @[riscvSingle.scala 154:26]
      when _T_18 : @[riscvSingle.scala 154:34]
        node _T_20 = cat(io.instr12, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_21 = asSInt(_T_20) @[riscvSingle.scala 155:50]
        io.extImm <= _T_21 @[riscvSingle.scala 155:19]
        skip @[riscvSingle.scala 154:34]
      else : @[riscvSingle.scala 156:34]
        node _T_23 = eq(io.immSrc, UInt<2>("h02")) @[riscvSingle.scala 156:26]
        when _T_23 : @[riscvSingle.scala 156:34]
          node _T_25 = cat(io.instr20, UInt<1>("h00")) @[Cat.scala 30:58]
          node _T_26 = asSInt(_T_25) @[riscvSingle.scala 157:50]
          io.extImm <= _T_26 @[riscvSingle.scala 157:19]
          skip @[riscvSingle.scala 156:34]
        else : @[riscvSingle.scala 158:17]
          io.extImm <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 159:19]
          skip @[riscvSingle.scala 158:17]
    extendMessage.instr12 <= io.instr12 @[riscvSingle.scala 161:27]
    extendMessage.instr20 <= io.instr20 @[riscvSingle.scala 162:27]
    extendMessage.immsrc <= io.immSrc @[riscvSingle.scala 163:26]
    extendMessage.extImm <= io.extImm @[riscvSingle.scala 164:26]
    node _T_28 = bits(reset, 0, 0) @[riscvSingle.scala 165:11]
    node _T_30 = eq(_T_28, UInt<1>("h00")) @[riscvSingle.scala 165:11]
    when _T_30 : @[riscvSingle.scala 165:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|extend Module:\n|  instr12     : b%b\n|  instr20     : b%b\n|  immsrc      : b%b\n|  extImm      : 0x%x\n|___________________________\n", extendMessage.instr12, extendMessage.instr20, extendMessage.immsrc, extendMessage.extImm) @[riscvSingle.scala 165:11]
      skip @[riscvSingle.scala 165:11]
    
  module extend_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr12 : UInt<12>, flip instr20 : UInt<20>, flip immSrc : UInt<2>, extImm : SInt<32>}
    
    wire extendMessage : {instr12 : UInt<12>, instr20 : UInt<20>, immsrc : UInt<2>, extImm : SInt<32>} @[riscvSingle.scala 150:29]
    node _T_15 = eq(io.immSrc, UInt<1>("h00")) @[riscvSingle.scala 152:20]
    when _T_15 : @[riscvSingle.scala 152:28]
      node _T_16 = asSInt(io.instr12) @[riscvSingle.scala 153:33]
      io.extImm <= _T_16 @[riscvSingle.scala 153:19]
      skip @[riscvSingle.scala 152:28]
    else : @[riscvSingle.scala 154:34]
      node _T_18 = eq(io.immSrc, UInt<1>("h01")) @[riscvSingle.scala 154:26]
      when _T_18 : @[riscvSingle.scala 154:34]
        node _T_20 = cat(io.instr12, UInt<1>("h00")) @[Cat.scala 30:58]
        node _T_21 = asSInt(_T_20) @[riscvSingle.scala 155:50]
        io.extImm <= _T_21 @[riscvSingle.scala 155:19]
        skip @[riscvSingle.scala 154:34]
      else : @[riscvSingle.scala 156:34]
        node _T_23 = eq(io.immSrc, UInt<2>("h02")) @[riscvSingle.scala 156:26]
        when _T_23 : @[riscvSingle.scala 156:34]
          node _T_25 = cat(io.instr20, UInt<1>("h00")) @[Cat.scala 30:58]
          node _T_26 = asSInt(_T_25) @[riscvSingle.scala 157:50]
          io.extImm <= _T_26 @[riscvSingle.scala 157:19]
          skip @[riscvSingle.scala 156:34]
        else : @[riscvSingle.scala 158:17]
          io.extImm <= asSInt(UInt<1>("h00")) @[riscvSingle.scala 159:19]
          skip @[riscvSingle.scala 158:17]
    extendMessage.instr12 <= io.instr12 @[riscvSingle.scala 161:27]
    extendMessage.instr20 <= io.instr20 @[riscvSingle.scala 162:27]
    extendMessage.immsrc <= io.immSrc @[riscvSingle.scala 163:26]
    extendMessage.extImm <= io.extImm @[riscvSingle.scala 164:26]
    node _T_28 = bits(reset, 0, 0) @[riscvSingle.scala 165:11]
    node _T_30 = eq(_T_28, UInt<1>("h00")) @[riscvSingle.scala 165:11]
    when _T_30 : @[riscvSingle.scala 165:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|extend Module:\n|  instr12     : b%b\n|  instr20     : b%b\n|  immsrc      : b%b\n|  extImm      : 0x%x\n|___________________________\n", extendMessage.instr12, extendMessage.instr20, extendMessage.immsrc, extendMessage.extImm) @[riscvSingle.scala 165:11]
      skip @[riscvSingle.scala 165:11]
    
  module datapath : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip regSrc : UInt<3>, flip regWriteEnable : UInt<1>, flip immSrc : UInt<2>, flip aluSrc : UInt<1>, flip pcSrc : UInt<1>, flip aluControl : UInt<4>, flip memToReg : UInt<1>, flip instr : UInt<32>, flip memReadData : SInt<32>, flip branchSrc : UInt<2>, pc : UInt<32>, memAddress : UInt<32>, memWriteData : SInt<32>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>}
    
    wire datapathMessage : {instr : UInt<32>, memToReg : UInt<1>, memReadData : SInt<32>, memImm : SInt<32>, aluOut : SInt<32>, pcNext : UInt<32>, branchExtImm : SInt<32>, extImm : SInt<32>, regReadData2 : SInt<32>, regWriteData : SInt<32>, memAddress : UInt<32>, auiImm : SInt<32>, pcBranch : SInt<32>, pcRegBranch : UInt<32>, pcPlus4 : UInt<32>, branchSrc : UInt<2>, regSrc : UInt<2>, memWriteData : SInt<32>} @[riscvSingle.scala 492:31]
    inst rf of regfile @[riscvSingle.scala 493:20]
    rf.clock <= clock
    rf.reset <= reset
    inst alu of alu @[riscvSingle.scala 494:21]
    alu.clock <= clock
    alu.reset <= reset
    inst ext1 of extend @[riscvSingle.scala 495:22]
    ext1.clock <= clock
    ext1.reset <= reset
    inst ext2 of extend_1 @[riscvSingle.scala 496:22]
    ext2.clock <= clock
    ext2.reset <= reset
    wire branchImm : UInt<12> @[riscvSingle.scala 497:25]
    wire jumpImm : UInt<12> @[riscvSingle.scala 498:23]
    wire auiImm : SInt<32> @[riscvSingle.scala 499:22]
    wire memImm : SInt<32> @[riscvSingle.scala 500:22]
    wire branchExtImm : SInt<32> @[riscvSingle.scala 501:28]
    wire extImm : SInt<32> @[riscvSingle.scala 502:22]
    wire pcRegBranch : UInt<32> @[riscvSingle.scala 503:27]
    wire regWriteData : SInt<32> @[riscvSingle.scala 504:28]
    wire regReadAddress1 : UInt<5> @[riscvSingle.scala 505:31]
    wire regReadAddress2 : UInt<5> @[riscvSingle.scala 506:31]
    node _T_48 = bits(io.instr, 31, 31) @[riscvSingle.scala 509:30]
    node _T_49 = bits(io.instr, 7, 7) @[riscvSingle.scala 509:44]
    node _T_50 = bits(io.instr, 30, 25) @[riscvSingle.scala 509:57]
    node _T_51 = bits(io.instr, 11, 8) @[riscvSingle.scala 509:74]
    node _T_52 = cat(_T_50, _T_51) @[Cat.scala 30:58]
    node _T_53 = cat(_T_48, _T_49) @[Cat.scala 30:58]
    node _T_54 = cat(_T_53, _T_52) @[Cat.scala 30:58]
    branchImm <= _T_54 @[riscvSingle.scala 509:15]
    node _T_55 = bits(io.instr, 31, 31) @[riscvSingle.scala 510:28]
    node _T_56 = bits(io.instr, 19, 12) @[riscvSingle.scala 510:42]
    node _T_57 = bits(io.instr, 20, 20) @[riscvSingle.scala 510:59]
    node _T_58 = bits(io.instr, 30, 21) @[riscvSingle.scala 510:73]
    node _T_59 = cat(_T_57, _T_58) @[Cat.scala 30:58]
    node _T_60 = cat(_T_55, _T_56) @[Cat.scala 30:58]
    node _T_61 = cat(_T_60, _T_59) @[Cat.scala 30:58]
    jumpImm <= _T_61 @[riscvSingle.scala 510:13]
    node _T_62 = bits(io.instr, 31, 12) @[riscvSingle.scala 511:28]
    node _T_64 = cat(_T_62, UInt<12>("h00")) @[Cat.scala 30:58]
    node _T_65 = asSInt(_T_64) @[riscvSingle.scala 511:49]
    auiImm <= _T_65 @[riscvSingle.scala 511:12]
    ext1.io.instr12 <= branchImm @[riscvSingle.scala 512:21]
    ext1.io.instr20 <= jumpImm @[riscvSingle.scala 513:21]
    ext1.io.immSrc <= io.immSrc @[riscvSingle.scala 514:20]
    node _T_66 = bits(io.instr, 31, 20) @[riscvSingle.scala 515:32]
    ext2.io.instr12 <= _T_66 @[riscvSingle.scala 515:21]
    ext2.io.instr20 <= jumpImm @[riscvSingle.scala 516:21]
    ext2.io.immSrc <= io.immSrc @[riscvSingle.scala 517:20]
    branchExtImm <= ext1.io.extImm @[riscvSingle.scala 518:18]
    node _T_67 = not(io.pcSrc) @[riscvSingle.scala 519:28]
    node _T_69 = eq(_T_67, UInt<1>("h00")) @[riscvSingle.scala 519:28]
    node _T_70 = mux(_T_69, auiImm, ext2.io.extImm) @[riscvSingle.scala 519:18]
    extImm <= _T_70 @[riscvSingle.scala 519:12]
    reg pcReg : UInt<32>, clock with : (reset => (reset, UInt<32>("h00"))) @[riscvSingle.scala 523:25]
    wire pcNext : UInt<32> @[riscvSingle.scala 524:22]
    wire pcBranch : SInt<32> @[riscvSingle.scala 525:24]
    wire pcPlus8 : UInt<32> @[riscvSingle.scala 526:23]
    wire pcPlus4 : UInt<32> @[riscvSingle.scala 527:23]
    node _T_78 = add(pcReg, UInt<3>("h04")) @[riscvSingle.scala 528:22]
    node _T_79 = tail(_T_78, 1) @[riscvSingle.scala 528:22]
    pcPlus4 <= _T_79 @[riscvSingle.scala 528:13]
    node _T_81 = add(pcPlus4, UInt<3>("h04")) @[riscvSingle.scala 529:24]
    node _T_82 = tail(_T_81, 1) @[riscvSingle.scala 529:24]
    pcPlus8 <= _T_82 @[riscvSingle.scala 529:13]
    node _T_83 = asSInt(pcPlus4) @[riscvSingle.scala 530:40]
    node _T_84 = add(branchExtImm, _T_83) @[riscvSingle.scala 530:30]
    node _T_85 = tail(_T_84, 1) @[riscvSingle.scala 530:30]
    node _T_86 = asSInt(_T_85) @[riscvSingle.scala 530:30]
    pcBranch <= _T_86 @[riscvSingle.scala 530:14]
    node _T_87 = asUInt(alu.io.out) @[riscvSingle.scala 531:31]
    node _T_89 = and(_T_87, UInt<32>("h0fffffffe")) @[riscvSingle.scala 531:38]
    pcRegBranch <= _T_89 @[riscvSingle.scala 531:17]
    node _T_90 = bits(io.branchSrc, 1, 1) @[riscvSingle.scala 532:31]
    node _T_91 = not(_T_90) @[riscvSingle.scala 532:35]
    node _T_93 = eq(_T_91, UInt<1>("h00")) @[riscvSingle.scala 532:35]
    node _T_94 = bits(io.branchSrc, 0, 0) @[riscvSingle.scala 532:70]
    node _T_95 = not(_T_94) @[riscvSingle.scala 532:74]
    node _T_97 = eq(_T_95, UInt<1>("h00")) @[riscvSingle.scala 532:74]
    node _T_98 = asUInt(pcBranch) @[riscvSingle.scala 532:89]
    node _T_99 = mux(_T_97, _T_98, pcPlus4) @[riscvSingle.scala 532:57]
    node _T_100 = mux(_T_93, pcRegBranch, _T_99) @[riscvSingle.scala 532:18]
    pcNext <= _T_100 @[riscvSingle.scala 532:12]
    pcReg <= pcNext @[riscvSingle.scala 533:11]
    io.pc <= pcReg @[riscvSingle.scala 534:11]
    node _T_101 = bits(io.instr, 31, 25) @[riscvSingle.scala 538:28]
    node _T_102 = bits(io.instr, 11, 7) @[riscvSingle.scala 538:45]
    node _T_103 = cat(_T_101, _T_102) @[Cat.scala 30:58]
    node _T_104 = asSInt(_T_103) @[riscvSingle.scala 538:54]
    memImm <= _T_104 @[riscvSingle.scala 538:12]
    node _T_105 = not(io.memToReg) @[riscvSingle.scala 541:40]
    node _T_107 = eq(_T_105, UInt<1>("h00")) @[riscvSingle.scala 541:40]
    node _T_108 = mux(_T_107, extImm, memImm) @[riscvSingle.scala 541:27]
    node _T_109 = add(_T_108, rf.io.regReadData1) @[riscvSingle.scala 541:70]
    node _T_110 = tail(_T_109, 1) @[riscvSingle.scala 541:70]
    node _T_111 = asSInt(_T_110) @[riscvSingle.scala 541:70]
    node _T_112 = asUInt(_T_111) @[riscvSingle.scala 541:92]
    io.memAddress <= _T_112 @[riscvSingle.scala 541:19]
    node _T_113 = bits(io.regSrc, 0, 0) @[riscvSingle.scala 544:37]
    node _T_114 = not(_T_113) @[riscvSingle.scala 544:41]
    node _T_116 = eq(_T_114, UInt<1>("h00")) @[riscvSingle.scala 544:41]
    node _T_118 = bits(io.instr, 19, 15) @[riscvSingle.scala 544:67]
    node _T_119 = mux(_T_116, UInt<5>("h01f"), _T_118) @[riscvSingle.scala 544:27]
    regReadAddress1 <= _T_119 @[riscvSingle.scala 544:21]
    node _T_120 = bits(io.regSrc, 1, 1) @[riscvSingle.scala 545:37]
    node _T_121 = not(_T_120) @[riscvSingle.scala 545:41]
    node _T_123 = eq(_T_121, UInt<1>("h00")) @[riscvSingle.scala 545:41]
    node _T_124 = bits(io.instr, 11, 7) @[riscvSingle.scala 545:55]
    node _T_125 = bits(io.instr, 24, 20) @[riscvSingle.scala 545:71]
    node _T_126 = mux(_T_123, _T_124, _T_125) @[riscvSingle.scala 545:27]
    regReadAddress2 <= _T_126 @[riscvSingle.scala 545:21]
    node _T_127 = bits(io.regSrc, 2, 2) @[riscvSingle.scala 546:34]
    node _T_128 = not(_T_127) @[riscvSingle.scala 546:38]
    node _T_130 = eq(_T_128, UInt<1>("h00")) @[riscvSingle.scala 546:38]
    node _T_131 = asSInt(pcPlus4) @[riscvSingle.scala 546:52]
    node _T_132 = not(io.memToReg) @[riscvSingle.scala 546:76]
    node _T_134 = eq(_T_132, UInt<1>("h00")) @[riscvSingle.scala 546:76]
    node _T_135 = mux(_T_134, io.memReadData, alu.io.out) @[riscvSingle.scala 546:63]
    node _T_136 = mux(_T_130, _T_131, _T_135) @[riscvSingle.scala 546:24]
    regWriteData <= _T_136 @[riscvSingle.scala 546:18]
    rf.io.regWriteEnable <= io.regWriteEnable @[riscvSingle.scala 547:26]
    rf.io.regReadAddress1 <= regReadAddress1 @[riscvSingle.scala 548:27]
    rf.io.regReadAddress2 <= regReadAddress2 @[riscvSingle.scala 549:27]
    node _T_137 = bits(io.instr, 11, 7) @[riscvSingle.scala 550:38]
    rf.io.regWriteAddress <= _T_137 @[riscvSingle.scala 550:27]
    rf.io.regWriteData <= regWriteData @[riscvSingle.scala 551:24]
    io.memWriteData <= rf.io.regReadData2 @[riscvSingle.scala 552:21]
    node _T_138 = not(io.pcSrc) @[riscvSingle.scala 555:30]
    node _T_140 = eq(_T_138, UInt<1>("h00")) @[riscvSingle.scala 555:30]
    node _T_141 = asSInt(pcPlus4) @[riscvSingle.scala 555:44]
    node _T_142 = mux(_T_140, _T_141, rf.io.regReadData1) @[riscvSingle.scala 555:20]
    alu.io.a <= _T_142 @[riscvSingle.scala 555:14]
    node _T_143 = not(io.aluSrc) @[riscvSingle.scala 556:31]
    node _T_145 = eq(_T_143, UInt<1>("h00")) @[riscvSingle.scala 556:31]
    node _T_146 = mux(_T_145, extImm, rf.io.regReadData2) @[riscvSingle.scala 556:20]
    alu.io.b <= _T_146 @[riscvSingle.scala 556:14]
    alu.io.aluControl <= io.aluControl @[riscvSingle.scala 557:23]
    io.zeroFlag <= alu.io.zeroFlag @[riscvSingle.scala 558:17]
    io.lessThanFlag <= alu.io.lessThanFlag @[riscvSingle.scala 559:21]
    io.greaterThanFlag <= alu.io.greaterThanFlag @[riscvSingle.scala 560:24]
    datapathMessage.instr <= io.instr @[riscvSingle.scala 562:27]
    datapathMessage.memToReg <= io.memToReg @[riscvSingle.scala 563:30]
    datapathMessage.memImm <= memImm @[riscvSingle.scala 564:28]
    datapathMessage.memReadData <= io.memReadData @[riscvSingle.scala 565:33]
    datapathMessage.aluOut <= alu.io.out @[riscvSingle.scala 566:28]
    datapathMessage.pcNext <= pcNext @[riscvSingle.scala 567:28]
    datapathMessage.branchExtImm <= branchExtImm @[riscvSingle.scala 568:34]
    datapathMessage.extImm <= extImm @[riscvSingle.scala 569:28]
    datapathMessage.regReadData2 <= rf.io.regReadData2 @[riscvSingle.scala 570:34]
    datapathMessage.memWriteData <= io.memWriteData @[riscvSingle.scala 571:34]
    datapathMessage.memAddress <= io.memAddress @[riscvSingle.scala 572:32]
    datapathMessage.auiImm <= auiImm @[riscvSingle.scala 573:28]
    datapathMessage.pcBranch <= pcBranch @[riscvSingle.scala 574:30]
    datapathMessage.pcRegBranch <= pcRegBranch @[riscvSingle.scala 575:33]
    datapathMessage.pcPlus4 <= pcPlus4 @[riscvSingle.scala 576:29]
    datapathMessage.branchSrc <= io.branchSrc @[riscvSingle.scala 577:31]
    datapathMessage.regWriteData <= regWriteData @[riscvSingle.scala 578:34]
    datapathMessage.regSrc <= io.regSrc @[riscvSingle.scala 579:28]
    node _T_147 = bits(reset, 0, 0) @[riscvSingle.scala 580:11]
    node _T_149 = eq(_T_147, UInt<1>("h00")) @[riscvSingle.scala 580:11]
    when _T_149 : @[riscvSingle.scala 580:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|datapath Module:\n|  inst            : 0x%x\n|  memToReg        : b%b\n|  memImm          : b%b\n|  memAddress      : 0x%x\n|  memReadData     : 0x%x\n|  memWriteData    : 0x%x\n|  aluOut          : 0x%x\n|  pcNext          : 0x%x\n|  branchExtImm    : 0x%x\n|  extImm          : 0x%x\n|  regReadData2    : 0x%x\n|  regWriteData    : 0x%x\n|  regSrc          : 0x%x\n|  pcBranch        : 0x%x\n|  pcRegBranch     : 0x%x\n|  pcPlus4         : 0x%x\n|  branchSrc       : b%b\n|___________________________\n", datapathMessage.instr, datapathMessage.memToReg, datapathMessage.memImm, datapathMessage.memAddress, datapathMessage.memReadData, datapathMessage.memWriteData, datapathMessage.aluOut, datapathMessage.pcNext, datapathMessage.branchExtImm, datapathMessage.extImm, datapathMessage.regReadData2, datapathMessage.regWriteData, datapathMessage.regSrc, datapathMessage.pcBranch, datapathMessage.pcRegBranch, datapathMessage.pcPlus4, datapathMessage.branchSrc) @[riscvSingle.scala 580:11]
      skip @[riscvSingle.scala 580:11]
    
  module decoder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, flip funct7 : UInt<7>, flip funct3 : UInt<3>, regSrc : UInt<3>, regWriteEnable : UInt<1>, immSrc : UInt<2>, aluSrc : UInt<1>, pcSrc : UInt<1>, aluControl : UInt<4>, memWriteEnable : UInt<1>, memToReg : UInt<1>, branchSrc : UInt<2>, flip zeroFlag : UInt<1>, flip lessThanFlag : UInt<1>, flip greaterThanFlag : UInt<1>}
    
    wire decoderMessage : {branchSrc : UInt<2>, opcode : UInt<7>, funct3 : UInt<3>, regSrc : UInt<1>, immSrc : UInt<2>, aluSrc : UInt<1>, pcSrc : UInt<1>, regWriteEnable : UInt<1>, aluControl : UInt<4>, memToReg : UInt<1>, memWriteEnable : UInt<1>, zeroFlag : UInt<1>, lessThanFlag : UInt<1>, greaterThanFlag : UInt<1>} @[riscvSingle.scala 225:30]
    node _T_37 = eq(io.opcode, UInt<6>("h033")) @[riscvSingle.scala 227:20]
    when _T_37 : @[riscvSingle.scala 227:38]
      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 228:19]
      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 229:19]
      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 230:19]
      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 231:18]
      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 232:21]
      io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 233:27]
      io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 234:27]
      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 235:22]
      node _T_47 = eq(io.funct7, UInt<1>("h00")) @[riscvSingle.scala 237:24]
      when _T_47 : @[riscvSingle.scala 237:42]
        node _T_49 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 238:28]
        when _T_49 : @[riscvSingle.scala 238:42]
          io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 239:31]
          skip @[riscvSingle.scala 238:42]
        else : @[riscvSingle.scala 240:48]
          node _T_52 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 240:34]
          when _T_52 : @[riscvSingle.scala 240:48]
            io.aluControl <= UInt<2>("h03") @[riscvSingle.scala 241:31]
            skip @[riscvSingle.scala 240:48]
          else : @[riscvSingle.scala 242:48]
            node _T_55 = eq(io.funct3, UInt<2>("h02")) @[riscvSingle.scala 242:34]
            when _T_55 : @[riscvSingle.scala 242:48]
              io.aluControl <= UInt<4>("h09") @[riscvSingle.scala 243:31]
              skip @[riscvSingle.scala 242:48]
            else : @[riscvSingle.scala 244:48]
              node _T_58 = eq(io.funct3, UInt<2>("h03")) @[riscvSingle.scala 244:34]
              when _T_58 : @[riscvSingle.scala 244:48]
                io.aluControl <= UInt<3>("h05") @[riscvSingle.scala 245:31]
                skip @[riscvSingle.scala 244:48]
              else : @[riscvSingle.scala 246:48]
                node _T_61 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 246:34]
                when _T_61 : @[riscvSingle.scala 246:48]
                  io.aluControl <= UInt<3>("h06") @[riscvSingle.scala 247:31]
                  skip @[riscvSingle.scala 246:48]
                else : @[riscvSingle.scala 248:48]
                  node _T_64 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 248:34]
                  when _T_64 : @[riscvSingle.scala 248:48]
                    io.aluControl <= UInt<3>("h07") @[riscvSingle.scala 249:31]
                    skip @[riscvSingle.scala 248:48]
                  else : @[riscvSingle.scala 250:48]
                    node _T_67 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 250:34]
                    when _T_67 : @[riscvSingle.scala 250:48]
                      io.aluControl <= UInt<1>("h01") @[riscvSingle.scala 251:31]
                      skip @[riscvSingle.scala 250:48]
                    else : @[riscvSingle.scala 252:48]
                      node _T_70 = eq(io.funct3, UInt<3>("h07")) @[riscvSingle.scala 252:34]
                      when _T_70 : @[riscvSingle.scala 252:48]
                        io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 253:31]
                        skip @[riscvSingle.scala 252:48]
                      else : @[riscvSingle.scala 254:25]
                        io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 255:31]
                        skip @[riscvSingle.scala 254:25]
        skip @[riscvSingle.scala 237:42]
      else : @[riscvSingle.scala 257:47]
        node _T_74 = eq(io.funct7, UInt<1>("h01")) @[riscvSingle.scala 257:30]
        when _T_74 : @[riscvSingle.scala 257:47]
          node _T_76 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 258:28]
          when _T_76 : @[riscvSingle.scala 258:41]
            io.aluControl <= UInt<4>("h08") @[riscvSingle.scala 259:31]
            skip @[riscvSingle.scala 258:41]
          else : @[riscvSingle.scala 260:47]
            node _T_79 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 260:34]
            when _T_79 : @[riscvSingle.scala 260:47]
              io.aluControl <= UInt<4>("h0a") @[riscvSingle.scala 261:31]
              skip @[riscvSingle.scala 260:47]
            else : @[riscvSingle.scala 262:25]
              io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 263:31]
              skip @[riscvSingle.scala 262:25]
          skip @[riscvSingle.scala 257:47]
        else : @[riscvSingle.scala 265:47]
          node _T_83 = eq(io.funct7, UInt<6>("h020")) @[riscvSingle.scala 265:30]
          when _T_83 : @[riscvSingle.scala 265:47]
            node _T_85 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 266:29]
            when _T_85 : @[riscvSingle.scala 266:43]
              io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 267:31]
              skip @[riscvSingle.scala 266:43]
            else : @[riscvSingle.scala 268:47]
              node _T_88 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 268:34]
              when _T_88 : @[riscvSingle.scala 268:47]
                io.aluControl <= UInt<4>("h0c") @[riscvSingle.scala 269:31]
                skip @[riscvSingle.scala 268:47]
              else : @[riscvSingle.scala 270:25]
                io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 271:31]
                skip @[riscvSingle.scala 270:25]
            skip @[riscvSingle.scala 265:47]
          else : @[riscvSingle.scala 273:21]
            io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 274:27]
            skip @[riscvSingle.scala 273:21]
      skip @[riscvSingle.scala 227:38]
    else : @[riscvSingle.scala 276:43]
      node _T_93 = eq(io.opcode, UInt<5>("h017")) @[riscvSingle.scala 276:26]
      when _T_93 : @[riscvSingle.scala 276:43]
        io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 277:19]
        io.immSrc <= UInt<2>("h02") @[riscvSingle.scala 278:19]
        io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 279:19]
        io.pcSrc <= UInt<1>("h01") @[riscvSingle.scala 280:18]
        io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 281:21]
        io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 282:27]
        io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 283:27]
        io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 284:22]
        io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 285:23]
        skip @[riscvSingle.scala 276:43]
      else : @[riscvSingle.scala 286:44]
        node _T_104 = eq(io.opcode, UInt<5>("h013")) @[riscvSingle.scala 286:26]
        when _T_104 : @[riscvSingle.scala 286:44]
          io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 287:19]
          io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 288:19]
          io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 289:19]
          io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 290:18]
          io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 291:21]
          io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 292:27]
          io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 293:27]
          io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 294:22]
          node _T_113 = bits(io.funct7, 6, 1) @[riscvSingle.scala 296:24]
          node _T_115 = eq(_T_113, UInt<5>("h010")) @[riscvSingle.scala 296:30]
          when _T_115 : @[riscvSingle.scala 296:46]
            node _T_117 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 297:28]
            when _T_117 : @[riscvSingle.scala 297:41]
              io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 298:31]
              skip @[riscvSingle.scala 297:41]
            else : @[riscvSingle.scala 299:25]
              io.aluControl <= UInt<4>("h0f") @[riscvSingle.scala 300:31]
              skip @[riscvSingle.scala 299:25]
            skip @[riscvSingle.scala 296:46]
          else : @[riscvSingle.scala 302:20]
            node _T_121 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 303:28]
            when _T_121 : @[riscvSingle.scala 303:42]
              io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 304:31]
              skip @[riscvSingle.scala 303:42]
            else : @[riscvSingle.scala 305:48]
              node _T_124 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 305:34]
              when _T_124 : @[riscvSingle.scala 305:48]
                io.aluControl <= UInt<2>("h03") @[riscvSingle.scala 306:31]
                skip @[riscvSingle.scala 305:48]
              else : @[riscvSingle.scala 307:48]
                node _T_127 = eq(io.funct3, UInt<2>("h02")) @[riscvSingle.scala 307:34]
                when _T_127 : @[riscvSingle.scala 307:48]
                  io.aluControl <= UInt<4>("h09") @[riscvSingle.scala 308:31]
                  skip @[riscvSingle.scala 307:48]
                else : @[riscvSingle.scala 309:48]
                  node _T_130 = eq(io.funct3, UInt<2>("h03")) @[riscvSingle.scala 309:34]
                  when _T_130 : @[riscvSingle.scala 309:48]
                    io.aluControl <= UInt<3>("h05") @[riscvSingle.scala 310:31]
                    skip @[riscvSingle.scala 309:48]
                  else : @[riscvSingle.scala 311:48]
                    node _T_133 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 311:34]
                    when _T_133 : @[riscvSingle.scala 311:48]
                      io.aluControl <= UInt<3>("h06") @[riscvSingle.scala 312:31]
                      skip @[riscvSingle.scala 311:48]
                    else : @[riscvSingle.scala 313:48]
                      node _T_136 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 313:34]
                      when _T_136 : @[riscvSingle.scala 313:48]
                        io.aluControl <= UInt<3>("h07") @[riscvSingle.scala 314:31]
                        skip @[riscvSingle.scala 313:48]
                      else : @[riscvSingle.scala 315:48]
                        node _T_139 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 315:34]
                        when _T_139 : @[riscvSingle.scala 315:48]
                          io.aluControl <= UInt<1>("h01") @[riscvSingle.scala 316:31]
                          skip @[riscvSingle.scala 315:48]
                        else : @[riscvSingle.scala 317:25]
                          io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 318:31]
                          skip @[riscvSingle.scala 317:25]
            skip @[riscvSingle.scala 302:20]
          skip @[riscvSingle.scala 286:44]
        else : @[riscvSingle.scala 321:44]
          node _T_143 = eq(io.opcode, UInt<2>("h03")) @[riscvSingle.scala 321:26]
          when _T_143 : @[riscvSingle.scala 321:44]
            io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 322:19]
            io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 323:19]
            io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 324:19]
            io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 325:18]
            io.memToReg <= UInt<1>("h01") @[riscvSingle.scala 326:21]
            io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 327:27]
            io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 328:27]
            io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 329:22]
            io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 330:23]
            skip @[riscvSingle.scala 321:44]
          else : @[riscvSingle.scala 331:44]
            node _T_154 = eq(io.opcode, UInt<6>("h023")) @[riscvSingle.scala 331:26]
            when _T_154 : @[riscvSingle.scala 331:44]
              io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 332:19]
              io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 333:19]
              io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 334:19]
              io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 335:18]
              io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 336:21]
              io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 337:27]
              io.memWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 338:27]
              io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 339:22]
              io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 340:23]
              skip @[riscvSingle.scala 331:44]
            else : @[riscvSingle.scala 341:44]
              node _T_165 = eq(io.opcode, UInt<7>("h063")) @[riscvSingle.scala 341:26]
              when _T_165 : @[riscvSingle.scala 341:44]
                io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 342:19]
                io.immSrc <= UInt<1>("h01") @[riscvSingle.scala 343:19]
                io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 344:19]
                io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 345:18]
                io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 346:21]
                io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 347:27]
                io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 348:27]
                io.aluControl <= UInt<3>("h04") @[riscvSingle.scala 349:23]
                node _T_175 = eq(io.funct3, UInt<1>("h00")) @[riscvSingle.scala 351:24]
                node _T_177 = eq(io.zeroFlag, UInt<1>("h01")) @[riscvSingle.scala 351:51]
                node _T_178 = and(_T_175, _T_177) @[riscvSingle.scala 351:37]
                when _T_178 : @[riscvSingle.scala 351:59]
                  io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 352:26]
                  skip @[riscvSingle.scala 351:59]
                else : @[riscvSingle.scala 353:66]
                  node _T_181 = eq(io.funct3, UInt<1>("h01")) @[riscvSingle.scala 353:30]
                  node _T_183 = eq(io.zeroFlag, UInt<1>("h00")) @[riscvSingle.scala 353:57]
                  node _T_184 = and(_T_181, _T_183) @[riscvSingle.scala 353:43]
                  when _T_184 : @[riscvSingle.scala 353:66]
                    io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 354:26]
                    skip @[riscvSingle.scala 353:66]
                  else : @[riscvSingle.scala 355:70]
                    node _T_187 = eq(io.funct3, UInt<3>("h04")) @[riscvSingle.scala 355:30]
                    node _T_189 = eq(io.lessThanFlag, UInt<1>("h01")) @[riscvSingle.scala 355:61]
                    node _T_190 = and(_T_187, _T_189) @[riscvSingle.scala 355:43]
                    when _T_190 : @[riscvSingle.scala 355:70]
                      io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 356:26]
                      skip @[riscvSingle.scala 355:70]
                    else : @[riscvSingle.scala 357:73]
                      node _T_193 = eq(io.funct3, UInt<3>("h05")) @[riscvSingle.scala 357:30]
                      node _T_195 = eq(io.greaterThanFlag, UInt<1>("h01")) @[riscvSingle.scala 357:64]
                      node _T_196 = and(_T_193, _T_195) @[riscvSingle.scala 357:43]
                      when _T_196 : @[riscvSingle.scala 357:73]
                        io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 358:26]
                        skip @[riscvSingle.scala 357:73]
                      else : @[riscvSingle.scala 359:70]
                        node _T_199 = eq(io.funct3, UInt<3>("h06")) @[riscvSingle.scala 359:30]
                        node _T_201 = eq(io.lessThanFlag, UInt<1>("h01")) @[riscvSingle.scala 359:61]
                        node _T_202 = and(_T_199, _T_201) @[riscvSingle.scala 359:43]
                        when _T_202 : @[riscvSingle.scala 359:70]
                          io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 360:26]
                          skip @[riscvSingle.scala 359:70]
                        else : @[riscvSingle.scala 361:73]
                          node _T_205 = eq(io.funct3, UInt<3>("h07")) @[riscvSingle.scala 361:30]
                          node _T_207 = eq(io.greaterThanFlag, UInt<1>("h01")) @[riscvSingle.scala 361:64]
                          node _T_208 = and(_T_205, _T_207) @[riscvSingle.scala 361:43]
                          when _T_208 : @[riscvSingle.scala 361:73]
                            io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 362:26]
                            skip @[riscvSingle.scala 361:73]
                          else : @[riscvSingle.scala 363:21]
                            io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 364:26]
                            skip @[riscvSingle.scala 363:21]
                skip @[riscvSingle.scala 341:44]
              else : @[riscvSingle.scala 367:44]
                node _T_212 = eq(io.opcode, UInt<7>("h06f")) @[riscvSingle.scala 367:26]
                when _T_212 : @[riscvSingle.scala 367:44]
                  io.regSrc <= UInt<3>("h04") @[riscvSingle.scala 368:19]
                  io.immSrc <= UInt<2>("h02") @[riscvSingle.scala 369:19]
                  io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 370:19]
                  io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 371:18]
                  io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 372:21]
                  io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 373:27]
                  io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 374:27]
                  io.branchSrc <= UInt<1>("h01") @[riscvSingle.scala 375:22]
                  io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 376:23]
                  skip @[riscvSingle.scala 367:44]
                else : @[riscvSingle.scala 377:44]
                  node _T_223 = eq(io.opcode, UInt<7>("h067")) @[riscvSingle.scala 377:26]
                  when _T_223 : @[riscvSingle.scala 377:44]
                    io.regSrc <= UInt<3>("h04") @[riscvSingle.scala 378:19]
                    io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 379:19]
                    io.aluSrc <= UInt<1>("h01") @[riscvSingle.scala 380:19]
                    io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 381:18]
                    io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 382:21]
                    io.regWriteEnable <= UInt<1>("h01") @[riscvSingle.scala 383:27]
                    io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 384:27]
                    io.branchSrc <= UInt<2>("h02") @[riscvSingle.scala 385:22]
                    io.aluControl <= UInt<2>("h02") @[riscvSingle.scala 386:23]
                    skip @[riscvSingle.scala 377:44]
                  else : @[riscvSingle.scala 387:44]
                    node _T_234 = eq(io.opcode, UInt<7>("h073")) @[riscvSingle.scala 387:26]
                    when _T_234 : @[riscvSingle.scala 387:44]
                      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 388:19]
                      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 389:19]
                      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 390:19]
                      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 391:18]
                      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 392:21]
                      io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 393:27]
                      io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 394:27]
                      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 395:22]
                      io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 396:23]
                      skip @[riscvSingle.scala 387:44]
                    else : @[riscvSingle.scala 397:17]
                      io.regSrc <= UInt<1>("h00") @[riscvSingle.scala 398:19]
                      io.immSrc <= UInt<1>("h00") @[riscvSingle.scala 399:19]
                      io.aluSrc <= UInt<1>("h00") @[riscvSingle.scala 400:19]
                      io.pcSrc <= UInt<1>("h00") @[riscvSingle.scala 401:18]
                      io.memToReg <= UInt<1>("h00") @[riscvSingle.scala 402:21]
                      io.regWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 403:27]
                      io.memWriteEnable <= UInt<1>("h00") @[riscvSingle.scala 404:27]
                      io.branchSrc <= UInt<1>("h00") @[riscvSingle.scala 405:22]
                      io.aluControl <= UInt<1>("h00") @[riscvSingle.scala 406:23]
                      skip @[riscvSingle.scala 397:17]
    decoderMessage.branchSrc <= io.branchSrc @[riscvSingle.scala 410:30]
    decoderMessage.opcode <= io.opcode @[riscvSingle.scala 411:27]
    decoderMessage.funct3 <= io.funct3 @[riscvSingle.scala 412:27]
    decoderMessage.regSrc <= io.regSrc @[riscvSingle.scala 413:27]
    decoderMessage.immSrc <= io.immSrc @[riscvSingle.scala 414:27]
    decoderMessage.aluSrc <= io.aluSrc @[riscvSingle.scala 415:27]
    decoderMessage.pcSrc <= io.pcSrc @[riscvSingle.scala 416:26]
    decoderMessage.regWriteEnable <= io.regWriteEnable @[riscvSingle.scala 417:35]
    decoderMessage.memToReg <= io.memToReg @[riscvSingle.scala 418:29]
    decoderMessage.memWriteEnable <= io.memWriteEnable @[riscvSingle.scala 419:35]
    decoderMessage.aluControl <= io.aluControl @[riscvSingle.scala 420:31]
    decoderMessage.zeroFlag <= io.zeroFlag @[riscvSingle.scala 421:29]
    decoderMessage.lessThanFlag <= io.lessThanFlag @[riscvSingle.scala 422:33]
    decoderMessage.greaterThanFlag <= io.greaterThanFlag @[riscvSingle.scala 423:36]
    node _T_253 = bits(reset, 0, 0) @[riscvSingle.scala 424:11]
    node _T_255 = eq(_T_253, UInt<1>("h00")) @[riscvSingle.scala 424:11]
    when _T_255 : @[riscvSingle.scala 424:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|decoder Module:\n|  branchSrc          : b%b\n|  opcode             : b%b\n|  funct3             : b%b\n|  regSrc             : b%b\n|  immSrc             : b%b\n|  aluSrc             : b%b\n|  pcSrc              : b%b\n|  regWriteEnable     : b%b\n|  aluControl         : b%b\n|  memToReg           : b%b\n|  memWriteEnable     : b%b\n|  zeroFlag           : b%b\n|  lessThanFlag       : b%b\n|  greaterThanFlag    : b%b\n|___________________________\n", decoderMessage.branchSrc, decoderMessage.opcode, decoderMessage.funct3, decoderMessage.regSrc, decoderMessage.immSrc, decoderMessage.aluSrc, decoderMessage.pcSrc, decoderMessage.regWriteEnable, decoderMessage.aluControl, decoderMessage.memToReg, decoderMessage.memWriteEnable, decoderMessage.zeroFlag, decoderMessage.lessThanFlag, decoderMessage.greaterThanFlag) @[riscvSingle.scala 424:11]
      skip @[riscvSingle.scala 424:11]
    
  module riscv : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instr : UInt<32>, flip memReadData : SInt<32>, pc : UInt<32>, memWriteEnable : UInt<1>, memAddress : UInt<32>, memWriteData : SInt<32>}
    
    wire riscvMessage : {instr : UInt<32>, memReadData : SInt<32>, memWriteEnable : UInt<1>, memAddress : UInt<32>, memWriteData : SInt<32>} @[riscvSingle.scala 89:28]
    inst dp of datapath @[riscvSingle.scala 90:20]
    dp.clock <= clock
    dp.reset <= reset
    inst d of decoder @[riscvSingle.scala 91:19]
    d.clock <= clock
    d.reset <= reset
    riscvMessage.instr <= io.instr @[riscvSingle.scala 95:24]
    riscvMessage.memReadData <= io.memReadData @[riscvSingle.scala 96:30]
    riscvMessage.memWriteEnable <= io.memWriteEnable @[riscvSingle.scala 97:33]
    riscvMessage.memWriteData <= io.memWriteData @[riscvSingle.scala 98:31]
    riscvMessage.memAddress <= io.memAddress @[riscvSingle.scala 99:29]
    node _T_18 = bits(reset, 0, 0) @[riscvSingle.scala 100:11]
    node _T_20 = eq(_T_18, UInt<1>("h00")) @[riscvSingle.scala 100:11]
    when _T_20 : @[riscvSingle.scala 100:11]
      printf(clock, UInt<1>(1), "___________________________\n|riscv Module:\n|  instr          : 0x%x\n|  memWriteEnable : b%b\n|  memWriteData   : b%b\n|  memAddress     : b%b\n|  memReadData    : 0x%x\n|___________________________\n", riscvMessage.instr, riscvMessage.memWriteEnable, riscvMessage.memWriteData, riscvMessage.memAddress, riscvMessage.memReadData) @[riscvSingle.scala 100:11]
      skip @[riscvSingle.scala 100:11]
    node _T_21 = bits(io.instr, 6, 0) @[riscvSingle.scala 102:28]
    d.io.opcode <= _T_21 @[riscvSingle.scala 102:17]
    node _T_22 = bits(io.instr, 31, 25) @[riscvSingle.scala 103:28]
    d.io.funct7 <= _T_22 @[riscvSingle.scala 103:17]
    node _T_23 = bits(io.instr, 14, 12) @[riscvSingle.scala 104:28]
    d.io.funct3 <= _T_23 @[riscvSingle.scala 104:17]
    d.io.zeroFlag <= dp.io.zeroFlag @[riscvSingle.scala 105:19]
    d.io.lessThanFlag <= dp.io.lessThanFlag @[riscvSingle.scala 106:23]
    d.io.greaterThanFlag <= dp.io.greaterThanFlag @[riscvSingle.scala 107:26]
    dp.io.regSrc <= d.io.regSrc @[riscvSingle.scala 109:18]
    dp.io.regWriteEnable <= d.io.regWriteEnable @[riscvSingle.scala 110:26]
    dp.io.immSrc <= d.io.immSrc @[riscvSingle.scala 111:18]
    dp.io.aluSrc <= d.io.aluSrc @[riscvSingle.scala 112:18]
    dp.io.pcSrc <= d.io.pcSrc @[riscvSingle.scala 113:17]
    dp.io.aluControl <= d.io.aluControl @[riscvSingle.scala 114:22]
    dp.io.memToReg <= d.io.memToReg @[riscvSingle.scala 115:20]
    dp.io.instr <= io.instr @[riscvSingle.scala 116:17]
    dp.io.memReadData <= io.memReadData @[riscvSingle.scala 117:23]
    dp.io.branchSrc <= d.io.branchSrc @[riscvSingle.scala 118:21]
    io.pc <= dp.io.pc @[riscvSingle.scala 120:11]
    io.memWriteEnable <= d.io.memWriteEnable @[riscvSingle.scala 121:23]
    io.memAddress <= dp.io.memAddress @[riscvSingle.scala 122:19]
    io.memWriteData <= dp.io.memWriteData @[riscvSingle.scala 123:21]
    
  module imem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip instAddress : UInt<32>, inst : UInt<32>}
    
    cmem MEM : UInt<32>[1024] @[riscvSingle.scala 745:18]
    node _T_11 = bits(io.instAddress, 9, 0) @[riscvSingle.scala 748:19]
    infer mport _T_12 = MEM[_T_11], clock @[riscvSingle.scala 748:19]
    io.inst <= _T_12 @[riscvSingle.scala 748:13]
    
  module dmem : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip memAddress : UInt<32>, flip memWriteData : SInt<32>, flip memWriteEnable : UInt<1>, memReadData : SInt<32>}
    
    wire dmemMessage : {memAddress : UInt<32>, memWriteData : SInt<32>, memWriteEnable : UInt<32>, memReadData : SInt<32>} @[riscvSingle.scala 775:27]
    smem mem : SInt<32>[1024] @[riscvSingle.scala 776:26]
    node _T_16 = not(io.memWriteEnable) @[riscvSingle.scala 778:28]
    node _T_18 = eq(_T_16, UInt<1>("h00")) @[riscvSingle.scala 778:28]
    when _T_18 : @[riscvSingle.scala 778:33]
      node _T_19 = bits(io.memAddress, 9, 0)
      write mport _T_20 = mem[_T_19], clock
      _T_20 <= io.memWriteData
      skip @[riscvSingle.scala 778:33]
    node _T_21 = bits(io.memAddress, 9, 0) @[riscvSingle.scala 782:26]
    infer mport _T_22 = mem[_T_21], clock @[riscvSingle.scala 782:26]
    io.memReadData <= _T_22 @[riscvSingle.scala 782:20]
    node _T_23 = bits(reset, 0, 0) @[riscvSingle.scala 784:11]
    node _T_25 = eq(_T_23, UInt<1>("h00")) @[riscvSingle.scala 784:11]
    when _T_25 : @[riscvSingle.scala 784:11]
      printf(clock, UInt<1>(1), "\n\n\nMemory___________________________\n") @[riscvSingle.scala 784:11]
      skip @[riscvSingle.scala 784:11]
    wire _T_27 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_29 = mem[UInt<1>("h00")], clock @[riscvSingle.scala 787:22]
    _T_27 <= _T_29 @[riscvSingle.scala 787:16]
    node _T_30 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_32 = eq(_T_30, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_32 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(0) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_33 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_35 = eq(_T_33, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_35 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_27) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_37 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_39 = mem[UInt<1>("h01")], clock @[riscvSingle.scala 787:22]
    _T_37 <= _T_39 @[riscvSingle.scala 787:16]
    node _T_40 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_42 = eq(_T_40, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_42 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(1) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_43 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_45 = eq(_T_43, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_45 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_37) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_47 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_49 = mem[UInt<2>("h02")], clock @[riscvSingle.scala 787:22]
    _T_47 <= _T_49 @[riscvSingle.scala 787:16]
    node _T_50 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_52 = eq(_T_50, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_52 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(2) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_53 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_55 = eq(_T_53, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_55 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_47) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_57 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_59 = mem[UInt<2>("h03")], clock @[riscvSingle.scala 787:22]
    _T_57 <= _T_59 @[riscvSingle.scala 787:16]
    node _T_60 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_62 = eq(_T_60, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_62 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(3) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_63 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_65 = eq(_T_63, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_65 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_57) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_67 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_69 = mem[UInt<3>("h04")], clock @[riscvSingle.scala 787:22]
    _T_67 <= _T_69 @[riscvSingle.scala 787:16]
    node _T_70 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_72 = eq(_T_70, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_72 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(4) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_73 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_75 = eq(_T_73, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_75 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_67) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_77 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_79 = mem[UInt<3>("h05")], clock @[riscvSingle.scala 787:22]
    _T_77 <= _T_79 @[riscvSingle.scala 787:16]
    node _T_80 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_82 = eq(_T_80, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_82 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(5) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_83 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_85 = eq(_T_83, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_85 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_77) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_87 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_89 = mem[UInt<3>("h06")], clock @[riscvSingle.scala 787:22]
    _T_87 <= _T_89 @[riscvSingle.scala 787:16]
    node _T_90 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_92 = eq(_T_90, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_92 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(6) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_93 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_95 = eq(_T_93, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_95 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_87) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_97 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_99 = mem[UInt<3>("h07")], clock @[riscvSingle.scala 787:22]
    _T_97 <= _T_99 @[riscvSingle.scala 787:16]
    node _T_100 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_102 = eq(_T_100, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_102 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(7) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_103 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_105 = eq(_T_103, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_105 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_97) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_107 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_109 = mem[UInt<4>("h08")], clock @[riscvSingle.scala 787:22]
    _T_107 <= _T_109 @[riscvSingle.scala 787:16]
    node _T_110 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_112 = eq(_T_110, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_112 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(8) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_113 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_115 = eq(_T_113, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_115 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_107) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_117 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_119 = mem[UInt<4>("h09")], clock @[riscvSingle.scala 787:22]
    _T_117 <= _T_119 @[riscvSingle.scala 787:16]
    node _T_120 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_122 = eq(_T_120, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_122 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(9) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_123 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_125 = eq(_T_123, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_125 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_117) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_127 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_129 = mem[UInt<4>("h0a")], clock @[riscvSingle.scala 787:22]
    _T_127 <= _T_129 @[riscvSingle.scala 787:16]
    node _T_130 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_132 = eq(_T_130, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_132 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(10) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_133 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_135 = eq(_T_133, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_135 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_127) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_137 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_139 = mem[UInt<4>("h0b")], clock @[riscvSingle.scala 787:22]
    _T_137 <= _T_139 @[riscvSingle.scala 787:16]
    node _T_140 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_142 = eq(_T_140, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_142 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(11) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_143 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_145 = eq(_T_143, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_145 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_137) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_147 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_149 = mem[UInt<4>("h0c")], clock @[riscvSingle.scala 787:22]
    _T_147 <= _T_149 @[riscvSingle.scala 787:16]
    node _T_150 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_152 = eq(_T_150, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_152 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(12) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_153 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_155 = eq(_T_153, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_155 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_147) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_157 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_159 = mem[UInt<4>("h0d")], clock @[riscvSingle.scala 787:22]
    _T_157 <= _T_159 @[riscvSingle.scala 787:16]
    node _T_160 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_162 = eq(_T_160, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_162 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(13) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_163 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_165 = eq(_T_163, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_165 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_157) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_167 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_169 = mem[UInt<4>("h0e")], clock @[riscvSingle.scala 787:22]
    _T_167 <= _T_169 @[riscvSingle.scala 787:16]
    node _T_170 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_172 = eq(_T_170, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_172 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(14) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_173 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_175 = eq(_T_173, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_175 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_167) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_177 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_179 = mem[UInt<4>("h0f")], clock @[riscvSingle.scala 787:22]
    _T_177 <= _T_179 @[riscvSingle.scala 787:16]
    node _T_180 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_182 = eq(_T_180, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_182 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(15) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_183 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_185 = eq(_T_183, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_185 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_177) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_187 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_189 = mem[UInt<5>("h010")], clock @[riscvSingle.scala 787:22]
    _T_187 <= _T_189 @[riscvSingle.scala 787:16]
    node _T_190 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_192 = eq(_T_190, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_192 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(16) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_193 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_195 = eq(_T_193, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_195 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_187) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_197 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_199 = mem[UInt<5>("h011")], clock @[riscvSingle.scala 787:22]
    _T_197 <= _T_199 @[riscvSingle.scala 787:16]
    node _T_200 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_202 = eq(_T_200, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_202 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(17) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_203 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_205 = eq(_T_203, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_205 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_197) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_207 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_209 = mem[UInt<5>("h012")], clock @[riscvSingle.scala 787:22]
    _T_207 <= _T_209 @[riscvSingle.scala 787:16]
    node _T_210 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_212 = eq(_T_210, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_212 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(18) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_213 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_215 = eq(_T_213, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_215 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_207) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_217 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_219 = mem[UInt<5>("h013")], clock @[riscvSingle.scala 787:22]
    _T_217 <= _T_219 @[riscvSingle.scala 787:16]
    node _T_220 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_222 = eq(_T_220, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_222 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(19) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_223 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_225 = eq(_T_223, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_225 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_217) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_227 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_229 = mem[UInt<5>("h014")], clock @[riscvSingle.scala 787:22]
    _T_227 <= _T_229 @[riscvSingle.scala 787:16]
    node _T_230 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_232 = eq(_T_230, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_232 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(20) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_233 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_235 = eq(_T_233, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_235 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_227) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_237 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_239 = mem[UInt<5>("h015")], clock @[riscvSingle.scala 787:22]
    _T_237 <= _T_239 @[riscvSingle.scala 787:16]
    node _T_240 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_242 = eq(_T_240, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_242 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(21) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_243 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_245 = eq(_T_243, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_245 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_237) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_247 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_249 = mem[UInt<5>("h016")], clock @[riscvSingle.scala 787:22]
    _T_247 <= _T_249 @[riscvSingle.scala 787:16]
    node _T_250 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_252 = eq(_T_250, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_252 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(22) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_253 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_255 = eq(_T_253, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_255 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_247) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_257 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_259 = mem[UInt<5>("h017")], clock @[riscvSingle.scala 787:22]
    _T_257 <= _T_259 @[riscvSingle.scala 787:16]
    node _T_260 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_262 = eq(_T_260, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_262 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(23) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_263 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_265 = eq(_T_263, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_265 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_257) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_267 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_269 = mem[UInt<5>("h018")], clock @[riscvSingle.scala 787:22]
    _T_267 <= _T_269 @[riscvSingle.scala 787:16]
    node _T_270 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_272 = eq(_T_270, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_272 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(24) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_273 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_275 = eq(_T_273, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_275 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_267) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_277 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_279 = mem[UInt<5>("h019")], clock @[riscvSingle.scala 787:22]
    _T_277 <= _T_279 @[riscvSingle.scala 787:16]
    node _T_280 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_282 = eq(_T_280, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_282 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(25) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_283 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_285 = eq(_T_283, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_285 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_277) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_287 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_289 = mem[UInt<5>("h01a")], clock @[riscvSingle.scala 787:22]
    _T_287 <= _T_289 @[riscvSingle.scala 787:16]
    node _T_290 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_292 = eq(_T_290, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_292 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(26) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_293 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_295 = eq(_T_293, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_295 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_287) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_297 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_299 = mem[UInt<5>("h01b")], clock @[riscvSingle.scala 787:22]
    _T_297 <= _T_299 @[riscvSingle.scala 787:16]
    node _T_300 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_302 = eq(_T_300, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_302 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(27) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_303 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_305 = eq(_T_303, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_305 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_297) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_307 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_309 = mem[UInt<5>("h01c")], clock @[riscvSingle.scala 787:22]
    _T_307 <= _T_309 @[riscvSingle.scala 787:16]
    node _T_310 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_312 = eq(_T_310, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_312 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(28) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_313 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_315 = eq(_T_313, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_315 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_307) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_317 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_319 = mem[UInt<5>("h01d")], clock @[riscvSingle.scala 787:22]
    _T_317 <= _T_319 @[riscvSingle.scala 787:16]
    node _T_320 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_322 = eq(_T_320, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_322 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(29) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_323 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_325 = eq(_T_323, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_325 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_317) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_327 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_329 = mem[UInt<5>("h01e")], clock @[riscvSingle.scala 787:22]
    _T_327 <= _T_329 @[riscvSingle.scala 787:16]
    node _T_330 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_332 = eq(_T_330, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_332 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(30) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_333 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_335 = eq(_T_333, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_335 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_327) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    wire _T_337 : SInt<32> @[riscvSingle.scala 786:26]
    infer mport _T_339 = mem[UInt<5>("h01f")], clock @[riscvSingle.scala 787:22]
    _T_337 <= _T_339 @[riscvSingle.scala 787:16]
    node _T_340 = bits(reset, 0, 0) @[riscvSingle.scala 788:15]
    node _T_342 = eq(_T_340, UInt<1>("h00")) @[riscvSingle.scala 788:15]
    when _T_342 : @[riscvSingle.scala 788:15]
      printf(clock, UInt<1>(1), "| mem(31) = ") @[riscvSingle.scala 788:15]
      skip @[riscvSingle.scala 788:15]
    node _T_343 = bits(reset, 0, 0) @[riscvSingle.scala 789:15]
    node _T_345 = eq(_T_343, UInt<1>("h00")) @[riscvSingle.scala 789:15]
    when _T_345 : @[riscvSingle.scala 789:15]
      printf(clock, UInt<1>(1), "%d\n", _T_337) @[riscvSingle.scala 789:15]
      skip @[riscvSingle.scala 789:15]
    node _T_346 = bits(reset, 0, 0) @[riscvSingle.scala 791:11]
    node _T_348 = eq(_T_346, UInt<1>("h00")) @[riscvSingle.scala 791:11]
    when _T_348 : @[riscvSingle.scala 791:11]
      printf(clock, UInt<1>(1), "|________________________________\n") @[riscvSingle.scala 791:11]
      skip @[riscvSingle.scala 791:11]
    dmemMessage.memAddress <= io.memAddress @[riscvSingle.scala 793:28]
    dmemMessage.memWriteData <= io.memWriteData @[riscvSingle.scala 794:30]
    dmemMessage.memWriteEnable <= io.memWriteEnable @[riscvSingle.scala 795:32]
    dmemMessage.memReadData <= io.memReadData @[riscvSingle.scala 796:29]
    node _T_349 = bits(reset, 0, 0) @[riscvSingle.scala 797:11]
    node _T_351 = eq(_T_349, UInt<1>("h00")) @[riscvSingle.scala 797:11]
    when _T_351 : @[riscvSingle.scala 797:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|dmem Module:\n|  memAddress      : 0x%x\n|  memWriteData    : 0x%x\n|  memWriteEnable  : b%b\n|  memReadData     : 0x%x\n|___________________________\n", dmemMessage.memAddress, dmemMessage.memWriteData, dmemMessage.memWriteEnable, dmemMessage.memReadData) @[riscvSingle.scala 797:11]
      skip @[riscvSingle.scala 797:11]
    
  module top : 
    input clock : Clock
    input reset : UInt<1>
    output io : {valid : UInt<1>}
    
    wire topMessage : {instr_pulled : UInt<32>, pc_pulled : UInt<32>, memWriteEnable : UInt<1>, memWriteData : SInt<32>, memAddress : UInt<32>, memReadData : SInt<32>} @[riscvSingle.scala 33:26]
    inst r of riscv @[riscvSingle.scala 34:19]
    r.clock <= clock
    r.reset <= reset
    inst im of imem @[riscvSingle.scala 35:20]
    im.clock <= clock
    im.reset <= reset
    inst dm of dmem @[riscvSingle.scala 36:20]
    dm.clock <= clock
    dm.reset <= reset
    dm.io.memAddress <= r.io.memAddress @[riscvSingle.scala 38:22]
    dm.io.memWriteData <= r.io.memWriteData @[riscvSingle.scala 39:24]
    dm.io.memWriteEnable <= r.io.memWriteEnable @[riscvSingle.scala 40:26]
    r.io.memReadData <= dm.io.memReadData @[riscvSingle.scala 42:22]
    topMessage.instr_pulled <= im.io.inst @[riscvSingle.scala 45:29]
    node _T_9 = div(r.io.pc, UInt<3>("h04")) @[riscvSingle.scala 46:37]
    topMessage.pc_pulled <= _T_9 @[riscvSingle.scala 46:26]
    topMessage.memWriteData <= r.io.memWriteData @[riscvSingle.scala 47:29]
    topMessage.memWriteEnable <= r.io.memWriteEnable @[riscvSingle.scala 48:31]
    topMessage.memAddress <= r.io.memAddress @[riscvSingle.scala 49:27]
    topMessage.memReadData <= dm.io.memReadData @[riscvSingle.scala 50:28]
    node _T_10 = bits(reset, 0, 0) @[riscvSingle.scala 51:11]
    node _T_12 = eq(_T_10, UInt<1>("h00")) @[riscvSingle.scala 51:11]
    when _T_12 : @[riscvSingle.scala 51:11]
      printf(clock, UInt<1>(1), "\n\n\n___________________________\n|top Module:\n|  instr pulled       : 0x%x\n|  pc pulled          : b%b\n|  memWriteEnable     : b%b\n|  memWriteData       : 0x%x\n|  memAddress         : 0x%x\n|  memReadData        : 0x%x\n|___________________________\n", topMessage.instr_pulled, topMessage.pc_pulled, topMessage.memWriteEnable, topMessage.memWriteData, topMessage.memAddress, topMessage.memReadData) @[riscvSingle.scala 51:11]
      skip @[riscvSingle.scala 51:11]
    node _T_14 = div(r.io.pc, UInt<3>("h04")) @[riscvSingle.scala 53:34]
    im.io.instAddress <= _T_14 @[riscvSingle.scala 53:23]
    r.io.instr <= im.io.inst @[riscvSingle.scala 55:16]
    node _T_15 = bits(im.io.inst, 6, 0) @[riscvSingle.scala 57:31]
    node _T_17 = eq(_T_15, UInt<7>("h073")) @[riscvSingle.scala 57:38]
    node _T_20 = mux(_T_17, UInt<1>("h00"), UInt<1>("h01")) @[riscvSingle.scala 57:20]
    io.valid <= _T_20 @[riscvSingle.scala 57:14]
    
