$date
	Fri May 15 01:13:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module btff_tb $end
$var wire 1 ! qn $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 1 % prn $end
$var reg 1 & t $end
$scope module g $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 % prn $end
$var wire 1 & t $end
$var reg 1 " q $end
$var reg 1 ! qn $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
0$
1#
0"
1!
$end
#1
0#
1$
#2
0!
1"
1#
#3
0#
0&
#4
1#
#5
0#
1&
#6
1!
0"
1#
#7
0#
#8
0!
1"
1#
#9
0#
#10
1!
0"
1#
#11
0#
#12
0!
1"
1#
#13
0#
#14
1!
0"
1#
#15
0#
0&
#16
1#
#17
0#
1&
#18
0!
1"
1#
#19
0#
#20
1!
0"
1#
#21
0#
#22
0!
1"
1#
#23
0#
