

================================================================
== Vitis HLS Report for 'check_message_passing'
================================================================
* Date:           Fri May  3 00:23:09 2024

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        example-4
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.492 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      504|      708|  1.680 us|  2.360 us|  504|  708|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 4 
2 --> 3 
3 --> 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.71>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %num_of_nodes, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.21ns)   --->   "%num_of_nodes_1 = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %num_of_nodes"   --->   Operation 6 'read' 'num_of_nodes_1' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %result, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%result_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %result"   --->   Operation 8 'read' 'result_read' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 3> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %layer_num, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.21ns)   --->   "%layer_num_5 = read i3 @_ssdm_op_Read.ap_fifo.i3P0A, i3 %layer_num"   --->   Operation 10 'read' 'layer_num_5' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 3> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %embeddings_0_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %mem, void @empty_30, i32 0, i32 0, void @empty_8, i32 64, i32 1, void @empty_13, void @empty_12, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.49ns)   --->   "%icmp_ln88 = icmp_eq  i3 %layer_num_5, i3 5" [example-4/src/conv_layer.cc:88]   --->   Operation 16 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void, void" [example-4/src/conv_layer.cc:88]   --->   Operation 17 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 18 [2/2] (2.43ns)   --->   "%call_ln97 = call void @message_passing_all_pes, i16 %embeddings_0_0_0_0_0, i16 %embeddings_0_0_0_0_01, i16 %embeddings_0_0_0_0_012, i16 %embeddings_0_0_0_0_013, i16 %message, i16 %message4, i16 %message5, i16 %message6, i16 %message7, i16 %message8, i16 %message9, i16 %message10, i16 %message2, i16 %message211, i16 %message212, i16 %message213, i16 %message214, i16 %message215, i16 %message216, i16 %message217, i16 %message3, i16 %message318, i16 %message319, i16 %message320, i16 %message321, i16 %message322, i16 %message323, i16 %message324, i16 %message425, i16 %message426, i16 %message427, i16 %message428, i16 %message429, i16 %message430, i16 %message431, i16 %message432, i3 %layer_num_5, i32 %num_of_nodes_1, i8 %pes_per_node, i32 %num_of_edges_per_pe_1_0, i16 %edge_embedding_weights_V_0_0, i16 %edge_embedding_weights_V_0_1, i16 %edge_embedding_weights_V_0_2, i16 %edge_embedding_weights_V_0_3, i7 %neighbor_tables_1_0, i71 %edge_attrs_1_0, i64 %degree_tables_1_0, i16 %edge_embedding_weights_V_0_4, i16 %edge_embedding_weights_V_0_5, i16 %edge_embedding_weights_V_0_6, i16 %edge_embedding_weights_V_0_7, i32 %num_of_edges_per_pe_1_1, i16 %edge_embedding_weights_V_1_0, i16 %edge_embedding_weights_V_1_1, i16 %edge_embedding_weights_V_1_2, i16 %edge_embedding_weights_V_1_3, i7 %neighbor_tables_1_1, i71 %edge_attrs_1_1, i64 %degree_tables_1_1, i16 %edge_embedding_weights_V_1_4, i16 %edge_embedding_weights_V_1_5, i16 %edge_embedding_weights_V_1_6, i16 %edge_embedding_weights_V_1_7, i32 %num_of_edges_per_pe_1_2, i16 %edge_embedding_weights_V_2_0, i16 %edge_embedding_weights_V_2_1, i16 %edge_embedding_weights_V_2_2, i16 %edge_embedding_weights_V_2_3, i7 %neighbor_tables_1_2, i71 %edge_attrs_1_2, i64 %degree_tables_1_2, i16 %edge_embedding_weights_V_2_4, i16 %edge_embedding_weights_V_2_5, i16 %edge_embedding_weights_V_2_6, i16 %edge_embedding_weights_V_2_7, i32 %num_of_edges_per_pe_1_3, i16 %edge_embedding_weights_V_3_0, i16 %edge_embedding_weights_V_3_1, i16 %edge_embedding_weights_V_3_2, i16 %edge_embedding_weights_V_3_3, i7 %neighbor_tables_1_3, i71 %edge_attrs_1_3, i64 %degree_tables_1_3, i16 %edge_embedding_weights_V_3_4, i16 %edge_embedding_weights_V_3_5, i16 %edge_embedding_weights_V_3_6, i16 %edge_embedding_weights_V_3_7" [example-4/src/conv_layer.cc:97]   --->   Operation 18 'call' 'call_ln97' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln97 = call void @message_passing_all_pes, i16 %embeddings_0_0_0_0_0, i16 %embeddings_0_0_0_0_01, i16 %embeddings_0_0_0_0_012, i16 %embeddings_0_0_0_0_013, i16 %message, i16 %message4, i16 %message5, i16 %message6, i16 %message7, i16 %message8, i16 %message9, i16 %message10, i16 %message2, i16 %message211, i16 %message212, i16 %message213, i16 %message214, i16 %message215, i16 %message216, i16 %message217, i16 %message3, i16 %message318, i16 %message319, i16 %message320, i16 %message321, i16 %message322, i16 %message323, i16 %message324, i16 %message425, i16 %message426, i16 %message427, i16 %message428, i16 %message429, i16 %message430, i16 %message431, i16 %message432, i3 %layer_num_5, i32 %num_of_nodes_1, i8 %pes_per_node, i32 %num_of_edges_per_pe_1_0, i16 %edge_embedding_weights_V_0_0, i16 %edge_embedding_weights_V_0_1, i16 %edge_embedding_weights_V_0_2, i16 %edge_embedding_weights_V_0_3, i7 %neighbor_tables_1_0, i71 %edge_attrs_1_0, i64 %degree_tables_1_0, i16 %edge_embedding_weights_V_0_4, i16 %edge_embedding_weights_V_0_5, i16 %edge_embedding_weights_V_0_6, i16 %edge_embedding_weights_V_0_7, i32 %num_of_edges_per_pe_1_1, i16 %edge_embedding_weights_V_1_0, i16 %edge_embedding_weights_V_1_1, i16 %edge_embedding_weights_V_1_2, i16 %edge_embedding_weights_V_1_3, i7 %neighbor_tables_1_1, i71 %edge_attrs_1_1, i64 %degree_tables_1_1, i16 %edge_embedding_weights_V_1_4, i16 %edge_embedding_weights_V_1_5, i16 %edge_embedding_weights_V_1_6, i16 %edge_embedding_weights_V_1_7, i32 %num_of_edges_per_pe_1_2, i16 %edge_embedding_weights_V_2_0, i16 %edge_embedding_weights_V_2_1, i16 %edge_embedding_weights_V_2_2, i16 %edge_embedding_weights_V_2_3, i7 %neighbor_tables_1_2, i71 %edge_attrs_1_2, i64 %degree_tables_1_2, i16 %edge_embedding_weights_V_2_4, i16 %edge_embedding_weights_V_2_5, i16 %edge_embedding_weights_V_2_6, i16 %edge_embedding_weights_V_2_7, i32 %num_of_edges_per_pe_1_3, i16 %edge_embedding_weights_V_3_0, i16 %edge_embedding_weights_V_3_1, i16 %edge_embedding_weights_V_3_2, i16 %edge_embedding_weights_V_3_3, i7 %neighbor_tables_1_3, i71 %edge_attrs_1_3, i64 %degree_tables_1_3, i16 %edge_embedding_weights_V_3_4, i16 %edge_embedding_weights_V_3_5, i16 %edge_embedding_weights_V_3_6, i16 %edge_embedding_weights_V_3_7" [example-4/src/conv_layer.cc:97]   --->   Operation 19 'call' 'call_ln97' <Predicate = (!icmp_ln88)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 20 'br' 'br_ln0' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln89 = call void @finalize, i16 %embeddings_0_0_0_0_0, i16 %embeddings_0_0_0_0_01, i16 %embeddings_0_0_0_0_012, i16 %embeddings_0_0_0_0_013, i1024 %mem, i64 %result_read, i32 %num_of_nodes_1, i16 %graph_pred_bias_V_0, i16 %graph_pred_weights_V_0_0, i16 %graph_pred_weights_V_0_1, i16 %graph_pred_weights_V_0_2, i16 %graph_pred_weights_V_0_3, i16 %graph_pred_weights_V_0_4, i16 %graph_pred_weights_V_0_5, i16 %graph_pred_weights_V_0_6, i16 %graph_pred_weights_V_0_7, i16 %graph_pred_weights_V_0_8, i16 %graph_pred_weights_V_0_9, i16 %graph_pred_weights_V_0_10, i16 %graph_pred_weights_V_0_11, i16 %graph_pred_weights_V_0_12, i16 %graph_pred_weights_V_0_13, i16 %graph_pred_weights_V_0_14, i16 %graph_pred_weights_V_0_15, i16 %graph_pred_weights_V_0_16, i16 %graph_pred_weights_V_0_17, i16 %graph_pred_weights_V_0_18, i16 %graph_pred_weights_V_0_19, i16 %graph_pred_weights_V_0_20, i16 %graph_pred_weights_V_0_21, i16 %graph_pred_weights_V_0_22, i16 %graph_pred_weights_V_0_23, i16 %graph_pred_weights_V_0_24, i16 %graph_pred_weights_V_0_25, i16 %graph_pred_weights_V_0_26, i16 %graph_pred_weights_V_0_27, i16 %graph_pred_weights_V_0_28, i16 %graph_pred_weights_V_0_29, i16 %graph_pred_weights_V_0_30, i16 %graph_pred_weights_V_0_31, i16 %graph_pred_weights_V_0_32, i16 %graph_pred_weights_V_0_33, i16 %graph_pred_weights_V_0_34, i16 %graph_pred_weights_V_0_35, i16 %graph_pred_weights_V_0_36, i16 %graph_pred_weights_V_0_37, i16 %graph_pred_weights_V_0_38, i16 %graph_pred_weights_V_0_39, i16 %graph_pred_weights_V_0_40, i16 %graph_pred_weights_V_0_41, i16 %graph_pred_weights_V_0_42, i16 %graph_pred_weights_V_0_43, i16 %graph_pred_weights_V_0_44, i16 %graph_pred_weights_V_0_45, i16 %graph_pred_weights_V_0_46, i16 %graph_pred_weights_V_0_47, i16 %graph_pred_weights_V_0_48, i16 %graph_pred_weights_V_0_49, i16 %graph_pred_weights_V_0_50, i16 %graph_pred_weights_V_0_51, i16 %graph_pred_weights_V_0_52, i16 %graph_pred_weights_V_0_53, i16 %graph_pred_weights_V_0_54, i16 %graph_pred_weights_V_0_55, i16 %graph_pred_weights_V_0_56, i16 %graph_pred_weights_V_0_57, i16 %graph_pred_weights_V_0_58, i16 %graph_pred_weights_V_0_59, i16 %graph_pred_weights_V_0_60, i16 %graph_pred_weights_V_0_61, i16 %graph_pred_weights_V_0_62, i16 %graph_pred_weights_V_0_63, i16 %graph_pred_weights_V_0_64, i16 %graph_pred_weights_V_0_65, i16 %graph_pred_weights_V_0_66, i16 %graph_pred_weights_V_0_67, i16 %graph_pred_weights_V_0_68, i16 %graph_pred_weights_V_0_69, i16 %graph_pred_weights_V_0_70, i16 %graph_pred_weights_V_0_71, i16 %graph_pred_weights_V_0_72, i16 %graph_pred_weights_V_0_73, i16 %graph_pred_weights_V_0_74, i16 %graph_pred_weights_V_0_75, i16 %graph_pred_weights_V_0_76, i16 %graph_pred_weights_V_0_77, i16 %graph_pred_weights_V_0_78, i16 %graph_pred_weights_V_0_79, i16 %graph_pred_weights_V_0_80, i16 %graph_pred_weights_V_0_81, i16 %graph_pred_weights_V_0_82, i16 %graph_pred_weights_V_0_83, i16 %graph_pred_weights_V_0_84, i16 %graph_pred_weights_V_0_85, i16 %graph_pred_weights_V_0_86, i16 %graph_pred_weights_V_0_87, i16 %graph_pred_weights_V_0_88, i16 %graph_pred_weights_V_0_89, i16 %graph_pred_weights_V_0_90, i16 %graph_pred_weights_V_0_91, i16 %graph_pred_weights_V_0_92, i16 %graph_pred_weights_V_0_93, i16 %graph_pred_weights_V_0_94, i16 %graph_pred_weights_V_0_95, i16 %graph_pred_weights_V_0_96, i16 %graph_pred_weights_V_0_97, i16 %graph_pred_weights_V_0_98, i16 %graph_pred_weights_V_0_99" [example-4/src/conv_layer.cc:89]   --->   Operation 21 'call' 'call_ln89' <Predicate = (icmp_ln88)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln89 = br void" [example-4/src/conv_layer.cc:89]   --->   Operation 22 'br' 'br_ln89' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [example-4/src/conv_layer.cc:98]   --->   Operation 23 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 1.76>
ST_4 : Operation 24 [2/2] (1.76ns)   --->   "%call_ln89 = call void @finalize, i16 %embeddings_0_0_0_0_0, i16 %embeddings_0_0_0_0_01, i16 %embeddings_0_0_0_0_012, i16 %embeddings_0_0_0_0_013, i1024 %mem, i64 %result_read, i32 %num_of_nodes_1, i16 %graph_pred_bias_V_0, i16 %graph_pred_weights_V_0_0, i16 %graph_pred_weights_V_0_1, i16 %graph_pred_weights_V_0_2, i16 %graph_pred_weights_V_0_3, i16 %graph_pred_weights_V_0_4, i16 %graph_pred_weights_V_0_5, i16 %graph_pred_weights_V_0_6, i16 %graph_pred_weights_V_0_7, i16 %graph_pred_weights_V_0_8, i16 %graph_pred_weights_V_0_9, i16 %graph_pred_weights_V_0_10, i16 %graph_pred_weights_V_0_11, i16 %graph_pred_weights_V_0_12, i16 %graph_pred_weights_V_0_13, i16 %graph_pred_weights_V_0_14, i16 %graph_pred_weights_V_0_15, i16 %graph_pred_weights_V_0_16, i16 %graph_pred_weights_V_0_17, i16 %graph_pred_weights_V_0_18, i16 %graph_pred_weights_V_0_19, i16 %graph_pred_weights_V_0_20, i16 %graph_pred_weights_V_0_21, i16 %graph_pred_weights_V_0_22, i16 %graph_pred_weights_V_0_23, i16 %graph_pred_weights_V_0_24, i16 %graph_pred_weights_V_0_25, i16 %graph_pred_weights_V_0_26, i16 %graph_pred_weights_V_0_27, i16 %graph_pred_weights_V_0_28, i16 %graph_pred_weights_V_0_29, i16 %graph_pred_weights_V_0_30, i16 %graph_pred_weights_V_0_31, i16 %graph_pred_weights_V_0_32, i16 %graph_pred_weights_V_0_33, i16 %graph_pred_weights_V_0_34, i16 %graph_pred_weights_V_0_35, i16 %graph_pred_weights_V_0_36, i16 %graph_pred_weights_V_0_37, i16 %graph_pred_weights_V_0_38, i16 %graph_pred_weights_V_0_39, i16 %graph_pred_weights_V_0_40, i16 %graph_pred_weights_V_0_41, i16 %graph_pred_weights_V_0_42, i16 %graph_pred_weights_V_0_43, i16 %graph_pred_weights_V_0_44, i16 %graph_pred_weights_V_0_45, i16 %graph_pred_weights_V_0_46, i16 %graph_pred_weights_V_0_47, i16 %graph_pred_weights_V_0_48, i16 %graph_pred_weights_V_0_49, i16 %graph_pred_weights_V_0_50, i16 %graph_pred_weights_V_0_51, i16 %graph_pred_weights_V_0_52, i16 %graph_pred_weights_V_0_53, i16 %graph_pred_weights_V_0_54, i16 %graph_pred_weights_V_0_55, i16 %graph_pred_weights_V_0_56, i16 %graph_pred_weights_V_0_57, i16 %graph_pred_weights_V_0_58, i16 %graph_pred_weights_V_0_59, i16 %graph_pred_weights_V_0_60, i16 %graph_pred_weights_V_0_61, i16 %graph_pred_weights_V_0_62, i16 %graph_pred_weights_V_0_63, i16 %graph_pred_weights_V_0_64, i16 %graph_pred_weights_V_0_65, i16 %graph_pred_weights_V_0_66, i16 %graph_pred_weights_V_0_67, i16 %graph_pred_weights_V_0_68, i16 %graph_pred_weights_V_0_69, i16 %graph_pred_weights_V_0_70, i16 %graph_pred_weights_V_0_71, i16 %graph_pred_weights_V_0_72, i16 %graph_pred_weights_V_0_73, i16 %graph_pred_weights_V_0_74, i16 %graph_pred_weights_V_0_75, i16 %graph_pred_weights_V_0_76, i16 %graph_pred_weights_V_0_77, i16 %graph_pred_weights_V_0_78, i16 %graph_pred_weights_V_0_79, i16 %graph_pred_weights_V_0_80, i16 %graph_pred_weights_V_0_81, i16 %graph_pred_weights_V_0_82, i16 %graph_pred_weights_V_0_83, i16 %graph_pred_weights_V_0_84, i16 %graph_pred_weights_V_0_85, i16 %graph_pred_weights_V_0_86, i16 %graph_pred_weights_V_0_87, i16 %graph_pred_weights_V_0_88, i16 %graph_pred_weights_V_0_89, i16 %graph_pred_weights_V_0_90, i16 %graph_pred_weights_V_0_91, i16 %graph_pred_weights_V_0_92, i16 %graph_pred_weights_V_0_93, i16 %graph_pred_weights_V_0_94, i16 %graph_pred_weights_V_0_95, i16 %graph_pred_weights_V_0_96, i16 %graph_pred_weights_V_0_97, i16 %graph_pred_weights_V_0_98, i16 %graph_pred_weights_V_0_99" [example-4/src/conv_layer.cc:89]   --->   Operation 24 'call' 'call_ln89' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.72ns
The critical path consists of the following:
	fifo read operation ('layer_num') on port 'layer_num' [196]  (1.22 ns)
	'icmp' operation ('icmp_ln88', example-4/src/conv_layer.cc:88) [202]  (0.5 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'call' operation ('call_ln97', example-4/src/conv_layer.cc:97) to 'message_passing_all_pes' [205]  (2.43 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 1.76ns
The critical path consists of the following:
	'call' operation ('call_ln89', example-4/src/conv_layer.cc:89) to 'finalize' [208]  (1.76 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
