{
  "design": {
    "design_info": {
      "boundary_crc": "0x6E5C908F629764AC",
      "device": "xc7z007sclg400-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "xadc_wiz_0": "",
      "xlconstant_0": "",
      "xlconstant_1": "",
      "xlconstant_2": "",
      "clk_wiz_0": "",
      "compuerta_xor_0": "",
      "pwm_0": "",
      "xlslice_0": ""
    },
    "ports": {
      "sys_clock": {
        "direction": "I"
      },
      "reset": {
        "direction": "I"
      },
      "vn_in_0": {
        "direction": "I"
      },
      "vp_in_0": {
        "direction": "I"
      },
      "pwm_out": {
        "direction": "O"
      }
    },
    "components": {
      "xadc_wiz_0": {
        "vlnv": "xilinx.com:ip:xadc_wiz:3.3",
        "xci_name": "design_1_xadc_wiz_0_0",
        "parameters": {
          "ADC_CONVERSION_RATE": {
            "value": "45"
          },
          "BIPOLAR_OPERATION": {
            "value": "true"
          },
          "ENABLE_RESET": {
            "value": "true"
          },
          "ENABLE_VCCDDRO_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPAUX_ALARM": {
            "value": "false"
          },
          "ENABLE_VCCPINT_ALARM": {
            "value": "false"
          },
          "INTERFACE_SELECTION": {
            "value": "ENABLE_DRP"
          },
          "OT_ALARM": {
            "value": "false"
          },
          "SINGLE_CHANNEL_SELECTION": {
            "value": "VP_VN"
          },
          "USER_TEMP_ALARM": {
            "value": "false"
          },
          "VCCAUX_ALARM": {
            "value": "false"
          },
          "VCCINT_ALARM": {
            "value": "false"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_0",
        "parameters": {
          "CONST_VAL": {
            "value": "3"
          },
          "CONST_WIDTH": {
            "value": "7"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconstant_2": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_2_0"
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "124.615"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "96.948"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "USE_LOCKED": {
            "value": "false"
          }
        }
      },
      "compuerta_xor_0": {
        "vlnv": "xilinx.com:module_ref:compuerta_xor:1.0",
        "xci_name": "design_1_compuerta_xor_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "compuerta_xor",
          "boundary_crc": "0x0"
        },
        "ports": {
          "adc": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "nadc": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "pwm_0": {
        "vlnv": "xilinx.com:module_ref:pwm:1.0",
        "xci_name": "design_1_pwm_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "duty": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "pwm_out": {
            "direction": "O"
          }
        }
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "parameters": {
          "DIN_FROM": {
            "value": "15"
          },
          "DIN_TO": {
            "value": "8"
          },
          "DIN_WIDTH": {
            "value": "16"
          },
          "DOUT_WIDTH": {
            "value": "8"
          }
        }
      }
    },
    "nets": {
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xadc_wiz_0/daddr_in"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "xadc_wiz_0/dwe_in"
        ]
      },
      "xlconstant_2_dout": {
        "ports": [
          "xlconstant_2/dout",
          "xadc_wiz_0/den_in",
          "pwm_0/en"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "xadc_wiz_0/dclk_in",
          "pwm_0/clk"
        ]
      },
      "Net": {
        "ports": [
          "reset",
          "pwm_0/rst",
          "clk_wiz_0/reset"
        ]
      },
      "compuerta_xor_0_nadc": {
        "ports": [
          "compuerta_xor_0/nadc",
          "pwm_0/duty"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "compuerta_xor_0/adc"
        ]
      },
      "xadc_wiz_0_do_out": {
        "ports": [
          "xadc_wiz_0/do_out",
          "xlslice_0/Din"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "vn_in_0_1": {
        "ports": [
          "vn_in_0",
          "xadc_wiz_0/vn_in"
        ]
      },
      "vp_in_0_1": {
        "ports": [
          "vp_in_0",
          "xadc_wiz_0/vp_in"
        ]
      },
      "pwm_0_pwm_out": {
        "ports": [
          "pwm_0/pwm_out",
          "pwm_out"
        ]
      }
    }
  }
}