
---------- Begin Simulation Statistics ----------
final_tick                               189872587500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234589                       # Simulator instruction rate (inst/s)
host_mem_usage                                 657684                       # Number of bytes of host memory used
host_op_rate                                   426278                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   108.36                       # Real time elapsed on the host
host_tick_rate                             1752308867                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    25419003                       # Number of instructions simulated
sim_ops                                      46189581                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.189873                       # Number of seconds simulated
sim_ticks                                189872587500                       # Number of ticks simulated
system.cpu.Branches                           2856959                       # Number of branches fetched
system.cpu.committedInsts                    25419003                       # Number of instructions committed
system.cpu.committedOps                      46189581                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        379745175                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               379745174.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             16054778                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            14367880                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      2850540                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               22548845                       # Number of float alu accesses
system.cpu.num_fp_insts                      22548845                       # number of float instructions
system.cpu.num_fp_register_reads             22549169                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                 923                       # number of times the floating registers were written
system.cpu.num_func_calls                        4522                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              46230229                       # Number of integer alu accesses
system.cpu.num_int_insts                     46230229                       # number of integer instructions
system.cpu.num_int_register_reads           105840878                       # number of times the integer registers were read
system.cpu.num_int_register_writes           20646702                       # number of times the integer registers were written
system.cpu.num_load_insts                     1314562                       # Number of load instructions
system.cpu.num_mem_refs                      24041796                       # number of memory refs
system.cpu.num_store_insts                   22727234                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  2571      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  22187800     47.99%     48.00% # Class of executed instruction
system.cpu.op_class::IntMult                      631      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::IntDiv                        21      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                     171      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                      134      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                       74      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                     351      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     48.00% # Class of executed instruction
system.cpu.op_class::MemRead                  1314474      2.84%     50.84% # Class of executed instruction
system.cpu.op_class::MemWrite                  179382      0.39%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  88      0.00%     51.23% # Class of executed instruction
system.cpu.op_class::FloatMemWrite           22547852     48.77%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46233555                       # Class of executed instruction
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1406559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2815049                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1407084                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1407984                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2815588                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1407984                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     22589742                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22589742                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     22589742                       # number of overall hits
system.cpu.dcache.overall_hits::total        22589742                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1408100                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1408100                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1408100                       # number of overall misses
system.cpu.dcache.overall_misses::total       1408100                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 131392405500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 131392405500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 131392405500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 131392405500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     23997842                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     23997842                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     23997842                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     23997842                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.058676                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.058676                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.058676                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.058676                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 93311.842554                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 93311.842554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 93311.842554                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 93311.842554                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1406989                       # number of writebacks
system.cpu.dcache.writebacks::total           1406989                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data      1408100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1408100                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1408100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1408100                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 129984305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 129984305500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 129984305500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 129984305500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.058676                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058676                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.058676                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058676                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92311.842554                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92311.842554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92311.842554                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92311.842554                       # average overall mshr miss latency
system.cpu.dcache.replacements                1407076                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1314393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1314393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14611000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1314556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1314556                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 89638.036810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89638.036810                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          163                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     14448000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14448000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88638.036810                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88638.036810                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     21275349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21275349                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1407937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1407937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 131377794500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 131377794500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     22683286                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22683286                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.062069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.062069                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93312.267878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93312.267878                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1407937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1407937                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 129969857500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 129969857500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 92312.267878                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 92312.267878                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.640263                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            23997842                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1408100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.042711                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.640263                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.988907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.988907                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          648                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          344                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49403784                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49403784                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1314562                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    22727235                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            59                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         87996                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     35854292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         35854292                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     35854292                       # number of overall hits
system.cpu.icache.overall_hits::total        35854292                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          404                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            404                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          404                       # number of overall misses
system.cpu.icache.overall_misses::total           404                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35574500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35574500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35574500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35574500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     35854696                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     35854696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     35854696                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     35854696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88055.693069                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88055.693069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88055.693069                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88055.693069                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            8                       # number of writebacks
system.cpu.icache.writebacks::total                 8                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35170500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35170500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35170500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35170500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 87055.693069                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 87055.693069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 87055.693069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 87055.693069                       # average overall mshr miss latency
system.cpu.icache.replacements                      8                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     35854292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        35854292                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          404                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           404                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35574500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35574500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     35854696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88055.693069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88055.693069                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          404                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35170500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35170500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 87055.693069                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 87055.693069                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           298.536186                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            35854696                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               404                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          88749.247525                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   298.536186                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.291539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.291539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          300                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.386719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          71709796                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         71709796                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    35854696                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            62                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 189872587500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                       14                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.data                  14                       # number of overall hits
system.l2.overall_hits::total                      14                       # number of overall hits
system.l2.demand_misses::.cpu.inst                404                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1408086                       # number of demand (read+write) misses
system.l2.demand_misses::total                1408490                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               404                       # number of overall misses
system.l2.overall_misses::.cpu.data           1408086                       # number of overall misses
system.l2.overall_misses::total               1408490                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34560500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 127872005500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     127906566000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34560500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 127872005500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    127906566000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              404                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1408100                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1408504                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             404                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1408100                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1408504                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999990                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999990                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85545.792079                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90812.638930                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90811.128230                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85545.792079                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90812.638930                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90811.128230                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1406465                       # number of writebacks
system.l2.writebacks::total                   1406465                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1408086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1408490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1408086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1408490                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30520500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 113791145500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113821666000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30520500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 113791145500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113821666000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999990                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999990                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75545.792079                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80812.638930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80811.128230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75545.792079                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80812.638930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80811.128230                       # average overall mshr miss latency
system.l2.replacements                        2814457                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1406989                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1406989                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1406989                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1406989                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            8                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                8                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            8                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            8                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           86                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            86                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1407930                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1407930                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 127857877000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127857877000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1407937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1407937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90812.666113                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90812.666113                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1407930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1407930                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 113778577000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 113778577000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80812.666113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80812.666113                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst          404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              404                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34560500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            404                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85545.792079                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85545.792079                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          404                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30520500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75545.792079                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75545.792079                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     14128500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     14128500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           163                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.957055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.957055                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90567.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90567.307692                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     12568500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     12568500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.957055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.957055                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80567.307692                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80567.307692                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1017.217968                       # Cycle average of tags in use
system.l2.tags.total_refs                     2815502                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2815481                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     493.761987                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.233161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       518.222820                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.482189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005111                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.506077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.993377                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          907                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8446657                       # Number of tag accesses
system.l2.tags.data_accesses                  8446657                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2812930.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2816172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006797283500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       175503                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       175503                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5496911                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2645725                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1408490                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1406465                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2816980                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2812930                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2816980                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2812930                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1408490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1408490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 176941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 175502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 175504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 175507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 175507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 175505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 175504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 175504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 175503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 175503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 175503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 175503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 175503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 175503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 175503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 175503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       175503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.050666                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.030241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.917672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        175498    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        175503                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       175503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.027675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.233644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           173074     98.62%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.00%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2426      1.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        175503                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               180286720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            180027520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    949.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    948.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  189872502500                       # Total gap between requests
system.mem_ctrls.avgGap                      67451.35                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        51712                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    180235008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    180025920                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 272351.057521665702                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 949241859.360030055046                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 948140657.745025992393                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          808                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2816172                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2812930                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     25950500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 105248213750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4600771291500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32116.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     37372.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1635579.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        51712                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    180235008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     180286720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        51712                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    180027520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    180027520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          404                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1408086                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1408490                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1406465                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1406465                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       272351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    949241859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        949514210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       272351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       272351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    948149084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       948149084                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    948149084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       272351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    949241859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1897663295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2816980                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2812905                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       176172                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       176030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       175948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       175958                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       175964                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       176106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       176154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       176064                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       176028                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       176020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       176050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       176124                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       176154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       176094                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       176030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       176084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       175884                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       175821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       175776                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       175754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       175752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       175890                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       175878                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       175834                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       175816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       175668                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       175732                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       175796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       175842                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       175828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       175772                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       175862                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52455789250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           14084900000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       105274164250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18621.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           37371.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2620758                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            2615553                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            93.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.98                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       393561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   915.510876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   837.833427                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.360286                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         7259      1.84%      1.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        11406      2.90%      4.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10424      2.65%      7.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         9393      2.39%      9.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        10593      2.69%     12.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11738      2.98%     15.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         8436      2.14%     17.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        12324      3.13%     20.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       311988     79.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       393561                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             180286720                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          180025920                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              949.514210                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              948.140658                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.83                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               7.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               93.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1405601820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       747072315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    10055947440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    7342394580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14987996400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  65849264250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  17459061600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  117847338405                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   620.665363                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43577727000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6340100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 139954760500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1404516540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       746491680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    10057289760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    7340969520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14987996400.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  65602084320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17667213120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  117806561340                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   620.450603                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44122354750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6340100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 139410132750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                560                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1406465                       # Transaction distribution
system.membus.trans_dist::CleanEvict               94                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1407930                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1407930                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           560                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4223539                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      4223539                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4223539                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    360314240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    360314240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               360314240                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1408490                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1408490    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1408490                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         14066775000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13070497250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               567                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2813454                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            8                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1408079                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1407937                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1407937                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           404                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          816                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4223276                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4224092                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52736                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    360331392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              360384128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2814457                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180027520                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4222961                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.333412                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.471432                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2814977     66.66%     66.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1407984     33.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4222961                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 189872587500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4221788000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1010000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3520250000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
