
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.80000000000000000000;
2.80000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:31  483459.0      1.55    8193.6  114980.5                          
    0:01:31  483459.0      1.55    8193.6  114980.5                          
    0:01:31  484060.7      1.55    8193.6  114561.0                          
    0:01:31  484654.4      1.55    8193.6  114141.5                          
    0:01:32  485248.1      1.55    8193.6  113722.0                          
    0:01:32  485841.8      1.55    8193.5  113302.5                          
    0:01:32  486435.5      1.55    8193.5  112883.0                          
    0:01:32  487029.2      1.55    8193.5  112463.5                          
    0:01:33  487622.9      1.55    8193.5  112044.0                          
    0:01:33  488216.7      1.55    8193.5  111624.5                          
    0:01:33  488810.4      1.55    8193.4  111205.0                          
    0:01:33  489404.1      1.55    8193.4  110785.5                          
    0:01:35  490215.7      1.55    6837.8   92172.9                          
    0:01:36  491041.3      1.55    5365.5   72298.4                          
    0:01:37  491830.5      1.55    4007.2   53636.1                          
    0:01:38  492654.1      1.55    2536.7   33953.8                          
    0:01:39  493455.8      1.55    1176.9   14884.7                          
    0:02:36  509500.9      1.09     688.3     528.0                          
    0:02:37  509449.8      1.09     688.3     528.0                          
    0:02:37  509449.8      1.09     688.3     528.0                          
    0:02:39  509450.4      1.09     688.3     528.0                          
    0:02:41  509450.4      1.09     688.3     528.0                          
    0:03:18  445220.7      1.16     664.5     528.0                          
    0:03:23  445193.3      1.10     648.5     528.0                          
    0:03:28  445195.7      1.09     646.0     513.4                          
    0:03:30  445200.5      1.08     642.8     503.7                          
    0:03:43  445207.9      1.08     640.2     496.4                          
    0:03:46  445215.4      1.07     637.6     489.1                          
    0:03:48  445223.6      1.06     633.5     481.8                          
    0:03:50  445228.7      1.06     631.4     469.6                          
    0:03:53  445228.9      1.06     629.6     459.9                          
    0:03:55  445232.7      1.06     629.4     459.9                          
    0:03:56  445237.4      1.06     627.7     457.4                          
    0:03:58  445237.2      1.06     627.7     457.4                          
    0:03:58  445237.2      1.06     627.7     457.4                          
    0:03:59  445272.0      1.06     627.2     379.6                          
    0:04:00  445314.1      1.06     627.2     301.7                          
    0:04:02  445337.5      1.06     627.2     223.9                          
    0:04:03  445358.7      1.06     627.2     146.0                          
    0:04:04  445383.5      1.06     627.2      68.1                          
    0:04:06  445398.9      1.06     626.7       0.0                          
    0:04:06  445398.9      1.06     626.7       0.0                          
    0:04:07  445398.9      1.06     626.7       0.0                          
    0:04:07  445398.9      1.06     626.7       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:07  445398.9      1.06     626.7       0.0                          
    0:04:07  445439.6      1.04     623.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:07  445475.8      1.02     620.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:07  445527.4      1.02     615.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  445594.4      1.02     608.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  445655.1      1.02     602.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  445722.1      1.02     596.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:07  445782.7      1.02     590.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:08  445849.8      1.02     584.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:08  445901.9      1.02     579.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:08  445921.9      1.01     577.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:08  445954.3      1.01     575.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:08  445970.5      1.01     574.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:08  445995.5      1.00     572.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:08  445999.8      1.00     572.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446010.7      0.99     571.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446024.5      0.99     570.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446044.0      0.99     569.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:09  446055.1      0.99     569.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446072.2      0.99     568.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446094.5      0.99     567.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:09  446120.0      0.99     565.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  446166.6      0.99     560.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  446220.6      0.99     555.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  446267.1      0.99     551.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  446321.1      0.99     546.5       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:09  446367.7      0.99     542.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:10  446396.7      0.98     540.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446411.0      0.98     540.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:10  446416.6      0.98     539.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446431.0      0.98     538.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446443.2      0.98     538.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446461.8      0.98     536.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:10  446495.1      0.97     535.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446510.0      0.97     535.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:10  446531.5      0.97     534.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446558.9      0.97     533.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446579.7      0.97     532.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446594.0      0.96     531.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446604.4      0.96     531.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446617.5      0.96     530.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446632.3      0.96     529.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446669.3      0.95     528.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446684.0      0.95     528.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446697.8      0.95     527.5       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:11  446713.2      0.95     527.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:12  446744.9      0.95     526.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446763.2      0.94     525.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:12  446776.5      0.94     524.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:12  446793.3      0.94     524.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446803.4      0.94     523.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:12  446808.7      0.93     523.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:12  446820.1      0.93     522.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446833.7      0.93     521.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  446857.4      0.93     519.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  446881.1      0.93     517.6       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  446904.7      0.93     515.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:12  446926.5      0.93     514.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446945.2      0.93     513.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446960.6      0.93     512.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446977.3      0.93     512.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446984.5      0.92     511.6       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:13  446991.7      0.92     511.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446996.8      0.92     510.7       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447013.5      0.92     509.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447022.6      0.91     509.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447035.3      0.91     509.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447048.1      0.91     508.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:13  447058.5      0.91     508.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:14  447075.2      0.91     507.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447104.2      0.91     506.2       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447123.4      0.91     505.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:14  447131.6      0.91     505.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:14  447131.1      0.91     505.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447136.7      0.90     504.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:14  447168.3      0.90     503.6       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447176.6      0.90     503.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:14  447185.4      0.90     502.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:14  447202.7      0.90     502.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:14  447213.8      0.90     501.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447231.9      0.90     501.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447245.5      0.90     500.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447262.0      0.89     499.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447277.1      0.89     499.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447294.2      0.89     498.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447297.6      0.89     498.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:15  447314.6      0.89     496.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  447346.3      0.89     494.4       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  447377.9      0.89     492.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447385.1      0.89     492.6       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:15  447401.9      0.89     492.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447413.6      0.88     491.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447425.3      0.88     491.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447427.7      0.88     490.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447443.6      0.88     490.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:16  447467.1      0.88     489.2       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:16  447505.1      0.88     486.9      24.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  447551.9      0.88     484.6      72.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  447598.7      0.88     482.4     121.1 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  447645.5      0.88     480.1     169.5 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  447675.1      0.87     479.3     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:16  447710.7      0.87     476.5     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:16  447773.0      0.87     471.5     193.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:17  447807.3      0.87     468.8     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447821.9      0.87     468.1     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:17  447827.0      0.87     467.9     193.7 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447838.7      0.87     467.4     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:17  447848.2      0.87     467.0     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447868.7      0.86     466.2     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447875.1      0.86     466.0     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447877.8      0.86     465.8     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447882.3      0.86     465.5     193.7 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447884.7      0.86     465.3     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447890.5      0.86     465.0     193.7 path/path/path/genblk1.add_in_reg[38]/D
    0:04:17  447908.9      0.86     464.5     193.7 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447914.5      0.85     464.4     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447915.3      0.85     464.3     193.7 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447940.0      0.85     463.5     193.7 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447952.5      0.85     463.0     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447970.1      0.85     462.5     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447979.9      0.85     462.1     193.7 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447995.9      0.85     461.5     193.7 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:18  448024.1      0.85     460.6     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:18  448046.7      0.85     460.0     193.7 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:19  448052.3      0.85     459.9     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448074.3      0.84     459.2     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448074.3      0.84     459.2     193.7 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448092.7      0.84     458.7     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448093.8      0.84     458.5     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448095.9      0.84     458.2     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448104.9      0.84     457.7     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448118.5      0.84     457.2     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:19  448139.0      0.84     456.7     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:19  448143.8      0.84     456.5     193.7 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:19  448157.1      0.84     456.1     193.7 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448172.5      0.84     455.0     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448199.4      0.84     453.4     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448223.0      0.84     451.8     193.7 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  448239.8      0.84     450.9     193.7 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448260.5      0.84     450.5     193.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448274.6      0.84     450.0     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448289.8      0.84     449.5     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448300.2      0.83     449.1     193.7 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448316.4      0.83     448.6     193.7 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:20  448322.0      0.83     448.3     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:20  448337.1      0.83     447.8     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448354.7      0.83     447.2     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448356.0      0.83     446.9     193.7 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448361.3      0.83     446.5     193.7 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448408.2      0.83     444.4     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  448455.0      0.82     442.3     290.6 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  448464.6      0.82     442.0     290.6 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448472.3      0.82     441.7     290.6 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448490.9      0.82     441.3     290.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448493.5      0.82     441.1     290.6 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:21  448505.8      0.82     440.7     290.6 path/path/path/genblk1.add_in_reg[39]/D
    0:04:21  448520.1      0.82     440.2     290.6 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:21  448548.3      0.82     438.3     290.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  448576.5      0.82     436.4     290.6 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448587.4      0.82     435.9     290.6 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448606.6      0.82     434.8     290.6 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448625.8      0.82     433.6     290.6 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448644.9      0.82     432.4     290.6 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448664.1      0.82     431.2     290.6 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448671.5      0.81     430.8     290.6 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:22  448702.6      0.81     428.3     290.6 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448742.5      0.81     425.8     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448761.4      0.81     425.1     339.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448777.1      0.81     424.2     339.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:22  448788.0      0.81     423.8     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448801.6      0.81     423.4     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448815.7      0.81     423.0     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448837.8      0.81     422.4     339.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448861.7      0.80     420.2     339.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448880.3      0.80     418.9     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448901.1      0.80     417.6     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:23  448902.4      0.80     417.4     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:23  448902.4      0.80     417.4     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448916.2      0.80     416.9     339.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448916.2      0.80     416.9     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448929.5      0.80     415.8     339.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448929.8      0.80     415.6     339.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448958.3      0.80     414.0     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448986.7      0.80     412.4     339.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:23  448988.6      0.79     412.4     339.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448991.2      0.79     412.1     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448992.3      0.79     412.1     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448999.5      0.79     411.7     339.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:24  449004.5      0.79     411.4     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:24  449023.7      0.79     409.8     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:24  449037.3      0.79     409.4     339.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:24  449043.9      0.79     409.2     339.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:24  449043.9      0.79     409.2     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:24  449055.1      0.79     408.9     339.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:25  449075.6      0.79     408.3     339.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449075.6      0.79     408.3     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:25  449076.1      0.79     408.2     339.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449077.7      0.79     408.2     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:25  449080.9      0.79     408.0     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:25  449092.6      0.78     407.6     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449102.7      0.78     407.3     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:25  449110.9      0.78     406.9     339.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449119.2      0.78     406.6     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:26  449125.0      0.78     406.3     339.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449128.5      0.78     406.1     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449141.5      0.77     405.5     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:26  449152.2      0.77     405.2     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449158.8      0.77     405.0     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:26  449167.1      0.77     404.8     339.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449179.8      0.77     404.1     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449196.6      0.77     403.3     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:26  449207.2      0.77     402.9     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:26  449221.6      0.77     402.5     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:26  449233.3      0.76     402.0     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449247.1      0.76     401.5     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  449259.4      0.76     400.7     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449271.1      0.76     400.3     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449284.1      0.76     399.8     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:27  449293.1      0.76     399.4     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449308.3      0.76     398.7     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:27  449314.7      0.76     398.5     339.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449322.9      0.76     398.2     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449332.8      0.76     397.2     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  449345.8      0.76     396.8     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:27  449358.8      0.75     396.4     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:28  449366.0      0.75     396.2     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:28  449374.3      0.75     395.9     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:28  449386.8      0.75     395.3     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449395.6      0.75     394.9     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449406.7      0.75     394.5     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449421.4      0.75     394.1     339.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449431.2      0.75     393.8     339.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449442.1      0.75     393.2     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449449.0      0.75     392.7     339.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449452.5      0.75     392.3     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449462.3      0.75     391.9     339.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449475.1      0.75     391.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449491.8      0.75     390.4     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449498.8      0.74     390.1     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449507.3      0.74     389.6     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449510.2      0.74     389.4     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  449514.2      0.74     389.0     339.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449523.0      0.74     388.6     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  449531.2      0.74     388.4     339.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449541.9      0.74     387.6     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449556.2      0.74     387.1     339.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449569.3      0.74     386.4     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  449576.2      0.74     385.9     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449584.7      0.74     385.1     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  449595.1      0.74     384.7     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449604.1      0.74     384.4     339.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449613.9      0.74     383.6     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449629.1      0.74     383.1     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449641.9      0.73     382.4     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449645.1      0.73     382.3     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449652.8      0.73     381.7     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449664.2      0.73     381.2     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449671.9      0.73     380.7     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449678.3      0.73     380.3     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449683.4      0.73     380.1     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449689.8      0.73     379.5     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449701.5      0.73     378.8     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449712.1      0.73     378.3     339.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449724.3      0.73     377.6     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449734.2      0.73     376.9     339.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449738.4      0.73     376.3     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449752.5      0.73     375.4     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449766.6      0.73     374.8     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449779.1      0.72     374.3     339.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449791.9      0.72     373.9     339.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449803.1      0.72     373.5     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449815.0      0.72     372.7     339.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449822.8      0.72     372.3     339.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449830.5      0.72     371.9     339.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449842.2      0.72     371.5     339.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449848.8      0.72     371.0     339.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:32  449857.9      0.72     370.4     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:32  449866.9      0.72     369.9     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:32  449875.2      0.72     369.5     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449882.1      0.72     369.0     339.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449894.8      0.72     368.5     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:32  449901.5      0.72     368.0     339.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449908.4      0.72     367.8     339.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449919.0      0.72     367.2     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449932.1      0.71     366.6     339.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449941.1      0.71     366.0     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449947.8      0.71     365.5     339.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:32  449957.6      0.71     364.9     339.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449964.3      0.71     364.7     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449974.1      0.71     364.3     339.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449984.5      0.71     363.9     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:33  449995.7      0.71     363.5     339.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:33  450000.2      0.71     363.2     339.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:33  450007.1      0.71     363.1     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450008.7      0.71     363.2     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450018.8      0.71     363.3     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:33  450028.9      0.71     362.7     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:33  450043.0      0.71     362.2     339.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450046.5      0.71     362.0     339.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450057.9      0.71     361.2     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450067.2      0.71     360.8     339.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:33  450074.4      0.71     360.5     339.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450080.0      0.71     360.1     339.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450088.5      0.70     359.9     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  450096.2      0.70     359.3     339.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450103.1      0.70     358.9     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450105.8      0.70     358.8     339.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450115.6      0.70     358.3     339.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  450115.6      0.70     358.2     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  450115.6      0.70     358.2     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:34  450124.1      0.70     357.6     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  450132.6      0.70     357.3     339.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450139.8      0.70     357.1     339.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:04:34  450149.7      0.70     356.8     339.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  450157.1      0.70     356.4     339.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:34  450164.8      0.70     356.0     339.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:34  450173.6      0.70     355.5     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  450185.0      0.70     355.1     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:34  450195.2      0.70     355.0     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450202.9      0.70     354.6     339.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450213.8      0.70     354.2     339.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450217.5      0.70     354.0     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450220.4      0.70     353.9     339.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450222.0      0.70     353.9     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450225.2      0.70     353.5     339.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:35  450234.5      0.70     353.3     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450239.8      0.70     353.0     339.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:35  450243.6      0.70     352.8     339.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450243.6      0.70     352.8     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450243.6      0.70     352.8     339.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450243.6      0.70     352.8     339.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450243.6      0.70     352.8     339.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450255.0      0.70     352.2     339.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450264.0      0.69     351.9     339.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450269.9      0.69     351.5     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450278.9      0.69     351.0     339.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450290.1      0.69     350.6     339.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450297.8      0.69     350.3     339.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450302.3      0.69     350.1     339.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450304.2      0.69     350.1     339.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450313.8      0.69     349.7     339.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450322.8      0.69     349.5     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450330.8      0.69     349.3     339.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450336.9      0.69     349.1     339.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450346.0      0.69     348.6     339.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450356.1      0.69     348.0     339.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450365.1      0.69     348.0     339.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450370.7      0.69     347.8     339.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450377.4      0.69     347.6     339.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:37  450381.4      0.69     347.7     339.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450387.5      0.69     347.4     339.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450391.2      0.69     347.3     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450394.1      0.69     347.3     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450400.8      0.69     347.1     339.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450410.3      0.69     346.7     339.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450421.8      0.69     346.3     339.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450429.0      0.69     346.2     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450438.5      0.68     346.0     339.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450442.3      0.68     345.9     339.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450446.8      0.68     345.5     339.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450457.4      0.68     345.3     339.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450462.5      0.68     345.0     339.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450462.5      0.68     345.0     339.0                          
    0:04:42  450322.6      0.68     345.0     339.0                          
    0:04:42  450322.6      0.68     345.0     339.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:42  450322.6      0.68     345.0     339.0                          
    0:04:42  450342.0      0.68     345.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:42  450358.7      0.68     343.9       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  450386.7      0.68     342.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  450414.6      0.68     340.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  450414.6      0.68     340.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:43  450424.7      0.68     339.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:43  450431.1      0.68     339.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450433.0      0.68     338.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450437.7      0.68     338.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450448.1      0.68     337.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450448.6      0.68     337.5       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450448.6      0.68     337.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450458.5      0.68     336.4       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450479.8      0.68     335.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:43  450480.0      0.68     334.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:43  450490.1      0.68     334.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450500.8      0.68     334.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450515.7      0.68     333.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450520.7      0.68     332.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450522.1      0.68     332.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450521.0      0.68     332.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:44  450529.5      0.68     332.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450531.9      0.68     331.8       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:44  450534.3      0.68     331.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450545.5      0.68     330.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450546.3      0.68     330.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450548.7      0.68     330.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450550.3      0.68     330.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:44  450557.4      0.68     330.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450568.3      0.68     329.3       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450578.5      0.68     328.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450600.0      0.68     327.5       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450602.7      0.68     327.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450603.5      0.68     327.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450614.4      0.68     326.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450635.9      0.68     325.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450635.9      0.68     325.3       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450660.9      0.68     323.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450671.8      0.68     322.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450672.6      0.68     322.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:45  450675.0      0.68     322.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450686.7      0.68     321.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450702.4      0.68     321.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450709.6      0.68     320.7       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450720.5      0.68     320.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450720.5      0.68     320.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450744.2      0.68     319.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450761.7      0.68     317.8       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450783.5      0.67     316.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  450796.8      0.67     315.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450800.6      0.67     315.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450801.6      0.67     315.1       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450817.1      0.67     315.0      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450819.2      0.67     315.0      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:46  450833.0      0.67     314.1      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:46  450837.5      0.67     313.9      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450844.7      0.67     313.4      24.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  450847.9      0.67     313.4      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450853.8      0.67     313.3      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450855.6      0.67     313.2      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450855.6      0.67     313.2      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450856.4      0.67     313.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450856.4      0.67     313.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450866.3      0.67     312.9      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450870.0      0.67     312.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:47  450870.8      0.67     312.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:47  450883.6      0.67     312.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450883.0      0.67     312.3      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450893.4      0.67     311.6      24.2 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  450894.5      0.67     311.6      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450894.5      0.67     311.6      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450911.2      0.67     311.2      24.2 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450913.6      0.67     311.0      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450919.2      0.67     310.9      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450918.9      0.66     310.8      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450930.6      0.66     310.1      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:04:48  450935.4      0.66     309.9      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:48  450939.4      0.66     309.7      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:48  450944.2      0.66     309.6      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450945.0      0.66     309.6      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450951.4      0.66     309.4      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450962.6      0.66     309.2      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450962.6      0.66     309.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:49  450977.7      0.66     308.9      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:49  450999.0      0.66     308.4      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:49  451001.4      0.66     308.4      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:49  451003.0      0.66     308.4      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:49  451003.3      0.66     308.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451003.3      0.66     308.3      24.2 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451006.2      0.66     308.2      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451015.0      0.66     307.9      24.2 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:50  451021.3      0.66     307.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:50  451022.7      0.65     307.7      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451024.5      0.65     307.6      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451024.8      0.65     307.5      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451042.1      0.65     306.6      24.2 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451050.1      0.65     306.3      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451067.9      0.65     305.4      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451078.0      0.65     304.5      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  451093.4      0.65     304.2      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451093.4      0.65     304.1      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451098.0      0.65     304.1      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:51  451108.6      0.65     303.4      24.2 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  451108.6      0.65     303.3      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:51  451111.3      0.65     303.3      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451117.4      0.65     303.2      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:51  451128.5      0.65     302.9      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:51  451128.5      0.65     302.9      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451137.1      0.65     302.7      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:52  451139.5      0.65     302.6      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:52  451139.5      0.65     302.6      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:52  451142.9      0.65     302.4      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:52  451143.2      0.65     302.4      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:52  451143.2      0.65     302.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:52  451155.9      0.65     301.6      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  451170.0      0.65     301.2      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:04:52  451186.8      0.65     300.7      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  451186.8      0.65     300.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:53  451188.1      0.65     300.7       0.0 path/genblk1[28].path/path/add_42/net369309
    0:04:53  451186.3      0.65     300.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:53  451197.4      0.64     300.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451208.9      0.64     300.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451215.8      0.64     299.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451227.5      0.64     299.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:54  451235.2      0.64     298.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:54  451244.8      0.64     298.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451253.6      0.63     298.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:54  451257.3      0.63     297.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451272.7      0.63     297.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:54  451281.0      0.63     297.2       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451290.0      0.63     296.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451300.6      0.63     296.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451306.5      0.63     296.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451315.3      0.63     295.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:54  451325.9      0.63     295.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451335.8      0.63     294.9       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451346.7      0.63     294.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451356.2      0.63     294.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451363.7      0.62     294.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451371.9      0.62     293.7       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451378.9      0.62     293.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451386.6      0.62     292.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451394.3      0.62     292.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451402.3      0.62     292.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451404.7      0.62     291.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451413.7      0.62     291.5       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  451425.4      0.62     291.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:55  451435.5      0.62     291.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:55  451443.0      0.62     290.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:56  451453.1      0.62     290.6       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451453.1      0.62     290.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451461.6      0.62     290.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:56  451468.0      0.62     290.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:56  451477.8      0.62     289.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:56  451486.3      0.62     289.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451492.7      0.62     289.3       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451504.4      0.61     289.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451513.2      0.61     288.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451517.7      0.61     288.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:56  451527.0      0.61     287.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:56  451538.5      0.61     287.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451549.1      0.61     286.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  451559.7      0.61     286.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:56  451567.4      0.61     286.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  451576.5      0.61     285.8       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:57  451584.7      0.61     285.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:57  451589.8      0.61     285.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  451598.6      0.61     285.0       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  451608.1      0.61     284.6       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:57  451616.1      0.61     284.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:57  451624.4      0.61     283.8       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  451628.4      0.61     283.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:58  451628.4      0.61     283.6       0.0                          
    0:04:59  451628.4      0.61     283.6       0.0                          
    0:05:11  450746.0      0.61     283.2       0.0                          
    0:05:17  450639.9      0.61     283.2       0.0                          
    0:05:20  450591.5      0.61     283.2       0.0                          
    0:05:21  450572.9      0.61     283.3       0.0                          
    0:05:21  450554.3      0.61     283.7       0.0                          
    0:05:21  450554.3      0.61     283.7       0.0                          
    0:05:24  450554.3      0.61     283.7       0.0                          
    0:05:26  450238.5      0.61     285.2       0.0                          
    0:05:26  450230.3      0.61     285.4       0.0                          
    0:05:27  450230.3      0.61     285.4       0.0                          
    0:05:27  450230.3      0.61     285.4       0.0                          
    0:05:27  450230.3      0.61     285.4       0.0                          
    0:05:27  450230.3      0.61     285.4       0.0                          
    0:05:27  450230.3      0.61     285.4       0.0                          
    0:05:27  450232.7      0.61     285.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:27  450246.8      0.61     284.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  450247.0      0.61     284.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450257.9      0.61     283.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  450259.0      0.61     283.5       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  450263.2      0.61     283.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  450281.1      0.61     282.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  450291.7      0.61     281.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  450292.0      0.61     281.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:28  450298.1      0.61     281.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  450331.9      0.61     279.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:05:28  450333.5      0.61     279.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:28  450346.5      0.61     278.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:28  450348.1      0.61     278.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:28  450358.7      0.61     278.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450368.6      0.61     277.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450377.4      0.61     276.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450383.2      0.61     276.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:29  450391.7      0.61     276.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450398.9      0.61     275.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450398.9      0.61     275.6       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450417.3      0.61     274.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450417.5      0.61     274.4       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450417.8      0.61     274.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450422.6      0.61     274.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:29  450449.7      0.61     272.1       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  450450.2      0.61     272.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:30  450459.0      0.61     271.5       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  450462.7      0.61     271.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  450462.7      0.61     271.4       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:05:30  450471.3      0.61     271.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:30  450486.2      0.61     270.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  450491.5      0.61     270.0       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  450494.7      0.61     269.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:30  450495.2      0.61     269.8       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:30  450507.4      0.61     269.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:30  450512.2      0.61     269.0       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:30  450512.2      0.61     269.0       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:31  450513.3      0.61     269.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:05:31  450513.8      0.61     269.0       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:05:31  450520.5      0.61     268.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:31  450531.4      0.61     267.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:31  450531.6      0.60     267.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:31  450538.8      0.60     267.3       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:05:31  450539.6      0.60     267.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:31  450544.4      0.60     267.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:31  450546.0      0.60     267.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:31  450549.5      0.60     266.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:05:31  450553.2      0.60     266.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:31  450561.4      0.60     266.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:32  450563.8      0.60     266.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:32  450564.4      0.60     266.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  450572.1      0.60     266.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:32  450579.0      0.60     266.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:32  450596.5      0.60     265.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:32  450597.9      0.60     265.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:32  450597.9      0.60     265.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:05:32  450601.1      0.60     265.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:05:32  450602.9      0.60     264.9       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:32  450613.0      0.60     264.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  450617.0      0.60     264.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:33  450625.8      0.60     264.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450626.3      0.60     264.0       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450626.6      0.60     263.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450638.3      0.60     263.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450650.8      0.60     263.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450652.9      0.60     263.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:33  450674.0      0.60     262.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:33  450679.8      0.60     262.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:33  450681.1      0.60     262.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450692.3      0.60     261.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450695.5      0.60     261.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450697.6      0.60     261.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450700.8      0.60     261.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450700.6      0.60     261.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450704.0      0.60     261.6       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:34  450710.1      0.60     261.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450710.9      0.60     261.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450725.0      0.60     261.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450728.7      0.59     260.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:34  450729.5      0.59     260.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:34  450731.9      0.59     260.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:05:35  450750.0      0.59     260.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  450750.0      0.59     260.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:35  450752.2      0.59     260.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:35  450765.5      0.59     259.4       0.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:35  450767.8      0.59     259.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:35  450767.8      0.59     259.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:35  450769.2      0.59     259.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:35  450785.1      0.59     259.0       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:35  450785.7      0.59     259.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:35  450785.4      0.59     258.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:36  450791.0      0.59     258.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:05:36  450791.0      0.59     258.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:36  450797.1      0.59     258.7       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:36  450797.9      0.59     258.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:36  450797.4      0.59     258.6       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:36  450796.8      0.59     258.6       0.0                          
    0:05:37  450693.9      0.59     258.6       0.0                          
    0:05:38  450638.0      0.59     258.6       0.0                          
    0:05:50  450529.5      0.59     258.6       0.0                          
    0:05:51  450438.8      0.59     258.6       0.0                          
    0:05:52  450337.5      0.59     258.6       0.0                          
    0:05:52  450236.1      0.59     258.5       0.0                          
    0:05:53  450135.6      0.59     258.5       0.0                          
    0:05:53  450035.0      0.59     258.5       0.0                          
    0:05:53  449936.1      0.59     258.5       0.0                          
    0:05:54  449834.7      0.59     258.5       0.0                          
    0:05:54  449734.2      0.59     258.5       0.0                          
    0:05:55  449640.5      0.59     258.5       0.0                          
    0:05:55  449541.6      0.59     258.4       0.0                          
    0:05:56  449434.7      0.59     258.4       0.0                          
    0:05:56  449327.7      0.59     258.4       0.0                          
    0:05:56  449227.7      0.59     258.4       0.0                          
    0:05:57  449129.6      0.59     258.4       0.0                          
    0:05:57  449025.0      0.59     258.4       0.0                          
    0:05:58  448930.1      0.59     258.4       0.0                          
    0:05:58  448827.1      0.59     258.4       0.0                          
    0:05:58  448719.4      0.59     258.3       0.0                          
    0:05:59  448613.2      0.59     258.3       0.0                          
    0:05:59  448514.3      0.59     258.3       0.0                          
    0:06:00  448407.4      0.59     258.3       0.0                          
    0:06:00  448298.8      0.59     258.3       0.0                          
    0:06:01  448187.9      0.59     258.3       0.0                          
    0:06:01  448075.4      0.59     258.3       0.0                          
    0:06:02  447964.5      0.59     258.3       0.0                          
    0:06:02  447853.6      0.59     258.3       0.0                          
    0:06:03  447742.6      0.59     258.3       0.0                          
    0:06:04  447631.7      0.59     258.3       0.0                          
    0:06:04  447520.8      0.59     258.3       0.0                          
    0:06:05  447409.9      0.59     258.3       0.0                          
    0:06:05  447298.9      0.59     258.3       0.0                          
    0:06:06  447187.2      0.59     258.3       0.0                          
    0:06:06  447077.1      0.59     258.3       0.0                          
    0:06:07  446965.4      0.59     258.3       0.0                          
    0:06:07  446855.3      0.59     258.3       0.0                          
    0:06:08  446743.5      0.59     258.3       0.0                          
    0:06:09  446633.4      0.59     258.3       0.0                          
    0:06:09  446521.7      0.59     258.3       0.0                          
    0:06:10  446410.0      0.59     258.3       0.0                          
    0:06:10  446299.8      0.59     258.3       0.0                          
    0:06:11  446195.3      0.59     258.3       0.0                          
    0:06:11  446093.2      0.59     258.2       0.0                          
    0:06:11  445986.2      0.59     258.2       0.0                          
    0:06:12  445884.1      0.59     258.1       0.0                          
    0:06:12  445790.7      0.59     258.1       0.0                          
    0:06:13  445677.4      0.59     258.1       0.0                          
    0:06:13  445566.5      0.59     258.1       0.0                          
    0:06:14  445454.0      0.59     258.1       0.0                          
    0:06:14  445329.5      0.59     258.1       0.0                          
    0:06:15  445193.8      0.59     258.1       0.0                          
    0:06:15  445061.4      0.59     258.1       0.0                          
    0:06:16  444922.5      0.59     258.1       0.0                          
    0:06:16  444794.0      0.59     258.1       0.0                          
    0:06:17  444656.8      0.59     258.1       0.0                          
    0:06:17  444525.9      0.59     258.1       0.0                          
    0:06:18  444383.8      0.59     258.1       0.0                          
    0:06:18  444253.0      0.59     258.1       0.0                          
    0:06:19  444110.9      0.59     258.1       0.0                          
    0:06:19  443980.1      0.59     258.1       0.0                          
    0:06:20  443838.0      0.59     258.1       0.0                          
    0:06:20  443707.1      0.59     258.1       0.0                          
    0:06:21  443565.1      0.59     258.1       0.0                          
    0:06:21  443434.2      0.59     258.1       0.0                          
    0:06:22  443292.2      0.59     258.1       0.0                          
    0:06:22  443161.3      0.59     258.1       0.0                          
    0:06:23  443019.3      0.59     258.1       0.0                          
    0:06:23  442888.4      0.59     258.1       0.0                          
    0:06:24  442746.4      0.59     258.1       0.0                          
    0:06:24  442615.5      0.59     258.1       0.0                          
    0:06:25  442525.6      0.59     258.1       0.0                          
    0:06:25  442516.5      0.59     258.0       0.0                          
    0:06:25  442505.1      0.59     258.0       0.0                          
    0:06:25  442490.7      0.59     258.0       0.0                          
    0:06:26  442489.7      0.59     258.0       0.0                          
    0:06:26  442471.0      0.59     258.0       0.0                          
    0:06:26  442433.3      0.59     258.0       0.0                          
    0:06:28  442418.9      0.59     258.0       0.0                          
    0:06:29  442393.9      0.59     258.0       0.0                          
    0:06:29  442385.9      0.59     257.9       0.0                          
    0:06:29  442381.9      0.59     257.7       0.0                          
    0:06:30  442380.3      0.59     257.7       0.0                          
    0:06:30  442377.1      0.59     257.7       0.0                          
    0:06:31  442371.6      0.59     257.6       0.0                          
    0:06:31  442366.0      0.59     257.5       0.0                          
    0:06:38  442365.2      0.59     257.5       0.0                          
    0:06:40  442360.4      0.59     257.5       0.0                          
    0:06:41  442357.2      0.59     257.5       0.0                          
    0:06:41  442349.5      0.59     257.5       0.0                          
    0:06:42  442342.3      0.59     257.5       0.0                          
    0:06:42  442340.4      0.59     257.5       0.0                          
    0:06:42  442338.0      0.59     257.5       0.0                          
    0:06:44  442331.9      0.59     257.5       0.0                          
    0:06:45  442296.8      0.59     258.5       0.0                          
    0:06:45  442296.3      0.59     258.5       0.0                          
    0:06:45  442296.3      0.59     258.5       0.0                          
    0:06:45  442296.3      0.59     258.5       0.0                          
    0:06:46  442296.3      0.59     258.5       0.0                          
    0:06:46  442296.3      0.59     258.5       0.0                          
    0:06:46  442296.3      0.59     258.5       0.0                          
    0:06:46  442297.6      0.59     258.5       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:06:46  442316.2      0.59     257.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:46  442317.3      0.59     257.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:46  442318.6      0.59     257.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:46  442325.0      0.59     257.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:46  442325.0      0.59     257.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:47  442324.2      0.59     257.4       0.0                          
    0:06:47  442324.7      0.59     257.3       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:47  442327.1      0.59     257.2       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:47  442327.1      0.59     257.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:06:47  442335.6      0.59     257.2       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:48  442339.1      0.59     257.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442339.1      0.59     257.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:48  442341.0      0.59     257.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442341.0      0.59     257.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:48  442341.5      0.59     257.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442346.3      0.59     256.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442356.9      0.59     256.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:48  442362.5      0.59     256.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:49  442362.8      0.59     256.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:49  442377.4      0.59     255.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  442390.4      0.58     254.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  442391.0      0.58     254.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:49  442409.3      0.58     253.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  442411.5      0.58     253.9       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:49  442429.3      0.58     253.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  442431.7      0.58     253.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:49  442431.7      0.58     253.1       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:49  442448.2      0.58     252.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  442457.5      0.58     251.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:49  442462.8      0.58     251.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:49  442462.8      0.58     251.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:49  442467.9      0.58     251.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:06:50  442487.3      0.58     250.6       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  442487.3      0.58     250.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:50  442487.3      0.58     250.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:50  442492.3      0.58     250.4       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:50  442492.6      0.58     250.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:50  442492.9      0.58     250.4       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:50  442501.4      0.58     250.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:50  442519.7      0.58     249.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  442541.3      0.58     248.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  442542.1      0.58     248.7       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:50  442543.1      0.58     248.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442544.5      0.58     248.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442549.2      0.58     248.1       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  442553.2      0.58     248.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442556.2      0.58     247.9       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442561.0      0.58     247.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442561.0      0.58     247.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:51  442571.6      0.58     247.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442578.2      0.58     247.1       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:51  442581.7      0.58     246.9       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:51  442582.2      0.58     246.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442583.0      0.58     246.8       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  442594.5      0.58     246.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442605.4      0.58     246.1       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  442605.9      0.58     246.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442607.2      0.58     246.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442609.1      0.58     245.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442612.0      0.58     245.9       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:52  442617.6      0.58     245.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:06:52  442618.1      0.58     245.8       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:52  442618.9      0.58     245.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:53  442618.1      0.58     245.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:53  442618.1      0.58     245.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:53  442638.4      0.57     244.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:53  442639.2      0.57     244.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:53  442653.0      0.57     244.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:53  442657.8      0.57     244.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:06:53  442662.6      0.57     244.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:06:53  442663.6      0.57     243.9       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:54  442664.2      0.57     243.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:06:54  442664.4      0.57     243.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  442664.4      0.57     243.9       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  442678.5      0.57     243.3       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:54  442679.1      0.57     243.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:54  442679.9      0.57     243.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:54  442689.2      0.57     242.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:54  442694.7      0.57     242.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:06:54  442705.7      0.57     242.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:54  442715.2      0.57     242.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:54  442727.2      0.57     241.8       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:55  442738.1      0.57     241.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:55  442749.5      0.56     241.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  442755.1      0.56     240.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:55  442761.2      0.56     240.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:55  442768.4      0.56     240.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:06:55  442776.9      0.56     240.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:55  442783.6      0.56     239.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  442795.6      0.56     239.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:55  442805.4      0.56     239.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:55  442816.3      0.56     239.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:55  442828.0      0.56     238.7       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:06:55  442838.7      0.56     238.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:55  442845.3      0.56     238.2       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:06:55  442852.5      0.56     238.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:56  442858.6      0.56     237.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442861.3      0.56     237.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442873.2      0.55     237.5       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  442882.0      0.55     237.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442891.3      0.55     237.0       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442898.5      0.55     236.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442903.3      0.55     236.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442911.0      0.55     236.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:56  442921.1      0.55     235.7       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  442928.3      0.55     235.4       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:06:56  442938.9      0.55     235.2       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:56  442949.8      0.55     235.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442958.9      0.55     234.6       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442967.9      0.55     234.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:57  442976.7      0.55     234.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:06:57  442985.5      0.55     233.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:06:57  442994.8      0.55     233.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443004.9      0.55     233.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443016.9      0.55     233.0       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443023.3      0.54     232.8       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:06:57  443036.0      0.54     232.7       0.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:57  443048.5      0.54     232.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443055.7      0.54     231.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:57  443056.8      0.54     231.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:57  443056.8      0.54     231.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443061.0      0.54     231.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443068.7      0.54     231.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:06:58  443069.5      0.54     231.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:06:58  443080.7      0.54     231.2       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443088.2      0.54     231.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443101.2      0.54     230.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443109.4      0.54     230.4       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443114.0      0.54     230.3       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443118.8      0.54     230.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443127.5      0.54     230.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:58  443137.4      0.54     229.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:06:58  443149.6      0.54     229.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:06:58  443160.0      0.54     228.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443168.2      0.54     228.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:58  443177.3      0.54     228.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443193.0      0.54     227.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[38]/D
    0:06:59  443206.0      0.53     227.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443211.3      0.53     227.1       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443212.4      0.53     227.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443214.5      0.53     226.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  443219.0      0.53     226.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443222.5      0.53     226.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:06:59  443226.5      0.53     226.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443232.9      0.53     226.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:06:59  443235.3      0.53     226.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  443243.5      0.53     226.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:06:59  443250.2      0.53     225.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  443253.6      0.53     225.6       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[38]/D
    0:07:00  443262.9      0.53     225.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443272.5      0.53     225.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:00  443278.9      0.53     224.9       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443286.9      0.53     224.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:00  443292.2      0.53     224.5       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:07:00  443295.9      0.53     224.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:00  443296.7      0.53     224.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1811 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:51:52 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             208373.229231
Buf/Inv area:                     8302.391926
Noncombinational area:          234923.477796
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                443296.707028
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:52:11 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  94.8794 mW   (89%)
  Net Switching Power  =  11.4130 mW   (11%)
                         ---------
Total Dynamic Power    = 106.2924 mW  (100%)

Cell Leakage Power     =   9.0992 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.9964e+04        1.0815e+03        3.9959e+06        9.5042e+04  (  82.36%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.9158e+03        1.0331e+04        5.1033e+06        2.0350e+04  (  17.64%)
--------------------------------------------------------------------------------------------------
Total          9.4880e+04 uW     1.1412e+04 uW     9.0992e+06 nW     1.1539e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 14:52:12 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[13].path/path/genblk1.add_in_reg[38]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[13].path/Mat_a_Mem/Mem/data_out[1] (memory_b20_SIZE32_LOGSIZE5_38)
                                                          0.00       0.22 f
  path/genblk1[13].path/Mat_a_Mem/data_out[1] (seqMemory_b20_SIZE32_38)
                                                          0.00       0.22 f
  path/genblk1[13].path/path/in0[1] (mac_b20_g1_19)       0.00       0.22 f
  path/genblk1[13].path/path/mult_21/a[1] (mac_b20_g1_19_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[13].path/path/mult_21/U1180/ZN (INV_X1)
                                                          0.04       0.26 r
  path/genblk1[13].path/path/mult_21/U882/Z (XOR2_X1)     0.07       0.33 r
  path/genblk1[13].path/path/mult_21/U906/Z (CLKBUF_X3)
                                                          0.07       0.40 r
  path/genblk1[13].path/path/mult_21/U1025/Z (CLKBUF_X1)
                                                          0.09       0.49 r
  path/genblk1[13].path/path/mult_21/U1230/ZN (OAI22_X1)
                                                          0.05       0.54 f
  path/genblk1[13].path/path/mult_21/U266/S (FA_X1)       0.14       0.67 r
  path/genblk1[13].path/path/mult_21/U265/S (FA_X1)       0.12       0.79 f
  path/genblk1[13].path/path/mult_21/U1098/ZN (NAND2_X1)
                                                          0.04       0.83 r
  path/genblk1[13].path/path/mult_21/U1099/ZN (NAND3_X1)
                                                          0.04       0.88 f
  path/genblk1[13].path/path/mult_21/U942/ZN (NAND2_X1)
                                                          0.04       0.92 r
  path/genblk1[13].path/path/mult_21/U945/ZN (NAND3_X1)
                                                          0.04       0.95 f
  path/genblk1[13].path/path/mult_21/U972/ZN (NAND2_X1)
                                                          0.03       0.99 r
  path/genblk1[13].path/path/mult_21/U838/ZN (NAND3_X1)
                                                          0.04       1.03 f
  path/genblk1[13].path/path/mult_21/U859/ZN (NAND2_X1)
                                                          0.04       1.07 r
  path/genblk1[13].path/path/mult_21/U796/ZN (NAND3_X1)
                                                          0.04       1.10 f
  path/genblk1[13].path/path/mult_21/U998/ZN (NAND2_X1)
                                                          0.04       1.14 r
  path/genblk1[13].path/path/mult_21/U926/ZN (NAND3_X1)
                                                          0.04       1.18 f
  path/genblk1[13].path/path/mult_21/U1022/ZN (NAND2_X1)
                                                          0.03       1.21 r
  path/genblk1[13].path/path/mult_21/U1024/ZN (NAND3_X1)
                                                          0.04       1.25 f
  path/genblk1[13].path/path/mult_21/U89/CO (FA_X1)       0.10       1.34 f
  path/genblk1[13].path/path/mult_21/U1103/ZN (NAND2_X1)
                                                          0.04       1.38 r
  path/genblk1[13].path/path/mult_21/U903/ZN (NAND3_X1)
                                                          0.04       1.42 f
  path/genblk1[13].path/path/mult_21/U1108/ZN (NAND2_X1)
                                                          0.04       1.46 r
  path/genblk1[13].path/path/mult_21/U1111/ZN (NAND3_X1)
                                                          0.04       1.50 f
  path/genblk1[13].path/path/mult_21/U854/ZN (NAND2_X1)
                                                          0.03       1.53 r
  path/genblk1[13].path/path/mult_21/U832/ZN (NAND3_X1)
                                                          0.04       1.57 f
  path/genblk1[13].path/path/mult_21/U992/ZN (NAND2_X1)
                                                          0.04       1.60 r
  path/genblk1[13].path/path/mult_21/U995/ZN (NAND3_X1)
                                                          0.04       1.64 f
  path/genblk1[13].path/path/mult_21/U1176/ZN (NAND2_X1)
                                                          0.04       1.68 r
  path/genblk1[13].path/path/mult_21/U1179/ZN (NAND3_X1)
                                                          0.04       1.71 f
  path/genblk1[13].path/path/mult_21/U820/ZN (NAND2_X1)
                                                          0.03       1.74 r
  path/genblk1[13].path/path/mult_21/U822/ZN (NAND3_X1)
                                                          0.04       1.78 f
  path/genblk1[13].path/path/mult_21/U82/CO (FA_X1)       0.10       1.87 f
  path/genblk1[13].path/path/mult_21/U978/ZN (NAND2_X1)
                                                          0.04       1.91 r
  path/genblk1[13].path/path/mult_21/U953/ZN (NAND3_X1)
                                                          0.04       1.95 f
  path/genblk1[13].path/path/mult_21/U985/ZN (NAND2_X1)
                                                          0.04       1.99 r
  path/genblk1[13].path/path/mult_21/U814/ZN (NAND3_X1)
                                                          0.04       2.03 f
  path/genblk1[13].path/path/mult_21/U827/ZN (NAND2_X1)
                                                          0.03       2.05 r
  path/genblk1[13].path/path/mult_21/U830/ZN (NAND3_X1)
                                                          0.04       2.10 f
  path/genblk1[13].path/path/mult_21/U1136/ZN (NAND2_X1)
                                                          0.04       2.14 r
  path/genblk1[13].path/path/mult_21/U1138/ZN (NAND3_X1)
                                                          0.04       2.18 f
  path/genblk1[13].path/path/mult_21/U1142/ZN (NAND2_X1)
                                                          0.04       2.22 r
  path/genblk1[13].path/path/mult_21/U1144/ZN (NAND3_X1)
                                                          0.04       2.26 f
  path/genblk1[13].path/path/mult_21/U867/ZN (NAND2_X1)
                                                          0.03       2.29 r
  path/genblk1[13].path/path/mult_21/U834/ZN (NAND3_X1)
                                                          0.04       2.33 f
  path/genblk1[13].path/path/mult_21/U1012/ZN (NAND2_X1)
                                                          0.04       2.37 r
  path/genblk1[13].path/path/mult_21/U932/ZN (NAND3_X1)
                                                          0.04       2.41 f
  path/genblk1[13].path/path/mult_21/U1017/ZN (NAND2_X1)
                                                          0.04       2.45 r
  path/genblk1[13].path/path/mult_21/U1018/ZN (NAND3_X1)
                                                          0.04       2.49 f
  path/genblk1[13].path/path/mult_21/U949/ZN (NAND2_X1)
                                                          0.03       2.52 r
  path/genblk1[13].path/path/mult_21/U931/ZN (NAND3_X1)
                                                          0.04       2.56 f
  path/genblk1[13].path/path/mult_21/U961/ZN (NAND2_X1)
                                                          0.04       2.60 r
  path/genblk1[13].path/path/mult_21/U962/ZN (NAND3_X1)
                                                          0.04       2.64 f
  path/genblk1[13].path/path/mult_21/U967/ZN (NAND2_X1)
                                                          0.04       2.67 r
  path/genblk1[13].path/path/mult_21/U952/ZN (NAND3_X1)
                                                          0.05       2.72 f
  path/genblk1[13].path/path/mult_21/U870/ZN (NAND2_X1)
                                                          0.04       2.76 r
  path/genblk1[13].path/path/mult_21/U1112/ZN (NAND3_X1)
                                                          0.03       2.79 f
  path/genblk1[13].path/path/mult_21/U1151/ZN (NAND2_X1)
                                                          0.04       2.83 r
  path/genblk1[13].path/path/mult_21/U1106/ZN (NAND3_X1)
                                                          0.04       2.86 f
  path/genblk1[13].path/path/mult_21/U1154/ZN (NAND2_X1)
                                                          0.04       2.90 r
  path/genblk1[13].path/path/mult_21/U909/ZN (NAND3_X1)
                                                          0.04       2.94 f
  path/genblk1[13].path/path/mult_21/U918/ZN (NAND2_X1)
                                                          0.04       2.98 r
  path/genblk1[13].path/path/mult_21/U921/ZN (NAND3_X1)
                                                          0.04       3.01 f
  path/genblk1[13].path/path/mult_21/U1166/ZN (NAND2_X1)
                                                          0.03       3.05 r
  path/genblk1[13].path/path/mult_21/U930/ZN (NAND3_X1)
                                                          0.04       3.09 f
  path/genblk1[13].path/path/mult_21/U1172/ZN (NAND2_X1)
                                                          0.03       3.12 r
  path/genblk1[13].path/path/mult_21/U1173/ZN (NAND3_X1)
                                                          0.04       3.16 f
  path/genblk1[13].path/path/mult_21/U64/S (FA_X1)        0.13       3.29 r
  path/genblk1[13].path/path/mult_21/product[38] (mac_b20_g1_19_DW_mult_tc_0)
                                                          0.00       3.29 r
  path/genblk1[13].path/path/genblk1.add_in_reg[38]/D (DFF_X1)
                                                          0.01       3.30 r
  data arrival time                                                  3.30

  clock clk (rise edge)                                   2.80       2.80
  clock network delay (ideal)                             0.00       2.80
  path/genblk1[13].path/path/genblk1.add_in_reg[38]/CK (DFF_X1)
                                                          0.00       2.80 r
  library setup time                                     -0.03       2.77
  data required time                                                 2.77
  --------------------------------------------------------------------------
  data required time                                                 2.77
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.53


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
