Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,442
design__inferred_latch__count,0
design__instance__count,15640
design__instance__area,118848
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,414
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.006294979248195887
power__switching__total,0.0023460653610527515
power__leakage__total,1.2147299344178464E-7
power__total,0.008641165681183338
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.3240179050113137
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.33295198096544776
timing__hold__ws__corner:nom_tt_025C_1v80,0.2892121068936081
timing__setup__ws__corner:nom_tt_025C_1v80,2.695759247686212
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.289212
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,2.695759
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,414
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.29901218458701756
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.3081886777454345
timing__hold__ws__corner:nom_ff_n40C_1v95,0.094543708871093
timing__setup__ws__corner:nom_ff_n40C_1v95,7.002408628920045
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.094544
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,7.002409
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,414
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.29075095931598716
clock__skew__worst_setup,0.2972483732179116
timing__hold__ws,0.09345102733935377
timing__setup__ws,2.3475035912940303
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.093451
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,2.347504
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 682.64 225.76
design__core__bbox,2.76 2.72 679.88 223.04
design__io,45
design__die__area,154113
design__core__area,149183
design__instance__count__stdcell,15640
design__instance__area__stdcell,118848
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.796657
design__instance__utilization__stdcell,0.796657
design__instance__count__class:buffer,66
design__instance__count__class:inverter,89
design__instance__count__class:sequential_cell,1657
design__instance__count__class:multi_input_combinational_cell,5638
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,6096
design__instance__count__class:tap_cell,2158
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,325802
design__violations,0
design__instance__count__class:timing_repair_buffer,1895
design__instance__count__class:clock_buffer,95
design__instance__count__class:clock_inverter,34
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1274
antenna__violating__nets,3
antenna__violating__pins,3
route__antenna_violation__count,3
design__instance__count__class:antenna_cell,4008
antenna_diodes_count,16
route__net,9448
route__net__special,2
route__drc_errors__iter:1,10594
route__wirelength__iter:1,396040
route__drc_errors__iter:2,6757
route__wirelength__iter:2,393022
route__drc_errors__iter:3,6033
route__wirelength__iter:3,391766
route__drc_errors__iter:4,2709
route__wirelength__iter:4,391243
route__drc_errors__iter:5,1454
route__wirelength__iter:5,390998
route__drc_errors__iter:6,901
route__wirelength__iter:6,390962
route__drc_errors__iter:7,675
route__wirelength__iter:7,390880
route__drc_errors__iter:8,519
route__wirelength__iter:8,390810
route__drc_errors__iter:9,393
route__wirelength__iter:9,390768
route__drc_errors__iter:10,223
route__wirelength__iter:10,390763
route__drc_errors__iter:11,109
route__wirelength__iter:11,390843
route__drc_errors__iter:12,56
route__wirelength__iter:12,390840
route__drc_errors__iter:13,50
route__wirelength__iter:13,390890
route__drc_errors__iter:14,17
route__wirelength__iter:14,390897
route__drc_errors__iter:15,14
route__wirelength__iter:15,390888
route__drc_errors__iter:16,9
route__wirelength__iter:16,390914
route__drc_errors__iter:17,8
route__wirelength__iter:17,390914
route__drc_errors__iter:18,8
route__wirelength__iter:18,390914
route__drc_errors__iter:19,7
route__wirelength__iter:19,390928
route__drc_errors__iter:20,7
route__wirelength__iter:20,390928
route__drc_errors__iter:21,7
route__wirelength__iter:21,390928
route__drc_errors__iter:22,4
route__wirelength__iter:22,390935
route__drc_errors__iter:23,0
route__wirelength__iter:23,390933
route__drc_errors,0
route__wirelength,390933
route__vias,83534
route__vias__singlecut,83534
route__vias__multicut,0
design__disconnected_pin__count,3
design__critical_disconnected_pin__count,0
route__wirelength__max,771.84
timing__unannotated_net__count__corner:nom_tt_025C_1v80,62
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,62
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,414
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.31269884788822805
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.31868605878475653
timing__hold__ws__corner:min_tt_025C_1v80,0.2878614095236488
timing__setup__ws__corner:min_tt_025C_1v80,3.1408121437086045
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.287861
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,3.140812
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,62
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,414
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.29075095931598716
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2972483732179116
timing__hold__ws__corner:min_ff_n40C_1v95,0.09345102733935377
timing__setup__ws__corner:min_ff_n40C_1v95,7.301844668914276
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.093451
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,7.301845
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,62
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,414
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.3392355103956291
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.35680723274793863
timing__hold__ws__corner:max_tt_025C_1v80,0.29013336998549716
timing__setup__ws__corner:max_tt_025C_1v80,2.3475035912940303
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.290133
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,2.347504
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,62
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,414
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.3114369128515979
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.3287748777394615
timing__hold__ws__corner:max_ff_n40C_1v95,0.09502487954357398
timing__setup__ws__corner:max_ff_n40C_1v95,6.767169238738925
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.095025
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,6.767169
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,62
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,62
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000120054
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000107527
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000164088
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000107527
design_powergrid__voltage__worst,0.000107527
design_powergrid__voltage__worst__net:VPWR,1.79988
design_powergrid__drop__worst,0.000120054
design_powergrid__drop__worst__net:VPWR,0.000120054
design_powergrid__voltage__worst__net:VGND,0.000107527
design_powergrid__drop__worst__net:VGND,0.000107527
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001550000000000000067502427258947506061304011382162570953369140625
ir__drop__worst,0.000120000000000000003040102891649354432956897653639316558837890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
