Startpoint: pReset (input port clocked by vclk)
Endpoint: mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1
          (removal check against rising-edge clock vclk)
Path Group: **async_default**
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.26    2.26 ^ pReset (in)
   0.00    2.26 ^ mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/RESET_B (sky130_fd_sc_hd__dfrbp_1)
           2.26   data arrival time

   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/CLK (sky130_fd_sc_hd__dfrbp_1)
   0.73    0.73   library removal time
           0.73   data required time
---------------------------------------------------------
           0.73   data required time
          -2.26   data arrival time
---------------------------------------------------------
           1.53   slack (MET)


Startpoint: mem_right_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1
            (rising edge-triggered flip-flop clocked by vclk)
Endpoint: mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1
          (rising edge-triggered flip-flop clocked by vclk)
Path Group: vclk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ mem_right_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1/CLK (sky130_fd_sc_hd__dfrbp_1)
   0.65    0.65 ^ mem_right_track_14.sc_dff_compact_1_.sky130_fd_sc_hd__dfrbp_1/Q (sky130_fd_sc_hd__dfrbp_1)
   0.00    0.65 ^ mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/D (sky130_fd_sc_hd__dfrbp_1)
           0.65   data arrival time

   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/CLK (sky130_fd_sc_hd__dfrbp_1)
  -0.09   -0.09   library hold time
          -0.09   data required time
---------------------------------------------------------
          -0.09   data required time
          -0.65   data arrival time
---------------------------------------------------------
           0.74   slack (MET)


Startpoint: pReset (input port clocked by vclk)
Endpoint: mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1
          (recovery check against rising-edge clock vclk)
Path Group: **async_default**
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.14    2.14 ^ pReset (in)
   0.00    2.14 ^ mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/RESET_B (sky130_fd_sc_hd__dfrbp_1)
           2.14   data arrival time

  12.00   12.00   clock vclk (rise edge)
   0.00   12.00   clock network delay (ideal)
   0.00   12.00   clock reconvergence pessimism
          12.00 ^ mem_bottom_track_1.sc_dff_compact_0_.sky130_fd_sc_hd__dfrbp_1/CLK (sky130_fd_sc_hd__dfrbp_1)
   0.09   12.09   library recovery time
          12.09   data required time
---------------------------------------------------------
          12.09   data required time
          -2.14   data arrival time
---------------------------------------------------------
           9.95   slack (MET)


Startpoint: right_top_grid_pin_10_ (input port clocked by vclk)
Endpoint: chanx_right_out[0] (output port clocked by vclk)
Path Group: vclk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock vclk (rise edge)
   0.00    0.00   clock network delay (ideal)
   2.00    2.00 ^ input external delay
   0.00    2.00 ^ right_top_grid_pin_10_ (in)
   0.09    2.09 ^ _14_/X (sky130_fd_sc_hd__buf_2)
   0.00    2.09 ^ chanx_right_out[0] (out)
           2.09   data arrival time

  12.00   12.00   clock vclk (rise edge)
   0.00   12.00   clock network delay (ideal)
   0.00   12.00   clock reconvergence pessimism
  -2.00   10.00   output external delay
          10.00   data required time
---------------------------------------------------------
          10.00   data required time
          -2.09   data arrival time
---------------------------------------------------------
           7.91   slack (MET)


