#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 31 22:17:49 2018
# Process ID: 26302
# Current directory: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl
# Command line: vivado -notrace -mode batch -source run_vivado.tcl
# Log file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/vivado.log
# Journal file: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64'...
[Fri Aug 31 22:18:03 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 22:18:03 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kernel_fdtd_2d_optimized.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_fdtd_2d_optimized.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_fdtd_2d_optimized.tcl -notrace
Command: synth_design -top kernel_fdtd_2d_optimized -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 26427 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1292.809 ; gain = 82.895 ; free physical = 2186 ; free virtual = 9551
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_optimized' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:50]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:346]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:351]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:353]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:358]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:360]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:362]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:364]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:366]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:368]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:370]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:372]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:378]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:380]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:384]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:390]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:393]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:395]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:399]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:402]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:406]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:412]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:414]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:419]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:424]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:427]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:437]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:441]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:450]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:454]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:460]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:465]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:472]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:475]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:485]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:489]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:498]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:502]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:506]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:510]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:514]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:518]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:520]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:527]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:530]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:532]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:540]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:545]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:550]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:557]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:567]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:569]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:571]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:573]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:575]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:577]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:579]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:581]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:583]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:585]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:587]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:589]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:591]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:593]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:595]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:597]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:599]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:601]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:603]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:605]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:607]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:611]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:613]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:615]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:617]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:619]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:621]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:623]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opbkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opbkb.vhd:11' bound to instance 'kernel_fdtd_2d_opbkb_U1' of component 'kernel_fdtd_2d_opbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:768]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opbkb.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64.vhd:59' bound to instance 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u' of component 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opbkb.vhd:65]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 1 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 1 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64' (26#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64.vhd:74]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opbkb' (27#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opbkb.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opcud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opcud.vhd:11' bound to instance 'kernel_fdtd_2d_opcud_U2' of component 'kernel_fdtd_2d_opcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:784]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opcud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 18 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64.vhd:59' bound to instance 'kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u' of component 'kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opcud.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 16 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 3 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64' (35#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64/synth/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opcud' (36#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opcud.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opdEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opdEe.vhd:13' bound to instance 'kernel_fdtd_2d_opdEe_U3' of component 'kernel_fdtd_2d_opdEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:799]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opdEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opdEe.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opdEe' (37#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opdEe.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opeOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opeOg.vhd:13' bound to instance 'kernel_fdtd_2d_opeOg_U4' of component 'kernel_fdtd_2d_opeOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:815]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opeOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opeOg.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opeOg' (38#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opeOg.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opdEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opdEe.vhd:13' bound to instance 'kernel_fdtd_2d_opdEe_U5' of component 'kernel_fdtd_2d_opdEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:831]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 54 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opeOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opeOg.vhd:13' bound to instance 'kernel_fdtd_2d_opeOg_U6' of component 'kernel_fdtd_2d_opeOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:847]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opfYi' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:52' bound to instance 'kernel_fdtd_2d_opfYi_U7' of component 'kernel_fdtd_2d_opfYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:863]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opfYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opfYi_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:6' bound to instance 'kernel_fdtd_2d_opfYi_DSP48_0_U' of component 'kernel_fdtd_2d_opfYi_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:82]
INFO: [Synth 8-638] synthesizing module 'kernel_fdtd_2d_opfYi_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opfYi_DSP48_0' (39#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_opfYi' (40#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opfYi' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:52' bound to instance 'kernel_fdtd_2d_opfYi_U8' of component 'kernel_fdtd_2d_opfYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:878]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_fdtd_2d_opfYi' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:52' bound to instance 'kernel_fdtd_2d_opfYi_U9' of component 'kernel_fdtd_2d_opfYi' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:893]
INFO: [Synth 8-256] done synthesizing module 'kernel_fdtd_2d_optimized' (41#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:50]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opfYi_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[53]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[52]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[51]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[50]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[49]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[48]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[47]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[46]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[45]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[44]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[43]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[42]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[41]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[40]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[39]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[38]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[37]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[36]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[35]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[34]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[33]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[32]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[31]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[30]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[29]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[28]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[27]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[26]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[25]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[24]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[23]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[22]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[21]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[20]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[19]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[18]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[17]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[16]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[15]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[14]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[13]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[12]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[11]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[10]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[9]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[8]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[7]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[6]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[5]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[4]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[3]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opeOg has unconnected port din1[2]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[51]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[50]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[49]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[48]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[47]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[46]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[45]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[44]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[43]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[42]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[41]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[40]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[39]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[38]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[37]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[36]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[35]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[34]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[33]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[32]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[31]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[30]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[29]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[28]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[27]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[26]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[25]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[24]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[23]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[22]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[21]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[20]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[19]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[18]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[17]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[16]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[15]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[14]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[13]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[12]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[11]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[10]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[9]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[8]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[7]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[6]
WARNING: [Synth 8-3331] design kernel_fdtd_2d_opdEe has unconnected port din1[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1419.105 ; gain = 209.191 ; free physical = 2158 ; free virtual = 9518
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.105 ; gain = 209.191 ; free physical = 2167 ; free virtual = 9527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1419.105 ; gain = 209.191 ; free physical = 2167 ; free virtual = 9527
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  FDE => FDRE: 36 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1758.605 ; gain = 1.000 ; free physical = 1817 ; free virtual = 9182
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1758.605 ; gain = 548.691 ; free physical = 1952 ; free virtual = 9322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1758.605 ; gain = 548.691 ; free physical = 1952 ; free virtual = 9322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:47 . Memory (MB): peak = 1758.605 ; gain = 548.691 ; free physical = 1954 ; free virtual = 9324
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:37]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_1_reg_1087_reg' and it is trimmed from '54' to '52' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1179]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_3_reg_1208_reg' and it is trimmed from '54' to '52' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1189]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond7_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_395_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_640_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_859_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_874_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_9_fu_577_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_808_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_395_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_640_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_859_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_874_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_497_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_9_fu_577_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_808_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "grp_fu_322_opcode" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:52 . Memory (MB): peak = 1758.605 ; gain = 548.691 ; free physical = 1875 ; free virtual = 9248
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/exp_just_over_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MULT.OP/EXP/flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'kernel_fdtd_2d_opfYi_U8/kernel_fdtd_2d_opfYi_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_fdtd_2d_opfYi_U7/kernel_fdtd_2d_opfYi_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:37]
INFO: [Synth 8-4471] merging register 'kernel_fdtd_2d_opfYi_U9/kernel_fdtd_2d_opfYi_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_fdtd_2d_opfYi_U7/kernel_fdtd_2d_opfYi_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opfYi_U8/kernel_fdtd_2d_opfYi_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opfYi_U9/kernel_fdtd_2d_opfYi_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:37]
INFO: [Synth 8-5546] ROM "exitcond4_fu_414_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_395_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_640_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_628_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_874_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_859_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond6_fu_378_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i1_fu_808_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_fu_481_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_i_9_fu_577_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_497_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opfYi_U7/kernel_fdtd_2d_opfYi_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opfYi_U9/kernel_fdtd_2d_opfYi_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opfYi_U8/kernel_fdtd_2d_opfYi_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opfYi_U7/kernel_fdtd_2d_opfYi_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opfYi_U9/kernel_fdtd_2d_opfYi_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opfYi_U7/kernel_fdtd_2d_opfYi_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_fdtd_2d_opfYi_U8/kernel_fdtd_2d_opfYi_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_opfYi.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_974_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.vhd:1280]
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][0]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][0]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][1]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][1]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][2]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][2]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][3]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][3]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][4]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][4]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][5]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][5]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][6]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][6]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][7]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][7]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][8]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][8]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][9]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][9]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][10]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][10]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][11]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][11]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][12]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][12]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][13]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][13]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][14]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][14]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][15]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][15]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][16]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][16]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][17]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][17]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][18]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][18]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][19]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][19]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][20]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][20]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][21]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][21]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][22]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][22]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][23]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][23]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][24]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][24]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][25]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][25]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][26]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][26]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][27]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][27]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][28]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][28]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][29]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][29]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][30]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][30]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][31]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][31]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][32]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][32]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][33]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][33]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][34]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][34]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][35]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][35]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][36]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][36]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][37]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][37]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][38]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][38]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][39]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][39]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][40]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][40]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][41]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][41]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][42]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][42]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][43]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][43]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][44]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][44]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][45]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][45]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][46]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][46]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][47]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][47]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][48]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][48]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U3/dout_array_reg[0][49]' (FDRE) to 'kernel_fdtd_2d_opeOg_U4/dout_array_reg[0][49]'
INFO: [Synth 8-3886] merging instance 'kernel_fdtd_2d_opdEe_U5/dout_array_reg[0][49]' (FDRE) to 'kernel_fdtd_2d_opeOg_U6/dout_array_reg[0][49]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[20] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[24] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[28] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[29] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[32] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[33] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[36] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[37] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[40] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[41] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[44] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[45] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[48] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[49] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[52] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[55] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[56] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[57] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[58] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[59] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[60] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/din1_buf1_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opcud_U2/ce_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opbkb_U1/opcode_buf1_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_fdtd_2d_opbkb_U1/ce_r_reg )
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/ce_r_reg) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[63]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[62]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[61]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[60]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[59]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[58]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[57]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[56]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[55]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[54]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[53]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[52]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[51]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[50]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[49]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[48]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[47]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[46]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[45]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[44]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[43]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[42]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[41]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[40]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[39]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[38]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[37]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[36]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[35]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[34]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[33]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[32]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[31]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[30]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[29]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[28]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[27]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[26]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[25]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[24]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[23]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[22]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[21]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[20]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[19]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[18]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[17]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[16]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[15]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[14]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[13]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[12]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[11]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[10]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[9]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[8]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[7]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[6]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[5]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[4]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[3]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[2]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[1]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/dout_r_reg[0]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opbkb_U1/opcode_buf1_reg[1]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/ce_r_reg) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[63]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[62]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[61]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[60]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[59]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[58]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[57]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[56]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[55]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[54]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[53]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[52]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[51]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[50]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[49]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[48]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[47]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[46]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[45]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[44]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[43]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[42]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[41]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[40]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[39]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[38]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[37]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[36]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[35]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[34]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[33]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[32]) is unused and will be removed from module kernel_fdtd_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_fdtd_2d_opcud_U2/dout_r_reg[31]) is unused and will be removed from module kernel_fdtd_2d_optimized.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opbkb_U1/kernel_fdtd_2d_optimized_ap_dadddsub_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u /U0/i_synth/\MULT.OP/R_AND_R/LOGIC.R_AND_R/EXP_RND2_DELAY.EXP_OFF_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][9] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:01:01 . Memory (MB): peak = 1758.605 ; gain = 548.691 ; free physical = 1832 ; free virtual = 9220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:11 . Memory (MB): peak = 1758.605 ; gain = 548.691 ; free physical = 1747 ; free virtual = 9122
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:13 . Memory (MB): peak = 1774.621 ; gain = 564.707 ; free physical = 1734 ; free virtual = 9108
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:15 . Memory (MB): peak = 1782.629 ; gain = 572.715 ; free physical = 1727 ; free virtual = 9107
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:01:16 . Memory (MB): peak = 1782.629 ; gain = 572.715 ; free physical = 1721 ; free virtual = 9103
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1782.629 ; gain = 572.715 ; free physical = 1721 ; free virtual = 9103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1782.629 ; gain = 572.715 ; free physical = 1718 ; free virtual = 9100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1782.629 ; gain = 572.715 ; free physical = 1718 ; free virtual = 9100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1782.629 ; gain = 572.715 ; free physical = 1718 ; free virtual = 9100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1782.629 ; gain = 572.715 ; free physical = 1718 ; free virtual = 9100
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    58|
|2     |DSP48E1   |     1|
|3     |DSP48E1_1 |     2|
|4     |DSP48E1_2 |     2|
|5     |DSP48E1_3 |     2|
|6     |DSP48E1_4 |     3|
|7     |DSP48E1_5 |     1|
|8     |DSP48E1_6 |     1|
|9     |DSP48E1_7 |     2|
|10    |LUT1      |    32|
|11    |LUT2      |   348|
|12    |LUT3      |   623|
|13    |LUT4      |   308|
|14    |LUT5      |   402|
|15    |LUT6      |   623|
|16    |MUXCY     |   282|
|17    |MUXF7     |    10|
|18    |MUXF8     |     5|
|19    |SRL16E    |   318|
|20    |XORCY     |   167|
|21    |FDE       |    36|
|22    |FDRE      |  3825|
|23    |FDSE      |    25|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1782.629 ; gain = 572.715 ; free physical = 1718 ; free virtual = 9100
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 641 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 1782.629 ; gain = 233.215 ; free physical = 1794 ; free virtual = 9174
Synthesis Optimization Complete : Time (s): cpu = 00:00:51 ; elapsed = 00:01:17 . Memory (MB): peak = 1782.637 ; gain = 572.715 ; free physical = 1794 ; free virtual = 9174
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 126 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 90 instances
  FDE => FDRE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
431 Infos, 218 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:20 . Memory (MB): peak = 1782.637 ; gain = 584.281 ; free physical = 1819 ; free virtual = 9199
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/kernel_fdtd_2d_optimized.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_fdtd_2d_optimized_utilization_synth.rpt -pb kernel_fdtd_2d_optimized_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1806.641 ; gain = 0.000 ; free physical = 1817 ; free virtual = 9201
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:19:36 2018...
[Fri Aug 31 22:19:36 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:07 ; elapsed = 00:01:33 . Memory (MB): peak = 1281.871 ; gain = 0.000 ; free physical = 2458 ; free virtual = 9833
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/kernel_fdtd_2d_optimized.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1578.207 ; gain = 296.336 ; free physical = 2154 ; free virtual = 9531
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1578.207 ; gain = 0.000 ; free physical = 2151 ; free virtual = 9527
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 2113.789 ; gain = 535.582 ; free physical = 1726 ; free virtual = 9117
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 22:20:25 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 22:20:25 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log kernel_fdtd_2d_optimized.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_fdtd_2d_optimized.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_fdtd_2d_optimized.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1183.336 ; gain = 0.000 ; free physical = 1576 ; free virtual = 8961
INFO: [Netlist 29-17] Analyzing 178 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:46 . Memory (MB): peak = 1999.984 ; gain = 816.648 ; free physical = 775 ; free virtual = 8169
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.000 ; gain = 40.016 ; free physical = 772 ; free virtual = 8159

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13040dad8

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 773 ; free virtual = 8160

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f39f177b

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 841 ; free virtual = 8227
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1661fafe9

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 835 ; free virtual = 8228
INFO: [Opt 31-389] Phase Constant propagation created 11 cells and removed 168 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1699f0cef

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 835 ; free virtual = 8228
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 28 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1699f0cef

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 834 ; free virtual = 8228
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1d6bfac47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 834 ; free virtual = 8227
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d6bfac47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 834 ; free virtual = 8227
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 834 ; free virtual = 8227
Ending Logic Optimization Task | Checksum: 1d6bfac47

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 834 ; free virtual = 8227

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1d6bfac47

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 834 ; free virtual = 8227

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d6bfac47

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.000 ; gain = 0.000 ; free physical = 834 ; free virtual = 8227
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_fdtd_2d_optimized_drc_opted.rpt -pb kernel_fdtd_2d_optimized_drc_opted.pb -rpx kernel_fdtd_2d_optimized_drc_opted.rpx
Command: report_drc -file kernel_fdtd_2d_optimized_drc_opted.rpt -pb kernel_fdtd_2d_optimized_drc_opted.pb -rpx kernel_fdtd_2d_optimized_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2072.016 ; gain = 0.000 ; free physical = 801 ; free virtual = 8186
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e7f7915a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2072.016 ; gain = 0.000 ; free physical = 801 ; free virtual = 8186
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2072.016 ; gain = 0.000 ; free physical = 801 ; free virtual = 8186

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b45ca3a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2072.016 ; gain = 0.000 ; free physical = 796 ; free virtual = 8180

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 100f4c0df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2072.016 ; gain = 0.000 ; free physical = 785 ; free virtual = 8167

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 100f4c0df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2072.016 ; gain = 0.000 ; free physical = 785 ; free virtual = 8167
Phase 1 Placer Initialization | Checksum: 100f4c0df

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2072.016 ; gain = 0.000 ; free physical = 785 ; free virtual = 8167

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 50bb1a7e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2083.031 ; gain = 11.016 ; free physical = 779 ; free virtual = 8162

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2099.039 ; gain = 0.000 ; free physical = 766 ; free virtual = 8143

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: d974998b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 766 ; free virtual = 8143
Phase 2 Global Placement | Checksum: ffc6e416

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 767 ; free virtual = 8144

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ffc6e416

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 767 ; free virtual = 8144

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 102cb9fe4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 767 ; free virtual = 8144

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17474f057

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 767 ; free virtual = 8144

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1672b3dfd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 767 ; free virtual = 8144

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1672b3dfd

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 767 ; free virtual = 8144

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1ee2a0107

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 766 ; free virtual = 8143

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1906862b7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 759 ; free virtual = 8137

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 18c5d9b84

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 760 ; free virtual = 8138

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 18c5d9b84

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 760 ; free virtual = 8138

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 66f910a7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 758 ; free virtual = 8136
Phase 3 Detail Placement | Checksum: 66f910a7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 2099.039 ; gain = 27.023 ; free physical = 758 ; free virtual = 8136

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14fe5472f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 14fe5472f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2107.027 ; gain = 35.012 ; free physical = 755 ; free virtual = 8131
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.132. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e9433bb2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2107.027 ; gain = 35.012 ; free physical = 756 ; free virtual = 8129
Phase 4.1 Post Commit Optimization | Checksum: 1e9433bb2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2107.027 ; gain = 35.012 ; free physical = 756 ; free virtual = 8129

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e9433bb2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2107.027 ; gain = 35.012 ; free physical = 757 ; free virtual = 8130

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e9433bb2

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2107.027 ; gain = 35.012 ; free physical = 757 ; free virtual = 8130

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1fbcfc744

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2107.027 ; gain = 35.012 ; free physical = 757 ; free virtual = 8130
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fbcfc744

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2107.027 ; gain = 35.012 ; free physical = 757 ; free virtual = 8130
Ending Placer Task | Checksum: 191535af5

Time (s): cpu = 00:00:41 ; elapsed = 00:00:30 . Memory (MB): peak = 2107.027 ; gain = 35.012 ; free physical = 776 ; free virtual = 8149
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:32 . Memory (MB): peak = 2107.027 ; gain = 35.012 ; free physical = 777 ; free virtual = 8150
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2108.988 ; gain = 1.961 ; free physical = 768 ; free virtual = 8149
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kernel_fdtd_2d_optimized_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2108.988 ; gain = 0.000 ; free physical = 762 ; free virtual = 8138
INFO: [runtcl-4] Executing : report_utilization -file kernel_fdtd_2d_optimized_utilization_placed.rpt -pb kernel_fdtd_2d_optimized_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2108.988 ; gain = 0.000 ; free physical = 774 ; free virtual = 8149
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_fdtd_2d_optimized_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2108.988 ; gain = 0.000 ; free physical = 774 ; free virtual = 8149
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2108.988 ; gain = 0.000 ; free physical = 775 ; free virtual = 8150

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.196 | TNS=-0.403 |
Phase 1 Physical Synthesis Initialization | Checksum: 1c4eee9ef

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2108.988 ; gain = 0.000 ; free physical = 770 ; free virtual = 8146
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.196 | TNS=-0.403 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net ap_NS_fsm12_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net p_Repl2_3_reg_1218[51]_i_3_n_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ap_NS_fsm1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net tmp_i1_fu_808_p2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ap_NS_fsm14_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net reg_3410. Replicated 1 times.
INFO: [Physopt 32-572] Net tmp_i_9_fu_577_p2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ap_NS_fsm11_out was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 1 net. Created 1 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 1 net or cell. Created 1 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.196 | TNS=-0.403 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2133.000 ; gain = 0.000 ; free physical = 787 ; free virtual = 8163
Phase 2 Fanout Optimization | Checksum: 1288301a6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 12 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/first_q[0].  Re-placed instance kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0_n_6.  Did not re-place instance kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg_n_6_[5].  Did not re-place instance kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/DSP48_E1.DSP_LOGIC_ADDERS.RND_1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[1].  Did not re-place instance kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
INFO: [Physopt 32-662] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0_n_6.  Did not re-place instance kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__0
INFO: [Physopt 32-663] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[0].  Re-placed instance kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-663] Processed net ap_CS_fsm_reg_n_6_[61].  Re-placed instance ap_CS_fsm_reg[61]
INFO: [Physopt 32-662] Processed net ap_CS_fsm_reg_n_6_[157].  Did not re-place instance ap_CS_fsm_reg[157]
INFO: [Physopt 32-663] Processed net ap_CS_fsm[157]_i_28_n_6.  Re-placed instance ap_CS_fsm[157]_i_28
INFO: [Physopt 32-663] Processed net ap_CS_fsm[157]_i_52_n_6.  Re-placed instance ap_CS_fsm[157]_i_52
INFO: [Physopt 32-663] Processed net ap_CS_fsm[157]_i_7_n_6.  Re-placed instance ap_CS_fsm[157]_i_7
INFO: [Physopt 32-662] Processed net ap_NS_fsm[157].  Did not re-place instance ap_CS_fsm[157]_i_1
INFO: [Physopt 32-661] Optimized 6 nets.  Re-placed 6 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 6 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 6 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.137 | TNS=-0.226 |
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2133.000 ; gain = 0.000 ; free physical = 787 ; free virtual = 8163
Phase 3 Placement Based Optimization | Checksum: 199b7c96e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2133.000 ; gain = 0.000 ; free physical = 787 ; free virtual = 8163
Phase 4 Rewire | Checksum: 199b7c96e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 17 candidate nets for critical-cell optimization.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/NORMALIZE_RND2_DEL/i_pipe/first_q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[3]. Replicated 1 times.
INFO: [Physopt 32-571] Net kernel_fdtd_2d_opcud_U2/kernel_fdtd_2d_optimized_ap_dmul_16_max_dsp_64_u/U0/i_synth/MULT.OP/R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP_LOGIC_ADDERS.MANT_MSBS_DEL/i_pipe/Q[4] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_6_[183] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_6_[184] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm[13]_i_2_n_6 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state39 was not replicated.
INFO: [Physopt 32-232] Optimized 5 nets. Created 5 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 5 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-0.229 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2133.000 ; gain = 0.000 ; free physical = 787 ; free virtual = 8163
Phase 5 Critical Cell Optimization | Checksum: 104d28425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 104d28425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 104d28425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 104d28425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 104d28425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 3 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 15 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.124 | TNS=-0.191 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2133.000 ; gain = 0.000 ; free physical = 787 ; free virtual = 8163
Phase 10 Critical Pin Optimization | Checksum: 104d28425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 104d28425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 104d28425

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 787 ; free virtual = 8163
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2133.000 ; gain = 0.000 ; free physical = 788 ; free virtual = 8164
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.124 | TNS=-0.191 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            1  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Placement Based    |          0.059  |          0.177  |            0  |              0  |                     6  |           0  |           1  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.013  |         -0.003  |            5  |              0  |                     5  |           0  |           1  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.038  |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.072  |          0.212  |            6  |              0  |                    13  |           0  |          11  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 1055ddb6f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2133.000 ; gain = 24.012 ; free physical = 788 ; free virtual = 8164
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2133.000 ; gain = 0.000 ; free physical = 784 ; free virtual = 8167
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 55f7b05 ConstDB: 0 ShapeSum: 15e1b6b6 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "hz_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ex_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ex_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ey_q0[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ey_q0[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "hz_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "hz_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "p_fict_s_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "p_fict_s_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1aa6dcc9e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2274.824 ; gain = 141.824 ; free physical = 585 ; free virtual = 7963
Post Restoration Checksum: NetGraph: ec8d25d5 NumContArr: bde0a6c9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1aa6dcc9e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2274.824 ; gain = 141.824 ; free physical = 585 ; free virtual = 7964

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1aa6dcc9e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2289.824 ; gain = 156.824 ; free physical = 567 ; free virtual = 7946

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1aa6dcc9e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2289.824 ; gain = 156.824 ; free physical = 567 ; free virtual = 7946
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1f6571b15

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 563 ; free virtual = 7941
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.091 | TNS=-0.130 | WHS=-0.016 | THS=-0.016 |

Phase 2 Router Initialization | Checksum: 1952c36c1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 559 ; free virtual = 7938

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 165187e4f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 553 ; free virtual = 7931

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 609
 Number of Nodes with overlaps = 154
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.284 | TNS=-1.018 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1106e48b9

Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 558 ; free virtual = 7936

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.292 | TNS=-0.989 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 13f45d234

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 558 ; free virtual = 7936
Phase 4 Rip-up And Reroute | Checksum: 13f45d234

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 558 ; free virtual = 7936

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 13f45d234

Time (s): cpu = 00:00:50 ; elapsed = 00:00:25 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 558 ; free virtual = 7936
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.284 | TNS=-1.018 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1322ed38a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 556 ; free virtual = 7934

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1322ed38a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 556 ; free virtual = 7934
Phase 5 Delay and Skew Optimization | Checksum: 1322ed38a

Time (s): cpu = 00:00:50 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 556 ; free virtual = 7934

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b8a2e3a0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 556 ; free virtual = 7934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.284 | TNS=-0.953 | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b8a2e3a0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 556 ; free virtual = 7934
Phase 6 Post Hold Fix | Checksum: 1b8a2e3a0

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 556 ; free virtual = 7934

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.573939 %
  Global Horizontal Routing Utilization  = 0.525618 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 85.5856%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y149 -> INT_L_X8Y149
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19d7160ad

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 555 ; free virtual = 7933

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19d7160ad

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 555 ; free virtual = 7933

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19cabab1e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 555 ; free virtual = 7933

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.284 | TNS=-0.953 | WHS=0.052  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19cabab1e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 555 ; free virtual = 7933
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 580 ; free virtual = 7958

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
141 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 2300.645 ; gain = 167.645 ; free physical = 580 ; free virtual = 7958
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2303.645 ; gain = 0.000 ; free physical = 571 ; free virtual = 7957
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_fdtd_2d_optimized_drc_routed.rpt -pb kernel_fdtd_2d_optimized_drc_routed.pb -rpx kernel_fdtd_2d_optimized_drc_routed.rpx
Command: report_drc -file kernel_fdtd_2d_optimized_drc_routed.rpt -pb kernel_fdtd_2d_optimized_drc_routed.pb -rpx kernel_fdtd_2d_optimized_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_fdtd_2d_optimized_methodology_drc_routed.rpt -pb kernel_fdtd_2d_optimized_methodology_drc_routed.pb -rpx kernel_fdtd_2d_optimized_methodology_drc_routed.rpx
Command: report_methodology -file kernel_fdtd_2d_optimized_methodology_drc_routed.rpt -pb kernel_fdtd_2d_optimized_methodology_drc_routed.pb -rpx kernel_fdtd_2d_optimized_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_fdtd_2d_optimized_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kernel_fdtd_2d_optimized_power_routed.rpt -pb kernel_fdtd_2d_optimized_power_summary_routed.pb -rpx kernel_fdtd_2d_optimized_power_routed.rpx
Command: report_power -file kernel_fdtd_2d_optimized_power_routed.rpt -pb kernel_fdtd_2d_optimized_power_summary_routed.pb -rpx kernel_fdtd_2d_optimized_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
153 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_fdtd_2d_optimized_route_status.rpt -pb kernel_fdtd_2d_optimized_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_fdtd_2d_optimized_timing_summary_routed.rpt -pb kernel_fdtd_2d_optimized_timing_summary_routed.pb -rpx kernel_fdtd_2d_optimized_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_fdtd_2d_optimized_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_fdtd_2d_optimized_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_fdtd_2d_optimized_bus_skew_routed.rpt -pb kernel_fdtd_2d_optimized_bus_skew_routed.pb -rpx kernel_fdtd_2d_optimized_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:22:48 2018...
[Fri Aug 31 22:22:53 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.86 ; elapsed = 00:02:28 . Memory (MB): peak = 2164.953 ; gain = 4.000 ; free physical = 1719 ; free virtual = 9103
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2301.312 ; gain = 0.000 ; free physical = 1592 ; free virtual = 8976
Restored from archive | CPU: 0.290000 secs | Memory: 5.765633 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2301.312 ; gain = 0.000 ; free physical = 1592 ; free virtual = 8976
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2372.340 ; gain = 59.027 ; free physical = 1576 ; free virtual = 8960


Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 22:22:57 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          924
LUT:           2392
FF:            3825
DSP:             14
BRAM:             0
SRL:            223
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.905
CP achieved post-implementation:    2.782
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:22:57 2018...
