#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Nov  8 16:18:44 2023
# Process ID: 99356
# Current directory: C:/Users/BaSO4/Desktop/study/2023-2024/project/project/muxnto1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent111008 C:\Users\BaSO4\Desktop\study\2023-2024\project\project\muxnto1\muxnto1.xpr
# Log file: C:/Users/BaSO4/Desktop/study/2023-2024/project/project/muxnto1/vivado.log
# Journal file: C:/Users/BaSO4/Desktop/study/2023-2024/project/project/muxnto1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/BaSO4/Desktop/study/2023-2024/project/project/muxnto1/muxnto1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/BaSO4/Desktop/study/2023-2024/Vivado/muxnto1' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as 'C:/Users/BaSO4/Desktop/study/IPpackage'; using path 'C:/Users/BaSO4/Desktop/IPpackage' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BaSO4/Desktop/IPpackage'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2017.4/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:xorgate:1.0'. The one found in IP location 'c:/Users/BaSO4/Desktop/IPpackage/xilinx.com_user_xnorgate_1.0' will take precedence over the same IP in location c:/Users/BaSO4/Desktop/IPpackage/xilinx.com_user_xorgate_1.0
update_compile_order -fileset sources_1
close_project
create_project reg8 C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8 -part xc7a100tfgg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xlinx/Vivado/2017.4/data/ip'.
create_bd_design "design_1"
Wrote  : <C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd> 
update_compile_order -fileset sources_1
set_property  ip_repo_paths  C:/Users/BaSO4/Desktop/IPpackage/xilinx.com_user_dffe_1.0 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/BaSO4/Desktop/IPpackage/xilinx.com_user_dffe_1.0'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:dffe:1.0 dffe_0
endgroup
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
copy_bd_objs /  [get_bd_cells {dffe_0}]
set_property location {1 78 132} [get_bd_cells dffe_2]
set_property location {1 76 278} [get_bd_cells dffe_3]
set_property location {1 78 427} [get_bd_cells dffe_4]
set_property location {1 54 576} [get_bd_cells dffe_5]
set_property location {1 24 721} [get_bd_cells dffe_6]
set_property location {1 30 846} [get_bd_cells dffe_7]
startgroup
make_bd_pins_external  [get_bd_cells dffe_0]
make_bd_intf_pins_external  [get_bd_cells dffe_0]
INFO: [BD 5-409] No interface pins to be made external for /dffe_0
endgroup
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_1/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_2/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_3/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_4/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_5/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_6/WEN]
connect_bd_net [get_bd_ports WEN_0] [get_bd_pins dffe_7/WEN]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_1/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_2/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_3/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_4/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_5/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_6/CLR]
connect_bd_net [get_bd_ports CLR_0] [get_bd_pins dffe_7/CLR]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_7/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_1/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_2/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_3/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_4/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_5/CLK]
connect_bd_net [get_bd_ports CLK_0] [get_bd_pins dffe_6/CLK]
set_property name CLK [get_bd_ports CLK_0]
set_property name CLR [get_bd_ports CLR_0]
set_property name WEN [get_bd_ports WEN_0]
startgroup
make_bd_pins_external  [get_bd_cells dffe_1]
make_bd_intf_pins_external  [get_bd_cells dffe_1]
INFO: [BD 5-409] No interface pins to be made external for /dffe_1
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_2]
make_bd_intf_pins_external  [get_bd_cells dffe_2]
INFO: [BD 5-409] No interface pins to be made external for /dffe_2
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_3]
make_bd_intf_pins_external  [get_bd_cells dffe_3]
INFO: [BD 5-409] No interface pins to be made external for /dffe_3
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_4]
make_bd_intf_pins_external  [get_bd_cells dffe_4]
INFO: [BD 5-409] No interface pins to be made external for /dffe_4
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_5]
make_bd_intf_pins_external  [get_bd_cells dffe_5]
INFO: [BD 5-409] No interface pins to be made external for /dffe_5
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_6]
make_bd_intf_pins_external  [get_bd_cells dffe_6]
INFO: [BD 5-409] No interface pins to be made external for /dffe_6
endgroup
startgroup
make_bd_pins_external  [get_bd_cells dffe_7]
make_bd_intf_pins_external  [get_bd_cells dffe_7]
INFO: [BD 5-409] No interface pins to be made external for /dffe_7
endgroup
make_wrapper -files [get_files C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd] -top
Wrote  : <C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
add_files -norecurse C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
generate_target Simulation [get_files C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dffe_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dffe_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dffe_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dffe_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dffe_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dffe_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dffe_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dffe_7 .
Exporting to file C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files -ipstatic_source_dir C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.cache/compile_simlib/modelsim} {questa=C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.cache/compile_simlib/questa} {riviera=C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.cache/compile_simlib/riviera} {activehdl=C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xlinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ipshared/a617/dffe.srcs/sources_1/new/dffe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_0/sim/design_1_dffe_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_1/sim/design_1_dffe_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_2/sim/design_1_dffe_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_3/sim/design_1_dffe_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_4/sim/design_1_dffe_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_5/sim/design_1_dffe_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_6/sim/design_1_dffe_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_7/sim/design_1_dffe_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 623936e6455c459489f3ff0d4873e956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffe
Compiling module xil_defaultlib.design_1_dffe_0_0
Compiling module xil_defaultlib.design_1_dffe_0_1
Compiling module xil_defaultlib.design_1_dffe_0_2
Compiling module xil_defaultlib.design_1_dffe_0_3
Compiling module xil_defaultlib.design_1_dffe_0_4
Compiling module xil_defaultlib.design_1_dffe_0_5
Compiling module xil_defaultlib.design_1_dffe_0_6
Compiling module xil_defaultlib.design_1_dffe_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Nov  8 16:36:30 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.645 ; gain = 16.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xlinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ipshared/a617/dffe.srcs/sources_1/new/dffe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_0/sim/design_1_dffe_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_1/sim/design_1_dffe_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_2/sim/design_1_dffe_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_3/sim/design_1_dffe_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_4/sim/design_1_dffe_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_5/sim/design_1_dffe_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_6/sim/design_1_dffe_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_7/sim/design_1_dffe_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 623936e6455c459489f3ff0d4873e956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffe
Compiling module xil_defaultlib.design_1_dffe_0_0
Compiling module xil_defaultlib.design_1_dffe_0_1
Compiling module xil_defaultlib.design_1_dffe_0_2
Compiling module xil_defaultlib.design_1_dffe_0_3
Compiling module xil_defaultlib.design_1_dffe_0_4
Compiling module xil_defaultlib.design_1_dffe_0_5
Compiling module xil_defaultlib.design_1_dffe_0_6
Compiling module xil_defaultlib.design_1_dffe_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xlinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ipshared/a617/dffe.srcs/sources_1/new/dffe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_0/sim/design_1_dffe_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_1/sim/design_1_dffe_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_2/sim/design_1_dffe_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_3/sim/design_1_dffe_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_4/sim/design_1_dffe_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_5/sim/design_1_dffe_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_6/sim/design_1_dffe_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/ip/design_1_dffe_0_7/sim/design_1_dffe_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_dffe_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xlinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 623936e6455c459489f3ff0d4873e956 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffe
Compiling module xil_defaultlib.design_1_dffe_0_0
Compiling module xil_defaultlib.design_1_dffe_0_1
Compiling module xil_defaultlib.design_1_dffe_0_2
Compiling module xil_defaultlib.design_1_dffe_0_3
Compiling module xil_defaultlib.design_1_dffe_0_4
Compiling module xil_defaultlib.design_1_dffe_0_5
Compiling module xil_defaultlib.design_1_dffe_0_6
Compiling module xil_defaultlib.design_1_dffe_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/BaSO4/Desktop/study/2023-2024/project/project/reg8/reg8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1238.871 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 16:41:06 2023...
