Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControlE' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:57]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 14 for port 'd' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:111]
WARNING: [VRFC 10-3091] actual bit length 11 differs from formal bit length 14 for port 'q' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:112]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'd' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:119]
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'q' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:120]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:158]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'q' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/controller.v:159]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'ALUControl' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/datapath.v:290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'PC' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/Basys3_top.v:36]
WARNING: [VRFC 10-3129] assignment to input 'enable' [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/Basys3_top.v:37]
WARNING: [VRFC 10-5021] port 'MemtoRegE' is not connected on this instance [/home/jorughen/Desktop/pipelined-arm/ProyectoFinal.srcs/sources_1/new/arm.v:75]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
