# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is b2cs@cscad.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is b2cs@cscad.
# vlib rtl_work
# ** Warning: (vlib-34) Library already exists at "rtl_work".
# Errors: 0, Warnings: 1
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying /eda/intelFPGA_lite/21.1/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/b2cs/tmp2/work/mul {/home/b2cs/tmp2/work/mul/usr_dev.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:39:06 on Sep 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/tmp2/work/mul" /home/b2cs/tmp2/work/mul/usr_dev.v 
# -- Compiling module mul
# 
# Top level modules:
# 	mul
# End time: 15:39:06 on Sep 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/tmp2/work/mul {/home/b2cs/tmp2/work/mul/top.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:39:06 on Sep 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/tmp2/work/mul" /home/b2cs/tmp2/work/mul/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 15:39:06 on Sep 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/b2cs/tmp2/work/mul {/home/b2cs/tmp2/work/mul/io_dev.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:39:07 on Sep 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/tmp2/work/mul" /home/b2cs/tmp2/work/mul/io_dev.v 
# -- Compiling module io_psw
# -- Compiling module psw_pulse
# -- Compiling module psw_detecter
# -- Compiling module io_bz
# -- Compiling module bz_time
# -- Compiling module bz_pitch
# -- Compiling module io_seg
# -- Compiling module seg_selecter
# -- Compiling module seg_register
# -- Compiling module seg_decoder
# -- Compiling module io_rtsw
# -- Compiling module io_dipsw
# -- Compiling module io_led
# 
# Top level modules:
# 	io_psw
# 	io_bz
# 	io_seg
# 	io_rtsw
# 	io_dipsw
# 	io_led
# End time: 15:39:07 on Sep 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/b2cs/tmp2/work/mul/top/.. {/home/b2cs/tmp2/work/mul/top/../sim.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:39:07 on Sep 23,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/b2cs/tmp2/work/mul/top/.." /home/b2cs/tmp2/work/mul/top/../sim.v 
# -- Compiling module sim
# 
# Top level modules:
# 	sim
# End time: 15:39:07 on Sep 23,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  sim
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" sim 
# Start time: 15:39:07 on Sep 23,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.sim(fast)
# Loading work.mul(fast)
# 
# add wave *
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot lock WLF file: "vsim.wlf"
#           errno 11: Resource temporarily unavailable.
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: unknown  Hostname: cscad  ProcessID: 9617
#           Attempting to use alternate WLF file "./wlft2VelOp".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2VelOp
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 240 ps
# 
# stdin: <EOF>
# End time: 19:06:22 on Sep 23,2024, Elapsed time: 3:27:15
# Errors: 0, Warnings: 2
