module xl_reciver(clk,check,flag);
	input clk,check;
	output reg flag;
	reg [3:0] state;
	always @ (posedge clk)begin
		