module top_module(
	output reg out);

    initial begin
        out = 0;
        $finish;
    end
    
endmodule
