### 1. Learning AXI4 bus protocol of Xilinx, reading rtl of xilinx's AXI4 standard peripheal model

### 2. Reading Tanji3 rtl of control(Conv&weight_load module)
