module PHASER_OUT_PHY (...); 
parameter integer CLKOUT_DIV = 4; 
parameter COARSE_BYPASS = "FALSE"; 
parameter integer COARSE_DELAY = 0; 
parameter DATA_CTL_N = "FALSE"; 
parameter DATA_RD_CYCLES = "FALSE"; 
parameter integer FINE_DELAY = 0; 
parameter [0:0] IS_RST_INVERTED = 1'b0; 
parameter real MEMREFCLK_PERIOD = 0.000; 
parameter OCLKDELAY_INV = "FALSE"; 
parameter integer OCLK_DELAY = 0; 
parameter OUTPUT_CLK_SRC = "PHASE_REF"; 
parameter real PHASEREFCLK_PERIOD = 0.000; 
parameter [2:0] PO = 3'b000; 
parameter real REFCLK_PERIOD = 0.000; 
parameter SYNC_IN_DIV_RST = "FALSE"; 
output COARSEOVERFLOW; 
output FINEOVERFLOW; 
output OCLK; 
output OCLKDELAYED; 
output OCLKDIV; 
output OSERDESRST; 
output RDENABLE; 
output [1:0] CTSBUS; 
output [1:0] DQSBUS; 
output [1:0] DTSBUS; 
output [8:0] COUNTERREADVAL; 
input BURSTPENDINGPHY; 
input COARSEENABLE; 
input COARSEINC; 
input COUNTERLOADEN; 
input COUNTERREADEN; 
input FINEENABLE; 
input FINEINC; 
input FREQREFCLK; 
input MEMREFCLK; 
input PHASEREFCLK; 
input RST; 
input SELFINEOCLKDELAY; 
input SYNCIN; 
input SYSCLK; 
input [1:0] ENCALIBPHY; 
input [8:0] COUNTERLOADVAL; 
endmodule 