
---------- Begin Simulation Statistics ----------
final_tick                               151403907500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 545525                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684364                       # Number of bytes of host memory used
host_op_rate                                   893187                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   144.59                       # Real time elapsed on the host
host_tick_rate                             1047113198                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    78878233                       # Number of instructions simulated
sim_ops                                     129147366                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.151404                       # Number of seconds simulated
sim_ticks                                151403907500                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.Branches                          10868238                       # Number of branches fetched
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.committedInsts                    78878233                       # Number of instructions committed
system.cpu.committedOps                     129147366                       # Number of ops (including micro ops) committed
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12026.097863                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 12026.097863                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher  22659669802                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total  22659669802                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      1884208                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      1884208                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     22410827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22410827                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13891.927942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13891.927942                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12891.089741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12891.089741                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     21752581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21752581                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9144306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9144306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.029372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.029372                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       658246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        658246                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          723                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8476188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8476188000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.029340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.029340                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       657523                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       657523                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     10316598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10316598                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19956.561790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19956.561790                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 18940.844230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 18940.844230                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10036522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10036522                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5589354000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5589354000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       280076                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       280076                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5300197500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5300197500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027124                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       279829                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       279829                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     32727425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     32727425                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15702.136367                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15702.136367                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14697.131387                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14697.131387                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     31789103                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         31789103                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  14733660000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  14733660000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.028671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.028671                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       938322                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         938322                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data          970                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          970                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13776385500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13776385500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028641                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       937352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       937352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     32727425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     32727425                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15702.136367                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15702.136367                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14697.131387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 12026.097863                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12913.443380                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     31789103                       # number of overall hits
system.cpu.dcache.overall_hits::total        31789103                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  14733660000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  14733660000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028671                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028671                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       938322                       # number of overall misses
system.cpu.dcache.overall_misses::total        938322                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data          970                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          970                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13776385500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher  22659669802                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  36436055302                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028641                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.086214                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       937352                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      1884208                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2821560                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued     64887266                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        37641                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified     64926506                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull           10                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        528344                       # number of prefetches not generated due to page crossing
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                2820536                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          187                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          201                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             12.266499                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         68276410                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   268.129442                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   755.417779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.261845                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.737713                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999558                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          880                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          144                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.859375                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.140625                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs           2821560                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          68276410                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.547221                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34610663                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.unused_prefetches           1606595                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      2786539                       # number of writebacks
system.cpu.dcache.writebacks::total           2786539                       # number of writebacks
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    22410827                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                        103411                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    10316598                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        209620                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.ReadReq_accesses::.cpu.inst    104726132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    104726132                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 87835.762332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 87835.762332                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86835.762332                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86835.762332                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst    104724348                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       104724348                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    156699000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    156699000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1784                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1784                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154915000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1784                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1784                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst    104726132                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    104726132                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 87835.762332                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 87835.762332                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86835.762332                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86835.762332                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst    104724348                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        104724348                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    156699000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    156699000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1784                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1784                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154915000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1784                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1784                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst    104726132                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    104726132                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 87835.762332                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 87835.762332                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86835.762332                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86835.762332                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst    104724348                       # number of overall hits
system.cpu.icache.overall_hits::total       104724348                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    156699000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    156699000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1784                       # number of overall misses
system.cpu.icache.overall_misses::total          1784                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154915000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1784                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1784                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   1272                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          171                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          58702.988789                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses        209454048                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   504.230932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.984826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.984826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1784                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses         209454048                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           504.230932                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           104726132                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         1272                       # number of writebacks
system.cpu.icache.writebacks::total              1272                       # number of writebacks
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                   104726132                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           113                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        302807815                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               302807814.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             64196642                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            58760935                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      9964203                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   9671                       # Number of float alu accesses
system.cpu.num_fp_insts                          9671                       # number of float instructions
system.cpu.num_fp_register_reads                12733                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                6438                       # number of times the floating registers were written
system.cpu.num_func_calls                       32962                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses             129068458                       # Number of integer alu accesses
system.cpu.num_int_insts                    129068458                       # number of integer instructions
system.cpu.num_int_register_reads           268967106                       # number of times the integer registers were read
system.cpu.num_int_register_writes          107920199                       # number of times the integer registers were written
system.cpu.num_load_insts                    22410819                       # Number of load instructions
system.cpu.num_mem_refs                      32727410                       # number of memory refs
system.cpu.num_store_insts                   10316591                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 74869      0.06%      0.06% # Class of executed instruction
system.cpu.op_class::IntAlu                  96338142     74.60%     74.65% # Class of executed instruction
system.cpu.op_class::IntMult                       81      0.00%     74.65% # Class of executed instruction
system.cpu.op_class::IntDiv                      1647      0.00%     74.65% # Class of executed instruction
system.cpu.op_class::FloatAdd                     289      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatCvt                     480      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAdd                      618      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1021      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1434      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMisc                     983      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShift                    392      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     74.66% # Class of executed instruction
system.cpu.op_class::MemRead                 22408407     17.35%     92.01% # Class of executed instruction
system.cpu.op_class::MemWrite                10314639      7.99%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2412      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1952      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129147366                       # Class of executed instruction
system.cpu.pwrStateResidencyTicks::ON    151403907500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.numSyscalls                    95                       # Number of system calls
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst         1784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1784                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95516.560510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95516.560510                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 85516.560510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85516.560510                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149961000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149961000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.880045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.880045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         1570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1570                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    134261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    134261000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.880045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.880045                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1570                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1570                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        279829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            279829                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90890.915860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90890.915860                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80890.915860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80890.915860                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            258341                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                258341                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   1953064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1953064000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.076790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.076790                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           21488                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               21488                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1738184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1738184000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.076790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.076790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        21488                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          21488                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       657523                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher      1884208                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2541731                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 92225.316456                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 92911.904329                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 92883.756720                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82225.316456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 82911.904329                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82883.756720                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        657128                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher      1874968                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2532096                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data     36429000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    858505996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    894934996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.004904                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.003791                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data          395                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         9240                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     32479000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    766105996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    798584996                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000601                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.004904                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.003791                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data          395                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         9240                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9635                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         1270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1270                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1270                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1270                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks      2786539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2786539                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks      2786539                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2786539                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             1784                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           937352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher      1884208                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2823344                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95516.560510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 90915.002513                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 92911.904329                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91700.363870                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 85516.560510                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80915.002513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 82911.904329                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81700.363870                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                  214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               915469                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher      1874968                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2790651                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    149961000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1989493000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    858505996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2997959996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.880045                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023346                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.004904                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.011580                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               1570                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              21883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         9240                       # number of demand (read+write) misses
system.l2.demand_misses::total                  32693                       # number of demand (read+write) misses
system.l2.demand_mshr_miss_latency::.cpu.inst    134261000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1770663000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    766105996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2671029996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.880045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.004904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.011580                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          1570                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         21883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         9240                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             32693                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            1784                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          937352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher      1884208                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2823344                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 95516.560510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 90915.002513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 92911.904329                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91700.363870                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 85516.560510                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80915.002513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 82911.904329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81700.363870                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                 214                       # number of overall hits
system.l2.overall_hits::.cpu.data              915469                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher      1874968                       # number of overall hits
system.l2.overall_hits::total                 2790651                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    149961000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1989493000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    858505996                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2997959996                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.880045                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023346                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.004904                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.011580                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              1570                       # number of overall misses
system.l2.overall_misses::.cpu.data             21883                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         9240                       # number of overall misses
system.l2.overall_misses::total                 32693                       # number of overall misses
system.l2.overall_mshr_miss_latency::.cpu.inst    134261000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1770663000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    766105996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2671029996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.880045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.004904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.011580                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         1570                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        21883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         9240                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            32693                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.l2.replacements                           1695                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          365                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         8242                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          305                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22058                       # Occupied blocks per task id
system.l2.tags.avg_refs                    171.584833                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                 45194028                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      38.938442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       744.112469                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     18540.763759                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  7679.875653                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.022709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.565819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.234371                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.824087                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          8687                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         22518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.265106                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.687195                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     32900                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                  45194028                       # Number of tag accesses
system.l2.tags.tagsinuse                 27003.690324                       # Cycle average of tags in use
system.l2.tags.total_refs                     5645141                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks                 625                       # number of writebacks
system.l2.writebacks::total                       625                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    4544205.16                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                40429.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     21861.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      9223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     21679.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        13.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                         0.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      22.50                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       663655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           663655                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            663655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9250171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      3905844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13819670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         264194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           663655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9250171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      3905844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             14083864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         264194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               264194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        14480                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    146.833149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    95.732363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   206.360574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10216     70.55%     70.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2625     18.13%     88.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          341      2.35%     91.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          163      1.13%     92.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          109      0.75%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          123      0.85%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          569      3.93%     97.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      0.14%     97.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          314      2.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14480                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2089856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2092352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   38208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys                40000                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       100480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        100480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         100480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1400512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       591360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2092352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        40000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           40000                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         1570                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        21883                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         9240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     44678.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39882.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     40832.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       100480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1399104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       590272                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 663655.262662226916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9240871.144623531029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 3898657.635371795390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     70145205                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    872741182                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    377289338                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks          625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks 5236472398.39                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks        38208                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 252358.083954999660                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3272795248992                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds           35                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState               70522                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                573                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds           35                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            1570                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           21883                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         9240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               32693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                625                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    56.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1993                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2044                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               49                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               81                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.176710489502                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples           35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     932.628571                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     80.651159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4300.241232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023           32     91.43%     91.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      5.71%     97.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      2.86%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            35                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   30499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     32693                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 32693                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       32693                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 56.09                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    18317                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  163270000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  151403827500                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1320175725                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    707913225                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples           35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.057143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.016038                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.211291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               19     54.29%     54.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     31.43%     85.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5     14.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            35                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     31                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                      625                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  625                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                        625                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                71.20                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                     445                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy            523889850                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 50658300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6354833100                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            276.883222                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     34678500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     638040000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 132269094250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3945757478                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     580234571                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  13936102701                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             40119360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 26906550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1515024480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               116196360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1508326560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      31784353680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            41921201790                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         150150910679                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy                 871740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            540664950                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 52793160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6466104510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            277.543174                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     44117500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     646100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 132020072500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3904363815                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     609209527                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  14180044158                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             43718880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 28045050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1499150400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               116953200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1527380400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      31743960780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            42021120990                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         150104251723                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy                2244600                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        66838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        66838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  66838                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2132352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2132352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2132352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            41819275                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          175678789                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             32693                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   32693    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               32693                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1452                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         34145                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              11205                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          625                       # Transaction distribution
system.membus.trans_dist::CleanEvict              827                       # Transaction distribution
system.membus.trans_dist::ReadExReq             21488                       # Transaction distribution
system.membus.trans_dist::ReadExResp            21488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11205                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4840                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8463656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8468496                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       195584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    358918336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              359113920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 151403907500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         6076884933                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2676000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4232340000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.8                       # Layer utilization (%)
system.tol2bus.snoopTraffic                     40000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2825039                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000090                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.009482                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2824785     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    254      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2825039                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2821808                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          243                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5645152                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            243                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                            1695                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           2543515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2787164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1272                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           35067                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           279829                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          279829                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1784                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2541731                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
