// Seed: 3975169074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output id_13;
  output id_12;
  output id_11;
  inout id_10;
  input id_9;
  output id_8;
  output id_7;
  inout id_6;
  output id_5;
  input id_4;
  inout id_3;
  inout id_2;
  input id_1;
  type_17(
      id_4, id_8, 1 << 1'b0, id_12, id_3
  );
  logic id_13;
  logic id_14;
  type_20(
      id_3, 1'b0
  );
  assign id_6  = 1;
  assign id_11 = 1;
  logic id_15;
  logic id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  input id_4;
  inout id_3;
  input id_2;
  inout id_1;
endmodule
