m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/18.1
Etimer
Z0 w1761651199
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z3 dC:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src
Z4 8C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/timer.vhd
Z5 FC:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/timer.vhd
l0
L11
V=:oCO@HnVi7h2G8G:cWS00
!s100 kG575c:Z<G`kgWY11D@OI1
Z6 OV;C;10.5b;63
32
Z7 !s110 1761651268
!i10b 1
Z8 !s108 1761651268.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/timer.vhd|
Z10 !s107 C:/Users/youss/Downloads/ComputerArchitectureLearningJourney/lab4/src/timer.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Artl
R1
R2
Z13 DEx4 work 5 timer 0 22 =:oCO@HnVi7h2G8G:cWS00
l27
L24
V[z]8Oz;Bm>Y1G3IK4Vzdd1
!s100 <^J]VE@KhHa3W]iG7kbVH1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
