Analysis & Synthesis report for single_cycle_CPU
Wed Nov 17 18:37:19 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Nov 17 18:37:19 2021           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; single_cycle_CPU                            ;
; Top-level Entity Name       ; single_cycle_CPU                            ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; single_cycle_CPU   ; single_cycle_CPU   ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Nov 17 18:37:09 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off single_cycle_CPU -c single_cycle_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10229): Verilog HDL Expression warning at sram.v(44): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 44
Warning (10229): Verilog HDL Expression warning at sram.v(45): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 45
Warning (10229): Verilog HDL Expression warning at sram.v(46): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 46
Warning (10229): Verilog HDL Expression warning at sram.v(47): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 47
Warning (10229): Verilog HDL Expression warning at sram.v(48): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 48
Warning (10229): Verilog HDL Expression warning at sram.v(49): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 49
Warning (10229): Verilog HDL Expression warning at sram.v(50): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 50
Warning (10229): Verilog HDL Expression warning at sram.v(51): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 51
Warning (10229): Verilog HDL Expression warning at sram.v(52): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 52
Warning (10229): Verilog HDL Expression warning at sram.v(53): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 53
Warning (10229): Verilog HDL Expression warning at sram.v(54): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 54
Warning (10229): Verilog HDL Expression warning at sram.v(55): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 55
Warning (10229): Verilog HDL Expression warning at sram.v(56): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 56
Warning (10229): Verilog HDL Expression warning at sram.v(57): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 57
Warning (10229): Verilog HDL Expression warning at sram.v(58): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 58
Warning (10229): Verilog HDL Expression warning at sram.v(59): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 59
Warning (10229): Verilog HDL Expression warning at sram.v(60): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 60
Warning (10229): Verilog HDL Expression warning at sram.v(61): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 61
Warning (10229): Verilog HDL Expression warning at sram.v(62): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 62
Warning (10229): Verilog HDL Expression warning at sram.v(63): truncated literal to match 1 bits File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file lib/sram.v
    Info (12023): Found entity 1: sram File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 1
Warning (10238): Verilog Module Declaration warning at PC.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "PC" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v Line: 2
Warning (10238): Verilog Module Declaration warning at IF.v(5): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "IF" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file if.v
    Info (12023): Found entity 1: IF File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_register.v
    Info (12023): Found entity 1: top_register File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/top_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sel_gate.v
    Info (12023): Found entity 1: sel_gate File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/sel_gate.v Line: 23
Warning (10238): Verilog Module Declaration warning at register_mux.v(36): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "register_mux" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register_mux.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file register_mux.v
    Info (12023): Found entity 1: register_mux File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register_mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: register File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/register.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file extender.v
    Info (12023): Found entity 1: extender File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/extender.v Line: 23
    Info (12023): Found entity 2: alu_sll File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/extender.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file my_or3.v
    Info (12023): Found entity 1: my_or3 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/my_or3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file my_and6.v
    Info (12023): Found entity 1: my_and6 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/my_and6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_gate_n.v
    Info (12023): Found entity 1: xor_gate_n File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xor_gate_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_gate_32.v
    Info (12023): Found entity 1: xor_gate_32 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xor_gate_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xor_gate.v
    Info (12023): Found entity 1: xor_gate File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xor_gate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xnor_gate_n.v
    Info (12023): Found entity 1: xnor_gate_n File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xnor_gate_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xnor_gate_32.v
    Info (12023): Found entity 1: xnor_gate_32 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xnor_gate_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file xnor_gate.v
    Info (12023): Found entity 1: xnor_gate File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/xnor_gate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sub_32bit.v
    Info (12023): Found entity 1: SUB_32bit File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/SUB_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slt_signed.v
    Info (12023): Found entity 1: SLT_signed File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/SLT_signed.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slt.v
    Info (12023): Found entity 1: SLT File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/SLT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sll_32bit.v
    Info (12023): Found entity 1: sll_32bit File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/sll_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_gate_n.v
    Info (12023): Found entity 1: or_gate_n File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/or_gate_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_gate_32.v
    Info (12023): Found entity 1: or_gate_32 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/or_gate_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file or_gate.v
    Info (12023): Found entity 1: or_gate File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/or_gate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_gate_n.v
    Info (12023): Found entity 1: not_gate_n File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/not_gate_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_gate_32.v
    Info (12023): Found entity 1: not_gate_32 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/not_gate_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file not_gate.v
    Info (12023): Found entity 1: not_gate File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/not_gate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nor_gate_n.v
    Info (12023): Found entity 1: nor_gate_n File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_gate_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nor_gate_32.v
    Info (12023): Found entity 1: nor_gate_32 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_gate_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nor_gate.v
    Info (12023): Found entity 1: nor_gate File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_gate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nor_32bit.v
    Info (12023): Found entity 1: nor_32bit File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nor_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nand_gate_n.v
    Info (12023): Found entity 1: nand_gate_n File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nand_gate_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nand_gate_32.v
    Info (12023): Found entity 1: nand_gate_32 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nand_gate_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nand_gate.v
    Info (12023): Found entity 1: nand_gate File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/nand_gate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1_32bit.v
    Info (12023): Found entity 1: mux8_1_32bit File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux8_1_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux8_1_1bit.v
    Info (12023): Found entity 1: mux8_1_1bit File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux8_1_1bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_n.v
    Info (12023): Found entity 1: mux_n File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32to1.v
    Info (12023): Found entity 1: mux_32to1 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux_32to1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_32.v
    Info (12023): Found entity 1: mux_32 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux_32.v Line: 1
Warning (12090): Entity "mux" obtained from "mux.v" instead of from Quartus Prime megafunction library File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: mux File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/mux.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder_32bit.v
    Info (12023): Found entity 1: full_adder_32bit File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder_1bit.v
    Info (12023): Found entity 1: full_adder_1bit File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.v
    Info (12023): Found entity 1: Full_adder File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/Full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dec_n.v
    Info (12023): Found entity 1: dec_n File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/dec_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_gate_n.v
    Info (12023): Found entity 1: and_gate_n File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/and_gate_n.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_gate_32.v
    Info (12023): Found entity 1: and_gate_32 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/and_gate_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file and_gate.v
    Info (12023): Found entity 1: and_gate File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/and_gate.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alucu.v
    Info (12023): Found entity 1: ALUCU File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALUCU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/ALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file adder_32.v
    Info (12023): Found entity 1: adder_32 File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/adder_32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file single_cycle_cpu.v
    Info (12023): Found entity 1: single_cycle_CPU File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control_unit_tb.v
    Info (12023): Found entity 1: control_unit_tb File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/control_unit_tb.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at top_register.v(61): created implicit net for "register_b" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/top_register.v Line: 61
Info (12127): Elaborating entity "single_cycle_CPU" for the top level hierarchy
Info (12128): Elaborating entity "IF" for hierarchy "IF:IF0" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/single_cycle_CPU.v Line: 25
Info (12128): Elaborating entity "PC" for hierarchy "IF:IF0|PC:pc0" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v Line: 25
Info (12128): Elaborating entity "full_adder_32bit" for hierarchy "IF:IF0|PC:pc0|full_adder_32bit:adder1" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v Line: 44
Info (12128): Elaborating entity "full_adder_1bit" for hierarchy "IF:IF0|PC:pc0|full_adder_32bit:adder1|full_adder_1bit:fa0_map" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_32bit.v Line: 14
Info (12128): Elaborating entity "xor_gate" for hierarchy "IF:IF0|PC:pc0|full_adder_32bit:adder1|full_adder_1bit:fa0_map|xor_gate:xor0_map" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v Line: 13
Info (12128): Elaborating entity "and_gate" for hierarchy "IF:IF0|PC:pc0|full_adder_32bit:adder1|full_adder_1bit:fa0_map|and_gate:and0_map" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v Line: 15
Info (12128): Elaborating entity "or_gate" for hierarchy "IF:IF0|PC:pc0|full_adder_32bit:adder1|full_adder_1bit:fa0_map|or_gate:or0_map" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/full_adder_1bit.v Line: 17
Info (12128): Elaborating entity "mux_32" for hierarchy "IF:IF0|PC:pc0|mux_32:mux0" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/PC.v Line: 60
Info (12128): Elaborating entity "sram" for hierarchy "IF:IF0|sram:sram_ut" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v Line: 28
Warning (10036): Verilog HDL or VHDL warning at sram.v(12): object "check_hex" assigned a value but never read File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 12
Warning (10036): Verilog HDL or VHDL warning at sram.v(20): object "i" assigned a value but never read File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at sram.v(25): object "slash" assigned a value but never read File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 25
Warning (10036): Verilog HDL or VHDL warning at sram.v(28): object "line" assigned a value but never read File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at sram.v(169): variable "initNeeded" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 169
Error (10174): Verilog HDL Unsupported Feature error at sram.v(78): system function "$fopen" is not supported for synthesis File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/lib/sram.v Line: 78
Error (12152): Can't elaborate user hierarchy "IF:IF0|sram:sram_ut" File: C:/Users/yxu19/Desktop/NU_master/2021FALL/COMP361/assignments/ce361_CPU_Verilog/IF.v Line: 28
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 31 warnings
    Error: Peak virtual memory: 4769 megabytes
    Error: Processing ended: Wed Nov 17 18:37:19 2021
    Error: Elapsed time: 00:00:10
    Error: Total CPU time (on all processors): 00:00:21


