{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 11 20:16:51 2019 " "Info: Processing started: Wed Dec 11 20:16:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "E:/课程/数字电路与逻辑设计/实验/two/func_prims.vhd " "Warning: Can't analyze file -- file E:/课程/数字电路与逻辑设计/实验/two/func_prims.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-fun " "Info: Found design unit 1: ALU-fun" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Info: Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T0 ALU.vhd(38) " "Warning (10492): VHDL Process Statement warning at ALU.vhd(38): signal \"T0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "T0 ALU.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(16): inferring latch(es) for signal or variable \"T0\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CF ALU.vhd(16) " "Warning (10631): VHDL Process Statement warning at ALU.vhd(16): inferring latch(es) for signal or variable \"CF\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CF ALU.vhd(16) " "Info (10041): Inferred latch for \"CF\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[0\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[0\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[1\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[1\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[2\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[2\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[3\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[3\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[4\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[4\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[5\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[5\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[6\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[6\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "T0\[7\] ALU.vhd(16) " "Info (10041): Inferred latch for \"T0\[7\]\" at ALU.vhd(16)" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "T0\[0\] " "Warning: Latch T0\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "T0\[1\] " "Warning: Latch T0\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "T0\[2\] " "Warning: Latch T0\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "T0\[3\] " "Warning: Latch T0\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "T0\[4\] " "Warning: Latch T0\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "T0\[5\] " "Warning: Latch T0\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "T0\[6\] " "Warning: Latch T0\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "T0\[7\] " "Warning: Latch T0\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 7 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "E:/课程/数字电路与逻辑设计/实验/CPU设计/模型机运运算器ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Info: Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Info: Implemented 21 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "50 " "Info: Implemented 50 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 11 20:16:53 2019 " "Info: Processing ended: Wed Dec 11 20:16:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
