{
    "profile_id": "valeriofighera",
    "first_name": "Valerio",
    "last_name": "Fighera",
    "sub_title": "Team Lead and Competence Lead at ASML",
    "profile_picture": null,
    "background_image": "https://media.licdn.com/dms/image/C4E16AQHnaoJ4W64WTQ/profile-displaybackgroundimage-shrink_350_1400/0/1597609439239?e=1701302400&v=beta&t=mVnjxs2oO1WoM6AoO_8FyKU_gC9_FVGyEP0G5-dfr6Y",
    "profile_type": "personal",
    "entity_urn": "ACoAABs-9f8BZnPqmJshNR1BDSBGM5ptVVT2R1U",
    "object_urn": 457111039,
    "birth_date": null,
    "summary": "MSC's in Electronic Engineering at University of Pisa. Currently, I work for ASML in Veldhoven (the Netherlands) as a Digital Design Engineer.",
    "location": {
        "country": "Netherlands",
        "short": "Eindhoven, North Brabant",
        "city": "Eindhoven",
        "state": "North Brabant",
        "default": "Eindhoven, North Brabant, Netherlands"
    },
    "premium": false,
    "influencer": false,
    "treasury_media": [],
    "languages": {
        "primary_locale": {
            "country": "IT",
            "language": "it"
        },
        "supported_locales": [
            {
                "country": "IT",
                "language": "it"
            },
            {
                "country": "US",
                "language": "en"
            }
        ],
        "profile_languages": [
            {
                "name": "Inglese",
                "proficiency": "FULL_PROFESSIONAL"
            },
            {
                "name": "Italiano",
                "proficiency": "NATIVE_OR_BILINGUAL"
            },
            {
                "name": "Olandese",
                "proficiency": "ELEMENTARY"
            }
        ]
    },
    "industry": "Semiconductors",
    "education": [
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2016
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2018
                }
            },
            "school": {
                "name": "Universit\u00e0 di Pisa",
                "logo": "https://media.licdn.com/dms/image/C510BAQFzeobIVHZw8Q/company-logo_400_400/0/1519856214386?e=1703721600&v=beta&t=x4yoW5IkHLsPhyiao3nO7CU7EsxPRkBFro1e_u2HjRk",
                "url": "https://www.linkedin.com/school/unipisa/"
            },
            "degree_name": "Master's degree",
            "field_of_study": "Electronic Engineering",
            "grade": "110/100"
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2012
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2016
                }
            },
            "school": {
                "name": "Universit\u00e0 di Pisa",
                "logo": "https://media.licdn.com/dms/image/C510BAQFzeobIVHZw8Q/company-logo_400_400/0/1519856214386?e=1703721600&v=beta&t=x4yoW5IkHLsPhyiao3nO7CU7EsxPRkBFro1e_u2HjRk",
                "url": "https://www.linkedin.com/school/unipisa/"
            },
            "degree_name": "Bachelor's degree",
            "field_of_study": "Electronic Engineering",
            "grade": "104/110"
        },
        {
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": 2007
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": 2012
                }
            },
            "school": {
                "name": "Liceo Scientifico D. De Ruggieri (Massafra, (TA))",
                "logo": null,
                "url": null
            },
            "degree_name": null,
            "field_of_study": "PNI - Piano Nazionale Informatico",
            "grade": "100/100"
        }
    ],
    "patents": [],
    "awards": [],
    "certifications": [
        {
            "name": "Comprehensive SystemVerilog",
            "date": {
                "start": {
                    "month": 9,
                    "day": null,
                    "year": 2020
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "Doulos",
            "url": "https://www.doulos.com/training/systemverilog-uvm/comprehensive-systemverilog/",
            "license_number": null,
            "display_source": "doulos.com",
            "company": {
                "id": null,
                "name": "Doulos",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQHAQpnufi56hg/company-logo_400_400/0/1519915434643?e=1703721600&v=beta&t=xexADS379_ae7FT6UOAk_RmJmF-7yYBfsco3nl7M_ek",
                "url": null
            }
        },
        {
            "name": "Nederlands A2+, Waystage+",
            "date": {
                "start": {
                    "month": 3,
                    "day": null,
                    "year": 2020
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "STE Languages",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": {
                "id": null,
                "name": "STE Languages",
                "logo": "https://media.licdn.com/dms/image/C560BAQHQ9ZSDg1MXEw/company-logo_400_400/0/1527505787701?e=1703721600&v=beta&t=12f8gyIYdInx_LSbskFktfiGchcbkxMZhDkhhkWTNps",
                "url": null
            }
        },
        {
            "name": "Synchronization in Multiple Clock Domain Systems-on-Chip and FPGA",
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 2020
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "vSync Circuits, Ltd.",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": {
                "id": null,
                "name": "vSync Circuits, Ltd.",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQEV518INEahPQ/company-logo_400_400/0/1519863134638?e=1703721600&v=beta&t=i-djYHKHg2gBpkB_M_I-CNUTCceM_0dhsPQ_5m2hStU",
                "url": null
            }
        },
        {
            "name": "SystemVerilog for Verification",
            "date": {
                "start": {
                    "month": 10,
                    "day": null,
                    "year": 2019
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "Dizain-Sync b.v.",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": {
                "id": null,
                "name": "Dizain-Sync b.v.",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQHxp3hA9Do7OQ/company-logo_400_400/0/1519880428598?e=1703721600&v=beta&t=JSE4f761k0UqIFVVCk5qQfr5ZLr_bmt_y8QW1VlFBWw",
                "url": null
            }
        },
        {
            "name": "Professional VHDL",
            "date": {
                "start": {
                    "month": 4,
                    "day": null,
                    "year": 2019
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "Dizain-Sync b.v.",
            "url": "https://www.dizain-sync.com/trainings/vhdl/professional-vhdl",
            "license_number": null,
            "display_source": "dizain-sync.com",
            "company": {
                "id": null,
                "name": "Dizain-Sync b.v.",
                "logo": "https://media.licdn.com/dms/image/C4D0BAQHxp3hA9Do7OQ/company-logo_400_400/0/1519880428598?e=1703721600&v=beta&t=JSE4f761k0UqIFVVCk5qQfr5ZLr_bmt_y8QW1VlFBWw",
                "url": null
            }
        },
        {
            "name": "Certificate of Proficiency in English (CPE)",
            "date": {
                "start": {
                    "month": 7,
                    "day": null,
                    "year": 2012
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "Cambridge English Language Assessment",
            "url": null,
            "license_number": "125IT0648001",
            "display_source": null,
            "company": {
                "id": null,
                "name": "Cambridge University Press & Assessment English",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQF764moHT29Og/company-logo_400_400/0/1650876512808?e=1703721600&v=beta&t=80c7skobfhKLILQ3KmADgOlZ2L2CtWA8KylrAN66dm0",
                "url": null
            }
        },
        {
            "name": "Cambridge English: Advanced (CAE)",
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "Cambridge English Language Assessment",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": {
                "id": null,
                "name": "Cambridge University Press & Assessment English",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQF764moHT29Og/company-logo_400_400/0/1650876512808?e=1703721600&v=beta&t=80c7skobfhKLILQ3KmADgOlZ2L2CtWA8KylrAN66dm0",
                "url": null
            }
        },
        {
            "name": "First Certificate in English (FCE)",
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "Cambridge English Language Assessment",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": {
                "id": null,
                "name": "Cambridge University Press & Assessment English",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQF764moHT29Og/company-logo_400_400/0/1650876512808?e=1703721600&v=beta&t=80c7skobfhKLILQ3KmADgOlZ2L2CtWA8KylrAN66dm0",
                "url": null
            }
        },
        {
            "name": "Preliminary English Test (PET)",
            "date": {
                "start": {
                    "month": null,
                    "day": null,
                    "year": null
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "authority": "Cambridge English Language Assessment",
            "url": null,
            "license_number": null,
            "display_source": null,
            "company": {
                "id": null,
                "name": "Cambridge University Press & Assessment English",
                "logo": "https://media.licdn.com/dms/image/C4E0BAQF764moHT29Og/company-logo_400_400/0/1650876512808?e=1703721600&v=beta&t=80c7skobfhKLILQ3KmADgOlZ2L2CtWA8KylrAN66dm0",
                "url": null
            }
        }
    ],
    "organizations": [],
    "projects": [
        {
            "title": "Study on the deformation and strain of two geometrically different plates",
            "date": {
                "start": {
                    "month": 6,
                    "day": null,
                    "year": 2017
                },
                "end": {
                    "month": 6,
                    "day": null,
                    "year": 2017
                }
            },
            "description": "The aim of this project is to analyse a 224x256 array of plates arranged so to realise a microsystem used for a digital fingerprint sensor. The focus is on two different geometry for each micro-structure. \nA circular and a square geometry are studied and analysed with the aid of a FEM analysis software (COMSOL) to evaluate the deformation and the resulting strain on them. ",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Valerio",
                    "last_name": "Fighera",
                    "name": null,
                    "headline": "Team Lead and Competence Lead at ASML"
                }
            ]
        },
        {
            "title": "Client/Server application ",
            "date": {
                "start": {
                    "month": 5,
                    "day": null,
                    "year": 2017
                },
                "end": {
                    "month": 6,
                    "day": null,
                    "year": 2017
                }
            },
            "description": "The project's aim is to create a client/server application. Client and server must communicate via TCP socket. The server  and the clients are concurrent, so competition and resources allocation must be dealt with using POSIX threads. The main thread must remain constantly waiting  for new incoming connections. Every incoming connection must be assigned to a thread among the ones previously allocated. They are responsible for handling requests and a set of given tasks.",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Valerio",
                    "last_name": "Fighera",
                    "name": null,
                    "headline": "Team Lead and Competence Lead at ASML"
                }
            ]
        },
        {
            "title": "Audio Delay - Digital System Project",
            "date": {
                "start": {
                    "month": 10,
                    "day": null,
                    "year": 2016
                },
                "end": {
                    "month": 2,
                    "day": null,
                    "year": 2017
                }
            },
            "description": "As students fond of music, we decided to work on a sound-based project involving the use of the audio CODEC, provided within the Altera DE2 Board, to sample an audio track and store it in the SRAM. Hence, since we have the digital samples, a lot of different operations (echo, distortion, etc.) can be performed. We eventually decided to create an echo effect with a variable delay and volume control. The project is realized in Verilog (HDL) and Quartus II as a design software.",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Valerio",
                    "last_name": "Fighera",
                    "name": null,
                    "headline": "Team Lead and Competence Lead at ASML"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Martina",
                    "last_name": "Anichini",
                    "name": null,
                    "headline": "Product Applications Engineer presso Analog Devices"
                }
            ]
        },
        {
            "title": "A 5.25 GHz Cascode LNA in 0.xn--35m-yyc CMOS technology",
            "date": {
                "start": {
                    "month": 9,
                    "day": null,
                    "year": 2016
                },
                "end": {
                    "month": 1,
                    "day": null,
                    "year": 2017
                }
            },
            "description": "Two different Cascode LNA topologies: one with a resonant output filter and one with a matched output impedance are studied. Both topologies are first designed with ideal components and then with more realistic ones, using a 0.xn--35m-yyc CMOS technology. A detailed analysis is given in order to highlight the gain and linearity losses. Thus, the designed LNA is used in a transceiver and the whole system performance is analyzed with a MatLab - Simulink tool.",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Valerio",
                    "last_name": "Fighera",
                    "name": null,
                    "headline": "Team Lead and Competence Lead at ASML"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Martina",
                    "last_name": "Anichini",
                    "name": null,
                    "headline": "Product Applications Engineer presso Analog Devices"
                }
            ]
        },
        {
            "title": "Rail-to-Rail OTA",
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2016
                },
                "end": {
                    "month": 9,
                    "day": null,
                    "year": 2016
                }
            },
            "description": "I have worked, in a group of three students, on a rail-to-rail OTA starting from a known topology. The aim was to catch up with the given requirements, so the transistors have been designed accordingly. Then, the output current, with a varying differential voltage to the input, has been analyzed as long as its performance as a buffer. This project has been realized using an educational design kit based on LTSPICE for the schematic and simulations. GLADE (whose command-set and interface is compatible with the CADENCE VIRTUOSO layout editor) was used for the layout editing",
            "contributors": [
                {
                    "type": "standardizedContributor",
                    "first_name": "Valerio",
                    "last_name": "Fighera",
                    "name": null,
                    "headline": "Team Lead and Competence Lead at ASML"
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Federico",
                    "last_name": "Martinelli",
                    "name": null,
                    "headline": "Automation Engineer presso CACINI & C. S.p.A."
                },
                {
                    "type": "standardizedContributor",
                    "first_name": "Martina",
                    "last_name": "Anichini",
                    "name": null,
                    "headline": "Product Applications Engineer presso Analog Devices"
                }
            ]
        }
    ],
    "publications": [],
    "courses": [],
    "test_scores": [],
    "position_groups": [
        {
            "company": {
                "id": 3894,
                "name": "ASML",
                "logo": "https://media.licdn.com/dms/image/C560BAQGssQfw50QsaQ/company-logo_400_400/0/1519855871260?e=1703721600&v=beta&t=Dy9d-y1YEURWKW9gwgee0M1kiJhHIn_5C8HeOomdIr8",
                "url": "https://www.linkedin.com/company/asml/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 2019
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "profile_positions": [
                {
                    "location": null,
                    "date": {
                        "start": {
                            "month": 11,
                            "day": null,
                            "year": 2022
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "ASML",
                    "description": null,
                    "title": "Team Lead",
                    "employment_type": null
                },
                {
                    "location": null,
                    "date": {
                        "start": {
                            "month": 8,
                            "day": null,
                            "year": 2022
                        },
                        "end": {
                            "month": null,
                            "day": null,
                            "year": null
                        }
                    },
                    "company": "ASML",
                    "description": null,
                    "title": "Competence Leader",
                    "employment_type": null
                },
                {
                    "location": "Veldhoven, North Brabant, Netherlands",
                    "date": {
                        "start": {
                            "month": 1,
                            "day": null,
                            "year": 2021
                        },
                        "end": {
                            "month": 11,
                            "day": null,
                            "year": 2022
                        }
                    },
                    "company": "ASML",
                    "description": null,
                    "title": "Project Team Lead",
                    "employment_type": "Full-time"
                },
                {
                    "location": null,
                    "date": {
                        "start": {
                            "month": 1,
                            "day": null,
                            "year": 2019
                        },
                        "end": {
                            "month": 1,
                            "day": null,
                            "year": 2021
                        }
                    },
                    "company": "ASML",
                    "description": "I have been working on several projects related to the development, upgrade and testing of HDL-designed, (System)Verilog or VHDL, communication modules implementing different protocols. Furthermore, I provide direct support for the products developed within my team for external stakeholders.",
                    "title": "Design Engineer",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 1088,
                "name": "NXP Semiconductors",
                "logo": "https://media.licdn.com/dms/image/C510BAQFopDEhRcpz9g/company-logo_400_400/0/1519855915315?e=1703721600&v=beta&t=eX4VOzxpSqMPm7vRUcHWlZJuKSUSTb8F8TdbyJUHXl8",
                "url": "https://www.linkedin.com/company/nxp-semiconductors/",
                "employees": {
                    "start": 10001,
                    "end": null
                }
            },
            "date": {
                "start": {
                    "month": 3,
                    "day": null,
                    "year": 2018
                },
                "end": {
                    "month": 11,
                    "day": null,
                    "year": 2018
                }
            },
            "profile_positions": [
                {
                    "location": "Eindhoven Area, Netherlands",
                    "date": {
                        "start": {
                            "month": 3,
                            "day": null,
                            "year": 2018
                        },
                        "end": {
                            "month": 11,
                            "day": null,
                            "year": 2018
                        }
                    },
                    "company": "NXP Semiconductors",
                    "description": "During my internship period I started from scratches the study and a first draft design for an analog low power Current Sensing circuit in CMOS technology for Class-BD Audio Amplifiers.",
                    "title": "Intern Student",
                    "employment_type": null
                }
            ]
        },
        {
            "company": {
                "id": 8801,
                "name": "University of Pisa",
                "logo": "https://media.licdn.com/dms/image/C510BAQFzeobIVHZw8Q/company-logo_400_400/0/1519856214386?e=1703721600&v=beta&t=x4yoW5IkHLsPhyiao3nO7CU7EsxPRkBFro1e_u2HjRk",
                "url": "https://www.linkedin.com/school/unipisa/",
                "employees": {
                    "start": 1001,
                    "end": 5000
                }
            },
            "date": {
                "start": {
                    "month": 12,
                    "day": null,
                    "year": 2016
                },
                "end": {
                    "month": 10,
                    "day": null,
                    "year": 2017
                }
            },
            "profile_positions": [
                {
                    "location": "Pisa, Italy",
                    "date": {
                        "start": {
                            "month": 12,
                            "day": null,
                            "year": 2016
                        },
                        "end": {
                            "month": 10,
                            "day": null,
                            "year": 2017
                        }
                    },
                    "company": "Universit\u00e0 di Pisa",
                    "description": "Peer tutorship has been recently established at the University of Pisa.  We are a group of senior students trained to communicate and share our life and university experiences with our fellow students. Therefore, our main goal is to create a link between inexperienced students and offices or professors. Furthermore, we welcome freshmen and listen to their problems concerning university life.  We make sure that junior students do not feel disoriented, by entering the academic world, giving them advice and support.",
                    "title": "Part Time Peer Tutor",
                    "employment_type": null
                }
            ]
        }
    ],
    "volunteer_experiences": [
        {
            "date": {
                "start": {
                    "month": 1,
                    "day": null,
                    "year": 2022
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "role": "Board Member",
            "company": {
                "id": null,
                "name": "Next ASML",
                "logo": null,
                "url": null
            },
            "cause": null,
            "description": null
        },
        {
            "date": {
                "start": {
                    "month": 7,
                    "day": null,
                    "year": 2023
                },
                "end": {
                    "month": null,
                    "day": null,
                    "year": null
                }
            },
            "role": "Treasurer",
            "company": {
                "id": null,
                "name": "Toastmasters International ",
                "logo": null,
                "url": null
            },
            "cause": "EDUCATION",
            "description": "You are the club\u2019s accountant. You manage the club\u2019s bank account, writing checks as approved by the Executive Committee, and depositing membership dues payments and other club revenues. You are also in charge of submitting membership dues payments to World Headquarters (accompanied by the names of renewing members), filing necessary tax documents, and keeping timely, accurate, up-to-date financial records for the club."
        },
        {
            "date": {
                "start": {
                    "month": 6,
                    "day": null,
                    "year": 2022
                },
                "end": {
                    "month": 6,
                    "day": null,
                    "year": 2023
                }
            },
            "role": "Vice President of Education",
            "company": {
                "id": null,
                "name": "Toastmasters International",
                "logo": "https://media.licdn.com/dms/image/D560BAQF6A7Vdt0xXYg/company-logo_400_400/0/1693589558137?e=1703721600&v=beta&t=e8As55EmgU8wcUdm0czLky-JtOfOgwE0sSVAfRohEfk",
                "url": "https://www.linkedin.com/company/toastmasters-international/"
            },
            "cause": "EDUCATION",
            "description": "As Vice President Education, you schedule members\u2019 speeches, verify the completion of projects, and serve as a resource for questions about the education program, speech contests, and your club mentor program. You are an important source of Toastmasters knowledge for club members and it is your job to become familiar with all aspects of the Toastmasters education program."
        },
        {
            "date": {
                "start": {
                    "month": 8,
                    "day": null,
                    "year": 2021
                },
                "end": {
                    "month": 6,
                    "day": null,
                    "year": 2022
                }
            },
            "role": "Vice President Of Membership",
            "company": {
                "id": null,
                "name": "Toastmasters International",
                "logo": "https://media.licdn.com/dms/image/D560BAQF6A7Vdt0xXYg/company-logo_400_400/0/1693589558137?e=1703721600&v=beta&t=e8As55EmgU8wcUdm0czLky-JtOfOgwE0sSVAfRohEfk",
                "url": "https://www.linkedin.com/company/toastmasters-international/"
            },
            "cause": "EDUCATION",
            "description": "You promote the club and manage the process of bringing in guests and transforming them into members.\nBy initiating contact with guests, helping them feel welcome, and providing them with the information they need to join, you help maintain a constant influx of new people into your club. You also attentively monitor membership levels and strategize with the rest of the Executive Committee about how to overcome membership challenges when they occur."
        }
    ],
    "skills": [
        "Team Leadership",
        "Leadership",
        "Strategy",
        "Leadership Development",
        "Coaching",
        "Project Management",
        "Management",
        "FPGA",
        "Verilog",
        "VHDL",
        "Sports Coaching"
    ],
    "network_info": null,
    "related_profiles": null,
    "contact_info": null
}