module tb_mux_8(); 
  reg [7:0]in; 
  reg [2:0]sel; 
  integer it; 
  wire out; 
   
  mux_8 m0(in, sel, out); 
   
  initial begin 
    $dumpfile("dump.vcd"); 
    $dumpvars(0,in); 
    $dumpvars(0,sel); 
    $dumpvars(0,out); 
     
    $monitor("in = %b, sel = %b, out = %b", in, sel, out); 
     
    in = 8'b01000101; 
    sel = 3'b000; 
     
    for(it = 0; it < 8; it = it + 1) begin 
       #200; 
    sel = sel + 1; 
    end 
  end 
endmodule 
