###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Sun May 28 19:33:25 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_skew_groups -summary -file ../reports/ORCA_TOP.innovus.route.ccopt_skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

---------------------------------------------------------------------------------
Skew Group                    Sources    Constrained Sinks    Unconstrained Sinks
---------------------------------------------------------------------------------
PCI_CLK/func_best_mode           1              394                    0
PCI_CLK/func_worst_mode          1              394                    0
PCI_CLK/test_best_mode           1              394                    0
PCI_CLK/test_worst_mode          1              394                    0
SDRAM_CLK/func_best_mode         1             2860                   34
SDRAM_CLK/func_worst_mode        1             2860                   34
SDRAM_CLK/test_best_mode         1             2860                   34
SDRAM_CLK/test_worst_mode        1             2860                   34
SYS_2x_CLK/func_best_mode        1             1928                    0
SYS_2x_CLK/func_worst_mode       1             1734                    1
SYS_2x_CLK/test_best_mode        1             1928                    0
SYS_2x_CLK/test_worst_mode       1             1734                    1
SYS_CLK/func_best_mode           1             1724                    0
SYS_CLK/func_worst_mode          1             1724                    0
SYS_CLK/test_best_mode           1             1724                    0
SYS_CLK/test_worst_mode          1             1724                    0
ate_clk/test_best_mode           1             5162                   34
ate_clk/test_worst_mode          1             4968                   35
---------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode            -        0.731     1.088     1.071        0.054       ignored                  -         0.357              -
                            PCI_CLK/func_worst_mode           -        0.731     1.088     1.071        0.054       ignored                  -         0.357              -
                            PCI_CLK/test_best_mode            -        0.731     1.088     1.071        0.054       ignored                  -         0.357              -
                            PCI_CLK/test_worst_mode           -        0.731     1.088     1.071        0.054       ignored                  -         0.357              -
                            SDRAM_CLK/func_best_mode          -        0.998     1.459     1.397        0.075       ignored                  -         0.461              -
                            SDRAM_CLK/func_worst_mode         -        0.998     1.459     1.397        0.075       ignored                  -         0.461              -
                            SDRAM_CLK/test_best_mode          -        0.998     1.459     1.397        0.075       ignored                  -         0.461              -
                            SDRAM_CLK/test_worst_mode         -        0.998     1.459     1.397        0.075       ignored                  -         0.461              -
                            SYS_2x_CLK/func_best_mode         -        1.276     1.744     1.692        0.098       ignored                  -         0.468              -
                            SYS_2x_CLK/func_worst_mode        -        1.276     1.744     1.718        0.062       ignored                  -         0.468              -
                            SYS_2x_CLK/test_best_mode         -        1.276     1.744     1.692        0.098       ignored                  -         0.468              -
                            SYS_2x_CLK/test_worst_mode        -        1.276     1.744     1.718        0.062       ignored                  -         0.468              -
                            SYS_CLK/func_best_mode            -        0.962     1.415     1.391        0.053       ignored                  -         0.454              -
                            SYS_CLK/func_worst_mode           -        0.962     1.415     1.391        0.053       ignored                  -         0.454              -
                            SYS_CLK/test_best_mode            -        0.962     1.415     1.391        0.053       ignored                  -         0.454              -
                            SYS_CLK/test_worst_mode           -        0.962     1.415     1.391        0.053       ignored                  -         0.454              -
                            ate_clk/test_best_mode            -        0.978     1.432     1.373        0.076       ignored                  -         0.453              -
                            ate_clk/test_worst_mode           -        0.978     1.432     1.380        0.068       ignored                  -         0.453              -
worst_corner:setup.late     PCI_CLK/func_best_mode        none         0.734     1.114     1.096        0.058       auto computed        0.488         0.380    100% {0.734, 1.114}
                            PCI_CLK/func_worst_mode       none         0.734     1.114     1.096        0.058       auto computed        0.488         0.380    100% {0.734, 1.114}
                            PCI_CLK/test_best_mode        none         0.734     1.114     1.096        0.058       auto computed        0.488         0.380    100% {0.734, 1.114}
                            PCI_CLK/test_worst_mode       none         0.734     1.114     1.096        0.058       auto computed        0.488         0.380    100% {0.734, 1.114}
                            SDRAM_CLK/func_best_mode      none         1.001     1.497     1.433        0.077       auto computed       *0.488         0.496    99.7% {1.150, 1.497}
                            SDRAM_CLK/func_worst_mode     none         1.001     1.497     1.433        0.077       auto computed       *0.488         0.496    99.7% {1.150, 1.497}
                            SDRAM_CLK/test_best_mode      none         1.001     1.497     1.433        0.077       auto computed       *0.488         0.496    99.7% {1.150, 1.497}
                            SDRAM_CLK/test_worst_mode     none         1.001     1.497     1.433        0.077       auto computed       *0.488         0.496    99.7% {1.150, 1.497}
                            SYS_2x_CLK/func_best_mode     none         1.301     1.780     1.729        0.096       auto computed        0.488         0.479    100% {1.301, 1.780}
                            SYS_2x_CLK/func_worst_mode    none         1.301     1.780     1.753        0.066       auto computed        0.488         0.479    100% {1.301, 1.780}
                            SYS_2x_CLK/test_best_mode     none         1.301     1.780     1.729        0.096       auto computed        0.488         0.479    100% {1.301, 1.780}
                            SYS_2x_CLK/test_worst_mode    none         1.301     1.780     1.753        0.066       auto computed        0.488         0.479    100% {1.301, 1.780}
                            SYS_CLK/func_best_mode        none         0.970     1.444     1.419        0.056       auto computed        0.488         0.474    100% {0.970, 1.444}
                            SYS_CLK/func_worst_mode       none         0.970     1.444     1.419        0.056       auto computed        0.488         0.474    100% {0.970, 1.444}
                            SYS_CLK/test_best_mode        none         0.970     1.444     1.419        0.056       auto computed        0.488         0.474    100% {0.970, 1.444}
                            SYS_CLK/test_worst_mode       none         0.970     1.444     1.419        0.056       auto computed        0.488         0.474    100% {0.970, 1.444}
                            ate_clk/test_best_mode        none         0.983     1.469     1.406        0.075       auto computed        0.488         0.486    100% {0.983, 1.469}
                            ate_clk/test_worst_mode       none         0.983     1.469     1.412        0.069       auto computed        0.488         0.486    100% {0.983, 1.469}
best_corner:hold.early      PCI_CLK/func_best_mode            -        0.143     0.207     0.200        0.007       ignored                  -         0.064              -
                            PCI_CLK/func_worst_mode           -        0.143     0.207     0.200        0.007       ignored                  -         0.064              -
                            PCI_CLK/test_best_mode            -        0.143     0.207     0.200        0.007       ignored                  -         0.064              -
                            PCI_CLK/test_worst_mode           -        0.143     0.207     0.200        0.007       ignored                  -         0.064              -
                            SDRAM_CLK/func_best_mode          -        0.184     0.277     0.261        0.011       ignored                  -         0.094              -
                            SDRAM_CLK/func_worst_mode         -        0.184     0.277     0.261        0.011       ignored                  -         0.094              -
                            SDRAM_CLK/test_best_mode          -        0.184     0.277     0.261        0.011       ignored                  -         0.094              -
                            SDRAM_CLK/test_worst_mode         -        0.184     0.277     0.261        0.011       ignored                  -         0.094              -
                            SYS_2x_CLK/func_best_mode         -        0.212     0.337     0.325        0.014       ignored                  -         0.126              -
                            SYS_2x_CLK/func_worst_mode        -        0.212     0.335     0.327        0.014       ignored                  -         0.123              -
                            SYS_2x_CLK/test_best_mode         -        0.212     0.337     0.325        0.014       ignored                  -         0.126              -
                            SYS_2x_CLK/test_worst_mode        -        0.212     0.335     0.327        0.014       ignored                  -         0.123              -
                            SYS_CLK/func_best_mode            -        0.177     0.276     0.268        0.011       ignored                  -         0.098              -
                            SYS_CLK/func_worst_mode           -        0.177     0.276     0.268        0.011       ignored                  -         0.098              -
                            SYS_CLK/test_best_mode            -        0.177     0.276     0.268        0.011       ignored                  -         0.098              -
                            SYS_CLK/test_worst_mode           -        0.177     0.276     0.268        0.011       ignored                  -         0.098              -
                            ate_clk/test_best_mode            -        0.170     0.311     0.258        0.013       ignored                  -         0.141              -
                            ate_clk/test_worst_mode           -        0.170     0.273     0.257        0.012       ignored                  -         0.103              -
best_corner:hold.late       PCI_CLK/func_best_mode            -        0.145     0.212     0.204        0.008       ignored                  -         0.067              -
                            PCI_CLK/func_worst_mode           -        0.145     0.212     0.204        0.008       ignored                  -         0.067              -
                            PCI_CLK/test_best_mode            -        0.145     0.212     0.204        0.008       ignored                  -         0.067              -
                            PCI_CLK/test_worst_mode           -        0.145     0.212     0.204        0.008       ignored                  -         0.067              -
                            SDRAM_CLK/func_best_mode          -        0.185     0.285     0.266        0.012       ignored                  -         0.100              -
                            SDRAM_CLK/func_worst_mode         -        0.185     0.285     0.266        0.012       ignored                  -         0.100              -
                            SDRAM_CLK/test_best_mode          -        0.185     0.285     0.266        0.012       ignored                  -         0.100              -
                            SDRAM_CLK/test_worst_mode         -        0.185     0.285     0.266        0.012       ignored                  -         0.100              -
                            SYS_2x_CLK/func_best_mode         -        0.214     0.342     0.330        0.015       ignored                  -         0.128              -
                            SYS_2x_CLK/func_worst_mode        -        0.214     0.340     0.331        0.014       ignored                  -         0.126              -
                            SYS_2x_CLK/test_best_mode         -        0.214     0.342     0.330        0.015       ignored                  -         0.128              -
                            SYS_2x_CLK/test_worst_mode        -        0.214     0.340     0.331        0.014       ignored                  -         0.126              -
                            SYS_CLK/func_best_mode            -        0.178     0.280     0.272        0.011       ignored                  -         0.102              -
                            SYS_CLK/func_worst_mode           -        0.178     0.280     0.272        0.011       ignored                  -         0.102              -
                            SYS_CLK/test_best_mode            -        0.178     0.280     0.272        0.011       ignored                  -         0.102              -
                            SYS_CLK/test_worst_mode           -        0.178     0.280     0.272        0.011       ignored                  -         0.102              -
                            ate_clk/test_best_mode            -        0.171     0.315     0.263        0.013       ignored                  -         0.144              -
                            ate_clk/test_worst_mode           -        0.171     0.278     0.262        0.012       ignored                  -         0.107              -
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------
Timing Corner               Skew Group                    Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------
worst_corner:setup.early    PCI_CLK/func_best_mode        0.731       -       1.088       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/func_worst_mode       0.731       -       1.088       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_best_mode        0.731       -       1.088       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_worst_mode       0.731       -       1.088       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_1_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            SDRAM_CLK/func_best_mode      0.998       -       1.459       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/func_worst_mode     0.998       -       1.459       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_best_mode      0.998       -       1.459       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_worst_mode     0.998       -       1.459       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SYS_2x_CLK/func_best_mode     1.276       -       1.744       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_30_/CLK
                            SYS_2x_CLK/func_worst_mode    1.276       -       1.744       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_30_/CLK
                            SYS_2x_CLK/test_best_mode     1.276       -       1.744       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_30_/CLK
                            SYS_2x_CLK/test_worst_mode    1.276       -       1.744       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_30_/CLK
                            SYS_CLK/func_best_mode        0.962       -       1.415       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_30_/CLK
                            SYS_CLK/func_worst_mode       0.962       -       1.415       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_30_/CLK
                            SYS_CLK/test_best_mode        0.962       -       1.415       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_30_/CLK
                            SYS_CLK/test_worst_mode       0.962       -       1.415       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/s1_op2_reg_30_/CLK
                            ate_clk/test_best_mode        0.978       -       1.432       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            ate_clk/test_worst_mode       0.978       -       1.432       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
worst_corner:setup.late     PCI_CLK/func_best_mode        0.734       -       1.114       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/func_worst_mode       0.734       -       1.114       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_best_mode        0.734       -       1.114       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            PCI_CLK/test_worst_mode       0.734       -       1.114       -
-    min occ_int2/U_clk_control_i_2/load_n_meta_2_l_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_mega_shift_reg_10__14_/CLK
                            SDRAM_CLK/func_best_mode      1.001       -       1.497       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK
                            SDRAM_CLK/func_worst_mode     1.001       -       1.497       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK
                            SDRAM_CLK/test_best_mode      1.001       -       1.497       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK
                            SDRAM_CLK/test_worst_mode     1.001       -       1.497       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK
                            SYS_2x_CLK/func_best_mode     1.301       -       1.780       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_2x_CLK/func_worst_mode    1.301       -       1.780       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_2x_CLK/test_best_mode     1.301       -       1.780       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_2x_CLK/test_worst_mode    1.301       -       1.780       -
-    min occ_int2/U_clk_control_i_0/load_n_meta_2_l_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_CLK/func_best_mode        0.970       -       1.444       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_CLK/func_worst_mode       0.970       -       1.444       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_CLK/test_best_mode        0.970       -       1.444       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            SYS_CLK/test_worst_mode       0.970       -       1.444       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/U_cycle_ctr_i/tercnt_n_reg_reg/CLK
-    max I_BLENDER_1/R_544/CLK
                            ate_clk/test_best_mode        0.983       -       1.469       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK
                            ate_clk/test_worst_mode       0.983       -       1.469       -
-    min I_CLOCKING/snps_clk_chain_0/U_shftreg_0/ff_0/q_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_15_/CLK
best_corner:hold.early      PCI_CLK/func_best_mode        0.143       -       0.207       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            PCI_CLK/func_worst_mode       0.143       -       0.207       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            PCI_CLK/test_best_mode        0.143       -       0.207       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            PCI_CLK/test_worst_mode       0.143       -       0.207       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            SDRAM_CLK/func_best_mode      0.184       -       0.277       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/func_worst_mode     0.184       -       0.277       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_best_mode      0.184       -       0.277       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_worst_mode     0.184       -       0.277       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SYS_2x_CLK/func_best_mode     0.212       -       0.337       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/func_worst_mode    0.212       -       0.335       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_2x_CLK/test_best_mode     0.212       -       0.337       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_worst_mode    0.212       -       0.335       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_CLK/func_best_mode        0.177       -       0.276       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_CLK/func_worst_mode       0.177       -       0.276       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_CLK/test_best_mode        0.177       -       0.276       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_CLK/test_worst_mode       0.177       -       0.276       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            ate_clk/test_best_mode        0.170       -       0.311       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            ate_clk/test_worst_mode       0.170       -       0.273       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
best_corner:hold.late       PCI_CLK/func_best_mode        0.145       -       0.212       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            PCI_CLK/func_worst_mode       0.145       -       0.212       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            PCI_CLK/test_best_mode        0.145       -       0.212       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            PCI_CLK/test_worst_mode       0.145       -       0.212       -
-    min I_CLOCKING/prst_ff_reg/CLK
-    max I_PCI_TOP/I_PCI_CORE_pad_out_buf_reg_11_/CLK
                            SDRAM_CLK/func_best_mode      0.185       -       0.285       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/func_worst_mode     0.185       -       0.285       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_best_mode      0.185       -       0.285       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SDRAM_CLK/test_worst_mode     0.185       -       0.285       -
-    min occ_int2/U_clk_control_i_1/load_n_meta_1_l_reg/CLK
-    max I_SDRAM_TOP/I_SDRAM_IF/DQ_out_1_reg_3_/CLK
                            SYS_2x_CLK/func_best_mode     0.214       -       0.342       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/func_worst_mode    0.214       -       0.340       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_2x_CLK/test_best_mode     0.214       -       0.342       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            SYS_2x_CLK/test_worst_mode    0.214       -       0.340       -
-    min I_CLOCKING/sys_2x_rst_n_buf_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_CLK/func_best_mode        0.178       -       0.280       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_CLK/func_worst_mode       0.178       -       0.280       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_CLK/test_best_mode        0.178       -       0.280       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            SYS_CLK/test_worst_mode       0.178       -       0.280       -
-    min I_CLOCKING/occ_int1/U_clk_control_i_0/load_n_meta_1_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
                            ate_clk/test_best_mode        0.171       -       0.315       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1
                            ate_clk/test_worst_mode       0.171       -       0.278       -
-    min occ_int2/U_clk_control_i_2/slow_clk_enable_l_reg/CLK
-    max I_BLENDER_1/mega_shift_reg_2__16_/CLK
----------------------------------------------------------------------------------------------

