<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>data-logger: Src/system_stm32f3xx.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">data-logger
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_413f4e031a85da0d68269c6fd2f76e1c.html">Src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">system_stm32f3xx.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00389.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00113.html">stm32f3xx.h</a>&quot;</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#if !defined  (HSE_VALUE) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a00954.html#gaeafcff4f57440c60e64812dddd13e7cb">  104</a></span>&#160;<span class="preprocessor">  #define HSE_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">  #define HSI_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* #define VECT_TAB_SRAM */</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define VECT_TAB_OFFSET  0x0 </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">  </span><span class="comment">/* This variable is updated in three ways:</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">      1) by calling CMSIS function SystemCoreClockUpdate()</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">      2) by calling HAL API function HAL_RCC_GetHCLKFreq()</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">      3) each time HAL_RCC_ClockConfig() is called to configure the system clock frequency</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">         Note: If you use this function to configure the system clock there is no need to</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">               call the 2 first functions listed above, since SystemCoreClock variable is </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">               updated automatically.</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;uint32_t <a class="code" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = 8000000;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="a00956.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a>[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">  144</a></span>&#160;<span class="keyword">const</span> uint8_t <a class="code" href="a00956.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a>[8]  = {0, 0, 0, 0, 1, 2, 3, 4};</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="keywordtype">void</span> <a class="code" href="a00958.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a>(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;{</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="comment">/* FPU settings ------------------------------------------------------------*/</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="a00958.html#ga93f514700ccf00d08dbdcff7f1224eb2">  171</a></span>&#160;<span class="preprocessor">  #if (__FPU_PRESENT == 1) &amp;&amp; (__FPU_USED == 1)</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="a00428.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;CPACR |= ((3UL &lt;&lt; 10*2)|(3UL &lt;&lt; 11*2));  <span class="comment">/* set CP10 and CP11 Full Access */</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="comment">/* Reset the RCC clock configuration to the default reset state ------------*/</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <span class="comment">/* Set HSION bit */</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR |= 0x00000001U;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">/* Reset CFGR register */</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= 0xF87FC00CU;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">/* Reset HSEON, CSSON and PLLON bits */</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= 0xFEF6FFFFU;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="comment">/* Reset HSEBYP bit */</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR &amp;= 0xFFFBFFFFU;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="comment">/* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp;= 0xFF80FFFFU;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">/* Reset PREDIV1[3:0] bits */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp;= 0xFFFFFFF0U;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">/* Reset USARTSW[1:0], I2CSW and TIMs bits */</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR3 &amp;= 0xFF00FCCCU;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">/* Disable all interrupts */</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR = 0x00000000U;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#ifdef VECT_TAB_SRAM</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <a class="code" href="a00428.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code" href="a00845.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a> | <a class="code" href="a00954.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal SRAM */</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="a00428.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;VTOR = <a class="code" href="a00845.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a> | <a class="code" href="a00954.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a>; <span class="comment">/* Vector Table Relocation in Internal FLASH */</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="keywordtype">void</span> <a class="code" href="a00958.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a> (<span class="keywordtype">void</span>)</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;{</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="a00958.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">  246</a></span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">/* Get SYSCLK source -------------------------------------------------------*/</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  tmp = <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="a00848.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">switch</span> (tmp)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="a00848.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>:  <span class="comment">/* HSI used as system clock */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <a class="code" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a00954.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="a00848.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>:  <span class="comment">/* HSE used as system clock */</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      <a class="code" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a00954.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="a00848.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>:  <span class="comment">/* PLL used as system clock */</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      <span class="comment">/* Get PLL clock source and multiplication factor ----------------------*/</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      pllmull = <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="a00848.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      pllsource = <a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="a00848.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;      pllmull = ( pllmull &gt;&gt; 18) + 2;</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#if defined (STM32F302xE) || defined (STM32F303xE) || defined (STM32F398xx)</span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        predivfactor = (<a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; <a class="code" href="a00848.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>) + 1;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;      <span class="keywordflow">if</span> (pllsource == <a class="code" href="a00848.html#ga6088620a3c2162915b628cd7a4492579">RCC_CFGR_PLLSRC_HSE_PREDIV</a>)</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      {</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        <span class="comment">/* HSE oscillator clock selected as PREDIV1 clock entry */</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        <a class="code" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="a00954.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / predivfactor) * pllmull;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      }</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      {</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;        <span class="comment">/* HSI oscillator clock selected as PREDIV1 clock entry */</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;        <a class="code" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="a00954.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> / predivfactor) * pllmull;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;      }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#else      </span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;      <span class="keywordflow">if</span> (pllsource == <a class="code" href="a00848.html#gabf9663a4607082db6e39894950087850">RCC_CFGR_PLLSRC_HSI_DIV2</a>)</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;      {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        <span class="comment">/* HSI oscillator clock divided by 2 selected as PLL clock entry */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <a class="code" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="a00954.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a> &gt;&gt; 1) * pllmull;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;      }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;      {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        predivfactor = (<a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR2 &amp; <a class="code" href="a00848.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a>) + 1;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <span class="comment">/* HSE oscillator clock selected as PREDIV1 clock entry */</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <a class="code" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = (<a class="code" href="a00954.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a> / predivfactor) * pllmull;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F302xE || STM32F303xE || STM32F398xx */</span><span class="preprocessor"></span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <span class="keywordflow">default</span>: <span class="comment">/* HSI used as system clock */</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <a class="code" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> = <a class="code" href="a00954.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  }</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="comment">/* Compute HCLK clock frequency ----------------*/</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">/* Get HCLK prescaler */</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  tmp = <a class="code" href="a00956.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a>[((<a class="code" href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="code" href="a00848.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>) &gt;&gt; 4)];</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="comment">/* HCLK clock frequency */</span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <a class="code" href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a> &gt;&gt;= tmp;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;}</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="ttc" id="a00956_html_ga6e1d9cd666f0eacbfde31e9932a93466"><div class="ttname"><a href="a00956.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a></div><div class="ttdeci">const uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> <a href="a00389_source.html#l00146">system_stm32f3xx.c:146</a></div></div>
<div class="ttc" id="a00428_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="a00428.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> <a href="a00137_source.html#l00587">core_cm0.h:587</a></div></div>
<div class="ttc" id="a00954_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="a00954.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="a00389_source.html#l00110">system_stm32f3xx.c:110</a></div></div>
<div class="ttc" id="a00848_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="a00848.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08380">stm32f303x8.h:8380</a></div></div>
<div class="ttc" id="a00848_html_gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><div class="ttname"><a href="a00848.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08426">stm32f303x8.h:8426</a></div></div>
<div class="ttc" id="a00848_html_ga022892b6d0e4ee671b82e7f6552b0074"><div class="ttname"><a href="a00848.html#ga022892b6d0e4ee671b82e7f6552b0074">RCC_CFGR2_PREDIV</a></div><div class="ttdeci">#define RCC_CFGR2_PREDIV</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08821">stm32f303x8.h:8821</a></div></div>
<div class="ttc" id="a00958_html_ga93f514700ccf00d08dbdcff7f1224eb2"><div class="ttname"><a href="a00958.html#ga93f514700ccf00d08dbdcff7f1224eb2">SystemInit</a></div><div class="ttdeci">void SystemInit(void)</div><div class="ttdoc">Setup the microcontroller system Initialize the FPU setting, vector table location and the PLL config...</div><div class="ttdef"><b>Definition:</b> <a href="a00389_source.html#l00171">system_stm32f3xx.c:171</a></div></div>
<div class="ttc" id="a00845_html_ga23a9099a5f8fc9c6e253c0eecb2be8db"><div class="ttname"><a href="a00845.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a></div><div class="ttdeci">#define FLASH_BASE</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l00654">stm32f303x8.h:654</a></div></div>
<div class="ttc" id="a00848_html_ga2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="a00848.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08375">stm32f303x8.h:8375</a></div></div>
<div class="ttc" id="a00954_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="a00954.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="a00389_source.html#l00104">system_stm32f3xx.c:104</a></div></div>
<div class="ttc" id="a00845_html_ga05e8f3d2e5868754a7cd88614955aecc"><div class="ttname"><a href="a00845.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a></div><div class="ttdeci">#define SRAM_BASE</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l00656">stm32f303x8.h:656</a></div></div>
<div class="ttc" id="a00848_html_ga6088620a3c2162915b628cd7a4492579"><div class="ttname"><a href="a00848.html#ga6088620a3c2162915b628cd7a4492579">RCC_CFGR_PLLSRC_HSE_PREDIV</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_HSE_PREDIV</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08428">stm32f303x8.h:8428</a></div></div>
<div class="ttc" id="a00954_html_ga40e1495541cbb4acbe3f1819bd87a9fe"><div class="ttname"><a href="a00954.html#ga40e1495541cbb4acbe3f1819bd87a9fe">VECT_TAB_OFFSET</a></div><div class="ttdeci">#define VECT_TAB_OFFSET</div><div class="ttdef"><b>Definition:</b> <a href="a00389_source.html#l00118">system_stm32f3xx.c:118</a></div></div>
<div class="ttc" id="a00848_html_gabf9663a4607082db6e39894950087850"><div class="ttname"><a href="a00848.html#gabf9663a4607082db6e39894950087850">RCC_CFGR_PLLSRC_HSI_DIV2</a></div><div class="ttdeci">#define RCC_CFGR_PLLSRC_HSI_DIV2</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08427">stm32f303x8.h:8427</a></div></div>
<div class="ttc" id="a00113_html"><div class="ttname"><a href="a00113.html">stm32f3xx.h</a></div><div class="ttdoc">CMSIS STM32F3xx Device Peripheral Access Layer Header File. </div></div>
<div class="ttc" id="a00848_html_ga538fd5df8d890696483a0e901d739309"><div class="ttname"><a href="a00848.html#ga538fd5df8d890696483a0e901d739309">RCC_CFGR_PLLMUL</a></div><div class="ttdeci">#define RCC_CFGR_PLLMUL</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08439">stm32f303x8.h:8439</a></div></div>
<div class="ttc" id="a00848_html_gae09a0202f441c1a43e69c62331d50a08"><div class="ttname"><a href="a00848.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSE</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08374">stm32f303x8.h:8374</a></div></div>
<div class="ttc" id="a00956_html_ga5b4f8b768465842cf854a8f993b375e9"><div class="ttname"><a href="a00956.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a></div><div class="ttdeci">const uint8_t APBPrescTable[8]</div><div class="ttdef"><b>Definition:</b> <a href="a00389_source.html#l00147">system_stm32f3xx.c:147</a></div></div>
<div class="ttc" id="a00846_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="a00846.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l00778">stm32f303x8.h:778</a></div></div>
<div class="ttc" id="a00956_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="a00956.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> <a href="a00389_source.html#l00144">system_stm32f3xx.c:144</a></div></div>
<div class="ttc" id="a00958_html_gae0c36a9591fe6e9c45ecb21a794f0f0f"><div class="ttname"><a href="a00958.html#gae0c36a9591fe6e9c45ecb21a794f0f0f">SystemCoreClockUpdate</a></div><div class="ttdeci">void SystemCoreClockUpdate(void)</div><div class="ttdoc">Update SystemCoreClock variable according to Clock Register Values. The SystemCoreClock variable cont...</div><div class="ttdef"><b>Definition:</b> <a href="a00389_source.html#l00246">system_stm32f3xx.c:246</a></div></div>
<div class="ttc" id="a00848_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="a00848.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08369">stm32f303x8.h:8369</a></div></div>
<div class="ttc" id="a00848_html_ga6764639cf221e1ebc0b5448dcaed590a"><div class="ttname"><a href="a00848.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a></div><div class="ttdeci">#define RCC_CFGR_SWS_HSI</div><div class="ttdef"><b>Definition:</b> <a href="a00110_source.html#l08373">stm32f303x8.h:8373</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
