@INPROCEEDINGS{micro2022xiangshan,
  author={Xu, Yinan and Yu, Zihao and Tang, Dan and Chen, Guokai and Chen, Lu and Gou, Lingrui and Jin, Yue and Li, Qianruo and Li, Xin and Li, Zuojun and Lin, Jiawei and Liu, Tong and Liu, Zhigang and Tan, Jiazhan and Wang, Huaqiang and Wang, Huizhe and Wang, Kaifan and Zhang, Chuanqi and Zhang, Fawang and Zhang, Linjuan and Zhang, Zifei and Zhao, Yangyang and Zhou, Yaoyang and Zhou, Yike and Zou, Jiangrui and Cai, Ye and Huan, Dandan and Li, Zusong and Zhao, Jiye and Chen, Zihao and He, Wei and Quan, Qiyuan and Liu, Xingwu and Wang, Sa and Shi, Kan and Sun, Ninghui and Bao, Yungang},
  booktitle={2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  title={{Towards Developing High Performance RISC-V Processors Using Agile Methodology}},
  year={2022},
  volume={},
  number={},
  pages={1178-1199},
  doi={10.1109/MICRO56248.2022.00080}
}
