// Seed: 1685832590
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output reg id_1
);
  logic id_3;
  always @(id_2) begin
    if (1) begin
      id_0[1'b0 : 1] <= id_3 & id_3;
      id_1 = id_2;
    end else id_2 <= 1;
  end
endmodule
