{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Component: atax"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
            , "line":3
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Reference Manual : Component"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"atax.B1.start"
          , "data":
          ["Yes", ">=1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"Component invocation"
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"Hyper-Optimized loop structure: n/a"
            }
            , {
              "type":"text"
              , "text":"Stallable instruction: n/a"
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: 1 is the default for component invocation loop"
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Reference Manual : Loops in Components"
                  , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                }
              ]
            }
          ]
          , "children":
          [
            {
              "name":"atax.B3"
              , "data":
              ["Yes", ">=2", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                    , "line":13
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual : Loops in Components"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"4X Partially unrolled atax.B4"
                  , "data":
                  ["Yes", "~1", "1"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                        , "line":18
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":" "
                    }
                    , {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"II is an approximation due to the following stallable instructions:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                              , "line":"19"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                              , "line":"19"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                              , "line":"19"
                            }
                          ]
                        }
                        , {
                          "type":"text"
                          , "text":"Load Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                              , "line":"19"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Loops in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"Fused loop atax.B6"
              , "data":
              ["Yes", ">=1", "0"]
              , "debug":
              [
                [
                  {
                    "filename":"Multiple Locations"
                    , "line":0
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":"Serial exe: Memory dependency"
                }
                , {
                  "type":"text"
                  , "text":"Iteration executed serially across atax.B9. Only a single loop iteration will execute inside this region due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Load Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                          , "line":"38"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                          , "line":"38"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Stallable instruction: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual : Loops in Components"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                    }
                  ]
                }
              ]
              , "children":
              [
                {
                  "name":"Fused subloop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"atax_6.c"
                        , "line":25
                      }
                    ]
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"atax.B7"
                  , "data":
                  ["Yes", "4", "1"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                        , "line":28
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Original parent is at line: 25"
                    }
                    , {
                      "type":"brief"
                      , "text":"Data dependency"
                    }
                    , {
                      "type":"text"
                      , "text":"Most critical loop feedback path during scheduling:"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"4.00 clock cycles 32-bit Floating-point Multiply-Add Operation (%L)"
                          , "links":
                          [
                            {
                              "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                              , "line":"29"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: None"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Loops in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"Fused subloop"
                  , "data":
                  ["n/a", "n/a", "n/a"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"atax_6.c"
                        , "line":35
                      }
                    ]
                  ]
                  , "children":
                  [
                  ]
                }
                , {
                  "name":"2X Partially unrolled atax.B9"
                  , "data":
                  ["Yes", "1", "1"]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                        , "line":37
                      }
                    ]
                  ]
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Original parent is at line: 35"
                    }
                    , {
                      "type":"brief"
                      , "text":" "
                    }
                    , {
                      "type":"text"
                      , "text":"Hyper-Optimized loop structure: n/a"
                    }
                    , {
                      "type":"text"
                      , "text":"Stallable instruction: None"
                    }
                    , {
                      "type":"text"
                      , "text":"Maximum concurrent iterations: Capacity of loop"
                      , "details":
                      [
                        {
                          "type":"text"
                          , "text":"Use the %L viewer to estimate capacity"
                          , "links":
                          [
                            {
                              "view":"Fmax II Report"
                            }
                          ]
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Loops in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                        }
                      ]
                    }
                  ]
                  , "children":
                  [
                  ]
                }
              ]
            }
            , {
              "name":"2X Partially unrolled atax.B12"
              , "data":
              ["Yes", "~1", "3"]
              , "debug":
              [
                [
                  {
                    "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                    , "line":43
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"brief"
                  , "text":" "
                }
                , {
                  "type":"text"
                  , "text":"Hyper-Optimized loop structure: n/a"
                }
                , {
                  "type":"text"
                  , "text":"Additional dependency due to memory dependency:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"From: Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                          , "line":"44"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"To: Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                          , "line":"44"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"II is an approximation due to the following stallable instructions:"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                          , "line":"44"
                        }
                      ]
                    }
                    , {
                      "type":"text"
                      , "text":"Store Operation (%L)"
                      , "links":
                      [
                        {
                          "filename":"/home/slowe8/HLSDataset/polybench/atax/src/atax_6.c"
                          , "line":"44"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Maximum concurrent iterations: Capacity of loop"
                  , "details":
                  [
                    {
                      "type":"text"
                      , "text":"Use the %L viewer to estimate capacity"
                      , "links":
                      [
                        {
                          "view":"Fmax II Report"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual : Loops in Components"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                    }
                  ]
                }
              ]
              , "children":
              [
              ]
            }
          ]
        }
      ]
    }
  ]
}
