// Seed: 1898696932
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  module_2 modCall_1 ();
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire \id_8 ;
endmodule
module module_1 (
    input  tri0 id_0
    , id_3,
    output tri  id_1
);
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3
  );
  assign id_3 = 1 !== -1;
  wire id_5;
  assign id_4 = id_0;
endmodule
module module_2 ();
  bit [(  1  ) : 1] id_1;
  always id_1 = id_1;
  assign id_1 = 1 - -1'b0;
  wire id_2;
endmodule
