--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 53191 paths analyzed, 1310 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.108ns.
--------------------------------------------------------------------------------
Slack:                  7.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.960ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.602 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_3 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   conditioner1/M_ctr_q[3]
                                                       conditioner1/M_ctr_q_3
    SLICE_X11Y18.A3      net (fanout=2)        1.243   conditioner1/M_ctr_q[3]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.960ns (2.796ns logic, 9.164ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  7.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.918ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.602 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_3 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.DQ       Tcko                  0.525   conditioner1/M_ctr_q[3]
                                                       conditioner1/M_ctr_q_3
    SLICE_X11Y18.A3      net (fanout=2)        1.243   conditioner1/M_ctr_q[3]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.918ns (2.822ns logic, 9.096ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  7.953ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.899ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.602 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.CQ       Tcko                  0.525   conditioner1/M_ctr_q[3]
                                                       conditioner1/M_ctr_q_2
    SLICE_X11Y18.A4      net (fanout=2)        1.182   conditioner1/M_ctr_q[2]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.899ns (2.796ns logic, 9.103ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  7.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.857ns (Levels of Logic = 7)
  Clock Path Skew:      -0.113ns (0.602 - 0.715)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y15.CQ       Tcko                  0.525   conditioner1/M_ctr_q[3]
                                                       conditioner1/M_ctr_q_2
    SLICE_X11Y18.A4      net (fanout=2)        1.182   conditioner1/M_ctr_q[2]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.857ns (2.822ns logic, 9.035ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  8.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.789ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.602 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_4 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   conditioner1/M_ctr_q[7]
                                                       conditioner1/M_ctr_q_4
    SLICE_X11Y18.A5      net (fanout=2)        1.072   conditioner1/M_ctr_q[4]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.789ns (2.796ns logic, 8.993ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  8.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_4 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.747ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.602 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_4 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.525   conditioner1/M_ctr_q[7]
                                                       conditioner1/M_ctr_q_4
    SLICE_X11Y18.A5      net (fanout=2)        1.072   conditioner1/M_ctr_q[4]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.747ns (2.822ns logic, 8.925ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  8.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.702ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.602 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.DQ       Tcko                  0.525   conditioner1/M_ctr_q[7]
                                                       conditioner1/M_ctr_q_7
    SLICE_X11Y18.A6      net (fanout=2)        0.985   conditioner1/M_ctr_q[7]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.702ns (2.796ns logic, 8.906ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  8.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.688ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.602 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CQ       Tcko                  0.525   conditioner1/M_ctr_q[7]
                                                       conditioner1/M_ctr_q_6
    SLICE_X11Y18.A2      net (fanout=2)        0.971   conditioner1/M_ctr_q[6]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.688ns (2.796ns logic, 8.892ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  8.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.685ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.602 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.BQ       Tcko                  0.525   conditioner1/M_ctr_q[7]
                                                       conditioner1/M_ctr_q_5
    SLICE_X11Y18.A1      net (fanout=2)        0.968   conditioner1/M_ctr_q[5]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.685ns (2.796ns logic, 8.889ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack:                  8.253ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.660ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.602 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.DQ       Tcko                  0.525   conditioner1/M_ctr_q[7]
                                                       conditioner1/M_ctr_q_7
    SLICE_X11Y18.A6      net (fanout=2)        0.985   conditioner1/M_ctr_q[7]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.660ns (2.822ns logic, 8.838ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.267ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.646ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.602 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CQ       Tcko                  0.525   conditioner1/M_ctr_q[7]
                                                       conditioner1/M_ctr_q_6
    SLICE_X11Y18.A2      net (fanout=2)        0.971   conditioner1/M_ctr_q[6]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.646ns (2.822ns logic, 8.824ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner1/M_ctr_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.643ns (Levels of Logic = 7)
  Clock Path Skew:      -0.052ns (0.602 - 0.654)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner1/M_ctr_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.BQ       Tcko                  0.525   conditioner1/M_ctr_q[7]
                                                       conditioner1/M_ctr_q_5
    SLICE_X11Y18.A1      net (fanout=2)        0.968   conditioner1/M_ctr_q[5]
    SLICE_X11Y18.A       Tilo                  0.259   beta_game/N94
                                                       conditioner1/out1
    SLICE_X11Y18.B3      net (fanout=3)        1.399   out_0
    SLICE_X11Y18.B       Tilo                  0.259   beta_game/N94
                                                       edge_detector1/out1
    SLICE_X19Y23.C5      net (fanout=11)       1.296   M_edge_detector1_out
    SLICE_X19Y23.C       Tilo                  0.259   out_4
                                                       beta_game/M_alu_b<0>_SW1
    SLICE_X13Y28.A1      net (fanout=1)        1.238   beta_game/N75
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.643ns (2.822ns logic, 8.821ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.308ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.651ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_3 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.525   conditioner2/M_ctr_q[3]
                                                       conditioner2/M_ctr_q_3
    SLICE_X17Y24.A2      net (fanout=2)        1.049   conditioner2/M_ctr_q[3]
    SLICE_X17Y24.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       conditioner2/out1
    SLICE_X17Y24.B5      net (fanout=3)        0.871   out
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.651ns (2.796ns logic, 8.855ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  8.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.648ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.CQ      Tcko                  0.525   conditioner2/M_ctr_q[3]
                                                       conditioner2/M_ctr_q_2
    SLICE_X17Y24.A1      net (fanout=2)        1.046   conditioner2/M_ctr_q[2]
    SLICE_X17Y24.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       conditioner2/out1
    SLICE_X17Y24.B5      net (fanout=3)        0.871   out
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.648ns (2.796ns logic, 8.852ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack:                  8.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_3 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.609ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_3 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.DQ      Tcko                  0.525   conditioner2/M_ctr_q[3]
                                                       conditioner2/M_ctr_q_3
    SLICE_X17Y24.A2      net (fanout=2)        1.049   conditioner2/M_ctr_q[3]
    SLICE_X17Y24.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       conditioner2/out1
    SLICE_X17Y24.B5      net (fanout=3)        0.871   out
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.609ns (2.822ns logic, 8.787ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  8.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.606ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.CQ      Tcko                  0.525   conditioner2/M_ctr_q[3]
                                                       conditioner2/M_ctr_q_2
    SLICE_X17Y24.A1      net (fanout=2)        1.046   conditioner2/M_ctr_q[2]
    SLICE_X17Y24.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       conditioner2/out1
    SLICE_X17Y24.B5      net (fanout=3)        0.871   out
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.606ns (2.822ns logic, 8.784ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack:                  8.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.570ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_12
    SLICE_X17Y22.D1      net (fanout=2)        1.266   conditioner4/M_ctr_q[12]
    SLICE_X17Y22.D       Tilo                  0.259   M_last_q_1
                                                       conditioner4/out3
    SLICE_X13Y22.B1      net (fanout=3)        1.129   out2_3
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/N77
                                                       edge_detector4/out1
    SLICE_X11Y19.D4      net (fanout=13)       0.941   M_edge_detector4_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.570ns (2.796ns logic, 8.774ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  8.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.528ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.AQ      Tcko                  0.525   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_12
    SLICE_X17Y22.D1      net (fanout=2)        1.266   conditioner4/M_ctr_q[12]
    SLICE_X17Y22.D       Tilo                  0.259   M_last_q_1
                                                       conditioner4/out3
    SLICE_X13Y22.B1      net (fanout=3)        1.129   out2_3
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/N77
                                                       edge_detector4/out1
    SLICE_X11Y19.D4      net (fanout=13)       0.941   M_edge_detector4_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.528ns (2.822ns logic, 8.706ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  8.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.351ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.BQ      Tcko                  0.525   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_13
    SLICE_X17Y22.D2      net (fanout=2)        1.047   conditioner4/M_ctr_q[13]
    SLICE_X17Y22.D       Tilo                  0.259   M_last_q_1
                                                       conditioner4/out3
    SLICE_X13Y22.B1      net (fanout=3)        1.129   out2_3
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/N77
                                                       edge_detector4/out1
    SLICE_X11Y19.D4      net (fanout=13)       0.941   M_edge_detector4_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.351ns (2.796ns logic, 8.555ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  8.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.309ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.BQ      Tcko                  0.525   conditioner4/M_ctr_q[15]
                                                       conditioner4/M_ctr_q_13
    SLICE_X17Y22.D2      net (fanout=2)        1.047   conditioner4/M_ctr_q[13]
    SLICE_X17Y22.D       Tilo                  0.259   M_last_q_1
                                                       conditioner4/out3
    SLICE_X13Y22.B1      net (fanout=3)        1.129   out2_3
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/N77
                                                       edge_detector4/out1
    SLICE_X11Y19.D4      net (fanout=13)       0.941   M_edge_detector4_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.309ns (2.822ns logic, 8.487ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.265ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   conditioner2/M_ctr_q[15]
                                                       conditioner2/M_ctr_q_13
    SLICE_X19Y24.D2      net (fanout=2)        0.774   conditioner2/M_ctr_q[13]
    SLICE_X19Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner2/out3
    SLICE_X17Y24.B2      net (fanout=3)        0.760   out2
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.265ns (2.796ns logic, 8.469ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  8.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.236ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.297 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.DQ      Tcko                  0.525   conditioner2/M_ctr_q[11]
                                                       conditioner2/M_ctr_q_11
    SLICE_X19Y24.D1      net (fanout=2)        0.745   conditioner2/M_ctr_q[11]
    SLICE_X19Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner2/out3
    SLICE_X17Y24.B2      net (fanout=3)        0.760   out2
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.236ns (2.796ns logic, 8.440ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  8.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_13 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.223ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_13 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.BQ      Tcko                  0.525   conditioner2/M_ctr_q[15]
                                                       conditioner2/M_ctr_q_13
    SLICE_X19Y24.D2      net (fanout=2)        0.774   conditioner2/M_ctr_q[13]
    SLICE_X19Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner2/out3
    SLICE_X17Y24.B2      net (fanout=3)        0.760   out2
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.223ns (2.822ns logic, 8.401ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.767ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_11 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.194ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.297 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_11 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y24.DQ      Tcko                  0.525   conditioner2/M_ctr_q[11]
                                                       conditioner2/M_ctr_q_11
    SLICE_X19Y24.D1      net (fanout=2)        0.745   conditioner2/M_ctr_q[11]
    SLICE_X19Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner2/out3
    SLICE_X17Y24.B2      net (fanout=3)        0.760   out2
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.194ns (2.822ns logic, 8.372ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack:                  8.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.189ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.297 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   conditioner2/M_ctr_q[7]
                                                       conditioner2/M_ctr_q_7
    SLICE_X17Y24.A3      net (fanout=2)        0.587   conditioner2/M_ctr_q[7]
    SLICE_X17Y24.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       conditioner2/out1
    SLICE_X17Y24.B5      net (fanout=3)        0.871   out
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.189ns (2.796ns logic, 8.393ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.189ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.AQ      Tcko                  0.525   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_8
    SLICE_X17Y22.D3      net (fanout=2)        0.885   conditioner4/M_ctr_q[8]
    SLICE_X17Y22.D       Tilo                  0.259   M_last_q_1
                                                       conditioner4/out3
    SLICE_X13Y22.B1      net (fanout=3)        1.129   out2_3
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/N77
                                                       edge_detector4/out1
    SLICE_X11Y19.D4      net (fanout=13)       0.941   M_edge_detector4_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.189ns (2.796ns logic, 8.393ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  8.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.147ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.297 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.DQ      Tcko                  0.525   conditioner2/M_ctr_q[7]
                                                       conditioner2/M_ctr_q_7
    SLICE_X17Y24.A3      net (fanout=2)        0.587   conditioner2/M_ctr_q[7]
    SLICE_X17Y24.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       conditioner2/out1
    SLICE_X17Y24.B5      net (fanout=3)        0.871   out
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.147ns (2.822ns logic, 8.325ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner4/M_ctr_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.147ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.297 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner4/M_ctr_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.AQ      Tcko                  0.525   conditioner4/M_ctr_q[11]
                                                       conditioner4/M_ctr_q_8
    SLICE_X17Y22.D3      net (fanout=2)        0.885   conditioner4/M_ctr_q[8]
    SLICE_X17Y22.D       Tilo                  0.259   M_last_q_1
                                                       conditioner4/out3
    SLICE_X13Y22.B1      net (fanout=3)        1.129   out2_3
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/N77
                                                       edge_detector4/out1
    SLICE_X11Y19.D4      net (fanout=13)       0.941   M_edge_detector4_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.D3      net (fanout=9)        1.832   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Topdc                 0.456   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_F
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.147ns (2.822ns logic, 8.325ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  8.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_12 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.128ns (Levels of Logic = 7)
  Clock Path Skew:      -0.006ns (0.297 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_12 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y25.AQ      Tcko                  0.525   conditioner2/M_ctr_q[15]
                                                       conditioner2/M_ctr_q_12
    SLICE_X19Y24.D3      net (fanout=2)        0.637   conditioner2/M_ctr_q[12]
    SLICE_X19Y24.D       Tilo                  0.259   M_last_q_3
                                                       conditioner2/out3
    SLICE_X17Y24.B2      net (fanout=3)        0.760   out2
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.128ns (2.796ns logic, 8.332ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  8.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conditioner2/M_ctr_q_6 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      11.128ns (Levels of Logic = 7)
  Clock Path Skew:      -0.004ns (0.297 - 0.301)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: conditioner2/M_ctr_q_6 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.CQ      Tcko                  0.525   conditioner2/M_ctr_q[7]
                                                       conditioner2/M_ctr_q_6
    SLICE_X17Y24.A4      net (fanout=2)        0.526   conditioner2/M_ctr_q[6]
    SLICE_X17Y24.A       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       conditioner2/out1
    SLICE_X17Y24.B5      net (fanout=3)        0.871   out
    SLICE_X17Y24.B       Tilo                  0.259   beta_game/M_alu_b[10]
                                                       edge_detector2/out1
    SLICE_X11Y19.D2      net (fanout=10)       1.497   M_edge_detector2_out
    SLICE_X11Y19.D       Tilo                  0.259   beta_game/N6
                                                       beta_game/M_alu_b<0>_SW0
    SLICE_X13Y28.A3      net (fanout=2)        1.450   beta_game/N6
    SLICE_X13Y28.A       Tilo                  0.259   beta_game/M_alu_a[3]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X12Y28.A3      net (fanout=1)        0.813   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X12Y28.AMUX    Topaa                 0.456   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X20Y31.C5      net (fanout=9)        1.900   beta_game/alu/M_add_out[0]
    SLICE_X20Y31.CMUX    Tilo                  0.430   beta_game/M_alu_a[0]
                                                       beta_game/alu/Mmux_out22_SW1_G
                                                       beta_game/alu/Mmux_out22_SW1
    SLICE_X14Y31.A3      net (fanout=1)        1.275   beta_game/N55
    SLICE_X14Y31.CLK     Tas                   0.349   M_beta_game_boardout[1]
                                                       beta_game/Mmux_M_board_data17
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                     11.128ns (2.796ns logic, 8.332ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner4/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner0/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner5/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner1/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner6/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner2/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: conditioner3/M_sync_out/CLK
  Logical resource: conditioner3/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y14.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[3]/CLK
  Logical resource: conditioner1/M_ctr_q_0/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[3]/CLK
  Logical resource: conditioner1/M_ctr_q_1/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[3]/CLK
  Logical resource: conditioner1/M_ctr_q_2/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[3]/CLK
  Logical resource: conditioner1/M_ctr_q_3/CK
  Location pin: SLICE_X8Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[7]/CLK
  Logical resource: conditioner1/M_ctr_q_4/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[7]/CLK
  Logical resource: conditioner1/M_ctr_q_5/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[7]/CLK
  Logical resource: conditioner1/M_ctr_q_6/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[7]/CLK
  Logical resource: conditioner1/M_ctr_q_7/CK
  Location pin: SLICE_X8Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[11]/CLK
  Logical resource: conditioner1/M_ctr_q_8/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[11]/CLK
  Logical resource: conditioner1/M_ctr_q_9/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[11]/CLK
  Logical resource: conditioner1/M_ctr_q_10/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[11]/CLK
  Logical resource: conditioner1/M_ctr_q_11/CK
  Location pin: SLICE_X8Y17.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[15]/CLK
  Logical resource: conditioner1/M_ctr_q_12/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[15]/CLK
  Logical resource: conditioner1/M_ctr_q_13/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[15]/CLK
  Logical resource: conditioner1/M_ctr_q_14/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[15]/CLK
  Logical resource: conditioner1/M_ctr_q_15/CK
  Location pin: SLICE_X8Y18.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[19]/CLK
  Logical resource: conditioner1/M_ctr_q_16/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[19]/CLK
  Logical resource: conditioner1/M_ctr_q_17/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[19]/CLK
  Logical resource: conditioner1/M_ctr_q_18/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner1/M_ctr_q[19]/CLK
  Logical resource: conditioner1/M_ctr_q_19/CK
  Location pin: SLICE_X8Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner2/M_ctr_q[3]/CLK
  Logical resource: conditioner2/M_ctr_q_0/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: conditioner2/M_ctr_q[3]/CLK
  Logical resource: conditioner2/M_ctr_q_1/CK
  Location pin: SLICE_X16Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.108|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 53191 paths, 0 nets, and 1310 connections

Design statistics:
   Minimum period:  12.108ns{1}   (Maximum frequency:  82.590MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec  3 23:59:59 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 409 MB



