

================================================================
== Vitis HLS Report for 'GradientGenUnit'
================================================================
* Date:           Wed Aug 11 11:54:40 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        gradient_generator
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.614 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |                       |             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |        Instance       |    Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_GradientGen_fu_84  |GradientGen  |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        +-----------------------+-------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        3|    0|     974|   1697|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     34|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    0|     979|   1737|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------+---------+----+-----+------+-----+
    |        Instance       |    Module   | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-----------------------+-------------+---------+----+-----+------+-----+
    |grp_GradientGen_fu_84  |GradientGen  |        3|   0|  974|  1697|    0|
    +-----------------------+-------------+---------+----+-----+------+-----+
    |Total                  |             |        3|   0|  974|  1697|    0|
    +-----------------------+-------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |grp_GradientGen_fu_84_stream_out_GX_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_GradientGen_fu_84_stream_out_GY_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4                             |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|   6|           3|           3|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  25|          5|    1|          5|
    |stream_in_TREADY_int_regslice  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  34|          7|    2|          7|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  4|   0|    4|          0|
    |grp_GradientGen_fu_84_ap_start_reg  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|         GradientGenUnit|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|         GradientGenUnit|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|         GradientGenUnit|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|         GradientGenUnit|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|         GradientGenUnit|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|         GradientGenUnit|  return value|
|stream_in_TDATA       |   in|    8|        axis|      stream_in_V_data_V|       pointer|
|stream_in_TVALID      |   in|    1|        axis|      stream_in_V_last_V|       pointer|
|stream_in_TREADY      |  out|    1|        axis|      stream_in_V_last_V|       pointer|
|stream_in_TLAST       |   in|    1|        axis|      stream_in_V_last_V|       pointer|
|stream_in_TKEEP       |   in|    1|        axis|      stream_in_V_keep_V|       pointer|
|stream_in_TSTRB       |   in|    1|        axis|      stream_in_V_strb_V|       pointer|
|stream_in_TUSER       |   in|    1|        axis|      stream_in_V_user_V|       pointer|
|stream_out_GX_TDATA   |  out|    8|        axis|  stream_out_GX_V_data_V|       pointer|
|stream_out_GX_TVALID  |  out|    1|        axis|  stream_out_GX_V_last_V|       pointer|
|stream_out_GX_TREADY  |   in|    1|        axis|  stream_out_GX_V_last_V|       pointer|
|stream_out_GX_TLAST   |  out|    1|        axis|  stream_out_GX_V_last_V|       pointer|
|stream_out_GX_TKEEP   |  out|    1|        axis|  stream_out_GX_V_keep_V|       pointer|
|stream_out_GX_TSTRB   |  out|    1|        axis|  stream_out_GX_V_strb_V|       pointer|
|stream_out_GX_TUSER   |  out|    1|        axis|  stream_out_GX_V_user_V|       pointer|
|stream_out_GY_TDATA   |  out|    8|        axis|  stream_out_GY_V_data_V|       pointer|
|stream_out_GY_TVALID  |  out|    1|        axis|  stream_out_GY_V_last_V|       pointer|
|stream_out_GY_TREADY  |   in|    1|        axis|  stream_out_GY_V_last_V|       pointer|
|stream_out_GY_TLAST   |  out|    1|        axis|  stream_out_GY_V_last_V|       pointer|
|stream_out_GY_TKEEP   |  out|    1|        axis|  stream_out_GY_V_keep_V|       pointer|
|stream_out_GY_TSTRB   |  out|    1|        axis|  stream_out_GY_V_strb_V|       pointer|
|stream_out_GY_TUSER   |  out|    1|        axis|  stream_out_GY_V_user_V|       pointer|
|image_w               |   in|   32|   ap_stable|                 image_w|        scalar|
|image_h               |   in|   32|   ap_stable|                 image_h|        scalar|
+----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%image_h_read = read i32 @_ssdm_op_Read.ap_stable.i32, i32 %image_h" [src/gradient_generator.cpp:3]   --->   Operation 5 'read' 'image_h_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%image_w_read = read i32 @_ssdm_op_Read.ap_stable.i32, i32 %image_w" [src/gradient_generator.cpp:3]   --->   Operation 6 'read' 'image_w_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [2/2] (2.55ns)   --->   "%call_ln14 = call void @GradientGen, i8 %stream_in_V_data_V, i1 %stream_in_V_keep_V, i1 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V, i8 %stream_out_GX_V_data_V, i1 %stream_out_GX_V_keep_V, i1 %stream_out_GX_V_strb_V, i1 %stream_out_GX_V_user_V, i1 %stream_out_GX_V_last_V, i8 %stream_out_GY_V_data_V, i1 %stream_out_GY_V_keep_V, i1 %stream_out_GY_V_strb_V, i1 %stream_out_GY_V_user_V, i1 %stream_out_GY_V_last_V, i32 %image_w_read, i32 %image_h_read, i8 %line_buffer_V_1, i8 %line_buffer_V_0, i8 %line_buffer_V_2, i8 %sliding_window_V_0_2, i8 %sliding_window_V_1_1, i8 %sliding_window_V_1_2, i8 %sliding_window_V_2_2" [src/gradient_generator.cpp:14]   --->   Operation 7 'call' 'call_ln14' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 8 [1/2] (5.66ns)   --->   "%call_ln14 = call void @GradientGen, i8 %stream_in_V_data_V, i1 %stream_in_V_keep_V, i1 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V, i8 %stream_out_GX_V_data_V, i1 %stream_out_GX_V_keep_V, i1 %stream_out_GX_V_strb_V, i1 %stream_out_GX_V_user_V, i1 %stream_out_GX_V_last_V, i8 %stream_out_GY_V_data_V, i1 %stream_out_GY_V_keep_V, i1 %stream_out_GY_V_strb_V, i1 %stream_out_GY_V_user_V, i1 %stream_out_GY_V_last_V, i32 %image_w_read, i32 %image_h_read, i8 %line_buffer_V_1, i8 %line_buffer_V_0, i8 %line_buffer_V_2, i8 %sliding_window_V_0_2, i8 %sliding_window_V_1_1, i8 %sliding_window_V_1_2, i8 %sliding_window_V_2_2" [src/gradient_generator.cpp:14]   --->   Operation 8 'call' 'call_ln14' <Predicate = true> <Delay = 5.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 9 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stream_in_V_data_V, i1 %stream_in_V_keep_V, i1 %stream_in_V_strb_V, i1 %stream_in_V_user_V, i1 %stream_in_V_last_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stream_in_V_data_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_V_keep_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_V_strb_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_V_user_V"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_in_V_last_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stream_out_GX_V_data_V, i1 %stream_out_GX_V_keep_V, i1 %stream_out_GX_V_strb_V, i1 %stream_out_GX_V_user_V, i1 %stream_out_GX_V_last_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stream_out_GX_V_data_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_GX_V_keep_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_GX_V_strb_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_GX_V_user_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_GX_V_last_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %stream_out_GY_V_data_V, i1 %stream_out_GY_V_keep_V, i1 %stream_out_GY_V_strb_V, i1 %stream_out_GY_V_user_V, i1 %stream_out_GY_V_last_V, void @empty_0, i32 1, i32 1, void @empty, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %stream_out_GY_V_data_V"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_GY_V_keep_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_GY_V_strb_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_GY_V_user_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_out_GY_V_last_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_w"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_w, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %image_h"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %image_h, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln15 = ret" [src/gradient_generator.cpp:15]   --->   Operation 32 'ret' 'ret_ln15' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GX_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_GY_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ image_w]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ image_h]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ line_buffer_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ line_buffer_V_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ sliding_window_V_0_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_1_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sliding_window_V_2_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
image_h_read      (read         ) [ 00010]
image_w_read      (read         ) [ 00010]
call_ln14         (call         ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specinterface_ln0 (specinterface) [ 00000]
ret_ln15          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_GX_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_GX_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_GX_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_GX_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_GX_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GX_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="stream_out_GY_V_data_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_GY_V_keep_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="stream_out_GY_V_strb_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="stream_out_GY_V_user_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stream_out_GY_V_last_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_GY_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="image_w">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_w"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="image_h">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_h"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="line_buffer_V_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="line_buffer_V_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="line_buffer_V_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_V_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="sliding_window_V_0_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_0_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="sliding_window_V_1_1">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_1_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="sliding_window_V_1_2">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_1_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="sliding_window_V_2_2">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sliding_window_V_2_2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_stable.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GradientGen"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="image_h_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_h_read/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="image_w_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="image_w_read/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_GradientGen_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="0" index="3" bw="1" slack="0"/>
<pin id="89" dir="0" index="4" bw="1" slack="0"/>
<pin id="90" dir="0" index="5" bw="1" slack="0"/>
<pin id="91" dir="0" index="6" bw="8" slack="0"/>
<pin id="92" dir="0" index="7" bw="1" slack="0"/>
<pin id="93" dir="0" index="8" bw="1" slack="0"/>
<pin id="94" dir="0" index="9" bw="1" slack="0"/>
<pin id="95" dir="0" index="10" bw="1" slack="0"/>
<pin id="96" dir="0" index="11" bw="8" slack="0"/>
<pin id="97" dir="0" index="12" bw="1" slack="0"/>
<pin id="98" dir="0" index="13" bw="1" slack="0"/>
<pin id="99" dir="0" index="14" bw="1" slack="0"/>
<pin id="100" dir="0" index="15" bw="1" slack="0"/>
<pin id="101" dir="0" index="16" bw="32" slack="0"/>
<pin id="102" dir="0" index="17" bw="32" slack="0"/>
<pin id="103" dir="0" index="18" bw="8" slack="0"/>
<pin id="104" dir="0" index="19" bw="8" slack="0"/>
<pin id="105" dir="0" index="20" bw="8" slack="0"/>
<pin id="106" dir="0" index="21" bw="8" slack="0"/>
<pin id="107" dir="0" index="22" bw="8" slack="0"/>
<pin id="108" dir="0" index="23" bw="8" slack="0"/>
<pin id="109" dir="0" index="24" bw="8" slack="0"/>
<pin id="110" dir="1" index="25" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln14/2 "/>
</bind>
</comp>

<comp id="136" class="1005" name="image_h_read_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="1"/>
<pin id="138" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_h_read "/>
</bind>
</comp>

<comp id="141" class="1005" name="image_w_read_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="image_w_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="48" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="32" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="48" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="30" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="111"><net_src comp="50" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="112"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="84" pin=3"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="84" pin=4"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="84" pin=5"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="84" pin=6"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="84" pin=7"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="84" pin=8"/></net>

<net id="120"><net_src comp="16" pin="0"/><net_sink comp="84" pin=9"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="84" pin=10"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="84" pin=11"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="84" pin=12"/></net>

<net id="124"><net_src comp="24" pin="0"/><net_sink comp="84" pin=13"/></net>

<net id="125"><net_src comp="26" pin="0"/><net_sink comp="84" pin=14"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="84" pin=15"/></net>

<net id="127"><net_src comp="78" pin="2"/><net_sink comp="84" pin=16"/></net>

<net id="128"><net_src comp="72" pin="2"/><net_sink comp="84" pin=17"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="84" pin=18"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="84" pin=19"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="84" pin=20"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="84" pin=21"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="84" pin=22"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="84" pin=23"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="84" pin=24"/></net>

<net id="139"><net_src comp="72" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="84" pin=17"/></net>

<net id="144"><net_src comp="78" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="84" pin=16"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_GX_V_data_V | {2 3 }
	Port: stream_out_GX_V_keep_V | {2 3 }
	Port: stream_out_GX_V_strb_V | {2 3 }
	Port: stream_out_GX_V_user_V | {2 3 }
	Port: stream_out_GX_V_last_V | {2 3 }
	Port: stream_out_GY_V_data_V | {2 3 }
	Port: stream_out_GY_V_keep_V | {2 3 }
	Port: stream_out_GY_V_strb_V | {2 3 }
	Port: stream_out_GY_V_user_V | {2 3 }
	Port: stream_out_GY_V_last_V | {2 3 }
	Port: line_buffer_V_1 | {2 3 }
	Port: line_buffer_V_0 | {2 3 }
	Port: line_buffer_V_2 | {2 3 }
	Port: sliding_window_V_0_2 | {2 3 }
	Port: sliding_window_V_1_1 | {2 3 }
	Port: sliding_window_V_1_2 | {2 3 }
	Port: sliding_window_V_2_2 | {2 3 }
 - Input state : 
	Port: GradientGenUnit : stream_in_V_data_V | {2 3 }
	Port: GradientGenUnit : stream_in_V_keep_V | {2 3 }
	Port: GradientGenUnit : stream_in_V_strb_V | {2 3 }
	Port: GradientGenUnit : stream_in_V_user_V | {2 3 }
	Port: GradientGenUnit : stream_in_V_last_V | {2 3 }
	Port: GradientGenUnit : image_w | {2 }
	Port: GradientGenUnit : image_h | {2 }
	Port: GradientGenUnit : line_buffer_V_1 | {2 3 }
	Port: GradientGenUnit : line_buffer_V_2 | {2 3 }
	Port: GradientGenUnit : sliding_window_V_0_2 | {2 3 }
	Port: GradientGenUnit : sliding_window_V_1_1 | {2 3 }
	Port: GradientGenUnit : sliding_window_V_1_2 | {2 3 }
	Port: GradientGenUnit : sliding_window_V_2_2 | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   |  grp_GradientGen_fu_84  |    0    |  9.528  |   1219  |   1548  |
|----------|-------------------------|---------|---------|---------|---------|
|   read   | image_h_read_read_fu_72 |    0    |    0    |    0    |    0    |
|          | image_w_read_read_fu_78 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    0    |  9.528  |   1219  |   1548  |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
|line_buffer_V_0|    1   |    0   |    0   |
|line_buffer_V_1|    1   |    0   |    0   |
|line_buffer_V_2|    1   |    0   |    0   |
+---------------+--------+--------+--------+
|     Total     |    3   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|image_h_read_reg_136|   32   |
|image_w_read_reg_141|   32   |
+--------------------+--------+
|        Total       |   64   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_GradientGen_fu_84 |  p16 |   2  |  32  |   64   ||    9    |
| grp_GradientGen_fu_84 |  p17 |   2  |  32  |   64   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   128  ||  3.176  ||    18   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    9   |  1219  |  1548  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   64   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   12   |  1283  |  1566  |
+-----------+--------+--------+--------+--------+--------+
