#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Thu Aug 03 23:30:43 2017
# Process ID: 14200
# Current directory: c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex
# Command line: vivado.exe -source c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/start_block/start_block_ex.tcl
# Log file: c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/vivado.log
# Journal file: c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/start_block/start_block_ex.tcl
# set srcIpDir "c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/KompresjaDanych/KompresjaDanych.srcs/sources_1/ip/start_block"
# create_project -name start_block_ex -force
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
# set_property part xc7k70tfbv676-1 [current_project]
# set_property target_language vhdl [current_project]
# set_property simulator_language VHDL [current_project]
# set projDir [get_property DIRECTORY [current_project]]
# set importDir [file join $projDir imports]
# file mkdir $importDir
# set_property coreContainer.enable false [current_project]
# set returnCode 0
# import_ip -files [list [file join $srcIpDir start_block.xci]] -name start_block
# reset_target {open_example} [get_ips start_block]
# proc _filter_supported_targets {targets ip} {
#   set res {}
#   set all [get_property SUPPORTED_TARGETS $ip]
#   foreach target $targets {
#     lappend res {*}[lsearch -all -inline -nocase $all $target]
#   }
#   return $res
# }
# generate_target -quiet [_filter_supported_targets {instantiation_template synthesis simulation implementation shared_logic} [get_ips start_block]] [get_ips start_block]
# add_files -scan_for_includes -quiet -copy_to $importDir -fileset [current_fileset] \
#   [list [file join $srcIpDir start_block/example_design/start_block_wrapper.vhd]] \
#   [list [file join $srcIpDir start_block/example_design/bmg_tb_pkg.vhd]] \
#   [list [file join $srcIpDir start_block/example_design/random.vhd]] \
#   [list [file join $srcIpDir start_block/example_design/data_gen.vhd]] \
#   [list [file join $srcIpDir start_block/example_design/addr_gen.vhd]] \
#   [list [file join $srcIpDir start_block/example_design/axi_checker.vhd]] \
#   [list [file join $srcIpDir start_block/example_design/bmg_axi_protocol_chkr.vhd]] \
#   [list [file join $srcIpDir start_block/example_design/bmg_stim_gen.vhd]] \
#   [list [file join $srcIpDir start_block/example_design/start_block_exdes.vhd]]
# add_files -quiet -copy_to $importDir -fileset [current_fileset -constrset] \
#   [list [file join $srcIpDir start_block/example_design/start_block_exdes.xdc]]
# if { [catch {current_fileset -simset} exc] } { create_fileset -simset sim_1 }
# add_files -quiet -scan_for_includes -copy_to $importDir -fileset [current_fileset -simset] \
#   [list [file join $srcIpDir start_block/simulation/start_block_tb.vhd]]
# set_property USED_IN_SYNTHESIS false [get_files [list [file join $importDir start_block_tb.vhd]]]
# if [file exists [file join ${srcIpDir} {../../../../../../Licencjat2.0/Licencjat2.0/start.coe}]] {
#   import_files [file join ${srcIpDir} {../../../../../../Licencjat2.0/Licencjat2.0/start.coe}]
# }
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
# set_property TOP [lindex [find_top] 0] [current_fileset]
# update_compile_order -fileset [current_fileset]
# update_compile_order -fileset [current_fileset -simset]
# set tops [list]
# foreach tfile [ get_files -filter {name=~"*.xci" || name=~"*.bd"}] { if { [lsearch [list_property $tfile] PARENT_COMPOSITE_FILE ] == -1} {lappend tops $tfile} }
# generate_target all $tops
# export_ip_user_files -force
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/xsim/start_block.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/xsim/start_block.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/xsim/start.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/modelsim/start_block.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/modelsim/start_block.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/modelsim/start.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/questa/start_block.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/questa/start_block.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/questa/start.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/ies/start_block.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/ies/start_block.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/ies/start.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/vcs/start_block.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/vcs/start_block.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/vcs/start.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/riviera/start_block.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/riviera/start_block.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/riviera/start.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/activehdl/start_block.sh'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/activehdl/start_block.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/activehdl/start.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/tomas/OneDrive/Dokumenty/GitHub/TabledAsymetricNumeralSystems/KompresjaDanych/start_block_ex/start_block_ex.ip_user_files/sim_scripts/start_block/activehdl/summary.log'
# set dfile [file join $srcIpDir oepdone.txt]
# if { [ catch { set doneFile [open $dfile w] } ] } {
# } else { 
#   puts $doneFile "Open Example Project DONE"
#   close $doneFile
# }
# if { $returnCode != 0 } {
#   error "Problems were encountered while executing the example design script, please review the log files."
# }
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 03 23:53:19 2017...
