Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Fri Nov 15 10:38:16 2024
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopCronometro_timing_summary_routed.rpt -pb TopCronometro_timing_summary_routed.pb -rpx TopCronometro_timing_summary_routed.rpx -warn_on_violation
| Design       : TopCronometro
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    55          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (155)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 55 register/latch pins with no clock driven by root clock pin: u0/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (155)
--------------------------------------------------
 There are 155 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.785        0.000                      0                   88        0.115        0.000                      0                   88        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.785        0.000                      0                   88        0.115        0.000                      0                   88        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.890ns (24.542%)  route 2.736ns (75.458%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.901     8.785    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y14         FDRE                                         r  u8/cuenta_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u8/CLK
    SLICE_X64Y14         FDRE                                         r  u8/cuenta_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y14         FDRE (Setup_fdre_C_R)       -0.524    14.570    u8/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.890ns (25.516%)  route 2.598ns (74.484%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.763     8.646    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u8/CLK
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[21]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.570    u8/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.890ns (25.516%)  route 2.598ns (74.484%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.763     8.646    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u8/CLK
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[22]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.570    u8/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.890ns (25.516%)  route 2.598ns (74.484%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.763     8.646    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u8/CLK
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[23]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.570    u8/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.488ns  (logic 0.890ns (25.516%)  route 2.598ns (74.484%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.763     8.646    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    u8/CLK
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.570    u8/cuenta_reg[24]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.890ns (26.143%)  route 2.514ns (73.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.679     8.563    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.515    14.856    u8/CLK
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[17]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    u8/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.890ns (26.143%)  route 2.514ns (73.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.679     8.563    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.515    14.856    u8/CLK
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[18]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    u8/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.890ns (26.143%)  route 2.514ns (73.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.679     8.563    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.515    14.856    u8/CLK
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[19]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    u8/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.008ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.890ns (26.143%)  route 2.514ns (73.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.679     8.563    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.515    14.856    u8/CLK
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[20]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X64Y12         FDRE (Setup_fdre_C_R)       -0.524    14.571    u8/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -8.563    
  -------------------------------------------------------------------
                         slack                                  6.008    

Slack (MET) :             6.027ns  (required time - arrival time)
  Source:                 u8/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.386ns  (logic 0.890ns (26.282%)  route 2.496ns (73.718%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.637     5.158    u8/CLK
    SLICE_X64Y8          FDRE                                         r  u8/cuenta_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y8          FDRE (Prop_fdre_C_Q)         0.518     5.676 r  u8/cuenta_reg[1]/Q
                         net (fo=2, routed)           1.001     6.677    u8/cuenta_reg_n_0_[1]
    SLICE_X65Y10         LUT4 (Prop_lut4_I2_O)        0.124     6.801 f  u8/cuenta[25]_i_4/O
                         net (fo=1, routed)           0.263     7.064    u8/cuenta[25]_i_4_n_0
    SLICE_X65Y10         LUT5 (Prop_lut5_I4_O)        0.124     7.188 f  u8/cuenta[25]_i_2/O
                         net (fo=1, routed)           0.571     7.759    u8/cuenta[25]_i_2_n_0
    SLICE_X65Y11         LUT6 (Prop_lut6_I0_O)        0.124     7.883 r  u8/cuenta[25]_i_1/O
                         net (fo=27, routed)          0.661     8.545    u8/cuenta[25]_i_1_n_0
    SLICE_X64Y11         FDRE                                         r  u8/cuenta_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.516    14.857    u8/CLK
    SLICE_X64Y11         FDRE                                         r  u8/cuenta_reg[13]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X64Y11         FDRE (Setup_fdre_C_R)       -0.524    14.572    u8/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  6.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/unseg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.963%)  route 0.268ns (59.037%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    u0/CLK
    SLICE_X35Y47         FDRE                                         r  u0/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u0/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.121     1.708    u0/cuenta[15]
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  u0/cuenta[15]_i_1__0/O
                         net (fo=17, routed)          0.147     1.900    u0/p_0_in
    SLICE_X36Y46         FDRE                                         r  u0/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    u0/CLK
    SLICE_X36Y46         FDRE                                         r  u0/unseg_reg/C
                         clock pessimism             -0.249     1.710    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.075     1.785    u0/unseg_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u8/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    u8/CLK
    SLICE_X65Y11         FDRE                                         r  u8/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  u8/unseg_reg/Q
                         net (fo=1, routed)           0.054     1.659    u8/unseg_reg_n_0
    SLICE_X65Y11         LUT2 (Prop_lut2_I0_O)        0.099     1.758 r  u8/aux_i_1/O
                         net (fo=1, routed)           0.000     1.758    u8/aux_i_1_n_0
    SLICE_X65Y11         FDRE                                         r  u8/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    u8/CLK
    SLICE_X65Y11         FDRE                                         r  u8/aux_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X65Y11         FDRE (Hold_fdre_C_D)         0.091     1.567    u8/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u0/unseg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.563     1.446    u0/CLK
    SLICE_X36Y46         FDRE                                         r  u0/unseg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.128     1.574 r  u0/unseg_reg/Q
                         net (fo=1, routed)           0.062     1.636    u0/unseg
    SLICE_X36Y46         LUT2 (Prop_lut2_I0_O)        0.099     1.735 r  u0/aux_i_1__0/O
                         net (fo=1, routed)           0.000     1.735    u0/aux_i_1__0_n_0
    SLICE_X36Y46         FDRE                                         r  u0/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.832     1.959    u0/CLK
    SLICE_X36Y46         FDRE                                         r  u0/aux_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    u0/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    u0/CLK
    SLICE_X35Y46         FDRE                                         r  u0/cuenta_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u0/cuenta_reg[12]/Q
                         net (fo=2, routed)           0.117     1.703    u0/cuenta[12]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  u0/cuenta0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.811    u0/p_1_in[12]
    SLICE_X35Y46         FDRE                                         r  u0/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    u0/CLK
    SLICE_X35Y46         FDRE                                         r  u0/cuenta_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    u0/cuenta_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    u0/CLK
    SLICE_X35Y45         FDRE                                         r  u0/cuenta_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u0/cuenta_reg[8]/Q
                         net (fo=2, routed)           0.117     1.703    u0/cuenta[8]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  u0/cuenta0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.811    u0/p_1_in[8]
    SLICE_X35Y45         FDRE                                         r  u0/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    u0/CLK
    SLICE_X35Y45         FDRE                                         r  u0/cuenta_reg[8]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    u0/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.562     1.445    u0/CLK
    SLICE_X35Y44         FDRE                                         r  u0/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  u0/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.119     1.705    u0/cuenta[4]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  u0/cuenta0_carry/O[3]
                         net (fo=1, routed)           0.000     1.813    u0/p_1_in[4]
    SLICE_X35Y44         FDRE                                         r  u0/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.831     1.958    u0/CLK
    SLICE_X35Y44         FDRE                                         r  u0/cuenta_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    u0/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 u8/cuenta_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    u8/CLK
    SLICE_X64Y10         FDRE                                         r  u8/cuenta_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u8/cuenta_reg[11]/Q
                         net (fo=2, routed)           0.125     1.766    u8/cuenta_reg_n_0_[11]
    SLICE_X64Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  u8/cuenta0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.876    u8/cuenta0_carry__1_n_5
    SLICE_X64Y10         FDRE                                         r  u8/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    u8/CLK
    SLICE_X64Y10         FDRE                                         r  u8/cuenta_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y10         FDRE (Hold_fdre_C_D)         0.134     1.610    u8/cuenta_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u8/cuenta_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    u8/CLK
    SLICE_X64Y11         FDRE                                         r  u8/cuenta_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  u8/cuenta_reg[15]/Q
                         net (fo=2, routed)           0.126     1.766    u8/cuenta_reg_n_0_[15]
    SLICE_X64Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  u8/cuenta0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.876    u8/cuenta0_carry__2_n_5
    SLICE_X64Y11         FDRE                                         r  u8/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.864     1.991    u8/CLK
    SLICE_X64Y11         FDRE                                         r  u8/cuenta_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y11         FDRE (Hold_fdre_C_D)         0.134     1.610    u8/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u8/cuenta_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.592     1.475    u8/CLK
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y12         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  u8/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.127     1.766    u8/cuenta_reg_n_0_[19]
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  u8/cuenta0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.876    u8/cuenta0_carry__3_n_5
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.862     1.989    u8/CLK
    SLICE_X64Y12         FDRE                                         r  u8/cuenta_reg[19]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X64Y12         FDRE (Hold_fdre_C_D)         0.134     1.609    u8/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u8/cuenta_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u8/cuenta_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.591     1.474    u8/CLK
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  u8/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.127     1.765    u8/cuenta_reg_n_0_[23]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  u8/cuenta0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.875    u8/cuenta0_carry__4_n_5
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.988    u8/CLK
    SLICE_X64Y13         FDRE                                         r  u8/cuenta_reg[23]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.608    u8/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   u0/aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y44   u0/cuenta_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   u0/cuenta_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   u0/cuenta_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   u0/cuenta_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   u0/cuenta_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   u0/cuenta_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   u0/cuenta_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   u0/cuenta_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/aux_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/aux_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   u0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   u0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/aux_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   u0/aux_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   u0/cuenta_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y44   u0/cuenta_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   u0/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u3/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.605ns  (logic 4.656ns (54.103%)  route 3.950ns (45.898%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  u3/cuenta_reg[4]/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/cuenta_reg[4]/Q
                         net (fo=17, routed)          1.340     1.858    u3/L[7]
    SLICE_X64Y22         LUT5 (Prop_lut5_I0_O)        0.150     2.008 r  u3/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.298     2.306    u4/seg_OBUF[3]_inst_i_1_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.328     2.634 r  u4/seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.652     3.286    u4/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y21         LUT5 (Prop_lut5_I0_O)        0.124     3.410 r  u4/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.660     5.070    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     8.605 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.605    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.631ns (53.956%)  route 3.952ns (46.044%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  u3/cuenta_reg[4]/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/cuenta_reg[4]/Q
                         net (fo=17, routed)          1.340     1.858    u3/L[7]
    SLICE_X64Y22         LUT5 (Prop_lut5_I0_O)        0.150     2.008 r  u3/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.298     2.306    u4/seg_OBUF[3]_inst_i_1_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I5_O)        0.328     2.634 r  u4/seg_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.507     3.141    u4/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X63Y22         LUT5 (Prop_lut5_I0_O)        0.124     3.265 r  u4/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.807     5.072    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     8.582 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.582    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.509ns  (logic 4.425ns (52.005%)  route 4.084ns (47.995%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  u3/cuenta_reg[4]/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  u3/cuenta_reg[4]/Q
                         net (fo=17, routed)          1.340     1.858    u3/L[7]
    SLICE_X64Y22         LUT5 (Prop_lut5_I4_O)        0.124     1.982 r  u3/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.498     2.480    u4/seg_OBUF[2]_inst_i_1_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.604 r  u4/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.583     3.187    u4/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I0_O)        0.124     3.311 r  u4/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.974    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.509 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.509    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.235ns  (logic 4.541ns (55.141%)  route 3.694ns (44.859%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDCE                         0.000     0.000 r  u3/cuenta_reg[1]/C
    SLICE_X64Y20         FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u3/cuenta_reg[1]/Q
                         net (fo=17, routed)          0.906     1.384    u3/cuenta_reg_n_0_[1]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.295     1.679 r  u3/seg_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.811     2.490    u4/seg_OBUF[4]_inst_i_1_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I5_O)        0.124     2.614 r  u4/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.263     2.877    u4/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.124     3.001 r  u4/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.714     4.715    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.235 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.235    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.733ns (58.462%)  route 3.363ns (41.538%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u4/cuenta_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/cuenta_reg[2]/Q
                         net (fo=15, routed)          1.038     1.457    u4/cuenta_reg[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.299     1.756 r  u4/seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.756    u6/seg_OBUF[5]_inst_i_1_1
    SLICE_X64Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     1.970 r  u6/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.469     2.439    u6/seg_OBUF[5]_inst_i_4_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.297     2.736 r  u6/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.856     4.592    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     8.097 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.097    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.994ns  (logic 4.765ns (59.614%)  route 3.228ns (40.386%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u4/cuenta_reg[2]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  u4/cuenta_reg[2]/Q
                         net (fo=15, routed)          1.023     1.442    u4/cuenta_reg[2]
    SLICE_X65Y21         LUT5 (Prop_lut5_I3_O)        0.299     1.741 r  u4/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.000     1.741    u6/seg_OBUF[6]_inst_i_1_1
    SLICE_X65Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     1.958 r  u6/seg_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.299     2.257    u6/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I5_O)        0.299     2.556 r  u6/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.907     4.462    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.994 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.994    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Anodos[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.936ns  (logic 4.464ns (56.253%)  route 3.472ns (43.747%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  u6/cuenta_reg[1]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  u6/cuenta_reg[1]/Q
                         net (fo=18, routed)          1.664     2.083    u6/cuenta_reg[1]_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.327     2.410 r  u6/Anodos_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.218    Anodos_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718     7.936 r  Anodos_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.936    Anodos[3]
    W4                                                                r  Anodos[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Anodos[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.830ns  (logic 4.451ns (56.842%)  route 3.379ns (43.158%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  u6/cuenta_reg[1]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u6/cuenta_reg[1]/Q
                         net (fo=18, routed)          1.662     2.081    u6/cuenta_reg[1]_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.327     2.408 r  u6/Anodos_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.717     4.125    Anodos_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.830 r  Anodos_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.830    Anodos[0]
    U2                                                                r  Anodos[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.708ns  (logic 4.233ns (54.921%)  route 3.474ns (45.079%))
  Logic Levels:           4  (FDCE=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDCE                         0.000     0.000 r  u4/cuenta_reg[4]/C
    SLICE_X63Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u4/cuenta_reg[4]/Q
                         net (fo=14, routed)          1.001     1.457    u4/Q[0]
    SLICE_X65Y21         LUT5 (Prop_lut5_I0_O)        0.124     1.581 r  u4/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.810     2.392    u3/seg[1]_0
    SLICE_X64Y22         LUT5 (Prop_lut5_I2_O)        0.124     2.516 r  u3/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.178    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.708 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.708    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Anodos[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.686ns  (logic 4.217ns (54.866%)  route 3.469ns (45.134%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  u6/cuenta_reg[1]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u6/cuenta_reg[1]/Q
                         net (fo=18, routed)          1.662     2.081    u6/cuenta_reg[1]_0
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.299     2.380 r  u6/Anodos_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     4.187    Anodos_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.686 r  Anodos_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.686    Anodos[1]
    U4                                                                r  Anodos[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u5/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/unseg_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE                         0.000     0.000 r  u5/cuenta_reg[0]/C
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u5/cuenta_reg[0]/Q
                         net (fo=2, routed)           0.076     0.217    u5/cuenta_reg_n_0_[0]
    SLICE_X62Y18         FDRE                                         r  u5/unseg_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u4/cuenta_reg[1]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u4/cuenta_reg[1]/Q
                         net (fo=15, routed)          0.132     0.273    u4/cuenta_reg[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.318 r  u4/cuenta[3]_i_1/O
                         net (fo=1, routed)           0.000     0.318    u4/p_0_in__0[3]
    SLICE_X63Y22         FDCE                                         r  u4/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u4/cuenta_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.278%)  route 0.133ns (41.722%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDCE                         0.000     0.000 r  u4/cuenta_reg[1]/C
    SLICE_X62Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u4/cuenta_reg[1]/Q
                         net (fo=15, routed)          0.133     0.274    u4/cuenta_reg[1]
    SLICE_X63Y22         LUT5 (Prop_lut5_I3_O)        0.045     0.319 r  u4/cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     0.319    u4/p_0_in__0[4]
    SLICE_X63Y22         FDCE                                         r  u4/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u6/cuenta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  u6/cuenta_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u6/cuenta_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    u6/cuenta_reg[0]_0
    SLICE_X63Y20         LUT3 (Prop_lut3_I0_O)        0.042     0.363 r  u6/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     0.363    u6/cuenta[1]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  u6/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u3/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u3/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDCE                         0.000     0.000 r  u3/cuenta_reg[2]/C
    SLICE_X63Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u3/cuenta_reg[2]/Q
                         net (fo=17, routed)          0.179     0.320    u3/L0
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.365 r  u3/cuenta[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.365    u3/p_0_in__1[2]
    SLICE_X63Y21         FDCE                                         r  u3/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u6/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u6/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE                         0.000     0.000 r  u6/cuenta_reg[0]/C
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u6/cuenta_reg[0]/Q
                         net (fo=13, routed)          0.180     0.321    u6/cuenta_reg[0]_0
    SLICE_X63Y20         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  u6/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    u6/cuenta[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  u6/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u5/cuenta_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u5/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.186ns (50.339%)  route 0.183ns (49.661%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDRE                         0.000     0.000 r  u5/cuenta_reg[0]/C
    SLICE_X62Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u5/cuenta_reg[0]/Q
                         net (fo=2, routed)           0.183     0.324    u5/cuenta_reg_n_0_[0]
    SLICE_X62Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  u5/cuenta[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.369    u5/cuenta[0]_i_1__5_n_0
    SLICE_X62Y18         FDRE                                         r  u5/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/unseg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.676%)  route 0.243ns (63.324%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE                         0.000     0.000 r  u2/unseg_reg/C
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/unseg_reg/Q
                         net (fo=5, routed)           0.243     0.384    u4/E[0]
    SLICE_X62Y22         FDCE                                         r  u4/cuenta_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/unseg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.676%)  route 0.243ns (63.324%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE                         0.000     0.000 r  u2/unseg_reg/C
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/unseg_reg/Q
                         net (fo=5, routed)           0.243     0.384    u4/E[0]
    SLICE_X62Y22         FDCE                                         r  u4/cuenta_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/unseg_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u4/cuenta_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.676%)  route 0.243ns (63.324%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDCE                         0.000     0.000 r  u2/unseg_reg/C
    SLICE_X61Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u2/unseg_reg/Q
                         net (fo=5, routed)           0.243     0.384    u4/E[0]
    SLICE_X62Y22         FDCE                                         r  u4/cuenta_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u8/aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            punto
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.630ns  (logic 3.954ns (70.223%)  route 1.676ns (29.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.635     5.156    u8/CLK
    SLICE_X65Y11         FDRE                                         r  u8/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.456     5.612 r  u8/aux_reg/Q
                         net (fo=2, routed)           1.676     7.289    punto_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    10.786 r  punto_OBUF_inst/O
                         net (fo=0)                   0.000    10.786    punto
    V7                                                                r  punto (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u8/aux_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            punto
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.340ns (79.598%)  route 0.343ns (20.402%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.593     1.476    u8/CLK
    SLICE_X65Y11         FDRE                                         r  u8/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  u8/aux_reg/Q
                         net (fo=2, routed)           0.343     1.961    punto_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.159 r  punto_OBUF_inst/O
                         net (fo=0)                   0.000     3.159    punto
    V7                                                                r  punto (OUT)
  -------------------------------------------------------------------    -------------------





