{
  "1":
  {
    "nodes":
    [
      {
        "name":"kernelV4.B0"
        , "id":2
        , "start":"0"
        , "end":"2"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Feedback"
            , "id":13
            , "start":"1"
            , "end":"2"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Feedback Read"
                , "Variable":"Unknown variable"
                , "Max Fanout":"1"
                , "Start Cycle":"1"
                , "Latency":"1"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                  , "line":134
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"16X Partially unrolled kernelV4.B1"
        , "id":3
        , "start":"2"
        , "end":"15"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 0"
            , "id":14
            , "start":"2"
            , "end":"15"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_i_zts8kernelv4s_c0_enter8_zts8kernelv4_90_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"13"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":65
                , "start":"6"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"5"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":66
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":67
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":70
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Or"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":71
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":73
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":130
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":131
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":132
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":75
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":77
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"11"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":76
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":129
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":133
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":72
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":74
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":82
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Or"
                    , "Constant Operand":"8 (0x8)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":83
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":85
                , "start":"8"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":86
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":87
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":127
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":91
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":92
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":125
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":128
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":134
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":135
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":89
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":90
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":126
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":136
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":137
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":96
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":93
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":95
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"11"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":94
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":84
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":88
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":101
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Or"
                    , "Constant Operand":"12 (0xC)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":102
                , "start":"7"
                , "end":"8"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"5"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":104
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":105
                , "start":"9"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":106
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":123
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":110
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":111
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":121
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":124
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":138
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":139
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":108
                , "start":"9"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":109
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":122
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":140
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":141
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":114
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":112
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":113
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"11"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":103
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":107
                , "start":"7"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"20"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":119
                , "start":"7"
                , "end":"7"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"16 (0x10)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":120
                , "start":"8"
                , "end":"9"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":142
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":68
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":166
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":69
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":167
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":78
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":79
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":166
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":80
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":81
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":167
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":97
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":98
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":166
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":99
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":100
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":167
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":115
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":116
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":166
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":117
                , "start":"10"
                , "end":"10"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":159
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":118
                , "start":"10"
                , "end":"11"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"2048 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":167
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":58
                , "start":"11"
                , "end":"15"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"24"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B10"
        , "id":12
        , "start":"15"
        , "end":"23"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 7"
            , "id":56
            , "start":"15"
            , "end":"23"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body_i_unifiedlatchblock_switch_zts8kernelv4s_c0_enter257_zts8kernelv4_2809_0gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"8"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"ST"
                , "id":538
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":194
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":539
                , "start":"18"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":195
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":540
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"8192 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":211
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":541
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":542
                , "start":"16"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":549
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":543
                , "start":"15"
                , "end":"16"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":544
                , "start":"16"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_iterations"
                , "id":545
                , "start":"15"
                , "end":"17"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_iterations'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"2"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":546
                , "start":"17"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"2"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":547
                , "start":"18"
                , "end":"18"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"-1 (0xFFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"3"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":548
                , "start":"19"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Src"
                , "id":550
                , "start":"15"
                , "end":"19"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Source"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"4"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":536
                , "start":"19"
                , "end":"23"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B3"
        , "id":5
        , "start":"23"
        , "end":"827"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 1"
            , "id":15
            , "start":"23"
            , "end":"32"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body18_i_zts8kernelv4s_c0_enter1727_zts8kernelv4_548_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"9"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Global variable"
                , "id":157
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":158
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Global variable"
                , "id":165
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Global variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":166
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":153
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"16"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":154
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"16-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":155
                , "start":"27"
                , "end":"27"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":156
                , "start":"27"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":164
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"65-bit Integer Add"
                    , "Constant Operand":"-1 (0x1FFFFFFFFFFFFFFFF)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_arr_d"
                , "id":159
                , "start":"23"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_arr_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"5"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":160
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":161
                , "start":"28"
                , "end":"28"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":146
                , "start":"28"
                , "end":"32"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"136"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"LD"
            , "id":17
            , "start":"32"
            , "end":"823"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Load"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"16"
                , "Start Cycle":"9"
                , "Latency":"791"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                  , "line":522
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"Cluster 2"
            , "id":18
            , "start":"823"
            , "end":"827"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c1_in_for_body18_i_zts8kernelv4s_c1_enter_zts8kernelv4_548_6gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"800"
                , "Cluster Latency":"4"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"Exit"
                , "id":170
                , "start":"823"
                , "end":"827"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"800"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"520"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"wg.limiter.enter"
            , "id":16
            , "start":"826"
            , "end":"827"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"wg.limiter.enter"
                , "Max Fanout":"1"
                , "Start Cycle":"803"
                , "Latency":"1"
              }
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV4.B5"
        , "id":7
        , "start":"827"
        , "end":"846"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 4"
            , "id":29
            , "start":"827"
            , "end":"846"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body24_i_zts8kernelv4s_c0_enter1849_zts8kernelv4_893_8gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"19"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'p'"
                , "id":183
                , "start":"831"
                , "end":"831"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'p'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":239
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":184
                , "start":"831"
                , "end":"831"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit And"
                    , "Constant Operand":"7 (0x7)"
                    , "Max Fanout":"8"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":190
                , "start":"831"
                , "end":"831"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Logical Right Shift"
                    , "Constant Operand":"3 (0x3)"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":205
                , "start":"831"
                , "end":"831"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":239
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":209
                , "start":"842"
                , "end":"842"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":185
                , "start":"832"
                , "end":"832"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"4"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":522
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":186
                , "start":"832"
                , "end":"832"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"224"
                    , "Max Fanout":"31"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":187
                , "start":"832"
                , "end":"833"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":188
                , "start":"832"
                , "end":"832"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"256"
                    , "Max Fanout":"31"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":189
                , "start":"832"
                , "end":"833"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"case"
                , "id":191
                , "start":"833"
                , "end":"833"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"case"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":242
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"*"
                , "id":192
                , "start":"833"
                , "end":"840"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Multiply"
                    , "Constant Operand":"1300000077 (0x4D7C6D4D)"
                    , "Max Fanout":"14"
                    , "Start Cycle":"6"
                    , "Latency":"7"
                    , "Implementation Preference":"Default DSP usage"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":193
                , "start":"841"
                , "end":"841"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"2 (0x2)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":194
                , "start":"841"
                , "end":"841"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":195
                , "start":"841"
                , "end":"842"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":196
                , "start":"841"
                , "end":"842"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Left Shift"
                    , "Constant Operand":"5 (0x5)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"14"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":197
                , "start":"842"
                , "end":"842"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":198
                , "start":"842"
                , "end":"842"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Logical Right Shift"
                    , "Constant Operand":"32 (0x20)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/../helper/helper_kernel.cpp"
                      , "line":12
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":213
                , "start":"842"
                , "end":"842"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"15"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":199
                , "start":"831"
                , "end":"831"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":176
                , "start":"842"
                , "end":"846"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"15"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"1280"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B6"
        , "id":8
        , "start":"846"
        , "end":"862"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 5"
            , "id":48
            , "start":"846"
            , "end":"862"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_while_cond_i_zts8kernelv4s_c0_enter20710_zts8kernelv4_1261_19"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"16"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"count_map"
                , "id":429
                , "start":"855"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"count_map"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"hash_map"
                , "id":230
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"hash_map"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":260
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":505
                , "start":"850"
                , "end":"850"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"3"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":513
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"8"
                    , "Max Fanout":"2"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"'hash_key'"
                , "id":227
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'hash_key'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"2"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":228
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":265
                , "start":"851"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":266
                , "start":"851"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"4"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":367
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":375
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":266
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":376
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":267
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":489
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":267
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":377
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Constant Operand":"-51 (0xFFFFFFCD)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Feedback"
                , "id":233
                , "start":"850"
                , "end":"850"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"Unknown variable"
                    , "Feedback FIFO Depth":"3"
                    , "Feedback FIFO Width":"32"
                    , "Max Fanout":"17"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":503
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":229
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":231
                , "start":"851"
                , "end":"851"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"5"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":232
                , "start":"851"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"3"
                    , "Start Cycle":"5"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":282
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":324
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":249
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":281
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":283
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":325
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":248
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":250
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":280
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":284
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":247
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":251
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":279
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":285
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":246
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":252
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":278
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":286
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":245
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":253
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":277
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":287
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":244
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":254
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":276
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":288
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":243
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":255
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":275
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":289
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":242
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":256
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":274
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":290
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":241
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":257
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":273
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":291
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":240
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":258
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":272
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":292
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":239
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":259
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":271
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":293
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":238
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":260
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":270
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":294
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":237
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":261
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":269
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":295
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":236
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":262
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":268
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":296
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":235
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":263
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":267
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":297
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":378
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":298
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":300
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":302
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":304
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":306
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":308
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":310
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":312
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":314
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":316
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":318
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":320
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":322
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":299
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":301
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":303
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":305
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":307
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":309
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":311
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":313
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":315
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":317
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":319
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":321
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":323
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":326
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":452
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":327
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"8"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":234
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":413
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":264
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"5"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":328
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"16"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":329
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":472
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":474
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":486
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":487
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":273
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":488
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":490
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":267
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":491
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":241
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Xor"
                , "id":330
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Xor"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":379
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"16"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":331
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":332
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":333
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":334
                , "start":"852"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":365
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":366
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":410
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":411
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":363
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":364
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":408
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":409
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":419
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":361
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":362
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":406
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":407
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":359
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":360
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":371
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":260
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":404
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":405
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":418
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":423
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":357
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":358
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":402
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":403
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":355
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":356
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":400
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":401
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":417
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":353
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":354
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":398
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":399
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":351
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":352
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":370
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":260
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":396
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":397
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":416
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":422
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":425
                , "start":"854"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":349
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":350
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":394
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":395
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":347
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":348
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":392
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":393
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":415
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":345
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":346
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":390
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":391
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":343
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":344
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":369
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":260
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":388
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":389
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":414
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":421
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":341
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":342
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":386
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":387
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":339
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":340
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":384
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":385
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":413
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":337
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":338
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":382
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":383
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Compare"
                , "id":335
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Compare"
                    , "Max Fanout":"3"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":336
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":368
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":380
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":381
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":224
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":412
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":420
                , "start":"854"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":424
                , "start":"854"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"8"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"And"
                , "id":426
                , "start":"855"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit And"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":372
                , "start":"852"
                , "end":"852"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"2"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":478
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":373
                , "start":"853"
                , "end":"854"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":260
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":427
                , "start":"855"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":428
                , "start":"855"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":430
                , "start":"855"
                , "end":"855"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"9"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":431
                , "start":"855"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"2"
                    , "Start Cycle":"9"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":467
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":465
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":464
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":463
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":462
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":461
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":460
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":459
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":458
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":456
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":455
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":454
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":453
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":452
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":451
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"2"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":450
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":449
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":447
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":446
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":445
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":444
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":443
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":442
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"3"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":441
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":440
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":438
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":437
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":436
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":435
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":434
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":433
                , "start":"856"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Select"
                    , "Max Fanout":"4"
                    , "Start Cycle":"10"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":481
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":471
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":470
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":469
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":468
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":432
                , "start":"856"
                , "end":"856"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Integer Add"
                    , "Max Fanout":"1"
                    , "Start Cycle":"10"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":223
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":466
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":481
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":482
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"384 (0x180)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":457
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":479
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":480
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"256 (0x100)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":448
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":477
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":">>"
                , "id":478
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Logical Right Shift"
                    , "Constant Operand":"128 (0x80)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"bit.shuffle"
                , "id":439
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"bit.shuffle"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Select"
                , "id":473
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"512-bit Select"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":475
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":476
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Or"
                , "id":483
                , "start":"857"
                , "end":"857"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"1-bit Or"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":251
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"ST"
                , "id":484
                , "start":"857"
                , "end":"858"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Store"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"11"
                    , "Latency":"1"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":262
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"FFwd Dest"
                , "id":492
                , "start":"853"
                , "end":"853"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"FFwd Destination"
                    , "Max Fanout":"1"
                    , "Start Cycle":"7"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":230
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":216
                , "start":"858"
                , "end":"862"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"12"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"664"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B7"
        , "id":9
        , "start":"862"
        , "end":"862"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernelV4.B4"
        , "id":6
        , "start":"862"
        , "end":"868"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 3"
            , "id":21
            , "start":"862"
            , "end":"868"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_cond_cleanup23_i_zts8kernelv4s_c0_enter180_zts8kernelv4_838_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"6"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"wg.limiter.exit"
                , "id":174
                , "start":"863"
                , "end":"864"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"wg.limiter.exit"
                    , "Max Fanout":"1"
                    , "Start Cycle":"1"
                    , "Latency":"1"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":172
                , "start":"864"
                , "end":"868"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"2"
                    , "Start Cycle":"2"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"8"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
        ]
      }
      , {
        "name":"kernelV4.B2"
        , "id":4
        , "start":"868"
        , "end":"868"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
      , {
        "name":"kernelV4.B8"
        , "id":10
        , "start":"868"
        , "end":"880"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
        , "children":
        [
          {
            "name":"Cluster 6"
            , "id":52
            , "start":"868"
            , "end":"878"
            , "details":
            [
              {
                "type":"table"
                , "Cluster Name":"i_sfc_s_c0_in_for_body84_i_zts8kernelv4s_c0_enter2426_zts8kernelv4_2440_1gr"
                , "Cluster Type":"Stall-Free"
                , "Cluster Start Cycle":"0"
                , "Cluster Latency":"10"
              }
            ]
            , "type":"cluster"
            , "children":
            [
              {
                "name":"'i'"
                , "id":523
                , "start":"872"
                , "end":"872"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Feedback Read"
                    , "Variable":"'i'"
                    , "Feedback FIFO Depth":"1"
                    , "Feedback FIFO Width":"64"
                    , "Max Fanout":"3"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":280
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"<<"
                , "id":524
                , "start":"872"
                , "end":"872"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"32-bit Left Shift"
                    , "Constant Operand":"4 (0x4)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":282
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":525
                , "start":"872"
                , "end":"872"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"5"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":529
                , "start":"872"
                , "end":"872"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"5"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"+"
                , "id":533
                , "start":"872"
                , "end":"872"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"64-bit Integer Add"
                    , "Constant Operand":"1 (0x1)"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"0"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/kernel.cpp"
                      , "line":280
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":526
                , "start":"872"
                , "end":"874"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":502
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"LD"
                , "id":530
                , "start":"872"
                , "end":"874"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Load"
                    , "Width":"512 bits"
                    , "LSU Style":"Pipelined never-stall"
                    , "Stall-free":"Yes"
                    , "Global Memory":"No"
                    , "Max Fanout":"1"
                    , "Start Cycle":"4"
                    , "Latency":"2"
                  }
                ]
                , "debug":
                [
                  [
                    {
                      "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                      , "line":502
                    }
                  ]
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_hashVec_d"
                , "id":527
                , "start":"868"
                , "end":"874"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_hashVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":528
                , "start":"874"
                , "end":"874"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"7"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"arg_countVec_d"
                , "id":531
                , "start":"868"
                , "end":"874"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Input Synchronization for 'arg_countVec_d'"
                    , "Max Fanout":"1"
                    , "Start Cycle":"0"
                    , "Latency":"6"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Ptr. Comp."
                , "id":532
                , "start":"874"
                , "end":"874"
                , "details":
                [
                  {
                    "type":"table"
                    , "Instruction":"Pointer Computation"
                    , "Max Fanout":"7"
                    , "Start Cycle":"6"
                    , "Latency":"0"
                  }
                ]
                , "type":"inst"
              }
              , {
                "name":"Exit"
                , "id":516
                , "start":"874"
                , "end":"878"
                , "details":
                [
                  {
                    "type":"table"
                    , "Max Fanout":"1"
                    , "Start Cycle":"6"
                    , "Latency":"3"
                    , "Exit FIFO Depth":"32"
                    , "Exit FIFO Width":"1176"
                    , "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."
                  }
                ]
                , "type":"inst"
              }
            ]
          }
          , {
            "name":"ST"
            , "id":54
            , "start":"878"
            , "end":"880"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"3"
                , "Start Cycle":"10"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                  , "line":502
                }
              ]
            ]
            , "type":"inst"
          }
          , {
            "name":"ST"
            , "id":53
            , "start":"878"
            , "end":"880"
            , "details":
            [
              {
                "type":"table"
                , "Instruction":"Store"
                , "Width":"512 bits"
                , "LSU Style":"Burst-coalesced non-aligned"
                , "Stall-free":"No"
                , "Global Memory":"Yes"
                , "Max Fanout":"1"
                , "Start Cycle":"10"
                , "Latency":"2"
              }
            ]
            , "debug":
            [
              [
                {
                  "filename":"/home/u177951/FPGA-SIMD-Sandbox/group_count_FPGA/load512bit_v4/./../primitives/primitives.hpp"
                  , "line":502
                }
              ]
            ]
            , "type":"inst"
          }
        ]
      }
      , {
        "name":"kernelV4.B9"
        , "id":11
        , "start":"880"
        , "end":"881"
        , "details":
        [
          {
            "type":"table"
          }
        ]
        , "type":"bb"
      }
    ]
    , "links":
    [
      {
        "from":2
        , "to":3
      }
      , {
        "from":3
        , "to":12
      }
      , {
        "from":65
        , "to":119
      }
      , {
        "from":65
        , "to":101
      }
      , {
        "from":65
        , "to":82
      }
      , {
        "from":65
        , "to":70
      }
      , {
        "from":65
        , "to":67
      }
      , {
        "from":65
        , "to":66
      }
      , {
        "from":66
        , "to":68
      }
      , {
        "from":67
        , "to":69
      }
      , {
        "from":70
        , "to":74
      }
      , {
        "from":70
        , "to":72
      }
      , {
        "from":70
        , "to":71
      }
      , {
        "from":71
        , "to":85
      }
      , {
        "from":71
        , "to":129
      }
      , {
        "from":71
        , "to":75
      }
      , {
        "from":71
        , "to":130
      }
      , {
        "from":71
        , "to":131
      }
      , {
        "from":71
        , "to":73
      }
      , {
        "from":71
        , "to":77
      }
      , {
        "from":73
        , "to":80
      }
      , {
        "from":73
        , "to":78
      }
      , {
        "from":73
        , "to":130
      }
      , {
        "from":130
        , "to":131
      }
      , {
        "from":130
        , "to":132
      }
      , {
        "from":131
        , "to":132
      }
      , {
        "from":132
        , "to":133
      }
      , {
        "from":75
        , "to":89
      }
      , {
        "from":75
        , "to":86
      }
      , {
        "from":75
        , "to":76
      }
      , {
        "from":75
        , "to":77
      }
      , {
        "from":77
        , "to":79
      }
      , {
        "from":77
        , "to":81
      }
      , {
        "from":76
        , "to":128
      }
      , {
        "from":76
        , "to":129
      }
      , {
        "from":129
        , "to":133
      }
      , {
        "from":133
        , "to":134
      }
      , {
        "from":72
        , "to":79
      }
      , {
        "from":74
        , "to":81
      }
      , {
        "from":82
        , "to":88
      }
      , {
        "from":82
        , "to":84
      }
      , {
        "from":82
        , "to":83
      }
      , {
        "from":83
        , "to":93
      }
      , {
        "from":83
        , "to":104
      }
      , {
        "from":83
        , "to":125
      }
      , {
        "from":83
        , "to":91
      }
      , {
        "from":83
        , "to":126
      }
      , {
        "from":83
        , "to":89
      }
      , {
        "from":83
        , "to":127
      }
      , {
        "from":83
        , "to":128
      }
      , {
        "from":83
        , "to":85
      }
      , {
        "from":85
        , "to":86
      }
      , {
        "from":86
        , "to":91
      }
      , {
        "from":86
        , "to":87
      }
      , {
        "from":86
        , "to":95
      }
      , {
        "from":87
        , "to":96
      }
      , {
        "from":87
        , "to":127
      }
      , {
        "from":127
        , "to":135
      }
      , {
        "from":91
        , "to":105
      }
      , {
        "from":91
        , "to":92
      }
      , {
        "from":91
        , "to":95
      }
      , {
        "from":92
        , "to":125
      }
      , {
        "from":125
        , "to":137
      }
      , {
        "from":128
        , "to":134
      }
      , {
        "from":134
        , "to":135
      }
      , {
        "from":135
        , "to":136
      }
      , {
        "from":89
        , "to":93
      }
      , {
        "from":89
        , "to":90
      }
      , {
        "from":89
        , "to":95
      }
      , {
        "from":90
        , "to":96
      }
      , {
        "from":90
        , "to":126
      }
      , {
        "from":126
        , "to":136
      }
      , {
        "from":136
        , "to":137
      }
      , {
        "from":137
        , "to":138
      }
      , {
        "from":96
        , "to":99
      }
      , {
        "from":96
        , "to":97
      }
      , {
        "from":93
        , "to":108
      }
      , {
        "from":93
        , "to":94
      }
      , {
        "from":93
        , "to":95
      }
      , {
        "from":95
        , "to":98
      }
      , {
        "from":95
        , "to":100
      }
      , {
        "from":94
        , "to":124
      }
      , {
        "from":84
        , "to":98
      }
      , {
        "from":88
        , "to":100
      }
      , {
        "from":101
        , "to":107
      }
      , {
        "from":101
        , "to":103
      }
      , {
        "from":101
        , "to":102
      }
      , {
        "from":102
        , "to":112
      }
      , {
        "from":102
        , "to":121
      }
      , {
        "from":102
        , "to":110
      }
      , {
        "from":102
        , "to":122
      }
      , {
        "from":102
        , "to":108
      }
      , {
        "from":102
        , "to":123
      }
      , {
        "from":102
        , "to":124
      }
      , {
        "from":102
        , "to":104
      }
      , {
        "from":104
        , "to":105
      }
      , {
        "from":105
        , "to":110
      }
      , {
        "from":105
        , "to":106
      }
      , {
        "from":105
        , "to":113
      }
      , {
        "from":106
        , "to":114
      }
      , {
        "from":106
        , "to":123
      }
      , {
        "from":123
        , "to":139
      }
      , {
        "from":110
        , "to":111
      }
      , {
        "from":110
        , "to":113
      }
      , {
        "from":111
        , "to":121
      }
      , {
        "from":121
        , "to":141
      }
      , {
        "from":124
        , "to":138
      }
      , {
        "from":138
        , "to":139
      }
      , {
        "from":139
        , "to":140
      }
      , {
        "from":108
        , "to":112
      }
      , {
        "from":108
        , "to":109
      }
      , {
        "from":108
        , "to":113
      }
      , {
        "from":109
        , "to":114
      }
      , {
        "from":109
        , "to":122
      }
      , {
        "from":122
        , "to":140
      }
      , {
        "from":140
        , "to":141
      }
      , {
        "from":141
        , "to":142
      }
      , {
        "from":114
        , "to":117
      }
      , {
        "from":114
        , "to":115
      }
      , {
        "from":112
        , "to":113
      }
      , {
        "from":113
        , "to":116
      }
      , {
        "from":113
        , "to":118
      }
      , {
        "from":103
        , "to":116
      }
      , {
        "from":107
        , "to":118
      }
      , {
        "from":119
        , "to":120
      }
      , {
        "from":120
        , "to":142
      }
      , {
        "from":142
        , "to":58
      }
      , {
        "from":78
        , "to":79
      }
      , {
        "from":80
        , "to":81
      }
      , {
        "from":97
        , "to":98
      }
      , {
        "from":99
        , "to":100
      }
      , {
        "from":115
        , "to":116
      }
      , {
        "from":117
        , "to":118
      }
      , {
        "from":12
        , "to":5
      }
      , {
        "from":541
        , "to":542
      }
      , {
        "from":542
        , "to":549
      }
      , {
        "from":543
        , "to":544
      }
      , {
        "from":544
        , "to":546
      }
      , {
        "from":545
        , "to":546
      }
      , {
        "from":546
        , "to":547
      }
      , {
        "from":547
        , "to":548
      }
      , {
        "from":548
        , "to":550
      }
      , {
        "from":5
        , "to":7
      }
      , {
        "from":15
        , "to":16
      }
      , {
        "from":15
        , "to":17
      }
      , {
        "from":157
        , "to":158
      }
      , {
        "from":158
        , "to":160
      }
      , {
        "from":165
        , "to":166
      }
      , {
        "from":153
        , "to":154
      }
      , {
        "from":153
        , "to":146
      }
      , {
        "from":155
        , "to":156
      }
      , {
        "from":156
        , "to":164
      }
      , {
        "from":156
        , "to":146
      }
      , {
        "from":159
        , "to":160
      }
      , {
        "from":161
        , "to":146
      }
      , {
        "from":17
        , "to":18
      }
      , {
        "from":7
        , "to":8
      }
      , {
        "from":183
        , "to":205
      }
      , {
        "from":183
        , "to":190
      }
      , {
        "from":183
        , "to":184
      }
      , {
        "from":184
        , "to":189
      }
      , {
        "from":184
        , "to":187
      }
      , {
        "from":190
        , "to":191
      }
      , {
        "from":209
        , "to":176
      }
      , {
        "from":185
        , "to":191
      }
      , {
        "from":185
        , "to":189
      }
      , {
        "from":185
        , "to":187
      }
      , {
        "from":185
        , "to":176
      }
      , {
        "from":186
        , "to":187
      }
      , {
        "from":186
        , "to":176
      }
      , {
        "from":187
        , "to":191
      }
      , {
        "from":188
        , "to":189
      }
      , {
        "from":188
        , "to":176
      }
      , {
        "from":189
        , "to":191
      }
      , {
        "from":191
        , "to":192
      }
      , {
        "from":191
        , "to":176
      }
      , {
        "from":192
        , "to":196
      }
      , {
        "from":192
        , "to":194
      }
      , {
        "from":192
        , "to":193
      }
      , {
        "from":193
        , "to":195
      }
      , {
        "from":194
        , "to":195
      }
      , {
        "from":195
        , "to":197
      }
      , {
        "from":196
        , "to":197
      }
      , {
        "from":197
        , "to":198
      }
      , {
        "from":198
        , "to":176
      }
      , {
        "from":213
        , "to":176
      }
      , {
        "from":8
        , "to":9
      }
      , {
        "from":429
        , "to":431
      }
      , {
        "from":230
        , "to":232
      }
      , {
        "from":505
        , "to":216
      }
      , {
        "from":513
        , "to":216
      }
      , {
        "from":227
        , "to":488
      }
      , {
        "from":227
        , "to":377
      }
      , {
        "from":227
        , "to":375
      }
      , {
        "from":227
        , "to":367
      }
      , {
        "from":227
        , "to":266
      }
      , {
        "from":227
        , "to":265
      }
      , {
        "from":227
        , "to":228
      }
      , {
        "from":228
        , "to":232
      }
      , {
        "from":265
        , "to":431
      }
      , {
        "from":266
        , "to":484
      }
      , {
        "from":367
        , "to":373
      }
      , {
        "from":375
        , "to":488
      }
      , {
        "from":375
        , "to":376
      }
      , {
        "from":376
        , "to":489
      }
      , {
        "from":489
        , "to":490
      }
      , {
        "from":377
        , "to":491
      }
      , {
        "from":233
        , "to":366
      }
      , {
        "from":233
        , "to":364
      }
      , {
        "from":233
        , "to":362
      }
      , {
        "from":233
        , "to":360
      }
      , {
        "from":233
        , "to":358
      }
      , {
        "from":233
        , "to":356
      }
      , {
        "from":233
        , "to":354
      }
      , {
        "from":233
        , "to":352
      }
      , {
        "from":233
        , "to":350
      }
      , {
        "from":233
        , "to":348
      }
      , {
        "from":233
        , "to":346
      }
      , {
        "from":233
        , "to":344
      }
      , {
        "from":233
        , "to":342
      }
      , {
        "from":233
        , "to":340
      }
      , {
        "from":233
        , "to":338
      }
      , {
        "from":233
        , "to":336
      }
      , {
        "from":233
        , "to":249
      }
      , {
        "from":233
        , "to":248
      }
      , {
        "from":233
        , "to":247
      }
      , {
        "from":233
        , "to":246
      }
      , {
        "from":233
        , "to":245
      }
      , {
        "from":233
        , "to":244
      }
      , {
        "from":233
        , "to":243
      }
      , {
        "from":233
        , "to":242
      }
      , {
        "from":233
        , "to":241
      }
      , {
        "from":233
        , "to":240
      }
      , {
        "from":233
        , "to":239
      }
      , {
        "from":233
        , "to":238
      }
      , {
        "from":233
        , "to":237
      }
      , {
        "from":233
        , "to":236
      }
      , {
        "from":233
        , "to":235
      }
      , {
        "from":233
        , "to":234
      }
      , {
        "from":229
        , "to":231
      }
      , {
        "from":231
        , "to":232
      }
      , {
        "from":232
        , "to":234
      }
      , {
        "from":232
        , "to":267
      }
      , {
        "from":232
        , "to":336
      }
      , {
        "from":232
        , "to":235
      }
      , {
        "from":232
        , "to":268
      }
      , {
        "from":232
        , "to":338
      }
      , {
        "from":232
        , "to":236
      }
      , {
        "from":232
        , "to":269
      }
      , {
        "from":232
        , "to":340
      }
      , {
        "from":232
        , "to":237
      }
      , {
        "from":232
        , "to":270
      }
      , {
        "from":232
        , "to":342
      }
      , {
        "from":232
        , "to":238
      }
      , {
        "from":232
        , "to":271
      }
      , {
        "from":232
        , "to":344
      }
      , {
        "from":232
        , "to":239
      }
      , {
        "from":232
        , "to":272
      }
      , {
        "from":232
        , "to":346
      }
      , {
        "from":232
        , "to":240
      }
      , {
        "from":232
        , "to":273
      }
      , {
        "from":232
        , "to":348
      }
      , {
        "from":232
        , "to":241
      }
      , {
        "from":232
        , "to":274
      }
      , {
        "from":232
        , "to":350
      }
      , {
        "from":232
        , "to":242
      }
      , {
        "from":232
        , "to":275
      }
      , {
        "from":232
        , "to":352
      }
      , {
        "from":232
        , "to":243
      }
      , {
        "from":232
        , "to":276
      }
      , {
        "from":232
        , "to":354
      }
      , {
        "from":232
        , "to":244
      }
      , {
        "from":232
        , "to":277
      }
      , {
        "from":232
        , "to":356
      }
      , {
        "from":232
        , "to":245
      }
      , {
        "from":232
        , "to":278
      }
      , {
        "from":232
        , "to":358
      }
      , {
        "from":232
        , "to":246
      }
      , {
        "from":232
        , "to":279
      }
      , {
        "from":232
        , "to":360
      }
      , {
        "from":232
        , "to":247
      }
      , {
        "from":232
        , "to":280
      }
      , {
        "from":232
        , "to":362
      }
      , {
        "from":232
        , "to":248
      }
      , {
        "from":232
        , "to":281
      }
      , {
        "from":232
        , "to":364
      }
      , {
        "from":232
        , "to":249
      }
      , {
        "from":232
        , "to":282
      }
      , {
        "from":232
        , "to":366
      }
      , {
        "from":282
        , "to":324
      }
      , {
        "from":282
        , "to":283
      }
      , {
        "from":324
        , "to":325
      }
      , {
        "from":249
        , "to":250
      }
      , {
        "from":249
        , "to":465
      }
      , {
        "from":281
        , "to":325
      }
      , {
        "from":281
        , "to":283
      }
      , {
        "from":283
        , "to":284
      }
      , {
        "from":325
        , "to":326
      }
      , {
        "from":248
        , "to":250
      }
      , {
        "from":248
        , "to":463
      }
      , {
        "from":250
        , "to":251
      }
      , {
        "from":280
        , "to":322
      }
      , {
        "from":280
        , "to":284
      }
      , {
        "from":284
        , "to":285
      }
      , {
        "from":247
        , "to":251
      }
      , {
        "from":247
        , "to":461
      }
      , {
        "from":251
        , "to":252
      }
      , {
        "from":279
        , "to":320
      }
      , {
        "from":279
        , "to":285
      }
      , {
        "from":285
        , "to":286
      }
      , {
        "from":246
        , "to":252
      }
      , {
        "from":246
        , "to":459
      }
      , {
        "from":252
        , "to":253
      }
      , {
        "from":278
        , "to":318
      }
      , {
        "from":278
        , "to":286
      }
      , {
        "from":286
        , "to":287
      }
      , {
        "from":245
        , "to":253
      }
      , {
        "from":245
        , "to":456
      }
      , {
        "from":253
        , "to":254
      }
      , {
        "from":277
        , "to":316
      }
      , {
        "from":277
        , "to":287
      }
      , {
        "from":287
        , "to":288
      }
      , {
        "from":244
        , "to":254
      }
      , {
        "from":244
        , "to":454
      }
      , {
        "from":254
        , "to":255
      }
      , {
        "from":276
        , "to":314
      }
      , {
        "from":276
        , "to":288
      }
      , {
        "from":288
        , "to":289
      }
      , {
        "from":243
        , "to":255
      }
      , {
        "from":243
        , "to":452
      }
      , {
        "from":255
        , "to":256
      }
      , {
        "from":275
        , "to":312
      }
      , {
        "from":275
        , "to":289
      }
      , {
        "from":289
        , "to":290
      }
      , {
        "from":242
        , "to":256
      }
      , {
        "from":242
        , "to":450
      }
      , {
        "from":256
        , "to":257
      }
      , {
        "from":274
        , "to":310
      }
      , {
        "from":274
        , "to":290
      }
      , {
        "from":290
        , "to":291
      }
      , {
        "from":241
        , "to":257
      }
      , {
        "from":241
        , "to":447
      }
      , {
        "from":257
        , "to":258
      }
      , {
        "from":273
        , "to":308
      }
      , {
        "from":273
        , "to":291
      }
      , {
        "from":291
        , "to":292
      }
      , {
        "from":240
        , "to":258
      }
      , {
        "from":240
        , "to":445
      }
      , {
        "from":258
        , "to":259
      }
      , {
        "from":272
        , "to":306
      }
      , {
        "from":272
        , "to":292
      }
      , {
        "from":292
        , "to":293
      }
      , {
        "from":239
        , "to":259
      }
      , {
        "from":239
        , "to":443
      }
      , {
        "from":259
        , "to":260
      }
      , {
        "from":271
        , "to":304
      }
      , {
        "from":271
        , "to":293
      }
      , {
        "from":293
        , "to":294
      }
      , {
        "from":238
        , "to":260
      }
      , {
        "from":238
        , "to":441
      }
      , {
        "from":260
        , "to":261
      }
      , {
        "from":270
        , "to":302
      }
      , {
        "from":270
        , "to":294
      }
      , {
        "from":294
        , "to":295
      }
      , {
        "from":237
        , "to":261
      }
      , {
        "from":237
        , "to":438
      }
      , {
        "from":261
        , "to":262
      }
      , {
        "from":269
        , "to":300
      }
      , {
        "from":269
        , "to":295
      }
      , {
        "from":295
        , "to":296
      }
      , {
        "from":236
        , "to":262
      }
      , {
        "from":236
        , "to":436
      }
      , {
        "from":262
        , "to":263
      }
      , {
        "from":268
        , "to":298
      }
      , {
        "from":268
        , "to":296
      }
      , {
        "from":296
        , "to":297
      }
      , {
        "from":235
        , "to":263
      }
      , {
        "from":235
        , "to":434
      }
      , {
        "from":263
        , "to":264
      }
      , {
        "from":267
        , "to":299
      }
      , {
        "from":267
        , "to":298
      }
      , {
        "from":267
        , "to":297
      }
      , {
        "from":297
        , "to":487
      }
      , {
        "from":297
        , "to":378
      }
      , {
        "from":297
        , "to":329
      }
      , {
        "from":378
        , "to":379
      }
      , {
        "from":298
        , "to":301
      }
      , {
        "from":298
        , "to":300
      }
      , {
        "from":300
        , "to":303
      }
      , {
        "from":300
        , "to":302
      }
      , {
        "from":302
        , "to":305
      }
      , {
        "from":302
        , "to":304
      }
      , {
        "from":304
        , "to":307
      }
      , {
        "from":304
        , "to":306
      }
      , {
        "from":306
        , "to":309
      }
      , {
        "from":306
        , "to":308
      }
      , {
        "from":308
        , "to":311
      }
      , {
        "from":308
        , "to":310
      }
      , {
        "from":310
        , "to":313
      }
      , {
        "from":310
        , "to":312
      }
      , {
        "from":312
        , "to":315
      }
      , {
        "from":312
        , "to":314
      }
      , {
        "from":314
        , "to":317
      }
      , {
        "from":314
        , "to":316
      }
      , {
        "from":316
        , "to":319
      }
      , {
        "from":316
        , "to":318
      }
      , {
        "from":318
        , "to":321
      }
      , {
        "from":318
        , "to":320
      }
      , {
        "from":320
        , "to":323
      }
      , {
        "from":320
        , "to":322
      }
      , {
        "from":322
        , "to":326
      }
      , {
        "from":299
        , "to":301
      }
      , {
        "from":301
        , "to":303
      }
      , {
        "from":303
        , "to":305
      }
      , {
        "from":305
        , "to":307
      }
      , {
        "from":307
        , "to":309
      }
      , {
        "from":309
        , "to":311
      }
      , {
        "from":311
        , "to":313
      }
      , {
        "from":313
        , "to":315
      }
      , {
        "from":315
        , "to":317
      }
      , {
        "from":317
        , "to":319
      }
      , {
        "from":319
        , "to":321
      }
      , {
        "from":321
        , "to":323
      }
      , {
        "from":323
        , "to":326
      }
      , {
        "from":326
        , "to":327
      }
      , {
        "from":327
        , "to":334
      }
      , {
        "from":234
        , "to":264
      }
      , {
        "from":234
        , "to":432
      }
      , {
        "from":264
        , "to":486
      }
      , {
        "from":264
        , "to":481
      }
      , {
        "from":264
        , "to":479
      }
      , {
        "from":264
        , "to":477
      }
      , {
        "from":264
        , "to":473
      }
      , {
        "from":264
        , "to":472
      }
      , {
        "from":264
        , "to":379
      }
      , {
        "from":264
        , "to":328
      }
      , {
        "from":328
        , "to":411
      }
      , {
        "from":328
        , "to":409
      }
      , {
        "from":328
        , "to":407
      }
      , {
        "from":328
        , "to":405
      }
      , {
        "from":328
        , "to":403
      }
      , {
        "from":328
        , "to":401
      }
      , {
        "from":328
        , "to":399
      }
      , {
        "from":328
        , "to":397
      }
      , {
        "from":328
        , "to":395
      }
      , {
        "from":328
        , "to":393
      }
      , {
        "from":328
        , "to":391
      }
      , {
        "from":328
        , "to":389
      }
      , {
        "from":328
        , "to":387
      }
      , {
        "from":328
        , "to":385
      }
      , {
        "from":328
        , "to":383
      }
      , {
        "from":328
        , "to":381
      }
      , {
        "from":328
        , "to":329
      }
      , {
        "from":329
        , "to":330
      }
      , {
        "from":329
        , "to":486
      }
      , {
        "from":329
        , "to":472
      }
      , {
        "from":472
        , "to":474
      }
      , {
        "from":474
        , "to":476
      }
      , {
        "from":486
        , "to":487
      }
      , {
        "from":487
        , "to":490
      }
      , {
        "from":487
        , "to":488
      }
      , {
        "from":488
        , "to":491
      }
      , {
        "from":490
        , "to":491
      }
      , {
        "from":330
        , "to":332
      }
      , {
        "from":379
        , "to":410
      }
      , {
        "from":379
        , "to":408
      }
      , {
        "from":379
        , "to":406
      }
      , {
        "from":379
        , "to":404
      }
      , {
        "from":379
        , "to":402
      }
      , {
        "from":379
        , "to":400
      }
      , {
        "from":379
        , "to":398
      }
      , {
        "from":379
        , "to":396
      }
      , {
        "from":379
        , "to":394
      }
      , {
        "from":379
        , "to":392
      }
      , {
        "from":379
        , "to":390
      }
      , {
        "from":379
        , "to":388
      }
      , {
        "from":379
        , "to":386
      }
      , {
        "from":379
        , "to":384
      }
      , {
        "from":379
        , "to":382
      }
      , {
        "from":379
        , "to":380
      }
      , {
        "from":331
        , "to":332
      }
      , {
        "from":332
        , "to":372
      }
      , {
        "from":332
        , "to":333
      }
      , {
        "from":333
        , "to":334
      }
      , {
        "from":334
        , "to":335
      }
      , {
        "from":334
        , "to":337
      }
      , {
        "from":334
        , "to":339
      }
      , {
        "from":334
        , "to":341
      }
      , {
        "from":334
        , "to":343
      }
      , {
        "from":334
        , "to":345
      }
      , {
        "from":334
        , "to":347
      }
      , {
        "from":334
        , "to":349
      }
      , {
        "from":334
        , "to":351
      }
      , {
        "from":334
        , "to":353
      }
      , {
        "from":334
        , "to":355
      }
      , {
        "from":334
        , "to":357
      }
      , {
        "from":334
        , "to":359
      }
      , {
        "from":334
        , "to":361
      }
      , {
        "from":334
        , "to":363
      }
      , {
        "from":334
        , "to":365
      }
      , {
        "from":365
        , "to":467
      }
      , {
        "from":365
        , "to":410
      }
      , {
        "from":365
        , "to":366
      }
      , {
        "from":366
        , "to":371
      }
      , {
        "from":410
        , "to":411
      }
      , {
        "from":411
        , "to":419
      }
      , {
        "from":363
        , "to":464
      }
      , {
        "from":363
        , "to":408
      }
      , {
        "from":363
        , "to":364
      }
      , {
        "from":364
        , "to":371
      }
      , {
        "from":408
        , "to":409
      }
      , {
        "from":409
        , "to":419
      }
      , {
        "from":419
        , "to":423
      }
      , {
        "from":361
        , "to":462
      }
      , {
        "from":361
        , "to":406
      }
      , {
        "from":361
        , "to":362
      }
      , {
        "from":362
        , "to":371
      }
      , {
        "from":406
        , "to":407
      }
      , {
        "from":407
        , "to":418
      }
      , {
        "from":359
        , "to":460
      }
      , {
        "from":359
        , "to":404
      }
      , {
        "from":359
        , "to":360
      }
      , {
        "from":360
        , "to":371
      }
      , {
        "from":371
        , "to":373
      }
      , {
        "from":404
        , "to":405
      }
      , {
        "from":405
        , "to":418
      }
      , {
        "from":418
        , "to":423
      }
      , {
        "from":423
        , "to":425
      }
      , {
        "from":357
        , "to":458
      }
      , {
        "from":357
        , "to":402
      }
      , {
        "from":357
        , "to":358
      }
      , {
        "from":358
        , "to":370
      }
      , {
        "from":402
        , "to":403
      }
      , {
        "from":403
        , "to":417
      }
      , {
        "from":355
        , "to":455
      }
      , {
        "from":355
        , "to":400
      }
      , {
        "from":355
        , "to":356
      }
      , {
        "from":356
        , "to":370
      }
      , {
        "from":400
        , "to":401
      }
      , {
        "from":401
        , "to":417
      }
      , {
        "from":417
        , "to":422
      }
      , {
        "from":353
        , "to":453
      }
      , {
        "from":353
        , "to":398
      }
      , {
        "from":353
        , "to":354
      }
      , {
        "from":354
        , "to":370
      }
      , {
        "from":398
        , "to":399
      }
      , {
        "from":399
        , "to":416
      }
      , {
        "from":351
        , "to":451
      }
      , {
        "from":351
        , "to":396
      }
      , {
        "from":351
        , "to":352
      }
      , {
        "from":352
        , "to":370
      }
      , {
        "from":370
        , "to":373
      }
      , {
        "from":396
        , "to":397
      }
      , {
        "from":397
        , "to":416
      }
      , {
        "from":416
        , "to":422
      }
      , {
        "from":422
        , "to":425
      }
      , {
        "from":425
        , "to":426
      }
      , {
        "from":349
        , "to":449
      }
      , {
        "from":349
        , "to":394
      }
      , {
        "from":349
        , "to":350
      }
      , {
        "from":350
        , "to":369
      }
      , {
        "from":394
        , "to":395
      }
      , {
        "from":395
        , "to":415
      }
      , {
        "from":347
        , "to":446
      }
      , {
        "from":347
        , "to":392
      }
      , {
        "from":347
        , "to":348
      }
      , {
        "from":348
        , "to":369
      }
      , {
        "from":392
        , "to":393
      }
      , {
        "from":393
        , "to":415
      }
      , {
        "from":415
        , "to":421
      }
      , {
        "from":345
        , "to":444
      }
      , {
        "from":345
        , "to":390
      }
      , {
        "from":345
        , "to":346
      }
      , {
        "from":346
        , "to":369
      }
      , {
        "from":390
        , "to":391
      }
      , {
        "from":391
        , "to":414
      }
      , {
        "from":343
        , "to":442
      }
      , {
        "from":343
        , "to":388
      }
      , {
        "from":343
        , "to":344
      }
      , {
        "from":344
        , "to":369
      }
      , {
        "from":369
        , "to":373
      }
      , {
        "from":388
        , "to":389
      }
      , {
        "from":389
        , "to":414
      }
      , {
        "from":414
        , "to":421
      }
      , {
        "from":421
        , "to":424
      }
      , {
        "from":341
        , "to":440
      }
      , {
        "from":341
        , "to":386
      }
      , {
        "from":341
        , "to":342
      }
      , {
        "from":342
        , "to":368
      }
      , {
        "from":386
        , "to":387
      }
      , {
        "from":387
        , "to":413
      }
      , {
        "from":339
        , "to":437
      }
      , {
        "from":339
        , "to":384
      }
      , {
        "from":339
        , "to":340
      }
      , {
        "from":340
        , "to":368
      }
      , {
        "from":384
        , "to":385
      }
      , {
        "from":385
        , "to":413
      }
      , {
        "from":413
        , "to":420
      }
      , {
        "from":337
        , "to":435
      }
      , {
        "from":337
        , "to":382
      }
      , {
        "from":337
        , "to":338
      }
      , {
        "from":338
        , "to":368
      }
      , {
        "from":382
        , "to":383
      }
      , {
        "from":383
        , "to":412
      }
      , {
        "from":335
        , "to":433
      }
      , {
        "from":335
        , "to":380
      }
      , {
        "from":335
        , "to":336
      }
      , {
        "from":336
        , "to":368
      }
      , {
        "from":368
        , "to":373
      }
      , {
        "from":380
        , "to":381
      }
      , {
        "from":381
        , "to":412
      }
      , {
        "from":412
        , "to":420
      }
      , {
        "from":420
        , "to":424
      }
      , {
        "from":424
        , "to":426
      }
      , {
        "from":426
        , "to":428
      }
      , {
        "from":372
        , "to":373
      }
      , {
        "from":427
        , "to":428
      }
      , {
        "from":428
        , "to":430
      }
      , {
        "from":430
        , "to":431
      }
      , {
        "from":431
        , "to":432
      }
      , {
        "from":431
        , "to":433
      }
      , {
        "from":431
        , "to":434
      }
      , {
        "from":431
        , "to":435
      }
      , {
        "from":431
        , "to":436
      }
      , {
        "from":431
        , "to":437
      }
      , {
        "from":431
        , "to":438
      }
      , {
        "from":431
        , "to":440
      }
      , {
        "from":431
        , "to":441
      }
      , {
        "from":431
        , "to":442
      }
      , {
        "from":431
        , "to":443
      }
      , {
        "from":431
        , "to":444
      }
      , {
        "from":431
        , "to":445
      }
      , {
        "from":431
        , "to":446
      }
      , {
        "from":431
        , "to":447
      }
      , {
        "from":431
        , "to":449
      }
      , {
        "from":431
        , "to":450
      }
      , {
        "from":431
        , "to":451
      }
      , {
        "from":431
        , "to":452
      }
      , {
        "from":431
        , "to":453
      }
      , {
        "from":431
        , "to":454
      }
      , {
        "from":431
        , "to":455
      }
      , {
        "from":431
        , "to":456
      }
      , {
        "from":431
        , "to":458
      }
      , {
        "from":431
        , "to":459
      }
      , {
        "from":431
        , "to":460
      }
      , {
        "from":431
        , "to":461
      }
      , {
        "from":431
        , "to":462
      }
      , {
        "from":431
        , "to":463
      }
      , {
        "from":431
        , "to":464
      }
      , {
        "from":431
        , "to":465
      }
      , {
        "from":431
        , "to":467
      }
      , {
        "from":467
        , "to":471
      }
      , {
        "from":465
        , "to":466
      }
      , {
        "from":464
        , "to":471
      }
      , {
        "from":463
        , "to":466
      }
      , {
        "from":462
        , "to":471
      }
      , {
        "from":461
        , "to":466
      }
      , {
        "from":460
        , "to":471
      }
      , {
        "from":459
        , "to":466
      }
      , {
        "from":458
        , "to":470
      }
      , {
        "from":458
        , "to":471
      }
      , {
        "from":456
        , "to":457
      }
      , {
        "from":456
        , "to":466
      }
      , {
        "from":455
        , "to":470
      }
      , {
        "from":455
        , "to":471
      }
      , {
        "from":454
        , "to":457
      }
      , {
        "from":454
        , "to":466
      }
      , {
        "from":453
        , "to":470
      }
      , {
        "from":453
        , "to":471
      }
      , {
        "from":452
        , "to":457
      }
      , {
        "from":452
        , "to":466
      }
      , {
        "from":451
        , "to":470
      }
      , {
        "from":451
        , "to":471
      }
      , {
        "from":450
        , "to":457
      }
      , {
        "from":450
        , "to":466
      }
      , {
        "from":449
        , "to":469
      }
      , {
        "from":449
        , "to":470
      }
      , {
        "from":449
        , "to":471
      }
      , {
        "from":447
        , "to":448
      }
      , {
        "from":447
        , "to":457
      }
      , {
        "from":447
        , "to":466
      }
      , {
        "from":446
        , "to":469
      }
      , {
        "from":446
        , "to":470
      }
      , {
        "from":446
        , "to":471
      }
      , {
        "from":445
        , "to":448
      }
      , {
        "from":445
        , "to":457
      }
      , {
        "from":445
        , "to":466
      }
      , {
        "from":444
        , "to":469
      }
      , {
        "from":444
        , "to":470
      }
      , {
        "from":444
        , "to":471
      }
      , {
        "from":443
        , "to":448
      }
      , {
        "from":443
        , "to":457
      }
      , {
        "from":443
        , "to":466
      }
      , {
        "from":442
        , "to":469
      }
      , {
        "from":442
        , "to":470
      }
      , {
        "from":442
        , "to":471
      }
      , {
        "from":441
        , "to":448
      }
      , {
        "from":441
        , "to":457
      }
      , {
        "from":441
        , "to":466
      }
      , {
        "from":440
        , "to":468
      }
      , {
        "from":440
        , "to":469
      }
      , {
        "from":440
        , "to":470
      }
      , {
        "from":440
        , "to":471
      }
      , {
        "from":438
        , "to":439
      }
      , {
        "from":438
        , "to":448
      }
      , {
        "from":438
        , "to":457
      }
      , {
        "from":438
        , "to":466
      }
      , {
        "from":437
        , "to":468
      }
      , {
        "from":437
        , "to":469
      }
      , {
        "from":437
        , "to":470
      }
      , {
        "from":437
        , "to":471
      }
      , {
        "from":436
        , "to":439
      }
      , {
        "from":436
        , "to":448
      }
      , {
        "from":436
        , "to":457
      }
      , {
        "from":436
        , "to":466
      }
      , {
        "from":435
        , "to":468
      }
      , {
        "from":435
        , "to":469
      }
      , {
        "from":435
        , "to":470
      }
      , {
        "from":435
        , "to":471
      }
      , {
        "from":434
        , "to":439
      }
      , {
        "from":434
        , "to":448
      }
      , {
        "from":434
        , "to":457
      }
      , {
        "from":434
        , "to":466
      }
      , {
        "from":433
        , "to":468
      }
      , {
        "from":433
        , "to":469
      }
      , {
        "from":433
        , "to":470
      }
      , {
        "from":433
        , "to":471
      }
      , {
        "from":471
        , "to":481
      }
      , {
        "from":470
        , "to":479
      }
      , {
        "from":469
        , "to":477
      }
      , {
        "from":468
        , "to":473
      }
      , {
        "from":432
        , "to":439
      }
      , {
        "from":432
        , "to":448
      }
      , {
        "from":432
        , "to":457
      }
      , {
        "from":432
        , "to":466
      }
      , {
        "from":466
        , "to":481
      }
      , {
        "from":481
        , "to":482
      }
      , {
        "from":482
        , "to":484
      }
      , {
        "from":457
        , "to":479
      }
      , {
        "from":479
        , "to":480
      }
      , {
        "from":480
        , "to":484
      }
      , {
        "from":448
        , "to":477
      }
      , {
        "from":477
        , "to":478
      }
      , {
        "from":478
        , "to":484
      }
      , {
        "from":439
        , "to":473
      }
      , {
        "from":473
        , "to":484
      }
      , {
        "from":475
        , "to":476
      }
      , {
        "from":476
        , "to":483
      }
      , {
        "from":483
        , "to":484
      }
      , {
        "from":9
        , "to":7
      }
      , {
        "from":9
        , "to":6
      }
      , {
        "from":6
        , "to":5
      }
      , {
        "from":6
        , "to":4
      }
      , {
        "from":4
        , "to":10
      }
      , {
        "from":10
        , "to":11
      }
      , {
        "from":52
        , "to":53
      }
      , {
        "from":52
        , "to":54
      }
      , {
        "from":523
        , "to":533
      }
      , {
        "from":523
        , "to":529
      }
      , {
        "from":523
        , "to":525
      }
      , {
        "from":523
        , "to":524
      }
      , {
        "from":524
        , "to":532
      }
      , {
        "from":524
        , "to":528
      }
      , {
        "from":525
        , "to":526
      }
      , {
        "from":529
        , "to":530
      }
      , {
        "from":526
        , "to":516
      }
      , {
        "from":530
        , "to":516
      }
      , {
        "from":527
        , "to":528
      }
      , {
        "from":531
        , "to":532
      }
    ]
  }
}
