ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gd32f4xx_spi.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c"
  20              		.section	.text.spi_i2s_deinit,"ax",%progbits
  21              		.align	1
  22              		.global	spi_i2s_deinit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	spi_i2s_deinit:
  28              	.LVL0:
  29              	.LFB116:
   1:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
   2:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \file    gd32f4xx_spi.c
   3:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief   SPI driver
   4:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
   5:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
  10:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  11:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*
  12:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  14:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** are permitted provided that the following conditions are met:
  16:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  17:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****        list of conditions and the following disclaimer.
  19:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****        this list of conditions and the following disclaimer in the documentation
  21:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****        and/or other materials provided with the distribution.
  22:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****        may be used to endorse or promote products derived from this software without
  24:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****        specific prior written permission.
  25:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  26:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 2


  30:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  32:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** OF SUCH DAMAGE.
  36:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
  37:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  38:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  39:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #include "gd32f4xx_spi.h"
  40:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #include "gd32f4xx_rcu.h"
  41:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  42:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /* SPI/I2S parameter initialization mask */
  43:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #define SPI_INIT_MASK                   ((uint32_t)0x00003040U)  /*!< SPI parameter initialization 
  44:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #define I2S_INIT_MASK                   ((uint32_t)0x0000F047U)  /*!< I2S parameter initialization 
  45:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #define I2S_FULL_DUPLEX_MASK            ((uint32_t)0x00000480U)  /*!< I2S full duples mode configur
  46:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  47:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /* default value */
  48:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #define SPI_I2SPSC_DEFAULT_VALUE        ((uint32_t)0x00000002U)  /*!< default value of SPI_I2SPSC r
  49:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  50:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
  51:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      deinitialize SPI and I2S
  52:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5),include I2S1_ADD and I2S2_ADD
  53:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
  54:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
  55:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
  56:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_i2s_deinit(uint32_t spi_periph)
  57:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
  30              		.loc 1 57 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 57 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 8
  38              		.cfi_offset 3, -8
  39              		.cfi_offset 14, -4
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     switch(spi_periph) {
  40              		.loc 1 58 5 is_stmt 1 view .LVU2
  41 0002 264B     		ldr	r3, .L12
  42 0004 9842     		cmp	r0, r3
  43 0006 37D0     		beq	.L2
  44 0008 1DD8     		bhi	.L3
  45 000a A3F57843 		sub	r3, r3, #63488
  46 000e 9842     		cmp	r0, r3
  47 0010 29D0     		beq	.L4
  48 0012 03F57443 		add	r3, r3, #62464
  49 0016 9842     		cmp	r0, r3
  50 0018 08D1     		bne	.L11
  59:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI0:
  60:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* reset SPI0 */
  61:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI0RST);
  51              		.loc 1 61 9 view .LVU3
  52 001a 40F60C10 		movw	r0, #2316
  53              	.LVL1:
  54              		.loc 1 61 9 is_stmt 0 view .LVU4
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 3


  55 001e FFF7FEFF 		bl	rcu_periph_reset_enable
  56              	.LVL2:
  62:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI0RST);
  57              		.loc 1 62 9 is_stmt 1 view .LVU5
  58 0022 40F60C10 		movw	r0, #2316
  59 0026 FFF7FEFF 		bl	rcu_periph_reset_disable
  60              	.LVL3:
  63:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
  61              		.loc 1 63 9 view .LVU6
  62              	.L1:
  64:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI1:
  65:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* reset SPI1,I2S1 and I2S1_ADD */
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI1RST);
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
  69:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI2:
  70:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* reset SPI2,I2S2 and I2S2_ADD */
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI2RST);
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
  74:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI3:
  75:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* reset SPI3 */
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI3RST);
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI3RST);
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
  79:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI4:
  80:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* reset SPI4 */
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI4RST);
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI4RST);
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
  84:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI5:
  85:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* reset SPI5 */
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_enable(RCU_SPI5RST);
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI5RST);
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
  89:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     default :
  90:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
  91:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
  92:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
  63              		.loc 1 92 1 is_stmt 0 view .LVU7
  64 002a 08BD     		pop	{r3, pc}
  65              	.LVL4:
  66              	.L11:
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI0:
  67              		.loc 1 58 5 view .LVU8
  68 002c A3F57843 		sub	r3, r3, #63488
  69 0030 9842     		cmp	r0, r3
  70 0032 FAD1     		bne	.L1
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  71              		.loc 1 66 9 is_stmt 1 view .LVU9
  72 0034 40F60E00 		movw	r0, #2062
  73              	.LVL5:
  66:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI1RST);
  74              		.loc 1 66 9 is_stmt 0 view .LVU10
  75 0038 FFF7FEFF 		bl	rcu_periph_reset_enable
  76              	.LVL6:
  67:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 4


  77              		.loc 1 67 9 is_stmt 1 view .LVU11
  78 003c 40F60E00 		movw	r0, #2062
  79 0040 FFF7FEFF 		bl	rcu_periph_reset_disable
  80              	.LVL7:
  68:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI2:
  81              		.loc 1 68 9 view .LVU12
  82 0044 F1E7     		b	.L1
  83              	.LVL8:
  84              	.L3:
  58:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI0:
  85              		.loc 1 58 5 is_stmt 0 view .LVU13
  86 0046 164B     		ldr	r3, .L12+4
  87 0048 9842     		cmp	r0, r3
  88 004a 1ED0     		beq	.L8
  89 004c 03F58063 		add	r3, r3, #1024
  90 0050 9842     		cmp	r0, r3
  91 0052 EAD1     		bne	.L1
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI5RST);
  92              		.loc 1 86 9 is_stmt 1 view .LVU14
  93 0054 40F61510 		movw	r0, #2325
  94              	.LVL9:
  86:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI5RST);
  95              		.loc 1 86 9 is_stmt 0 view .LVU15
  96 0058 FFF7FEFF 		bl	rcu_periph_reset_enable
  97              	.LVL10:
  87:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
  98              		.loc 1 87 9 is_stmt 1 view .LVU16
  99 005c 40F61510 		movw	r0, #2325
 100 0060 FFF7FEFF 		bl	rcu_periph_reset_disable
 101              	.LVL11:
  88:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     default :
 102              		.loc 1 88 9 view .LVU17
 103              		.loc 1 92 1 is_stmt 0 view .LVU18
 104 0064 E1E7     		b	.L1
 105              	.LVL12:
 106              	.L4:
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
 107              		.loc 1 71 9 is_stmt 1 view .LVU19
 108 0066 40F60F00 		movw	r0, #2063
 109              	.LVL13:
  71:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI2RST);
 110              		.loc 1 71 9 is_stmt 0 view .LVU20
 111 006a FFF7FEFF 		bl	rcu_periph_reset_enable
 112              	.LVL14:
  72:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 113              		.loc 1 72 9 is_stmt 1 view .LVU21
 114 006e 40F60F00 		movw	r0, #2063
 115 0072 FFF7FEFF 		bl	rcu_periph_reset_disable
 116              	.LVL15:
  73:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI3:
 117              		.loc 1 73 9 view .LVU22
 118 0076 D8E7     		b	.L1
 119              	.LVL16:
 120              	.L2:
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI3RST);
 121              		.loc 1 76 9 view .LVU23
 122 0078 40F60D10 		movw	r0, #2317
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 5


 123              	.LVL17:
  76:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI3RST);
 124              		.loc 1 76 9 is_stmt 0 view .LVU24
 125 007c FFF7FEFF 		bl	rcu_periph_reset_enable
 126              	.LVL18:
  77:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 127              		.loc 1 77 9 is_stmt 1 view .LVU25
 128 0080 40F60D10 		movw	r0, #2317
 129 0084 FFF7FEFF 		bl	rcu_periph_reset_disable
 130              	.LVL19:
  78:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI4:
 131              		.loc 1 78 9 view .LVU26
 132 0088 CFE7     		b	.L1
 133              	.LVL20:
 134              	.L8:
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI4RST);
 135              		.loc 1 81 9 view .LVU27
 136 008a 40F61410 		movw	r0, #2324
 137              	.LVL21:
  81:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         rcu_periph_reset_disable(RCU_SPI4RST);
 138              		.loc 1 81 9 is_stmt 0 view .LVU28
 139 008e FFF7FEFF 		bl	rcu_periph_reset_enable
 140              	.LVL22:
  82:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 141              		.loc 1 82 9 is_stmt 1 view .LVU29
 142 0092 40F61410 		movw	r0, #2324
 143 0096 FFF7FEFF 		bl	rcu_periph_reset_disable
 144              	.LVL23:
  83:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI5:
 145              		.loc 1 83 9 view .LVU30
 146 009a C6E7     		b	.L1
 147              	.L13:
 148              		.align	2
 149              	.L12:
 150 009c 00340140 		.word	1073820672
 151 00a0 00500140 		.word	1073827840
 152              		.cfi_endproc
 153              	.LFE116:
 155              		.section	.text.spi_struct_para_init,"ax",%progbits
 156              		.align	1
 157              		.global	spi_struct_para_init
 158              		.syntax unified
 159              		.thumb
 160              		.thumb_func
 162              	spi_struct_para_init:
 163              	.LVL24:
 164              	.LFB117:
  93:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
  94:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
  95:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      initialize the parameters of SPI struct with default values
  96:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  none
  97:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] spi_parameter_struct: the initialized struct spi_parameter_struct pointer
  98:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
  99:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 100:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_struct_para_init(spi_parameter_struct *spi_struct)
 101:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 165              		.loc 1 101 1 view -0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 6


 166              		.cfi_startproc
 167              		@ args = 0, pretend = 0, frame = 0
 168              		@ frame_needed = 0, uses_anonymous_args = 0
 169              		@ link register save eliminated.
 102:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* configure the structure with default value */
 103:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     spi_struct->device_mode          = SPI_SLAVE;
 170              		.loc 1 103 5 view .LVU32
 171              		.loc 1 103 38 is_stmt 0 view .LVU33
 172 0000 0023     		movs	r3, #0
 173 0002 0360     		str	r3, [r0]
 104:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     spi_struct->trans_mode           = SPI_TRANSMODE_FULLDUPLEX;
 174              		.loc 1 104 5 is_stmt 1 view .LVU34
 175              		.loc 1 104 38 is_stmt 0 view .LVU35
 176 0004 4360     		str	r3, [r0, #4]
 105:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     spi_struct->frame_size           = SPI_FRAMESIZE_8BIT;
 177              		.loc 1 105 5 is_stmt 1 view .LVU36
 178              		.loc 1 105 38 is_stmt 0 view .LVU37
 179 0006 8360     		str	r3, [r0, #8]
 106:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     spi_struct->nss                  = SPI_NSS_HARD;
 180              		.loc 1 106 5 is_stmt 1 view .LVU38
 181              		.loc 1 106 38 is_stmt 0 view .LVU39
 182 0008 C360     		str	r3, [r0, #12]
 107:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     spi_struct->clock_polarity_phase = SPI_CK_PL_LOW_PH_1EDGE;
 183              		.loc 1 107 5 is_stmt 1 view .LVU40
 184              		.loc 1 107 38 is_stmt 0 view .LVU41
 185 000a 4361     		str	r3, [r0, #20]
 108:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     spi_struct->prescale             = SPI_PSC_2;
 186              		.loc 1 108 5 is_stmt 1 view .LVU42
 187              		.loc 1 108 38 is_stmt 0 view .LVU43
 188 000c 8361     		str	r3, [r0, #24]
 109:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     spi_struct->endian               = SPI_ENDIAN_MSB;
 189              		.loc 1 109 5 is_stmt 1 view .LVU44
 190              		.loc 1 109 38 is_stmt 0 view .LVU45
 191 000e 0361     		str	r3, [r0, #16]
 110:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 192              		.loc 1 110 1 view .LVU46
 193 0010 7047     		bx	lr
 194              		.cfi_endproc
 195              	.LFE117:
 197              		.section	.text.spi_init,"ax",%progbits
 198              		.align	1
 199              		.global	spi_init
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 204              	spi_init:
 205              	.LVL25:
 206              	.LFB118:
 111:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 112:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      initialize SPI parameter
 113:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 114:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_struct: SPI parameter initialization stuct members of the structure
 115:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 and the member values are shown as below:
 116:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                   device_mode: SPI_MASTER, SPI_SLAVE.
 117:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                   trans_mode: SPI_TRANSMODE_FULLDUPLEX, SPI_TRANSMODE_RECEIVEONLY,
 118:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                               SPI_TRANSMODE_BDRECEIVE, SPI_TRANSMODE_BDTRANSMIT
 119:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                   frame_size: SPI_FRAMESIZE_16BIT, SPI_FRAMESIZE_8BIT
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 7


 120:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                   nss: SPI_NSS_SOFT, SPI_NSS_HARD
 121:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                   endian: SPI_ENDIAN_MSB, SPI_ENDIAN_LSB
 122:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                   clock_polarity_phase: SPI_CK_PL_LOW_PH_1EDGE, SPI_CK_PL_HIGH_PH_1EDGE
 123:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                                         SPI_CK_PL_LOW_PH_2EDGE, SPI_CK_PL_HIGH_PH_2EDGE
 124:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                   prescale: SPI_PSC_n (n=2,4,8,16,32,64,128,256)
 125:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 126:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 127:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 128:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_init(uint32_t spi_periph, spi_parameter_struct *spi_struct)
 129:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 207              		.loc 1 129 1 is_stmt 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
 211              		@ link register save eliminated.
 130:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     uint32_t reg = 0U;
 212              		.loc 1 130 5 view .LVU48
 131:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg = SPI_CTL0(spi_periph);
 213              		.loc 1 131 5 view .LVU49
 214              		.loc 1 131 9 is_stmt 0 view .LVU50
 215 0000 0268     		ldr	r2, [r0]
 216              	.LVL26:
 132:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg &= SPI_INIT_MASK;
 217              		.loc 1 132 5 is_stmt 1 view .LVU51
 218              		.loc 1 132 9 is_stmt 0 view .LVU52
 219 0002 02F44152 		and	r2, r2, #12352
 220              	.LVL27:
 133:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 134:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select SPI as master or slave */
 135:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= spi_struct->device_mode;
 221              		.loc 1 135 5 is_stmt 1 view .LVU53
 222              		.loc 1 135 22 is_stmt 0 view .LVU54
 223 0006 0B68     		ldr	r3, [r1]
 224              		.loc 1 135 9 view .LVU55
 225 0008 1A43     		orrs	r2, r2, r3
 226              	.LVL28:
 136:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select SPI transfer mode */
 137:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= spi_struct->trans_mode;
 227              		.loc 1 137 5 is_stmt 1 view .LVU56
 228              		.loc 1 137 22 is_stmt 0 view .LVU57
 229 000a 4B68     		ldr	r3, [r1, #4]
 230              		.loc 1 137 9 view .LVU58
 231 000c 1A43     		orrs	r2, r2, r3
 232              	.LVL29:
 138:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select SPI frame size */
 139:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= spi_struct->frame_size;
 233              		.loc 1 139 5 is_stmt 1 view .LVU59
 234              		.loc 1 139 22 is_stmt 0 view .LVU60
 235 000e 8B68     		ldr	r3, [r1, #8]
 236              		.loc 1 139 9 view .LVU61
 237 0010 1A43     		orrs	r2, r2, r3
 238              	.LVL30:
 140:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select SPI nss use hardware or software */
 141:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= spi_struct->nss;
 239              		.loc 1 141 5 is_stmt 1 view .LVU62
 240              		.loc 1 141 22 is_stmt 0 view .LVU63
 241 0012 CB68     		ldr	r3, [r1, #12]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 8


 242              		.loc 1 141 9 view .LVU64
 243 0014 1A43     		orrs	r2, r2, r3
 244              	.LVL31:
 142:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select SPI LSB or MSB */
 143:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= spi_struct->endian;
 245              		.loc 1 143 5 is_stmt 1 view .LVU65
 246              		.loc 1 143 22 is_stmt 0 view .LVU66
 247 0016 0B69     		ldr	r3, [r1, #16]
 248              		.loc 1 143 9 view .LVU67
 249 0018 1A43     		orrs	r2, r2, r3
 250              	.LVL32:
 144:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select SPI polarity and phase */
 145:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= spi_struct->clock_polarity_phase;
 251              		.loc 1 145 5 is_stmt 1 view .LVU68
 252              		.loc 1 145 22 is_stmt 0 view .LVU69
 253 001a 4B69     		ldr	r3, [r1, #20]
 254              		.loc 1 145 9 view .LVU70
 255 001c 1A43     		orrs	r2, r2, r3
 256              	.LVL33:
 146:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select SPI prescale to adjust transmit speed */
 147:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= spi_struct->prescale;
 257              		.loc 1 147 5 is_stmt 1 view .LVU71
 258              		.loc 1 147 22 is_stmt 0 view .LVU72
 259 001e 8B69     		ldr	r3, [r1, #24]
 260              		.loc 1 147 9 view .LVU73
 261 0020 1343     		orrs	r3, r3, r2
 262              	.LVL34:
 148:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 149:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* write to SPI_CTL0 register */
 150:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) = (uint32_t)reg;
 263              		.loc 1 150 5 is_stmt 1 view .LVU74
 264              		.loc 1 150 26 is_stmt 0 view .LVU75
 265 0022 0360     		str	r3, [r0]
 151:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 152:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SSEL);
 266              		.loc 1 152 5 is_stmt 1 view .LVU76
 267 0024 C369     		ldr	r3, [r0, #28]
 268              	.LVL35:
 269              		.loc 1 152 28 is_stmt 0 view .LVU77
 270 0026 23F40063 		bic	r3, r3, #2048
 271 002a C361     		str	r3, [r0, #28]
 272              	.LVL36:
 153:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 273              		.loc 1 153 1 view .LVU78
 274 002c 7047     		bx	lr
 275              		.cfi_endproc
 276              	.LFE118:
 278              		.section	.text.spi_enable,"ax",%progbits
 279              		.align	1
 280              		.global	spi_enable
 281              		.syntax unified
 282              		.thumb
 283              		.thumb_func
 285              	spi_enable:
 286              	.LVL37:
 287              	.LFB119:
 154:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 9


 155:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 156:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable SPI
 157:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 158:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 159:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 160:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 161:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_enable(uint32_t spi_periph)
 162:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 288              		.loc 1 162 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 0
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		@ link register save eliminated.
 163:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SPIEN;
 293              		.loc 1 163 5 view .LVU80
 294 0000 0368     		ldr	r3, [r0]
 295              		.loc 1 163 26 is_stmt 0 view .LVU81
 296 0002 43F04003 		orr	r3, r3, #64
 297 0006 0360     		str	r3, [r0]
 164:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 298              		.loc 1 164 1 view .LVU82
 299 0008 7047     		bx	lr
 300              		.cfi_endproc
 301              	.LFE119:
 303              		.section	.text.spi_disable,"ax",%progbits
 304              		.align	1
 305              		.global	spi_disable
 306              		.syntax unified
 307              		.thumb
 308              		.thumb_func
 310              	spi_disable:
 311              	.LVL38:
 312              	.LFB120:
 165:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 166:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 167:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      disable SPI
 168:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 169:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 170:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 171:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 172:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_disable(uint32_t spi_periph)
 173:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 313              		.loc 1 173 1 is_stmt 1 view -0
 314              		.cfi_startproc
 315              		@ args = 0, pretend = 0, frame = 0
 316              		@ frame_needed = 0, uses_anonymous_args = 0
 317              		@ link register save eliminated.
 174:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SPIEN);
 318              		.loc 1 174 5 view .LVU84
 319 0000 0368     		ldr	r3, [r0]
 320              		.loc 1 174 26 is_stmt 0 view .LVU85
 321 0002 23F04003 		bic	r3, r3, #64
 322 0006 0360     		str	r3, [r0]
 175:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 323              		.loc 1 175 1 view .LVU86
 324 0008 7047     		bx	lr
 325              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 10


 326              	.LFE120:
 328              		.section	.text.i2s_init,"ax",%progbits
 329              		.align	1
 330              		.global	i2s_init
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 335              	i2s_init:
 336              	.LVL39:
 337              	.LFB121:
 176:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 177:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 178:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      initialize I2S parameter
 179:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 180:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_mode: I2S operation mode
 181:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 182:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_SLAVETX : I2S slave transmit mode
 183:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_SLAVERX : I2S slave receive mode
 184:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_MASTERTX : I2S master transmit mode
 185:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_MASTERRX : I2S master receive mode
 186:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_standard: I2S standard
 187:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 188:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PHILLIPS : I2S phillips standard
 189:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_MSB : I2S MSB standard
 190:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_LSB : I2S LSB standard
 191:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PCMSHORT : I2S PCM short standard
 192:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PCMLONG : I2S PCM long standard
 193:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_ckpl: I2S idle state clock polarity
 194:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 195:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_CKPL_LOW : I2S clock polarity low level
 196:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_CKPL_HIGH : I2S clock polarity high level
 197:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 198:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 199:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 200:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void i2s_init(uint32_t spi_periph, uint32_t i2s_mode, uint32_t i2s_standard, uint32_t i2s_ckpl)
 201:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 338              		.loc 1 201 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		@ link register save eliminated.
 343              		.loc 1 201 1 is_stmt 0 view .LVU88
 344 0000 10B4     		push	{r4}
 345              	.LCFI1:
 346              		.cfi_def_cfa_offset 4
 347              		.cfi_offset 4, -4
 202:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     uint32_t reg = 0U;
 348              		.loc 1 202 5 is_stmt 1 view .LVU89
 349              	.LVL40:
 203:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg = SPI_I2SCTL(spi_periph);
 350              		.loc 1 203 5 view .LVU90
 351              		.loc 1 203 9 is_stmt 0 view .LVU91
 352 0002 C469     		ldr	r4, [r0, #28]
 353              	.LVL41:
 204:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg &= I2S_INIT_MASK;
 354              		.loc 1 204 5 is_stmt 1 view .LVU92
 355              		.loc 1 204 9 is_stmt 0 view .LVU93
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 11


 356 0004 4FF2470C 		movw	ip, #61511
 357 0008 04EA0C0C 		and	ip, r4, ip
 358              	.LVL42:
 205:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 206:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* enable I2S mode */
 207:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL;
 359              		.loc 1 207 5 is_stmt 1 view .LVU94
 360              		.loc 1 207 9 is_stmt 0 view .LVU95
 361 000c 4CF4006C 		orr	ip, ip, #2048
 362              	.LVL43:
 208:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select I2S mode */
 209:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_mode;
 363              		.loc 1 209 5 is_stmt 1 view .LVU96
 364              		.loc 1 209 9 is_stmt 0 view .LVU97
 365 0010 4CEA010C 		orr	ip, ip, r1
 366              	.LVL44:
 210:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select I2S standard */
 211:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_standard;
 367              		.loc 1 211 5 is_stmt 1 view .LVU98
 368              		.loc 1 211 9 is_stmt 0 view .LVU99
 369 0014 4CEA020C 		orr	ip, ip, r2
 370              	.LVL45:
 212:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select I2S polarity */
 213:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_ckpl;
 371              		.loc 1 213 5 is_stmt 1 view .LVU100
 372              		.loc 1 213 9 is_stmt 0 view .LVU101
 373 0018 4CEA0303 		orr	r3, ip, r3
 374              	.LVL46:
 214:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 215:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* write to SPI_I2SCTL register */
 216:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) = (uint32_t)reg;
 375              		.loc 1 216 5 is_stmt 1 view .LVU102
 376              		.loc 1 216 28 is_stmt 0 view .LVU103
 377 001c C361     		str	r3, [r0, #28]
 217:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 378              		.loc 1 217 1 view .LVU104
 379 001e 5DF8044B 		ldr	r4, [sp], #4
 380              	.LCFI2:
 381              		.cfi_restore 4
 382              		.cfi_def_cfa_offset 0
 383 0022 7047     		bx	lr
 384              		.cfi_endproc
 385              	.LFE121:
 387              		.section	.text.i2s_psc_config,"ax",%progbits
 388              		.align	1
 389              		.global	i2s_psc_config
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	i2s_psc_config:
 395              	.LVL47:
 396              	.LFB122:
 218:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 219:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 220:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      configure I2S prescale
 221:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 222:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_audiosample: I2S audio sample rate
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 12


 223:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 224:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_8K: audio sample rate is 8KHz
 225:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_11K: audio sample rate is 11KHz
 226:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_16K: audio sample rate is 16KHz
 227:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_22K: audio sample rate is 22KHz
 228:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_32K: audio sample rate is 32KHz
 229:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_44K: audio sample rate is 44KHz
 230:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_48K: audio sample rate is 48KHz
 231:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_96K: audio sample rate is 96KHz
 232:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_AUDIOSAMPLE_192K: audio sample rate is 192KHz
 233:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_frameformat: I2S data length and channel length
 234:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 235:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH16B: I2S data length is 16 bit and channel length is 16 b
 236:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH32B: I2S data length is 16 bit and channel length is 32 b
 237:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT24B_CH32B: I2S data length is 24 bit and channel length is 32 b
 238:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT32B_CH32B: I2S data length is 32 bit and channel length is 32 b
 239:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_mckout: I2S master clock output
 240:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 241:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MCKOUT_ENABLE: I2S master clock output enable
 242:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MCKOUT_DISABLE: I2S master clock output disable
 243:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 244:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 245:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 246:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void i2s_psc_config(uint32_t spi_periph, uint32_t i2s_audiosample, uint32_t i2s_frameformat, uint32
 247:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 397              		.loc 1 247 1 is_stmt 1 view -0
 398              		.cfi_startproc
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		.loc 1 247 1 is_stmt 0 view .LVU106
 402 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 403              	.LCFI3:
 404              		.cfi_def_cfa_offset 24
 405              		.cfi_offset 3, -24
 406              		.cfi_offset 4, -20
 407              		.cfi_offset 5, -16
 408              		.cfi_offset 6, -12
 409              		.cfi_offset 7, -8
 410              		.cfi_offset 14, -4
 411 0002 0546     		mov	r5, r0
 412 0004 0C46     		mov	r4, r1
 413 0006 1646     		mov	r6, r2
 414 0008 1F46     		mov	r7, r3
 248:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     uint32_t i2sdiv = 2U, i2sof = 0U;
 415              		.loc 1 248 5 is_stmt 1 view .LVU107
 416              	.LVL48:
 249:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     uint32_t clks = 0U;
 417              		.loc 1 249 5 view .LVU108
 250:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     uint32_t i2sclock = 0U;
 418              		.loc 1 250 5 view .LVU109
 251:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 252:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #ifndef I2S_EXTERNAL_CLOCK_IN
 253:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     uint32_t plli2sm = 0U, plli2sn = 0U, plli2sr = 0U;
 419              		.loc 1 253 5 view .LVU110
 254:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #endif /* I2S_EXTERNAL_CLOCK_IN */
 255:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 256:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* deinit SPI_I2SPSC register */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 13


 257:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_I2SPSC(spi_periph) = SPI_I2SPSC_DEFAULT_VALUE;
 420              		.loc 1 257 5 view .LVU111
 421              		.loc 1 257 28 is_stmt 0 view .LVU112
 422 000a 0223     		movs	r3, #2
 423              	.LVL49:
 424              		.loc 1 257 28 view .LVU113
 425 000c 0362     		str	r3, [r0, #32]
 258:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 259:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #ifdef I2S_EXTERNAL_CLOCK_IN
 260:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     rcu_i2s_clock_config(RCU_I2SSRC_I2S_CKIN);
 261:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 262:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* set the I2S clock to the external clock input value */
 263:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     i2sclock = I2S_EXTERNAL_CLOCK_IN;
 264:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #else
 265:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 266:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* turn on the oscillator HXTAL */
 267:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     rcu_osci_on(RCU_HXTAL);
 426              		.loc 1 267 5 is_stmt 1 view .LVU114
 427 000e 1020     		movs	r0, #16
 428              	.LVL50:
 429              		.loc 1 267 5 is_stmt 0 view .LVU115
 430 0010 FFF7FEFF 		bl	rcu_osci_on
 431              	.LVL51:
 268:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* wait for oscillator stabilization flags is SET */
 269:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     rcu_osci_stab_wait(RCU_HXTAL);
 432              		.loc 1 269 5 is_stmt 1 view .LVU116
 433 0014 1020     		movs	r0, #16
 434 0016 FFF7FEFF 		bl	rcu_osci_stab_wait
 435              	.LVL52:
 270:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* turn on the PLLI2S */
 271:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     rcu_osci_on(RCU_PLLI2S_CK);
 436              		.loc 1 271 5 view .LVU117
 437 001a 1A20     		movs	r0, #26
 438 001c FFF7FEFF 		bl	rcu_osci_on
 439              	.LVL53:
 272:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* wait for PLLI2S flags is SET */
 273:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     rcu_osci_stab_wait(RCU_PLLI2S_CK);
 440              		.loc 1 273 5 view .LVU118
 441 0020 1A20     		movs	r0, #26
 442 0022 FFF7FEFF 		bl	rcu_osci_stab_wait
 443              	.LVL54:
 274:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* configure the I2S clock source selection */
 275:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     rcu_i2s_clock_config(RCU_I2SSRC_PLLI2S);
 444              		.loc 1 275 5 view .LVU119
 445 0026 0020     		movs	r0, #0
 446 0028 FFF7FEFF 		bl	rcu_i2s_clock_config
 447              	.LVL55:
 276:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 277:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* get the RCU_PLL_PLLPSC value */
 278:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     plli2sm = (uint32_t)(RCU_PLL & RCU_PLL_PLLPSC);
 448              		.loc 1 278 5 view .LVU120
 449              		.loc 1 278 26 is_stmt 0 view .LVU121
 450 002c 294A     		ldr	r2, .L30
 451 002e D2F80408 		ldr	r0, [r2, #2052]
 452              		.loc 1 278 13 view .LVU122
 453 0032 00F03F00 		and	r0, r0, #63
 454              	.LVL56:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 14


 279:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* get the RCU_PLLI2S_PLLI2SN value */
 280:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     plli2sn = (uint32_t)((RCU_PLLI2S & RCU_PLLI2S_PLLI2SN) >> 6);
 455              		.loc 1 280 5 is_stmt 1 view .LVU123
 456              		.loc 1 280 27 is_stmt 0 view .LVU124
 457 0036 D2F88418 		ldr	r1, [r2, #2180]
 458              		.loc 1 280 13 view .LVU125
 459 003a C1F38811 		ubfx	r1, r1, #6, #9
 460              	.LVL57:
 281:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* get the RCU_PLLI2S_PLLI2SR value */
 282:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     plli2sr = (uint32_t)((RCU_PLLI2S & RCU_PLLI2S_PLLI2SR) >> 28);
 461              		.loc 1 282 5 is_stmt 1 view .LVU126
 462              		.loc 1 282 27 is_stmt 0 view .LVU127
 463 003e D2F88438 		ldr	r3, [r2, #2180]
 464              		.loc 1 282 13 view .LVU128
 465 0042 C3F30273 		ubfx	r3, r3, #28, #3
 466              	.LVL58:
 283:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 284:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if((RCU_PLL & RCU_PLL_PLLSEL) == RCU_PLLSRC_HXTAL) {
 467              		.loc 1 284 5 is_stmt 1 view .LVU129
 468              		.loc 1 284 9 is_stmt 0 view .LVU130
 469 0046 D2F80428 		ldr	r2, [r2, #2052]
 470              		.loc 1 284 7 view .LVU131
 471 004a 12F4800F 		tst	r2, #4194304
 472 004e 11D0     		beq	.L21
 285:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* get the I2S source clock value */
 286:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         i2sclock = (uint32_t)(((HXTAL_VALUE / plli2sm) * plli2sn) / plli2sr);
 473              		.loc 1 286 9 is_stmt 1 view .LVU132
 474              		.loc 1 286 45 is_stmt 0 view .LVU133
 475 0050 214A     		ldr	r2, .L30+4
 476 0052 B2FBF0F2 		udiv	r2, r2, r0
 477              		.loc 1 286 56 view .LVU134
 478 0056 01FB02F2 		mul	r2, r1, r2
 479              		.loc 1 286 18 view .LVU135
 480 005a B2FBF3F3 		udiv	r3, r2, r3
 481              	.LVL59:
 482              	.L22:
 287:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 288:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* get the I2S source clock value */
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         i2sclock = (uint32_t)(((IRC16M_VALUE / plli2sm) * plli2sn) / plli2sr);
 290:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 291:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** #endif /* I2S_EXTERNAL_CLOCK_IN */
 292:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 293:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* config the prescaler depending on the mclk output state, the frame format and audio sample r
 294:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if(I2S_MCKOUT_ENABLE == i2s_mckout) {
 483              		.loc 1 294 5 is_stmt 1 view .LVU136
 484              		.loc 1 294 7 is_stmt 0 view .LVU137
 485 005e B7F5007F 		cmp	r7, #512
 486 0062 0FD0     		beq	.L29
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / i2s_audiosample);
 296:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 297:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         if(I2S_FRAMEFORMAT_DT16B_CH16B == i2s_frameformat) {
 487              		.loc 1 297 9 is_stmt 1 view .LVU138
 488              		.loc 1 297 11 is_stmt 0 view .LVU139
 489 0064 76BB     		cbnz	r6, .L25
 298:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****             clks = (uint32_t)(((i2sclock / 32U) * 10U) / i2s_audiosample);
 490              		.loc 1 298 13 is_stmt 1 view .LVU140
 491              		.loc 1 298 42 is_stmt 0 view .LVU141
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 15


 492 0066 5B09     		lsrs	r3, r3, #5
 493              	.LVL60:
 494              		.loc 1 298 49 view .LVU142
 495 0068 03EB8303 		add	r3, r3, r3, lsl #2
 496 006c 5B00     		lsls	r3, r3, #1
 497              		.loc 1 298 18 view .LVU143
 498 006e B3FBF4F1 		udiv	r1, r3, r4
 499              	.LVL61:
 500              		.loc 1 298 18 view .LVU144
 501 0072 0DE0     		b	.L24
 502              	.LVL62:
 503              	.L21:
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 504              		.loc 1 289 9 is_stmt 1 view .LVU145
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 505              		.loc 1 289 46 is_stmt 0 view .LVU146
 506 0074 194A     		ldr	r2, .L30+8
 507 0076 B2FBF0F2 		udiv	r2, r2, r0
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 508              		.loc 1 289 57 view .LVU147
 509 007a 01FB02F2 		mul	r2, r1, r2
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 510              		.loc 1 289 18 view .LVU148
 511 007e B2FBF3F3 		udiv	r3, r2, r3
 512              	.LVL63:
 289:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 513              		.loc 1 289 18 view .LVU149
 514 0082 ECE7     		b	.L22
 515              	.L29:
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / i2s_audiosample);
 516              		.loc 1 295 9 is_stmt 1 view .LVU150
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / i2s_audiosample);
 517              		.loc 1 295 38 is_stmt 0 view .LVU151
 518 0084 1B0A     		lsrs	r3, r3, #8
 519              	.LVL64:
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / i2s_audiosample);
 520              		.loc 1 295 46 view .LVU152
 521 0086 03EB8303 		add	r3, r3, r3, lsl #2
 522 008a 5B00     		lsls	r3, r3, #1
 295:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         clks = (uint32_t)(((i2sclock / 256U) * 10U) / i2s_audiosample);
 523              		.loc 1 295 14 view .LVU153
 524 008c B3FBF4F1 		udiv	r1, r3, r4
 525              	.LVL65:
 526              	.L24:
 299:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         } else {
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****             clks = (uint32_t)(((i2sclock / 64U) * 10U) / i2s_audiosample);
 301:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         }
 302:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 303:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* remove the floating point */
 304:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     clks = (clks + 5U) / 10U;
 527              		.loc 1 304 5 is_stmt 1 view .LVU154
 528              		.loc 1 304 18 is_stmt 0 view .LVU155
 529 0090 0531     		adds	r1, r1, #5
 530              	.LVL66:
 531              		.loc 1 304 10 view .LVU156
 532 0092 134B     		ldr	r3, .L30+12
 533 0094 A3FB0131 		umull	r3, r1, r3, r1
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 16


 534              	.LVL67:
 305:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     i2sof = (clks & 0x00000001U);
 535              		.loc 1 305 5 is_stmt 1 view .LVU157
 536              		.loc 1 305 11 is_stmt 0 view .LVU158
 537 0098 C1F3C003 		ubfx	r3, r1, #3, #1
 538              	.LVL68:
 306:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     i2sdiv = ((clks - i2sof) / 2U);
 539              		.loc 1 306 5 is_stmt 1 view .LVU159
 540              		.loc 1 306 21 is_stmt 0 view .LVU160
 541 009c C3EBD101 		rsb	r1, r3, r1, lsr #3
 542              	.LVL69:
 543              		.loc 1 306 12 view .LVU161
 544 00a0 4908     		lsrs	r1, r1, #1
 545              	.LVL70:
 307:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     i2sof = (i2sof << 8U);
 546              		.loc 1 307 5 is_stmt 1 view .LVU162
 547              		.loc 1 307 11 is_stmt 0 view .LVU163
 548 00a2 1B02     		lsls	r3, r3, #8
 549              	.LVL71:
 308:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 309:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* set the default values */
 310:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if((i2sdiv < 2U) || (i2sdiv > 255U)) {
 550              		.loc 1 310 5 is_stmt 1 view .LVU164
 551              		.loc 1 310 22 is_stmt 0 view .LVU165
 552 00a4 8A1E     		subs	r2, r1, #2
 553              		.loc 1 310 7 view .LVU166
 554 00a6 FD2A     		cmp	r2, #253
 555 00a8 01D9     		bls	.L26
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         i2sdiv = 2U;
 312:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         i2sof = 0U;
 556              		.loc 1 312 15 view .LVU167
 557 00aa 0023     		movs	r3, #0
 558              	.LVL72:
 311:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         i2sdiv = 2U;
 559              		.loc 1 311 16 view .LVU168
 560 00ac 0221     		movs	r1, #2
 561              	.LVL73:
 562              	.L26:
 313:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 314:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 315:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* configure SPI_I2SPSC */
 316:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_I2SPSC(spi_periph) = (uint32_t)(i2sdiv | i2sof | i2s_mckout);
 563              		.loc 1 316 5 is_stmt 1 view .LVU169
 564              		.loc 1 316 48 is_stmt 0 view .LVU170
 565 00ae 1943     		orrs	r1, r1, r3
 566              	.LVL74:
 567              		.loc 1 316 56 view .LVU171
 568 00b0 3943     		orrs	r1, r1, r7
 569              		.loc 1 316 28 view .LVU172
 570 00b2 2962     		str	r1, [r5, #32]
 317:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 318:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* clear SPI_I2SCTL_DTLEN and SPI_I2SCTL_CHLEN bits */
 319:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~(SPI_I2SCTL_DTLEN | SPI_I2SCTL_CHLEN));
 571              		.loc 1 319 5 is_stmt 1 view .LVU173
 572 00b4 EB69     		ldr	r3, [r5, #28]
 573              	.LVL75:
 574              		.loc 1 319 28 is_stmt 0 view .LVU174
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 17


 575 00b6 23F00703 		bic	r3, r3, #7
 576 00ba EB61     		str	r3, [r5, #28]
 320:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* configure data frame format */
 321:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)i2s_frameformat;
 577              		.loc 1 321 5 is_stmt 1 view .LVU175
 578 00bc EB69     		ldr	r3, [r5, #28]
 579              		.loc 1 321 28 is_stmt 0 view .LVU176
 580 00be 3343     		orrs	r3, r3, r6
 581 00c0 EB61     		str	r3, [r5, #28]
 322:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 582              		.loc 1 322 1 view .LVU177
 583 00c2 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 584              	.LVL76:
 585              	.L25:
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         }
 586              		.loc 1 300 13 is_stmt 1 view .LVU178
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         }
 587              		.loc 1 300 42 is_stmt 0 view .LVU179
 588 00c4 9B09     		lsrs	r3, r3, #6
 589              	.LVL77:
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         }
 590              		.loc 1 300 49 view .LVU180
 591 00c6 03EB8303 		add	r3, r3, r3, lsl #2
 592 00ca 5B00     		lsls	r3, r3, #1
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         }
 593              		.loc 1 300 18 view .LVU181
 594 00cc B3FBF4F1 		udiv	r1, r3, r4
 595              	.LVL78:
 300:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         }
 596              		.loc 1 300 18 view .LVU182
 597 00d0 DEE7     		b	.L24
 598              	.L31:
 599 00d2 00BF     		.align	2
 600              	.L30:
 601 00d4 00300240 		.word	1073885184
 602 00d8 40787D01 		.word	25000000
 603 00dc 0024F400 		.word	16000000
 604 00e0 CDCCCCCC 		.word	-858993459
 605              		.cfi_endproc
 606              	.LFE122:
 608              		.section	.text.i2s_enable,"ax",%progbits
 609              		.align	1
 610              		.global	i2s_enable
 611              		.syntax unified
 612              		.thumb
 613              		.thumb_func
 615              	i2s_enable:
 616              	.LVL79:
 617              	.LFB123:
 323:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 324:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 325:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable I2S
 326:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 327:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 328:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 329:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 330:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void i2s_enable(uint32_t spi_periph)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 18


 331:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 618              		.loc 1 331 1 is_stmt 1 view -0
 619              		.cfi_startproc
 620              		@ args = 0, pretend = 0, frame = 0
 621              		@ frame_needed = 0, uses_anonymous_args = 0
 622              		@ link register save eliminated.
 332:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) |= (uint32_t)SPI_I2SCTL_I2SEN;
 623              		.loc 1 332 5 view .LVU184
 624 0000 C369     		ldr	r3, [r0, #28]
 625              		.loc 1 332 28 is_stmt 0 view .LVU185
 626 0002 43F48063 		orr	r3, r3, #1024
 627 0006 C361     		str	r3, [r0, #28]
 333:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 628              		.loc 1 333 1 view .LVU186
 629 0008 7047     		bx	lr
 630              		.cfi_endproc
 631              	.LFE123:
 633              		.section	.text.i2s_disable,"ax",%progbits
 634              		.align	1
 635              		.global	i2s_disable
 636              		.syntax unified
 637              		.thumb
 638              		.thumb_func
 640              	i2s_disable:
 641              	.LVL80:
 642              	.LFB124:
 334:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 335:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 336:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      disable I2S
 337:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=1,2)
 338:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 339:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 340:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 341:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void i2s_disable(uint32_t spi_periph)
 342:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 643              		.loc 1 342 1 is_stmt 1 view -0
 644              		.cfi_startproc
 645              		@ args = 0, pretend = 0, frame = 0
 646              		@ frame_needed = 0, uses_anonymous_args = 0
 647              		@ link register save eliminated.
 343:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_I2SCTL(spi_periph) &= (uint32_t)(~SPI_I2SCTL_I2SEN);
 648              		.loc 1 343 5 view .LVU188
 649 0000 C369     		ldr	r3, [r0, #28]
 650              		.loc 1 343 28 is_stmt 0 view .LVU189
 651 0002 23F48063 		bic	r3, r3, #1024
 652 0006 C361     		str	r3, [r0, #28]
 344:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 653              		.loc 1 344 1 view .LVU190
 654 0008 7047     		bx	lr
 655              		.cfi_endproc
 656              	.LFE124:
 658              		.section	.text.spi_nss_output_enable,"ax",%progbits
 659              		.align	1
 660              		.global	spi_nss_output_enable
 661              		.syntax unified
 662              		.thumb
 663              		.thumb_func
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 19


 665              	spi_nss_output_enable:
 666              	.LVL81:
 667              	.LFB125:
 345:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 346:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 347:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable SPI nss output
 348:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 349:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 350:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 351:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 352:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_nss_output_enable(uint32_t spi_periph)
 353:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 668              		.loc 1 353 1 is_stmt 1 view -0
 669              		.cfi_startproc
 670              		@ args = 0, pretend = 0, frame = 0
 671              		@ frame_needed = 0, uses_anonymous_args = 0
 672              		@ link register save eliminated.
 354:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_NSSDRV;
 673              		.loc 1 354 5 view .LVU192
 674 0000 4368     		ldr	r3, [r0, #4]
 675              		.loc 1 354 26 is_stmt 0 view .LVU193
 676 0002 43F00403 		orr	r3, r3, #4
 677 0006 4360     		str	r3, [r0, #4]
 355:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 678              		.loc 1 355 1 view .LVU194
 679 0008 7047     		bx	lr
 680              		.cfi_endproc
 681              	.LFE125:
 683              		.section	.text.spi_nss_output_disable,"ax",%progbits
 684              		.align	1
 685              		.global	spi_nss_output_disable
 686              		.syntax unified
 687              		.thumb
 688              		.thumb_func
 690              	spi_nss_output_disable:
 691              	.LVL82:
 692              	.LFB126:
 356:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 357:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 358:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      disable SPI nss output
 359:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 360:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 361:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 362:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 363:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_nss_output_disable(uint32_t spi_periph)
 364:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 693              		.loc 1 364 1 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              		@ link register save eliminated.
 365:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_NSSDRV);
 698              		.loc 1 365 5 view .LVU196
 699 0000 4368     		ldr	r3, [r0, #4]
 700              		.loc 1 365 26 is_stmt 0 view .LVU197
 701 0002 23F00403 		bic	r3, r3, #4
 702 0006 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 20


 366:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 703              		.loc 1 366 1 view .LVU198
 704 0008 7047     		bx	lr
 705              		.cfi_endproc
 706              	.LFE126:
 708              		.section	.text.spi_nss_internal_high,"ax",%progbits
 709              		.align	1
 710              		.global	spi_nss_internal_high
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 715              	spi_nss_internal_high:
 716              	.LVL83:
 717              	.LFB127:
 367:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 368:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 369:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      SPI nss pin high level in software mode
 370:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 371:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 372:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 373:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 374:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_nss_internal_high(uint32_t spi_periph)
 375:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 718              		.loc 1 375 1 is_stmt 1 view -0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 0
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722              		@ link register save eliminated.
 376:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_SWNSS;
 723              		.loc 1 376 5 view .LVU200
 724 0000 0368     		ldr	r3, [r0]
 725              		.loc 1 376 26 is_stmt 0 view .LVU201
 726 0002 43F48073 		orr	r3, r3, #256
 727 0006 0360     		str	r3, [r0]
 377:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 728              		.loc 1 377 1 view .LVU202
 729 0008 7047     		bx	lr
 730              		.cfi_endproc
 731              	.LFE127:
 733              		.section	.text.spi_nss_internal_low,"ax",%progbits
 734              		.align	1
 735              		.global	spi_nss_internal_low
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 740              	spi_nss_internal_low:
 741              	.LVL84:
 742              	.LFB128:
 378:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 379:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 380:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      SPI nss pin low level in software mode
 381:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 382:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 383:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 384:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 385:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_nss_internal_low(uint32_t spi_periph)
 386:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 21


 743              		.loc 1 386 1 is_stmt 1 view -0
 744              		.cfi_startproc
 745              		@ args = 0, pretend = 0, frame = 0
 746              		@ frame_needed = 0, uses_anonymous_args = 0
 747              		@ link register save eliminated.
 387:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_SWNSS);
 748              		.loc 1 387 5 view .LVU204
 749 0000 0368     		ldr	r3, [r0]
 750              		.loc 1 387 26 is_stmt 0 view .LVU205
 751 0002 23F48073 		bic	r3, r3, #256
 752 0006 0360     		str	r3, [r0]
 388:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 753              		.loc 1 388 1 view .LVU206
 754 0008 7047     		bx	lr
 755              		.cfi_endproc
 756              	.LFE128:
 758              		.section	.text.spi_dma_enable,"ax",%progbits
 759              		.align	1
 760              		.global	spi_dma_enable
 761              		.syntax unified
 762              		.thumb
 763              		.thumb_func
 765              	spi_dma_enable:
 766              	.LVL85:
 767              	.LFB129:
 389:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 390:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 391:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable SPI DMA send or receive
 392:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 393:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_dma: SPI DMA mode
 394:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 395:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data use DMA
 396:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data use DMA
 397:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 398:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 399:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 400:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_dma_enable(uint32_t spi_periph, uint8_t spi_dma)
 401:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 768              		.loc 1 401 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		@ link register save eliminated.
 402:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if(SPI_DMA_TRANSMIT == spi_dma) {
 773              		.loc 1 402 5 view .LVU208
 774              		.loc 1 402 7 is_stmt 0 view .LVU209
 775 0000 21B9     		cbnz	r1, .L39
 403:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMATEN;
 776              		.loc 1 403 9 is_stmt 1 view .LVU210
 777 0002 4368     		ldr	r3, [r0, #4]
 778              		.loc 1 403 30 is_stmt 0 view .LVU211
 779 0004 43F00203 		orr	r3, r3, #2
 780 0008 4360     		str	r3, [r0, #4]
 781 000a 7047     		bx	lr
 782              	.L39:
 404:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 405:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_DMAREN;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 22


 783              		.loc 1 405 9 is_stmt 1 view .LVU212
 784 000c 4368     		ldr	r3, [r0, #4]
 785              		.loc 1 405 30 is_stmt 0 view .LVU213
 786 000e 43F00103 		orr	r3, r3, #1
 787 0012 4360     		str	r3, [r0, #4]
 406:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 407:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 788              		.loc 1 407 1 view .LVU214
 789 0014 7047     		bx	lr
 790              		.cfi_endproc
 791              	.LFE129:
 793              		.section	.text.spi_dma_disable,"ax",%progbits
 794              		.align	1
 795              		.global	spi_dma_disable
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 800              	spi_dma_disable:
 801              	.LVL86:
 802              	.LFB130:
 408:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 409:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 410:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      diable SPI DMA send or receive
 411:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 412:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_dma: SPI DMA mode
 413:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 414:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_DMA_TRANSMIT: SPI transmit data use DMA
 415:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_DMA_RECEIVE: SPI receive data use DMA
 416:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 417:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 418:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 419:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_dma_disable(uint32_t spi_periph, uint8_t spi_dma)
 420:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 803              		.loc 1 420 1 is_stmt 1 view -0
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 0
 806              		@ frame_needed = 0, uses_anonymous_args = 0
 807              		@ link register save eliminated.
 421:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if(SPI_DMA_TRANSMIT == spi_dma) {
 808              		.loc 1 421 5 view .LVU216
 809              		.loc 1 421 7 is_stmt 0 view .LVU217
 810 0000 21B9     		cbnz	r1, .L42
 422:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMATEN);
 811              		.loc 1 422 9 is_stmt 1 view .LVU218
 812 0002 4368     		ldr	r3, [r0, #4]
 813              		.loc 1 422 30 is_stmt 0 view .LVU219
 814 0004 23F00203 		bic	r3, r3, #2
 815 0008 4360     		str	r3, [r0, #4]
 816 000a 7047     		bx	lr
 817              	.L42:
 423:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 424:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_DMAREN);
 818              		.loc 1 424 9 is_stmt 1 view .LVU220
 819 000c 4368     		ldr	r3, [r0, #4]
 820              		.loc 1 424 30 is_stmt 0 view .LVU221
 821 000e 23F00103 		bic	r3, r3, #1
 822 0012 4360     		str	r3, [r0, #4]
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 23


 425:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 426:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 823              		.loc 1 426 1 view .LVU222
 824 0014 7047     		bx	lr
 825              		.cfi_endproc
 826              	.LFE130:
 828              		.section	.text.spi_i2s_data_frame_format_config,"ax",%progbits
 829              		.align	1
 830              		.global	spi_i2s_data_frame_format_config
 831              		.syntax unified
 832              		.thumb
 833              		.thumb_func
 835              	spi_i2s_data_frame_format_config:
 836              	.LVL87:
 837              	.LFB131:
 427:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 428:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 429:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      configure SPI/I2S data frame format
 430:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 431:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  frame_format: SPI frame size
 432:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 433:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FRAMESIZE_16BIT: SPI frame size is 16 bits
 434:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FRAMESIZE_8BIT: SPI frame size is 8 bits
 435:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 436:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 437:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 438:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_i2s_data_frame_format_config(uint32_t spi_periph, uint16_t frame_format)
 439:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 838              		.loc 1 439 1 is_stmt 1 view -0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 0
 841              		@ frame_needed = 0, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 440:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* clear SPI_CTL0_FF16 bit */
 441:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_FF16);
 843              		.loc 1 441 5 view .LVU224
 844 0000 0368     		ldr	r3, [r0]
 845              		.loc 1 441 26 is_stmt 0 view .LVU225
 846 0002 23F40063 		bic	r3, r3, #2048
 847 0006 0360     		str	r3, [r0]
 442:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* configure SPI_CTL0_FF16 bit */
 443:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)frame_format;
 848              		.loc 1 443 5 is_stmt 1 view .LVU226
 849 0008 0368     		ldr	r3, [r0]
 850              		.loc 1 443 26 is_stmt 0 view .LVU227
 851 000a 0B43     		orrs	r3, r3, r1
 852 000c 0360     		str	r3, [r0]
 444:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 853              		.loc 1 444 1 view .LVU228
 854 000e 7047     		bx	lr
 855              		.cfi_endproc
 856              	.LFE131:
 858              		.section	.text.spi_i2s_data_transmit,"ax",%progbits
 859              		.align	1
 860              		.global	spi_i2s_data_transmit
 861              		.syntax unified
 862              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 24


 863              		.thumb_func
 865              	spi_i2s_data_transmit:
 866              	.LVL88:
 867              	.LFB132:
 445:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 446:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 447:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      SPI transmit data
 448:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 449:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  data: 16-bit data
 450:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 451:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 452:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 453:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_i2s_data_transmit(uint32_t spi_periph, uint16_t data)
 454:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 868              		.loc 1 454 1 is_stmt 1 view -0
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 0
 871              		@ frame_needed = 0, uses_anonymous_args = 0
 872              		@ link register save eliminated.
 455:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_DATA(spi_periph) = (uint32_t)data;
 873              		.loc 1 455 5 view .LVU230
 874              		.loc 1 455 26 is_stmt 0 view .LVU231
 875 0000 C160     		str	r1, [r0, #12]
 456:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 876              		.loc 1 456 1 view .LVU232
 877 0002 7047     		bx	lr
 878              		.cfi_endproc
 879              	.LFE132:
 881              		.section	.text.spi_i2s_data_receive,"ax",%progbits
 882              		.align	1
 883              		.global	spi_i2s_data_receive
 884              		.syntax unified
 885              		.thumb
 886              		.thumb_func
 888              	spi_i2s_data_receive:
 889              	.LVL89:
 890              	.LFB133:
 457:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 458:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 459:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      SPI receive data
 460:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 461:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 462:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     16-bit data
 463:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 464:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** uint16_t spi_i2s_data_receive(uint32_t spi_periph)
 465:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 891              		.loc 1 465 1 is_stmt 1 view -0
 892              		.cfi_startproc
 893              		@ args = 0, pretend = 0, frame = 0
 894              		@ frame_needed = 0, uses_anonymous_args = 0
 895              		@ link register save eliminated.
 466:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     return ((uint16_t)SPI_DATA(spi_periph));
 896              		.loc 1 466 5 view .LVU234
 897              		.loc 1 466 23 is_stmt 0 view .LVU235
 898 0000 C068     		ldr	r0, [r0, #12]
 899              	.LVL90:
 467:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 25


 900              		.loc 1 467 1 view .LVU236
 901 0002 80B2     		uxth	r0, r0
 902 0004 7047     		bx	lr
 903              		.cfi_endproc
 904              	.LFE133:
 906              		.section	.text.spi_bidirectional_transfer_config,"ax",%progbits
 907              		.align	1
 908              		.global	spi_bidirectional_transfer_config
 909              		.syntax unified
 910              		.thumb
 911              		.thumb_func
 913              	spi_bidirectional_transfer_config:
 914              	.LVL91:
 915              	.LFB134:
 468:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 469:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 470:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      configure SPI bidirectional transfer direction
 471:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 472:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  transfer_direction: SPI transfer direction
 473:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 474:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_BIDIRECTIONAL_TRANSMIT: SPI work in transmit-only mode
 475:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_BIDIRECTIONAL_RECEIVE: SPI work in receive-only mode
 476:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 477:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 478:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_bidirectional_transfer_config(uint32_t spi_periph, uint32_t transfer_direction)
 479:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 916              		.loc 1 479 1 is_stmt 1 view -0
 917              		.cfi_startproc
 918              		@ args = 0, pretend = 0, frame = 0
 919              		@ frame_needed = 0, uses_anonymous_args = 0
 920              		@ link register save eliminated.
 480:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if(SPI_BIDIRECTIONAL_TRANSMIT == transfer_direction) {
 921              		.loc 1 480 5 view .LVU238
 922              		.loc 1 480 7 is_stmt 0 view .LVU239
 923 0000 B1F5804F 		cmp	r1, #16384
 924 0004 04D0     		beq	.L50
 481:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* set the transmit only mode */
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL0(spi_periph) |= (uint32_t)SPI_BIDIRECTIONAL_TRANSMIT;
 483:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 484:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         /* set the receive only mode */
 485:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL0(spi_periph) &= SPI_BIDIRECTIONAL_RECEIVE;
 925              		.loc 1 485 9 is_stmt 1 view .LVU240
 926 0006 0368     		ldr	r3, [r0]
 927              		.loc 1 485 30 is_stmt 0 view .LVU241
 928 0008 23F48043 		bic	r3, r3, #16384
 929 000c 0360     		str	r3, [r0]
 486:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 487:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 930              		.loc 1 487 1 view .LVU242
 931 000e 7047     		bx	lr
 932              	.L50:
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 933              		.loc 1 482 9 is_stmt 1 view .LVU243
 934 0010 0368     		ldr	r3, [r0]
 482:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 935              		.loc 1 482 30 is_stmt 0 view .LVU244
 936 0012 43F48043 		orr	r3, r3, #16384
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 26


 937 0016 0360     		str	r3, [r0]
 938 0018 7047     		bx	lr
 939              		.cfi_endproc
 940              	.LFE134:
 942              		.section	.text.i2s_full_duplex_mode_config,"ax",%progbits
 943              		.align	1
 944              		.global	i2s_full_duplex_mode_config
 945              		.syntax unified
 946              		.thumb
 947              		.thumb_func
 949              	i2s_full_duplex_mode_config:
 950              	.LVL92:
 951              	.LFB135:
 488:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 489:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 490:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      configure i2s full duplex mode
 491:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_add_periph: I2Sx_ADD(x=1,2)
 492:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_mode:
 493:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_SLAVETX : I2S slave transmit mode
 494:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_SLAVERX : I2S slave receive mode
 495:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_MASTERTX : I2S master transmit mode
 496:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_MODE_MASTERRX : I2S master receive mode
 497:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_standard:
 498:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PHILLIPS : I2S phillips standard
 499:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_MSB : I2S MSB standard
 500:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_LSB : I2S LSB standard
 501:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PCMSHORT : I2S PCM short standard
 502:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_STD_PCMLONG : I2S PCM long standard
 503:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_ckpl:
 504:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_CKPL_LOW : I2S clock polarity low level
 505:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_CKPL_HIGH : I2S clock polarity high level
 506:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  i2s_frameformat:
 507:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH16B: I2S data length is 16 bit and channel length is 16 b
 508:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT16B_CH32B: I2S data length is 16 bit and channel length is 32 b
 509:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT24B_CH32B: I2S data length is 24 bit and channel length is 32 b
 510:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FRAMEFORMAT_DT32B_CH32B: I2S data length is 32 bit and channel length is 32 b
 511:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 512:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 513:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 514:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void i2s_full_duplex_mode_config(uint32_t i2s_add_periph, uint32_t i2s_mode, uint32_t i2s_standard,
 515:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                                  uint32_t i2s_ckpl, uint32_t i2s_frameformat)
 516:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 952              		.loc 1 516 1 is_stmt 1 view -0
 953              		.cfi_startproc
 954              		@ args = 4, pretend = 0, frame = 0
 955              		@ frame_needed = 0, uses_anonymous_args = 0
 956              		@ link register save eliminated.
 957              		.loc 1 516 1 is_stmt 0 view .LVU246
 958 0000 10B4     		push	{r4}
 959              	.LCFI4:
 960              		.cfi_def_cfa_offset 4
 961              		.cfi_offset 4, -4
 517:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     uint32_t reg = 0U, tmp = 0U;
 962              		.loc 1 517 5 is_stmt 1 view .LVU247
 963              	.LVL93:
 518:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 519:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg = I2S_ADD_I2SCTL(i2s_add_periph);
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 27


 964              		.loc 1 519 5 view .LVU248
 965              		.loc 1 519 9 is_stmt 0 view .LVU249
 966 0002 C469     		ldr	r4, [r0, #28]
 967              	.LVL94:
 520:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg &= I2S_FULL_DUPLEX_MASK;
 968              		.loc 1 520 5 is_stmt 1 view .LVU250
 969              		.loc 1 520 9 is_stmt 0 view .LVU251
 970 0004 04F4906C 		and	ip, r4, #1152
 971              	.LVL95:
 521:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 522:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* get the mode of the extra I2S module I2Sx_ADD */
 523:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if((I2S_MODE_MASTERTX == i2s_mode) || (I2S_MODE_SLAVETX == i2s_mode)) {
 972              		.loc 1 523 5 is_stmt 1 view .LVU252
 973              		.loc 1 523 7 is_stmt 0 view .LVU253
 974 0008 B1F5007F 		cmp	r1, #512
 975 000c 03D0     		beq	.L53
 976              		.loc 1 523 40 discriminator 1 view .LVU254
 977 000e 81B9     		cbnz	r1, .L54
 524:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         tmp = I2S_MODE_SLAVERX;
 978              		.loc 1 524 13 view .LVU255
 979 0010 4FF48071 		mov	r1, #256
 980              	.LVL96:
 981              		.loc 1 524 13 view .LVU256
 982 0014 01E0     		b	.L52
 983              	.LVL97:
 984              	.L53:
 985              		.loc 1 524 13 view .LVU257
 986 0016 4FF48071 		mov	r1, #256
 987              	.LVL98:
 988              	.L52:
 525:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         tmp = I2S_MODE_SLAVETX;
 527:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 528:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 529:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* enable I2S mode */
 530:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)SPI_I2SCTL_I2SSEL;
 989              		.loc 1 530 5 is_stmt 1 view .LVU258
 990              		.loc 1 530 9 is_stmt 0 view .LVU259
 991 001a 4CF4006C 		orr	ip, ip, #2048
 992              	.LVL99:
 531:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select I2S mode */
 532:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)tmp;
 993              		.loc 1 532 5 is_stmt 1 view .LVU260
 994              		.loc 1 532 9 is_stmt 0 view .LVU261
 995 001e 41EA0C01 		orr	r1, r1, ip
 996              	.LVL100:
 533:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select I2S standard */
 534:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_standard;
 997              		.loc 1 534 5 is_stmt 1 view .LVU262
 998              		.loc 1 534 9 is_stmt 0 view .LVU263
 999 0022 0A43     		orrs	r2, r2, r1
 1000              	.LVL101:
 535:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* select I2S polarity */
 536:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_ckpl;
 1001              		.loc 1 536 5 is_stmt 1 view .LVU264
 1002              		.loc 1 536 9 is_stmt 0 view .LVU265
 1003 0024 1343     		orrs	r3, r3, r2
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 28


 1004              	.LVL102:
 537:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* configure data frame format */
 538:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     reg |= (uint32_t)i2s_frameformat;
 1005              		.loc 1 538 5 is_stmt 1 view .LVU266
 1006              		.loc 1 538 9 is_stmt 0 view .LVU267
 1007 0026 019A     		ldr	r2, [sp, #4]
 1008 0028 1343     		orrs	r3, r3, r2
 1009              	.LVL103:
 539:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 540:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* write to SPI_I2SCTL register */
 541:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     I2S_ADD_I2SCTL(i2s_add_periph) = (uint32_t)reg;
 1010              		.loc 1 541 5 is_stmt 1 view .LVU268
 1011              		.loc 1 541 36 is_stmt 0 view .LVU269
 1012 002a C361     		str	r3, [r0, #28]
 542:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1013              		.loc 1 542 1 view .LVU270
 1014 002c 5DF8044B 		ldr	r4, [sp], #4
 1015              	.LCFI5:
 1016              		.cfi_remember_state
 1017              		.cfi_restore 4
 1018              		.cfi_def_cfa_offset 0
 1019              	.LVL104:
 1020              		.loc 1 542 1 view .LVU271
 1021 0030 7047     		bx	lr
 1022              	.LVL105:
 1023              	.L54:
 1024              	.LCFI6:
 1025              		.cfi_restore_state
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 1026              		.loc 1 526 13 view .LVU272
 1027 0032 0021     		movs	r1, #0
 1028              	.LVL106:
 526:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 1029              		.loc 1 526 13 view .LVU273
 1030 0034 F1E7     		b	.L52
 1031              		.cfi_endproc
 1032              	.LFE135:
 1034              		.section	.text.spi_i2s_format_error_clear,"ax",%progbits
 1035              		.align	1
 1036              		.global	spi_i2s_format_error_clear
 1037              		.syntax unified
 1038              		.thumb
 1039              		.thumb_func
 1041              	spi_i2s_format_error_clear:
 1042              	.LVL107:
 1043              	.LFB136:
 543:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 544:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 545:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      clear SPI/I2S format error flag status
 546:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 547:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  flag: SPI/I2S frame format error flag 
 548:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_FERR: only for SPI work in TI mode
 549:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_FERR: for I2S
 550:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 551:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 552:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 553:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_i2s_format_error_clear(uint32_t spi_periph, uint32_t flag)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 29


 554:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1044              		.loc 1 554 1 is_stmt 1 view -0
 1045              		.cfi_startproc
 1046              		@ args = 0, pretend = 0, frame = 0
 1047              		@ frame_needed = 0, uses_anonymous_args = 0
 1048              		@ link register save eliminated.
 555:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_STAT(spi_periph) = (uint32_t)(~flag);
 1049              		.loc 1 555 5 view .LVU275
 1050              		.loc 1 555 39 is_stmt 0 view .LVU276
 1051 0000 C943     		mvns	r1, r1
 1052              	.LVL108:
 1053              		.loc 1 555 26 view .LVU277
 1054 0002 8160     		str	r1, [r0, #8]
 556:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1055              		.loc 1 556 1 view .LVU278
 1056 0004 7047     		bx	lr
 1057              		.cfi_endproc
 1058              	.LFE136:
 1060              		.section	.text.spi_crc_polynomial_set,"ax",%progbits
 1061              		.align	1
 1062              		.global	spi_crc_polynomial_set
 1063              		.syntax unified
 1064              		.thumb
 1065              		.thumb_func
 1067              	spi_crc_polynomial_set:
 1068              	.LVL109:
 1069              	.LFB137:
 557:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 558:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 559:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      set SPI CRC polynomial
 560:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 561:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  crc_poly: CRC polynomial value
 562:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 563:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 564:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 565:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_crc_polynomial_set(uint32_t spi_periph, uint16_t crc_poly)
 566:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1070              		.loc 1 566 1 is_stmt 1 view -0
 1071              		.cfi_startproc
 1072              		@ args = 0, pretend = 0, frame = 0
 1073              		@ frame_needed = 0, uses_anonymous_args = 0
 1074              		@ link register save eliminated.
 567:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* set SPI CRC polynomial */
 568:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CRCPOLY(spi_periph) = (uint32_t)crc_poly;
 1075              		.loc 1 568 5 view .LVU280
 1076              		.loc 1 568 29 is_stmt 0 view .LVU281
 1077 0000 0161     		str	r1, [r0, #16]
 569:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1078              		.loc 1 569 1 view .LVU282
 1079 0002 7047     		bx	lr
 1080              		.cfi_endproc
 1081              	.LFE137:
 1083              		.section	.text.spi_crc_polynomial_get,"ax",%progbits
 1084              		.align	1
 1085              		.global	spi_crc_polynomial_get
 1086              		.syntax unified
 1087              		.thumb
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 30


 1088              		.thumb_func
 1090              	spi_crc_polynomial_get:
 1091              	.LVL110:
 1092              	.LFB138:
 570:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 571:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 572:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      get SPI CRC polynomial
 573:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 574:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 575:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     16-bit CRC polynomial
 576:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 577:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** uint16_t spi_crc_polynomial_get(uint32_t spi_periph)
 578:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1093              		.loc 1 578 1 is_stmt 1 view -0
 1094              		.cfi_startproc
 1095              		@ args = 0, pretend = 0, frame = 0
 1096              		@ frame_needed = 0, uses_anonymous_args = 0
 1097              		@ link register save eliminated.
 579:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     return ((uint16_t)SPI_CRCPOLY(spi_periph));
 1098              		.loc 1 579 5 view .LVU284
 1099              		.loc 1 579 23 is_stmt 0 view .LVU285
 1100 0000 0069     		ldr	r0, [r0, #16]
 1101              	.LVL111:
 580:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1102              		.loc 1 580 1 view .LVU286
 1103 0002 80B2     		uxth	r0, r0
 1104 0004 7047     		bx	lr
 1105              		.cfi_endproc
 1106              	.LFE138:
 1108              		.section	.text.spi_crc_on,"ax",%progbits
 1109              		.align	1
 1110              		.global	spi_crc_on
 1111              		.syntax unified
 1112              		.thumb
 1113              		.thumb_func
 1115              	spi_crc_on:
 1116              	.LVL112:
 1117              	.LFB139:
 581:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 582:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 583:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      turn on SPI CRC function
 584:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 585:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 586:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 587:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 588:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_crc_on(uint32_t spi_periph)
 589:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1118              		.loc 1 589 1 is_stmt 1 view -0
 1119              		.cfi_startproc
 1120              		@ args = 0, pretend = 0, frame = 0
 1121              		@ frame_needed = 0, uses_anonymous_args = 0
 1122              		@ link register save eliminated.
 590:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCEN;
 1123              		.loc 1 590 5 view .LVU288
 1124 0000 0368     		ldr	r3, [r0]
 1125              		.loc 1 590 26 is_stmt 0 view .LVU289
 1126 0002 43F40053 		orr	r3, r3, #8192
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 31


 1127 0006 0360     		str	r3, [r0]
 591:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1128              		.loc 1 591 1 view .LVU290
 1129 0008 7047     		bx	lr
 1130              		.cfi_endproc
 1131              	.LFE139:
 1133              		.section	.text.spi_crc_off,"ax",%progbits
 1134              		.align	1
 1135              		.global	spi_crc_off
 1136              		.syntax unified
 1137              		.thumb
 1138              		.thumb_func
 1140              	spi_crc_off:
 1141              	.LVL113:
 1142              	.LFB140:
 592:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 593:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 594:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      turn off SPI CRC function
 595:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 596:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 597:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 598:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 599:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_crc_off(uint32_t spi_periph)
 600:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1143              		.loc 1 600 1 is_stmt 1 view -0
 1144              		.cfi_startproc
 1145              		@ args = 0, pretend = 0, frame = 0
 1146              		@ frame_needed = 0, uses_anonymous_args = 0
 1147              		@ link register save eliminated.
 601:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) &= (uint32_t)(~SPI_CTL0_CRCEN);
 1148              		.loc 1 601 5 view .LVU292
 1149 0000 0368     		ldr	r3, [r0]
 1150              		.loc 1 601 26 is_stmt 0 view .LVU293
 1151 0002 23F40053 		bic	r3, r3, #8192
 1152 0006 0360     		str	r3, [r0]
 602:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1153              		.loc 1 602 1 view .LVU294
 1154 0008 7047     		bx	lr
 1155              		.cfi_endproc
 1156              	.LFE140:
 1158              		.section	.text.spi_crc_next,"ax",%progbits
 1159              		.align	1
 1160              		.global	spi_crc_next
 1161              		.syntax unified
 1162              		.thumb
 1163              		.thumb_func
 1165              	spi_crc_next:
 1166              	.LVL114:
 1167              	.LFB141:
 603:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 604:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 605:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      SPI next data is CRC value
 606:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 607:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 608:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 609:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 610:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_crc_next(uint32_t spi_periph)
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 32


 611:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1168              		.loc 1 611 1 is_stmt 1 view -0
 1169              		.cfi_startproc
 1170              		@ args = 0, pretend = 0, frame = 0
 1171              		@ frame_needed = 0, uses_anonymous_args = 0
 1172              		@ link register save eliminated.
 612:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL0(spi_periph) |= (uint32_t)SPI_CTL0_CRCNT;
 1173              		.loc 1 612 5 view .LVU296
 1174 0000 0368     		ldr	r3, [r0]
 1175              		.loc 1 612 26 is_stmt 0 view .LVU297
 1176 0002 43F48053 		orr	r3, r3, #4096
 1177 0006 0360     		str	r3, [r0]
 613:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1178              		.loc 1 613 1 view .LVU298
 1179 0008 7047     		bx	lr
 1180              		.cfi_endproc
 1181              	.LFE141:
 1183              		.section	.text.spi_crc_get,"ax",%progbits
 1184              		.align	1
 1185              		.global	spi_crc_get
 1186              		.syntax unified
 1187              		.thumb
 1188              		.thumb_func
 1190              	spi_crc_get:
 1191              	.LVL115:
 1192              	.LFB142:
 614:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 615:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 616:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      get SPI CRC send value or receive value
 617:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 618:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_crc: SPI crc value
 619:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 620:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_CRC_TX: get transmit crc value
 621:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_CRC_RX: get receive crc value
 622:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 623:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     16-bit CRC value
 624:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 625:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** uint16_t spi_crc_get(uint32_t spi_periph, uint8_t spi_crc)
 626:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1193              		.loc 1 626 1 is_stmt 1 view -0
 1194              		.cfi_startproc
 1195              		@ args = 0, pretend = 0, frame = 0
 1196              		@ frame_needed = 0, uses_anonymous_args = 0
 1197              		@ link register save eliminated.
 627:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if(SPI_CRC_TX == spi_crc) {
 1198              		.loc 1 627 5 view .LVU300
 1199              		.loc 1 627 7 is_stmt 0 view .LVU301
 1200 0000 11B9     		cbnz	r1, .L63
 628:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         return ((uint16_t)(SPI_TCRC(spi_periph)));
 1201              		.loc 1 628 9 is_stmt 1 view .LVU302
 1202              		.loc 1 628 28 is_stmt 0 view .LVU303
 1203 0002 8069     		ldr	r0, [r0, #24]
 1204              	.LVL116:
 1205              		.loc 1 628 17 view .LVU304
 1206 0004 80B2     		uxth	r0, r0
 1207 0006 7047     		bx	lr
 1208              	.LVL117:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 33


 1209              	.L63:
 629:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 630:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         return ((uint16_t)(SPI_RCRC(spi_periph)));
 1210              		.loc 1 630 9 is_stmt 1 view .LVU305
 1211              		.loc 1 630 28 is_stmt 0 view .LVU306
 1212 0008 4069     		ldr	r0, [r0, #20]
 1213              	.LVL118:
 1214              		.loc 1 630 17 view .LVU307
 1215 000a 80B2     		uxth	r0, r0
 631:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 632:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1216              		.loc 1 632 1 view .LVU308
 1217 000c 7047     		bx	lr
 1218              		.cfi_endproc
 1219              	.LFE142:
 1221              		.section	.text.spi_crc_error_clear,"ax",%progbits
 1222              		.align	1
 1223              		.global	spi_crc_error_clear
 1224              		.syntax unified
 1225              		.thumb
 1226              		.thumb_func
 1228              	spi_crc_error_clear:
 1229              	.LVL119:
 1230              	.LFB143:
 633:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 634:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 635:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      clear SPI CRC error flag status
 636:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 637:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 638:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 639:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 640:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_crc_error_clear(uint32_t spi_periph)
 641:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1231              		.loc 1 641 1 is_stmt 1 view -0
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 0
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235              		@ link register save eliminated.
 642:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_STAT(spi_periph) = (uint32_t)(~SPI_FLAG_CRCERR);
 1236              		.loc 1 642 5 view .LVU310
 1237              		.loc 1 642 26 is_stmt 0 view .LVU311
 1238 0000 6FF01003 		mvn	r3, #16
 1239 0004 8360     		str	r3, [r0, #8]
 643:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1240              		.loc 1 643 1 view .LVU312
 1241 0006 7047     		bx	lr
 1242              		.cfi_endproc
 1243              	.LFE143:
 1245              		.section	.text.spi_ti_mode_enable,"ax",%progbits
 1246              		.align	1
 1247              		.global	spi_ti_mode_enable
 1248              		.syntax unified
 1249              		.thumb
 1250              		.thumb_func
 1252              	spi_ti_mode_enable:
 1253              	.LVL120:
 1254              	.LFB144:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 34


 644:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 645:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 646:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable SPI TI mode
 647:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 648:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 649:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 650:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 651:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_ti_mode_enable(uint32_t spi_periph)
 652:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1255              		.loc 1 652 1 is_stmt 1 view -0
 1256              		.cfi_startproc
 1257              		@ args = 0, pretend = 0, frame = 0
 1258              		@ frame_needed = 0, uses_anonymous_args = 0
 1259              		@ link register save eliminated.
 653:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TMOD;
 1260              		.loc 1 653 5 view .LVU314
 1261 0000 4368     		ldr	r3, [r0, #4]
 1262              		.loc 1 653 26 is_stmt 0 view .LVU315
 1263 0002 43F01003 		orr	r3, r3, #16
 1264 0006 4360     		str	r3, [r0, #4]
 654:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1265              		.loc 1 654 1 view .LVU316
 1266 0008 7047     		bx	lr
 1267              		.cfi_endproc
 1268              	.LFE144:
 1270              		.section	.text.spi_ti_mode_disable,"ax",%progbits
 1271              		.align	1
 1272              		.global	spi_ti_mode_disable
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1277              	spi_ti_mode_disable:
 1278              	.LVL121:
 1279              	.LFB145:
 655:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 656:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 657:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      disable SPI TI mode
 658:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 659:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 660:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 661:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 662:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_ti_mode_disable(uint32_t spi_periph)
 663:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1280              		.loc 1 663 1 is_stmt 1 view -0
 1281              		.cfi_startproc
 1282              		@ args = 0, pretend = 0, frame = 0
 1283              		@ frame_needed = 0, uses_anonymous_args = 0
 1284              		@ link register save eliminated.
 664:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TMOD);
 1285              		.loc 1 664 5 view .LVU318
 1286 0000 4368     		ldr	r3, [r0, #4]
 1287              		.loc 1 664 26 is_stmt 0 view .LVU319
 1288 0002 23F01003 		bic	r3, r3, #16
 1289 0006 4360     		str	r3, [r0, #4]
 665:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1290              		.loc 1 665 1 view .LVU320
 1291 0008 7047     		bx	lr
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 35


 1292              		.cfi_endproc
 1293              	.LFE145:
 1295              		.section	.text.spi_quad_enable,"ax",%progbits
 1296              		.align	1
 1297              		.global	spi_quad_enable
 1298              		.syntax unified
 1299              		.thumb
 1300              		.thumb_func
 1302              	spi_quad_enable:
 1303              	.LVL122:
 1304              	.LFB146:
 666:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 667:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 668:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable quad wire SPI
 669:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 670:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 671:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 672:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 673:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_quad_enable(uint32_t spi_periph)
 674:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1305              		.loc 1 674 1 is_stmt 1 view -0
 1306              		.cfi_startproc
 1307              		@ args = 0, pretend = 0, frame = 0
 1308              		@ frame_needed = 0, uses_anonymous_args = 0
 1309              		@ link register save eliminated.
 675:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_QMOD;
 1310              		.loc 1 675 5 view .LVU322
 1311 0000 D0F88030 		ldr	r3, [r0, #128]
 1312              		.loc 1 675 26 is_stmt 0 view .LVU323
 1313 0004 43F00103 		orr	r3, r3, #1
 1314 0008 C0F88030 		str	r3, [r0, #128]
 676:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1315              		.loc 1 676 1 view .LVU324
 1316 000c 7047     		bx	lr
 1317              		.cfi_endproc
 1318              	.LFE146:
 1320              		.section	.text.spi_quad_disable,"ax",%progbits
 1321              		.align	1
 1322              		.global	spi_quad_disable
 1323              		.syntax unified
 1324              		.thumb
 1325              		.thumb_func
 1327              	spi_quad_disable:
 1328              	.LVL123:
 1329              	.LFB147:
 677:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 678:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 679:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      disable quad wire SPI
 680:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 681:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 682:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 683:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 684:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_quad_disable(uint32_t spi_periph)
 685:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1330              		.loc 1 685 1 is_stmt 1 view -0
 1331              		.cfi_startproc
 1332              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 36


 1333              		@ frame_needed = 0, uses_anonymous_args = 0
 1334              		@ link register save eliminated.
 686:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_QMOD);
 1335              		.loc 1 686 5 view .LVU326
 1336 0000 D0F88030 		ldr	r3, [r0, #128]
 1337              		.loc 1 686 26 is_stmt 0 view .LVU327
 1338 0004 23F00103 		bic	r3, r3, #1
 1339 0008 C0F88030 		str	r3, [r0, #128]
 687:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1340              		.loc 1 687 1 view .LVU328
 1341 000c 7047     		bx	lr
 1342              		.cfi_endproc
 1343              	.LFE147:
 1345              		.section	.text.spi_quad_write_enable,"ax",%progbits
 1346              		.align	1
 1347              		.global	spi_quad_write_enable
 1348              		.syntax unified
 1349              		.thumb
 1350              		.thumb_func
 1352              	spi_quad_write_enable:
 1353              	.LVL124:
 1354              	.LFB148:
 688:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 689:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 690:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable quad wire SPI write
 691:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 692:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 693:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 694:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 695:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_quad_write_enable(uint32_t spi_periph)
 696:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1355              		.loc 1 696 1 is_stmt 1 view -0
 1356              		.cfi_startproc
 1357              		@ args = 0, pretend = 0, frame = 0
 1358              		@ frame_needed = 0, uses_anonymous_args = 0
 1359              		@ link register save eliminated.
 697:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_QRD);
 1360              		.loc 1 697 5 view .LVU330
 1361 0000 D0F88030 		ldr	r3, [r0, #128]
 1362              		.loc 1 697 26 is_stmt 0 view .LVU331
 1363 0004 23F00203 		bic	r3, r3, #2
 1364 0008 C0F88030 		str	r3, [r0, #128]
 698:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1365              		.loc 1 698 1 view .LVU332
 1366 000c 7047     		bx	lr
 1367              		.cfi_endproc
 1368              	.LFE148:
 1370              		.section	.text.spi_quad_read_enable,"ax",%progbits
 1371              		.align	1
 1372              		.global	spi_quad_read_enable
 1373              		.syntax unified
 1374              		.thumb
 1375              		.thumb_func
 1377              	spi_quad_read_enable:
 1378              	.LVL125:
 1379              	.LFB149:
 699:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 37


 700:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 701:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable quad wire SPI read
 702:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 703:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 704:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 705:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 706:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_quad_read_enable(uint32_t spi_periph)
 707:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1380              		.loc 1 707 1 is_stmt 1 view -0
 1381              		.cfi_startproc
 1382              		@ args = 0, pretend = 0, frame = 0
 1383              		@ frame_needed = 0, uses_anonymous_args = 0
 1384              		@ link register save eliminated.
 708:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_QRD;
 1385              		.loc 1 708 5 view .LVU334
 1386 0000 D0F88030 		ldr	r3, [r0, #128]
 1387              		.loc 1 708 26 is_stmt 0 view .LVU335
 1388 0004 43F00203 		orr	r3, r3, #2
 1389 0008 C0F88030 		str	r3, [r0, #128]
 709:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1390              		.loc 1 709 1 view .LVU336
 1391 000c 7047     		bx	lr
 1392              		.cfi_endproc
 1393              	.LFE149:
 1395              		.section	.text.spi_quad_io23_output_enable,"ax",%progbits
 1396              		.align	1
 1397              		.global	spi_quad_io23_output_enable
 1398              		.syntax unified
 1399              		.thumb
 1400              		.thumb_func
 1402              	spi_quad_io23_output_enable:
 1403              	.LVL126:
 1404              	.LFB150:
 710:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 711:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 712:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable SPI_IO2 and SPI_IO3 pin output
 713:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(only x=5)
 714:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 715:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 716:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 717:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_quad_io23_output_enable(uint32_t spi_periph)
 718:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1405              		.loc 1 718 1 is_stmt 1 view -0
 1406              		.cfi_startproc
 1407              		@ args = 0, pretend = 0, frame = 0
 1408              		@ frame_needed = 0, uses_anonymous_args = 0
 1409              		@ link register save eliminated.
 719:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) |= (uint32_t)SPI_QCTL_IO23_DRV;
 1410              		.loc 1 719 5 view .LVU338
 1411 0000 D0F88030 		ldr	r3, [r0, #128]
 1412              		.loc 1 719 26 is_stmt 0 view .LVU339
 1413 0004 43F00403 		orr	r3, r3, #4
 1414 0008 C0F88030 		str	r3, [r0, #128]
 720:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1415              		.loc 1 720 1 view .LVU340
 1416 000c 7047     		bx	lr
 1417              		.cfi_endproc
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 38


 1418              	.LFE150:
 1420              		.section	.text.spi_quad_io23_output_disable,"ax",%progbits
 1421              		.align	1
 1422              		.global	spi_quad_io23_output_disable
 1423              		.syntax unified
 1424              		.thumb
 1425              		.thumb_func
 1427              	spi_quad_io23_output_disable:
 1428              	.LVL127:
 1429              	.LFB151:
 721:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 722:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 723:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****    \brief      disable SPI_IO2 and SPI_IO3 pin output
 724:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****    \param[in]  spi_periph: SPIx(only x=5)
 725:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****    \param[out] none
 726:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****    \retval     none
 727:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 728:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_quad_io23_output_disable(uint32_t spi_periph)
 729:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1430              		.loc 1 729 1 is_stmt 1 view -0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              		@ link register save eliminated.
 730:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     SPI_QCTL(spi_periph) &= (uint32_t)(~SPI_QCTL_IO23_DRV);
 1435              		.loc 1 730 5 view .LVU342
 1436 0000 D0F88030 		ldr	r3, [r0, #128]
 1437              		.loc 1 730 26 is_stmt 0 view .LVU343
 1438 0004 23F00403 		bic	r3, r3, #4
 1439 0008 C0F88030 		str	r3, [r0, #128]
 731:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1440              		.loc 1 731 1 view .LVU344
 1441 000c 7047     		bx	lr
 1442              		.cfi_endproc
 1443              	.LFE151:
 1445              		.section	.text.spi_i2s_flag_get,"ax",%progbits
 1446              		.align	1
 1447              		.global	spi_i2s_flag_get
 1448              		.syntax unified
 1449              		.thumb
 1450              		.thumb_func
 1452              	spi_i2s_flag_get:
 1453              	.LVL128:
 1454              	.LFB152:
 732:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 733:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 734:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      get SPI and I2S flag status
 735:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 736:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_i2s_flag: SPI/I2S flag status
 737:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which are shown as below:
 738:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_TBE: transmit buffer empty flag
 739:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_RBNE: receive buffer not empty flag
 740:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_TRANS: transmit on-going flag
 741:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_RXORERR: receive overrun error flag
 742:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_CONFERR: mode config error flag
 743:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_CRCERR: CRC error flag
 744:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_FLAG_FERR: format error flag
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 39


 745:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_TBE: transmit buffer empty flag
 746:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_RBNE: receive buffer not empty flag
 747:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_TRANS: transmit on-going flag
 748:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_RXORERR: overrun error flag
 749:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_TXURERR: underrun error flag
 750:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_CH: channel side flag
 751:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_FLAG_FERR: format error flag
 752:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 753:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     FlagStatus: SET or RESET
 754:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 755:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** FlagStatus spi_i2s_flag_get(uint32_t spi_periph, uint32_t flag)
 756:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1455              		.loc 1 756 1 is_stmt 1 view -0
 1456              		.cfi_startproc
 1457              		@ args = 0, pretend = 0, frame = 0
 1458              		@ frame_needed = 0, uses_anonymous_args = 0
 1459              		@ link register save eliminated.
 757:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if(SPI_STAT(spi_periph) & flag) {
 1460              		.loc 1 757 5 view .LVU346
 1461              		.loc 1 757 8 is_stmt 0 view .LVU347
 1462 0000 8368     		ldr	r3, [r0, #8]
 1463              		.loc 1 757 7 view .LVU348
 1464 0002 0B42     		tst	r3, r1
 1465 0004 01D0     		beq	.L76
 758:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         return SET;
 1466              		.loc 1 758 16 view .LVU349
 1467 0006 0120     		movs	r0, #1
 1468              	.LVL129:
 1469              		.loc 1 758 16 view .LVU350
 1470 0008 7047     		bx	lr
 1471              	.LVL130:
 1472              	.L76:
 759:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 760:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         return RESET;
 1473              		.loc 1 760 16 view .LVU351
 1474 000a 0020     		movs	r0, #0
 1475              	.LVL131:
 761:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 762:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1476              		.loc 1 762 1 view .LVU352
 1477 000c 7047     		bx	lr
 1478              		.cfi_endproc
 1479              	.LFE152:
 1481              		.section	.text.spi_i2s_interrupt_enable,"ax",%progbits
 1482              		.align	1
 1483              		.global	spi_i2s_interrupt_enable
 1484              		.syntax unified
 1485              		.thumb
 1486              		.thumb_func
 1488              	spi_i2s_interrupt_enable:
 1489              	.LVL132:
 1490              	.LFB153:
 763:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 764:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 765:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      enable SPI and I2S interrupt
 766:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 767:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_i2s_int: SPI/I2S interrupt
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 40


 768:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 769:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 770:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 771:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 772:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                                    transmission underrun error and format error interrupt
 773:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 774:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 775:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 776:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_i2s_interrupt_enable(uint32_t spi_periph, uint8_t interrupt)
 777:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1491              		.loc 1 777 1 is_stmt 1 view -0
 1492              		.cfi_startproc
 1493              		@ args = 0, pretend = 0, frame = 0
 1494              		@ frame_needed = 0, uses_anonymous_args = 0
 1495              		@ link register save eliminated.
 778:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     switch(interrupt) {
 1496              		.loc 1 778 5 view .LVU354
 1497 0000 0129     		cmp	r1, #1
 1498 0002 08D0     		beq	.L78
 1499 0004 0229     		cmp	r1, #2
 1500 0006 0BD0     		beq	.L79
 1501 0008 01B1     		cbz	r1, .L81
 1502              	.L77:
 779:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 780:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_TBE:
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_TBEIE;
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 783:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 784:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_RBNE:
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_RBNEIE;
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 787:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S error */
 788:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_ERR:
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) |= (uint32_t)SPI_CTL1_ERRIE;
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 791:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     default:
 792:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 793:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 794:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1503              		.loc 1 794 1 is_stmt 0 view .LVU355
 1504 000a 7047     		bx	lr
 1505              	.L81:
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1506              		.loc 1 781 9 is_stmt 1 view .LVU356
 1507 000c 4368     		ldr	r3, [r0, #4]
 781:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1508              		.loc 1 781 30 is_stmt 0 view .LVU357
 1509 000e 43F08003 		orr	r3, r3, #128
 1510 0012 4360     		str	r3, [r0, #4]
 782:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1511              		.loc 1 782 9 is_stmt 1 view .LVU358
 1512 0014 7047     		bx	lr
 1513              	.L78:
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1514              		.loc 1 785 9 view .LVU359
 1515 0016 4368     		ldr	r3, [r0, #4]
 785:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 41


 1516              		.loc 1 785 30 is_stmt 0 view .LVU360
 1517 0018 43F04003 		orr	r3, r3, #64
 1518 001c 4360     		str	r3, [r0, #4]
 786:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S error */
 1519              		.loc 1 786 9 is_stmt 1 view .LVU361
 1520 001e 7047     		bx	lr
 1521              	.L79:
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1522              		.loc 1 789 9 view .LVU362
 1523 0020 4368     		ldr	r3, [r0, #4]
 789:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1524              		.loc 1 789 30 is_stmt 0 view .LVU363
 1525 0022 43F02003 		orr	r3, r3, #32
 1526 0026 4360     		str	r3, [r0, #4]
 790:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     default:
 1527              		.loc 1 790 9 is_stmt 1 view .LVU364
 1528              		.loc 1 794 1 is_stmt 0 view .LVU365
 1529 0028 EFE7     		b	.L77
 1530              		.cfi_endproc
 1531              	.LFE153:
 1533              		.section	.text.spi_i2s_interrupt_disable,"ax",%progbits
 1534              		.align	1
 1535              		.global	spi_i2s_interrupt_disable
 1536              		.syntax unified
 1537              		.thumb
 1538              		.thumb_func
 1540              	spi_i2s_interrupt_disable:
 1541              	.LVL133:
 1542              	.LFB154:
 795:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 796:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 797:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      disable SPI and I2S interrupt
 798:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 799:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_i2s_int: SPI/I2S interrupt
 800:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which is shown as below:
 801:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_TBE: transmit buffer empty interrupt
 802:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_RBNE: receive buffer not empty interrupt
 803:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_ERR: CRC error,configuration error,reception overrun error,
 804:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                                    transmission underrun error and format error interrupt
 805:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 806:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     none
 807:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 808:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** void spi_i2s_interrupt_disable(uint32_t spi_periph, uint8_t interrupt)
 809:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1543              		.loc 1 809 1 is_stmt 1 view -0
 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 0
 1546              		@ frame_needed = 0, uses_anonymous_args = 0
 1547              		@ link register save eliminated.
 810:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     switch(interrupt) {
 1548              		.loc 1 810 5 view .LVU367
 1549 0000 0129     		cmp	r1, #1
 1550 0002 08D0     		beq	.L83
 1551 0004 0229     		cmp	r1, #2
 1552 0006 0BD0     		beq	.L84
 1553 0008 01B1     		cbz	r1, .L86
 1554              	.L82:
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 42


 811:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
 812:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_TBE :
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_TBEIE);
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 815:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 816:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_RBNE :
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_RBNEIE);
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 819:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S error */
 820:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_ERR :
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         SPI_CTL1(spi_periph) &= (uint32_t)(~SPI_CTL1_ERRIE);
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 823:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     default :
 824:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 825:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 826:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1555              		.loc 1 826 1 is_stmt 0 view .LVU368
 1556 000a 7047     		bx	lr
 1557              	.L86:
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1558              		.loc 1 813 9 is_stmt 1 view .LVU369
 1559 000c 4368     		ldr	r3, [r0, #4]
 813:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1560              		.loc 1 813 30 is_stmt 0 view .LVU370
 1561 000e 23F08003 		bic	r3, r3, #128
 1562 0012 4360     		str	r3, [r0, #4]
 814:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 1563              		.loc 1 814 9 is_stmt 1 view .LVU371
 1564 0014 7047     		bx	lr
 1565              	.L83:
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1566              		.loc 1 817 9 view .LVU372
 1567 0016 4368     		ldr	r3, [r0, #4]
 817:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1568              		.loc 1 817 30 is_stmt 0 view .LVU373
 1569 0018 23F04003 		bic	r3, r3, #64
 1570 001c 4360     		str	r3, [r0, #4]
 818:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S error */
 1571              		.loc 1 818 9 is_stmt 1 view .LVU374
 1572 001e 7047     		bx	lr
 1573              	.L84:
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1574              		.loc 1 821 9 view .LVU375
 1575 0020 4368     		ldr	r3, [r0, #4]
 821:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1576              		.loc 1 821 30 is_stmt 0 view .LVU376
 1577 0022 23F02003 		bic	r3, r3, #32
 1578 0026 4360     		str	r3, [r0, #4]
 822:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     default :
 1579              		.loc 1 822 9 is_stmt 1 view .LVU377
 1580              		.loc 1 826 1 is_stmt 0 view .LVU378
 1581 0028 EFE7     		b	.L82
 1582              		.cfi_endproc
 1583              	.LFE154:
 1585              		.section	.text.spi_i2s_interrupt_flag_get,"ax",%progbits
 1586              		.align	1
 1587              		.global	spi_i2s_interrupt_flag_get
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 43


 1588              		.syntax unified
 1589              		.thumb
 1590              		.thumb_func
 1592              	spi_i2s_interrupt_flag_get:
 1593              	.LVL134:
 1594              	.LFB155:
 827:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 828:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** /*!
 829:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \brief      get SPI and I2S interrupt flag status
 830:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_periph: SPIx(x=0,1,2,3,4,5)
 831:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[in]  spi_i2s_int: SPI/I2S interrupt flag status
 832:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****                 only one parameter can be selected which are shown as below:
 833:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_FLAG_TBE: transmit buffer empty interrupt flag
 834:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_FLAG_RBNE: receive buffer not empty interrupt flag
 835:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_FLAG_RXORERR: overrun interrupt flag
 836:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_INT_FLAG_CONFERR: config error interrupt flag
 837:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_INT_FLAG_CRCERR: CRC error interrupt flag
 838:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        I2S_INT_FLAG_TXURERR: underrun error interrupt flag
 839:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****       \arg        SPI_I2S_INT_FLAG_FERR: format error interrupt flag
 840:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \param[out] none
 841:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     \retval     FlagStatus: SET or RESET
 842:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** */
 843:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** FlagStatus spi_i2s_interrupt_flag_get(uint32_t spi_periph, uint8_t interrupt)
 844:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** {
 1595              		.loc 1 844 1 is_stmt 1 view -0
 1596              		.cfi_startproc
 1597              		@ args = 0, pretend = 0, frame = 0
 1598              		@ frame_needed = 0, uses_anonymous_args = 0
 1599              		@ link register save eliminated.
 845:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     uint32_t reg1 = SPI_STAT(spi_periph);
 1600              		.loc 1 845 5 view .LVU380
 1601              		.loc 1 845 14 is_stmt 0 view .LVU381
 1602 0000 8368     		ldr	r3, [r0, #8]
 1603              	.LVL135:
 846:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     uint32_t reg2 = SPI_CTL1(spi_periph);
 1604              		.loc 1 846 5 is_stmt 1 view .LVU382
 1605              		.loc 1 846 14 is_stmt 0 view .LVU383
 1606 0002 4268     		ldr	r2, [r0, #4]
 1607              	.LVL136:
 847:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** 
 848:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     switch(interrupt) {
 1608              		.loc 1 848 5 is_stmt 1 view .LVU384
 1609 0004 0629     		cmp	r1, #6
 1610 0006 09D8     		bhi	.L88
 1611 0008 DFE801F0 		tbb	[pc, r1]
 1612              	.LVL137:
 1613              	.L90:
 1614 000c 04       		.byte	(.L96-.L90)/2
 1615 000d 0C       		.byte	(.L95-.L90)/2
 1616 000e 11       		.byte	(.L94-.L90)/2
 1617 000f 16       		.byte	(.L93-.L90)/2
 1618 0010 1B       		.byte	(.L92-.L90)/2
 1619 0011 20       		.byte	(.L91-.L90)/2
 1620 0012 25       		.byte	(.L89-.L90)/2
 1621 0013 00       		.p2align 1
 1622              	.L96:
 849:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S transmit buffer empty interrupt */
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 44


 850:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_FLAG_TBE :
 851:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_TBE;
 1623              		.loc 1 851 9 view .LVU385
 1624              		.loc 1 851 14 is_stmt 0 view .LVU386
 1625 0014 03F00203 		and	r3, r3, #2
 1626              	.LVL138:
 852:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_TBEIE;
 1627              		.loc 1 852 9 is_stmt 1 view .LVU387
 1628              		.loc 1 852 14 is_stmt 0 view .LVU388
 1629 0018 02F08002 		and	r2, r2, #128
 1630              	.LVL139:
 853:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1631              		.loc 1 853 9 is_stmt 1 view .LVU389
 1632              	.L88:
 854:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S receive buffer not empty interrupt */
 855:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_FLAG_RBNE :
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_RBNE;
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 859:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S overrun interrupt */
 860:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_FLAG_RXORERR :
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_RXORERR;
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 864:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI config error interrupt */
 865:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_INT_FLAG_CONFERR :
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_CONFERR;
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 869:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI CRC error interrupt */
 870:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_INT_FLAG_CRCERR :
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_CRCERR;
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 874:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* I2S underrun error interrupt */
 875:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case I2S_INT_FLAG_TXURERR :
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_TXURERR;
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 879:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S format error interrupt */
 880:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     case SPI_I2S_INT_FLAG_FERR :
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg1 = reg1 & SPI_STAT_FERR;
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 884:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     default :
 885:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 886:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 887:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /*get SPI/I2S interrupt flag status */
 888:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     if(reg1 && reg2) {
 1633              		.loc 1 888 5 view .LVU390
 1634              		.loc 1 888 7 is_stmt 0 view .LVU391
 1635 001c 03B3     		cbz	r3, .L98
 1636              		.loc 1 888 13 discriminator 1 view .LVU392
 1637 001e 0ABB     		cbnz	r2, .L99
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         return SET;
 890:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 891:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         return RESET;
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 45


 1638              		.loc 1 891 16 view .LVU393
 1639 0020 0020     		movs	r0, #0
 1640 0022 7047     		bx	lr
 1641              	.L95:
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1642              		.loc 1 856 9 is_stmt 1 view .LVU394
 856:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_RBNEIE;
 1643              		.loc 1 856 14 is_stmt 0 view .LVU395
 1644 0024 03F00103 		and	r3, r3, #1
 1645              	.LVL140:
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1646              		.loc 1 857 9 is_stmt 1 view .LVU396
 857:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1647              		.loc 1 857 14 is_stmt 0 view .LVU397
 1648 0028 02F04002 		and	r2, r2, #64
 1649              	.LVL141:
 858:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S overrun interrupt */
 1650              		.loc 1 858 9 is_stmt 1 view .LVU398
 1651 002c F6E7     		b	.L88
 1652              	.L94:
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1653              		.loc 1 861 9 view .LVU399
 861:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1654              		.loc 1 861 14 is_stmt 0 view .LVU400
 1655 002e 03F04003 		and	r3, r3, #64
 1656              	.LVL142:
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1657              		.loc 1 862 9 is_stmt 1 view .LVU401
 862:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1658              		.loc 1 862 14 is_stmt 0 view .LVU402
 1659 0032 02F02002 		and	r2, r2, #32
 1660              	.LVL143:
 863:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI config error interrupt */
 1661              		.loc 1 863 9 is_stmt 1 view .LVU403
 1662 0036 F1E7     		b	.L88
 1663              	.L93:
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1664              		.loc 1 866 9 view .LVU404
 866:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1665              		.loc 1 866 14 is_stmt 0 view .LVU405
 1666 0038 03F02003 		and	r3, r3, #32
 1667              	.LVL144:
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1668              		.loc 1 867 9 is_stmt 1 view .LVU406
 867:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1669              		.loc 1 867 14 is_stmt 0 view .LVU407
 1670 003c 02F02002 		and	r2, r2, #32
 1671              	.LVL145:
 868:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI CRC error interrupt */
 1672              		.loc 1 868 9 is_stmt 1 view .LVU408
 1673 0040 ECE7     		b	.L88
 1674              	.L92:
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1675              		.loc 1 871 9 view .LVU409
 871:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1676              		.loc 1 871 14 is_stmt 0 view .LVU410
 1677 0042 03F01003 		and	r3, r3, #16
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 46


 1678              	.LVL146:
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1679              		.loc 1 872 9 is_stmt 1 view .LVU411
 872:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1680              		.loc 1 872 14 is_stmt 0 view .LVU412
 1681 0046 02F02002 		and	r2, r2, #32
 1682              	.LVL147:
 873:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* I2S underrun error interrupt */
 1683              		.loc 1 873 9 is_stmt 1 view .LVU413
 1684 004a E7E7     		b	.L88
 1685              	.L91:
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1686              		.loc 1 876 9 view .LVU414
 876:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1687              		.loc 1 876 14 is_stmt 0 view .LVU415
 1688 004c 03F00803 		and	r3, r3, #8
 1689              	.LVL148:
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1690              		.loc 1 877 9 is_stmt 1 view .LVU416
 877:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1691              		.loc 1 877 14 is_stmt 0 view .LVU417
 1692 0050 02F02002 		and	r2, r2, #32
 1693              	.LVL149:
 878:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     /* SPI/I2S format error interrupt */
 1694              		.loc 1 878 9 is_stmt 1 view .LVU418
 1695 0054 E2E7     		b	.L88
 1696              	.L89:
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1697              		.loc 1 881 9 view .LVU419
 881:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         reg2 = reg2 & SPI_CTL1_ERRIE;
 1698              		.loc 1 881 14 is_stmt 0 view .LVU420
 1699 0056 03F48073 		and	r3, r3, #256
 1700              	.LVL150:
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1701              		.loc 1 882 9 is_stmt 1 view .LVU421
 882:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****         break;
 1702              		.loc 1 882 14 is_stmt 0 view .LVU422
 1703 005a 02F02002 		and	r2, r2, #32
 1704              	.LVL151:
 883:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     default :
 1705              		.loc 1 883 9 is_stmt 1 view .LVU423
 1706 005e DDE7     		b	.L88
 1707              	.L98:
 1708              		.loc 1 891 16 is_stmt 0 view .LVU424
 1709 0060 0020     		movs	r0, #0
 1710 0062 7047     		bx	lr
 1711              	.L99:
 889:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     } else {
 1712              		.loc 1 889 16 view .LVU425
 1713 0064 0120     		movs	r0, #1
 892:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c ****     }
 893:../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Source/gd32f4xx_spi.c **** }
 1714              		.loc 1 893 1 view .LVU426
 1715 0066 7047     		bx	lr
 1716              		.cfi_endproc
 1717              	.LFE155:
 1719              		.text
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 47


 1720              	.Letext0:
 1721              		.file 2 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/machi
 1722              		.file 3 "/Applications/ArmGNUToolchain/12.2.mpacbti-rel1/arm-none-eabi/arm-none-eabi/include/sys/_
 1723              		.file 4 "../../../GD32F4xx_Firmware_Library/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 1724              		.file 5 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_rcu.h"
 1725              		.file 6 "../../../GD32F4xx_Firmware_Library/GD32F4xx_standard_peripheral/Include/gd32f4xx_spi.h"
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 48


DEFINED SYMBOLS
                            *ABS*:00000000 gd32f4xx_spi.c
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:21     .text.spi_i2s_deinit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:27     .text.spi_i2s_deinit:00000000 spi_i2s_deinit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:150    .text.spi_i2s_deinit:0000009c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:156    .text.spi_struct_para_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:162    .text.spi_struct_para_init:00000000 spi_struct_para_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:198    .text.spi_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:204    .text.spi_init:00000000 spi_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:279    .text.spi_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:285    .text.spi_enable:00000000 spi_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:304    .text.spi_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:310    .text.spi_disable:00000000 spi_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:329    .text.i2s_init:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:335    .text.i2s_init:00000000 i2s_init
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:388    .text.i2s_psc_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:394    .text.i2s_psc_config:00000000 i2s_psc_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:601    .text.i2s_psc_config:000000d4 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:609    .text.i2s_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:615    .text.i2s_enable:00000000 i2s_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:634    .text.i2s_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:640    .text.i2s_disable:00000000 i2s_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:659    .text.spi_nss_output_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:665    .text.spi_nss_output_enable:00000000 spi_nss_output_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:684    .text.spi_nss_output_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:690    .text.spi_nss_output_disable:00000000 spi_nss_output_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:709    .text.spi_nss_internal_high:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:715    .text.spi_nss_internal_high:00000000 spi_nss_internal_high
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:734    .text.spi_nss_internal_low:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:740    .text.spi_nss_internal_low:00000000 spi_nss_internal_low
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:759    .text.spi_dma_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:765    .text.spi_dma_enable:00000000 spi_dma_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:794    .text.spi_dma_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:800    .text.spi_dma_disable:00000000 spi_dma_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:829    .text.spi_i2s_data_frame_format_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:835    .text.spi_i2s_data_frame_format_config:00000000 spi_i2s_data_frame_format_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:859    .text.spi_i2s_data_transmit:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:865    .text.spi_i2s_data_transmit:00000000 spi_i2s_data_transmit
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:882    .text.spi_i2s_data_receive:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:888    .text.spi_i2s_data_receive:00000000 spi_i2s_data_receive
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:907    .text.spi_bidirectional_transfer_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:913    .text.spi_bidirectional_transfer_config:00000000 spi_bidirectional_transfer_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:943    .text.i2s_full_duplex_mode_config:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:949    .text.i2s_full_duplex_mode_config:00000000 i2s_full_duplex_mode_config
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1035   .text.spi_i2s_format_error_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1041   .text.spi_i2s_format_error_clear:00000000 spi_i2s_format_error_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1061   .text.spi_crc_polynomial_set:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1067   .text.spi_crc_polynomial_set:00000000 spi_crc_polynomial_set
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1084   .text.spi_crc_polynomial_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1090   .text.spi_crc_polynomial_get:00000000 spi_crc_polynomial_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1109   .text.spi_crc_on:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1115   .text.spi_crc_on:00000000 spi_crc_on
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1134   .text.spi_crc_off:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1140   .text.spi_crc_off:00000000 spi_crc_off
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1159   .text.spi_crc_next:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1165   .text.spi_crc_next:00000000 spi_crc_next
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1184   .text.spi_crc_get:00000000 $t
ARM GAS  /var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s 			page 49


/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1190   .text.spi_crc_get:00000000 spi_crc_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1222   .text.spi_crc_error_clear:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1228   .text.spi_crc_error_clear:00000000 spi_crc_error_clear
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1246   .text.spi_ti_mode_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1252   .text.spi_ti_mode_enable:00000000 spi_ti_mode_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1271   .text.spi_ti_mode_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1277   .text.spi_ti_mode_disable:00000000 spi_ti_mode_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1296   .text.spi_quad_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1302   .text.spi_quad_enable:00000000 spi_quad_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1321   .text.spi_quad_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1327   .text.spi_quad_disable:00000000 spi_quad_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1346   .text.spi_quad_write_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1352   .text.spi_quad_write_enable:00000000 spi_quad_write_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1371   .text.spi_quad_read_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1377   .text.spi_quad_read_enable:00000000 spi_quad_read_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1396   .text.spi_quad_io23_output_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1402   .text.spi_quad_io23_output_enable:00000000 spi_quad_io23_output_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1421   .text.spi_quad_io23_output_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1427   .text.spi_quad_io23_output_disable:00000000 spi_quad_io23_output_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1446   .text.spi_i2s_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1452   .text.spi_i2s_flag_get:00000000 spi_i2s_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1482   .text.spi_i2s_interrupt_enable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1488   .text.spi_i2s_interrupt_enable:00000000 spi_i2s_interrupt_enable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1534   .text.spi_i2s_interrupt_disable:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1540   .text.spi_i2s_interrupt_disable:00000000 spi_i2s_interrupt_disable
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1586   .text.spi_i2s_interrupt_flag_get:00000000 $t
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1592   .text.spi_i2s_interrupt_flag_get:00000000 spi_i2s_interrupt_flag_get
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1614   .text.spi_i2s_interrupt_flag_get:0000000c $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1621   .text.spi_i2s_interrupt_flag_get:00000013 $d
/var/folders/h5/b3x4g50d3yx3hd9mlg8mn_600000gn/T//ccXpOmJM.s:1621   .text.spi_i2s_interrupt_flag_get:00000014 $t

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_osci_on
rcu_osci_stab_wait
rcu_i2s_clock_config
