# Labs

# Lab 14

1. sim mux_generate.v

![alt text](../../Prints/Day05/D5-L14-P1.png)

2. Synth and GLS sim mux_generate (exc)

![alt text](../../Prints/Day05/D5-L14-P2.png)

![alt text](../../Prints/Day05/D5-L14-P3.png)

==================================

3. sim demux_case.v

![alt text](../../Prints/Day05/D5-L14-P4.png)

4. Synth and GLS sim (exc)

![alt text](../../Prints/Day05/D5-L14-P5.png)

![alt text](../../Prints/Day05/D5-L14-P6.png)

==================================

5. sim demux_generate.v

![alt text](../../Prints/Day05/D5-L14-P7.png)

6. Synth and GLS sim (exc)

![alt text](../../Prints/Day05/D5-L14-P8.png)

![alt text](../../Prints/Day05/D5-L14-P9.png)

==================================

7. sim rca.v (include fa.v)

![alt text](../../Prints/Day05/D5-L14-P10.png)

8. Synth and GLS sim (exc)

![alt text](../../Prints/Day05/D5-L14-P11.png)

![alt text](../../Prints/Day05/D5-L14-P12.png)
