

================================================================
== Vitis HLS Report for 'global_graph_prediction'
================================================================
* Date:           Thu Apr 15 00:44:08 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      308|      308|  3.080 us|  3.080 us|  308|  308|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_336_2  |      300|      300|         2|          1|          1|   300|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       92|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       20|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      113|    -|
|Register             |        -|     -|      117|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      117|      225|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+--------------------+---------+----+---+----+-----+
    |         Instance         |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_54_1_1_U7183  |mul_32s_32s_54_1_1  |        0|   0|  0|  20|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+
    |Total                     |                    |        0|   0|  0|  20|    0|
    +--------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln336_fu_178_p2      |         +|   0|  0|  16|           9|           1|
    |ret_V_fu_218_p2          |         +|   0|  0|  61|          54|          54|
    |icmp_ln336_fu_184_p2     |      icmp|   0|  0|  11|           9|           9|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  92|          75|          67|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  54|         10|    1|         10|
    |ap_enable_reg_pp0_iter1  |  14|          3|    1|          3|
    |dim_reg_132              |   9|          2|    9|         18|
    |lhs_reg_143              |   9|          2|   32|         64|
    |mem_blk_n_AW             |   9|          2|    1|          2|
    |mem_blk_n_B              |   9|          2|    1|          2|
    |mem_blk_n_W              |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 113|         23|   46|        101|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |dim_reg_132              |   9|   0|    9|          0|
    |icmp_ln336_reg_250       |   1|   0|    1|          0|
    |lhs_reg_143              |  32|   0|   32|          0|
    |mem_addr_reg_239         |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 117|   0|  117|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  global_graph_prediction|  return value|
|m_axi_mem_AWVALID              |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREADY              |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWADDR               |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_AWID                 |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLEN                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_AWSIZE               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWBURST              |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWLOCK               |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_AWCACHE              |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWPROT               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_AWQOS                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWREGION             |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_AWUSER               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WVALID               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WREADY               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WDATA                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_WSTRB                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_WLAST                |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WID                  |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_WUSER                |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARVALID              |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREADY              |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARADDR               |  out|   64|       m_axi|                      mem|       pointer|
|m_axi_mem_ARID                 |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLEN                |  out|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_ARSIZE               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARBURST              |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARLOCK               |  out|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_ARCACHE              |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARPROT               |  out|    3|       m_axi|                      mem|       pointer|
|m_axi_mem_ARQOS                |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARREGION             |  out|    4|       m_axi|                      mem|       pointer|
|m_axi_mem_ARUSER               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RVALID               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RREADY               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RDATA                |   in|   32|       m_axi|                      mem|       pointer|
|m_axi_mem_RLAST                |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RID                  |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RUSER                |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_RRESP                |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BVALID               |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BREADY               |  out|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BRESP                |   in|    2|       m_axi|                      mem|       pointer|
|m_axi_mem_BID                  |   in|    1|       m_axi|                      mem|       pointer|
|m_axi_mem_BUSER                |   in|    1|       m_axi|                      mem|       pointer|
|d_out                          |   in|   64|     ap_none|                    d_out|        scalar|
|graph_pred_bias_V_0            |   in|   32|     ap_none|      graph_pred_bias_V_0|       pointer|
|graph_embedding_V_address0     |  out|    9|   ap_memory|        graph_embedding_V|         array|
|graph_embedding_V_ce0          |  out|    1|   ap_memory|        graph_embedding_V|         array|
|graph_embedding_V_q0           |   in|   32|   ap_memory|        graph_embedding_V|         array|
|graph_pred_weights_V_address0  |  out|    9|   ap_memory|     graph_pred_weights_V|         array|
|graph_pred_weights_V_ce0       |  out|    1|   ap_memory|     graph_pred_weights_V|         array|
|graph_pred_weights_V_q0        |   in|   32|   ap_memory|     graph_pred_weights_V|         array|
+-------------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %graph_embedding_V, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_31, i32 0, i32 100000, void @empty_12, void @empty_40, void @empty_31, i32 16, i32 16, i32 16, i32 16, void @empty_31, void @empty_31"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%d_out_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %d_out" [GIN_compute.cpp:335]   --->   Operation 13 'read' 'd_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%graph_pred_bias_V_0_load = load i32 %graph_pred_bias_V_0" [GIN_compute.cpp:335]   --->   Operation 14 'load' 'graph_pred_bias_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %d_out_read, i32 2, i32 63" [GIN_compute.cpp:335]   --->   Operation 15 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln335 = sext i62 %trunc_ln" [GIN_compute.cpp:335]   --->   Operation 16 'sext' 'sext_ln335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln335" [GIN_compute.cpp:335]   --->   Operation 17 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%br_ln336 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [GIN_compute.cpp:336]   --->   Operation 18 'br' 'br_ln336' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%dim = phi i9 0, void, i9 %add_ln336, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [GIN_compute.cpp:336]   --->   Operation 19 'phi' 'dim' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%lhs = phi i32 %graph_pred_bias_V_0_load, void, i32 %trunc_ln8, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split" [GIN_compute.cpp:335]   --->   Operation 20 'phi' 'lhs' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.71ns)   --->   "%add_ln336 = add i9 %dim, i9 1" [GIN_compute.cpp:336]   --->   Operation 21 'add' 'add_ln336' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.59ns)   --->   "%icmp_ln336 = icmp_eq  i9 %dim, i9 300" [GIN_compute.cpp:336]   --->   Operation 23 'icmp' 'icmp_ln336' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300"   --->   Operation 24 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln336 = br i1 %icmp_ln336, void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split, void" [GIN_compute.cpp:336]   --->   Operation 25 'br' 'br_ln336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%dim_cast = zext i9 %dim" [GIN_compute.cpp:336]   --->   Operation 26 'zext' 'dim_cast' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%graph_pred_weights_V_addr = getelementptr i32 %graph_pred_weights_V, i64 0, i64 %dim_cast"   --->   Operation 27 'getelementptr' 'graph_pred_weights_V_addr' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%graph_embedding_V_addr = getelementptr i32 %graph_embedding_V, i64 0, i64 %dim_cast"   --->   Operation 28 'getelementptr' 'graph_embedding_V_addr' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (1.19ns)   --->   "%r_V = load i9 %graph_embedding_V_addr"   --->   Operation 29 'load' 'r_V' <Predicate = (!icmp_ln336)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_2 : Operation 30 [2/2] (1.19ns)   --->   "%graph_pred_weights_V_load = load i9 %graph_pred_weights_V_addr"   --->   Operation 30 'load' 'graph_pred_weights_V_load' <Predicate = (!icmp_ln336)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>

State 3 <SV = 2> <Delay = 5.37>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln336 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [GIN_compute.cpp:336]   --->   Operation 31 'specloopname' 'specloopname_ln336' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (1.19ns)   --->   "%r_V = load i9 %graph_embedding_V_addr"   --->   Operation 32 'load' 'r_V' <Predicate = (!icmp_ln336)> <Delay = 1.19> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %r_V"   --->   Operation 33 'sext' 'sext_ln1115' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_3 : Operation 34 [1/2] (1.19ns)   --->   "%graph_pred_weights_V_load = load i9 %graph_pred_weights_V_addr"   --->   Operation 34 'load' 'graph_pred_weights_V_load' <Predicate = (!icmp_ln336)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 300> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i32 %graph_pred_weights_V_load"   --->   Operation 35 'sext' 'sext_ln1118' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (3.17ns)   --->   "%r_V_1 = mul i54 %sext_ln1118, i54 %sext_ln1115"   --->   Operation 36 'mul' 'r_V_1' <Predicate = (!icmp_ln336)> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %lhs, i22 0"   --->   Operation 37 'bitconcatenate' 'lhs_1' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.01ns)   --->   "%ret_V = add i54 %lhs_1, i54 %r_V_1"   --->   Operation 38 'add' 'ret_V' <Predicate = (!icmp_ln336)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53"   --->   Operation 39 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln336)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi21ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi10ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln336)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 7.30>
ST_4 : Operation 41 [1/1] (7.30ns)   --->   "%mem_addr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i64 %mem_addr, i32 1"   --->   Operation 41 'writereq' 'mem_addr_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 3> <Delay = 7.30>
ST_5 : Operation 42 [1/1] (7.30ns)   --->   "%write_ln727 = write void @_ssdm_op_Write.m_axi.i32P1A, i64 %mem_addr, i32 %lhs, i4 15"   --->   Operation 42 'write' 'write_ln727' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 7.30>
ST_6 : Operation 43 [5/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 43 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 7.30>
ST_7 : Operation 44 [4/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 44 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 7.30>
ST_8 : Operation 45 [3/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 45 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 7.30>
ST_9 : Operation 46 [2/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 46 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 8> <Delay = 7.30>
ST_10 : Operation 47 [1/5] (7.30ns)   --->   "%mem_addr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i64 %mem_addr"   --->   Operation 47 'writeresp' 'mem_addr_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln340 = ret" [GIN_compute.cpp:340]   --->   Operation 48 'ret' 'ret_ln340' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ d_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ graph_pred_bias_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ graph_embedding_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ graph_pred_weights_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0           (specmemcore      ) [ 00000000000]
specinterface_ln0         (specinterface    ) [ 00000000000]
d_out_read                (read             ) [ 00000000000]
graph_pred_bias_V_0_load  (load             ) [ 01110000000]
trunc_ln                  (partselect       ) [ 00000000000]
sext_ln335                (sext             ) [ 00000000000]
mem_addr                  (getelementptr    ) [ 00111111111]
br_ln336                  (br               ) [ 01110000000]
dim                       (phi              ) [ 00100000000]
lhs                       (phi              ) [ 00111100000]
add_ln336                 (add              ) [ 01110000000]
specpipeline_ln0          (specpipeline     ) [ 00000000000]
icmp_ln336                (icmp             ) [ 00110000000]
empty                     (speclooptripcount) [ 00000000000]
br_ln336                  (br               ) [ 00000000000]
dim_cast                  (zext             ) [ 00000000000]
graph_pred_weights_V_addr (getelementptr    ) [ 00110000000]
graph_embedding_V_addr    (getelementptr    ) [ 00110000000]
specloopname_ln336        (specloopname     ) [ 00000000000]
r_V                       (load             ) [ 00000000000]
sext_ln1115               (sext             ) [ 00000000000]
graph_pred_weights_V_load (load             ) [ 00000000000]
sext_ln1118               (sext             ) [ 00000000000]
r_V_1                     (mul              ) [ 00000000000]
lhs_1                     (bitconcatenate   ) [ 00000000000]
ret_V                     (add              ) [ 00000000000]
trunc_ln8                 (partselect       ) [ 01110000000]
br_ln0                    (br               ) [ 01110000000]
mem_addr_req              (writereq         ) [ 00000000000]
write_ln727               (write            ) [ 00000000000]
mem_addr_resp             (writeresp        ) [ 00000000000]
ret_ln340                 (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="graph_pred_bias_V_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_bias_V_0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="graph_embedding_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_embedding_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="graph_pred_weights_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="graph_pred_weights_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_40"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i32.i22"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i54.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="d_out_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="d_out_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_writeresp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="mem_addr_req/4 mem_addr_resp/6 "/>
</bind>
</comp>

<comp id="97" class="1004" name="write_ln727_write_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="0" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="3"/>
<pin id="100" dir="0" index="2" bw="32" slack="2"/>
<pin id="101" dir="0" index="3" bw="1" slack="0"/>
<pin id="102" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln727/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="graph_pred_weights_V_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="9" slack="0"/>
<pin id="110" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="graph_pred_weights_V_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="graph_embedding_V_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="9" slack="0"/>
<pin id="117" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="graph_embedding_V_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="9" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="9" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="graph_pred_weights_V_load/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="dim_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="1"/>
<pin id="134" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="dim (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="dim_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="1"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="dim/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="lhs_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="lhs (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="lhs_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="32" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="lhs/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="graph_pred_bias_V_0_load_load_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="graph_pred_bias_V_0_load/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="62" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="3" slack="0"/>
<pin id="162" dir="0" index="3" bw="7" slack="0"/>
<pin id="163" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sext_ln335_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="62" slack="0"/>
<pin id="170" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln335/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="mem_addr_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="64" slack="0"/>
<pin id="174" dir="0" index="1" bw="64" slack="0"/>
<pin id="175" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln336_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="9" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln336/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln336_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="9" slack="0"/>
<pin id="186" dir="0" index="1" bw="9" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln336/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dim_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dim_cast/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="sext_ln1115_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1115/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sext_ln1118_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="r_V_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="lhs_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="54" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_1/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ret_V_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="54" slack="0"/>
<pin id="220" dir="0" index="1" bw="54" slack="0"/>
<pin id="221" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln8_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="54" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="0"/>
<pin id="228" dir="0" index="3" bw="7" slack="0"/>
<pin id="229" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/3 "/>
</bind>
</comp>

<comp id="234" class="1005" name="graph_pred_bias_V_0_load_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="graph_pred_bias_V_0_load "/>
</bind>
</comp>

<comp id="239" class="1005" name="mem_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="add_ln336_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="9" slack="0"/>
<pin id="247" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln336 "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln336_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="1"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln336 "/>
</bind>
</comp>

<comp id="254" class="1005" name="graph_pred_weights_V_addr_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="9" slack="1"/>
<pin id="256" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="graph_pred_weights_V_addr "/>
</bind>
</comp>

<comp id="259" class="1005" name="graph_embedding_V_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="9" slack="1"/>
<pin id="261" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="graph_embedding_V_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="trunc_ln8_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="76" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="50" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="103"><net_src comp="78" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="80" pin="0"/><net_sink comp="97" pin=3"/></net>

<net id="105"><net_src comp="82" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="60" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="60" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="106" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="143" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="153"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="84" pin="2"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="171"><net_src comp="158" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="0" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="168" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="136" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="136" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="54" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="136" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="199"><net_src comp="120" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="126" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="143" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="68" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="222"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="204" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="72" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="74" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="237"><net_src comp="154" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="242"><net_src comp="172" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="248"><net_src comp="178" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="253"><net_src comp="184" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="106" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="262"><net_src comp="113" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="267"><net_src comp="224" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="147" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {4 5 6 7 8 9 10 }
	Port: graph_pred_bias_V_0 | {}
	Port: graph_embedding_V | {}
	Port: graph_pred_weights_V | {}
 - Input state : 
	Port: global_graph_prediction : mem | {}
	Port: global_graph_prediction : d_out | {1 }
	Port: global_graph_prediction : graph_pred_bias_V_0 | {1 }
	Port: global_graph_prediction : graph_embedding_V | {2 3 }
	Port: global_graph_prediction : graph_pred_weights_V | {2 3 }
  - Chain level:
	State 1
		sext_ln335 : 1
		mem_addr : 2
	State 2
		add_ln336 : 1
		icmp_ln336 : 1
		br_ln336 : 2
		dim_cast : 1
		graph_pred_weights_V_addr : 2
		graph_embedding_V_addr : 2
		r_V : 3
		graph_pred_weights_V_load : 3
	State 3
		sext_ln1115 : 1
		sext_ln1118 : 1
		r_V_1 : 2
		ret_V : 3
		trunc_ln8 : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln336_fu_178    |    0    |    0    |    16   |
|          |       ret_V_fu_218      |    0    |    0    |    61   |
|----------|-------------------------|---------|---------|---------|
|    mul   |       r_V_1_fu_204      |    0    |    0    |    20   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |    icmp_ln336_fu_184    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|   read   |  d_out_read_read_fu_84  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_90   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln727_write_fu_97 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_158     |    0    |    0    |    0    |
|          |     trunc_ln8_fu_224    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln335_fu_168    |    0    |    0    |    0    |
|   sext   |    sext_ln1115_fu_196   |    0    |    0    |    0    |
|          |    sext_ln1118_fu_200   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     dim_cast_fu_190     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       lhs_1_fu_210      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    0    |    0    |   108   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add_ln336_reg_245        |    9   |
|           dim_reg_132           |    9   |
|  graph_embedding_V_addr_reg_259 |    9   |
| graph_pred_bias_V_0_load_reg_234|   32   |
|graph_pred_weights_V_addr_reg_254|    9   |
|        icmp_ln336_reg_250       |    1   |
|           lhs_reg_143           |   32   |
|         mem_addr_reg_239        |   32   |
|        trunc_ln8_reg_264        |   32   |
+---------------------------------+--------+
|              Total              |   165  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_90 |  p0  |   2  |   1  |    2   |
|  grp_access_fu_120  |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_126  |  p0  |   2  |   9  |   18   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   38   ||  1.161  ||    18   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   108  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   165  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   165  |   126  |
+-----------+--------+--------+--------+--------+
