WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500063 heartbeat IPC: 3.9999 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 35 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500064 cumulative IPC: 3.9999 (Simulation time: 0 hr 0 min 35 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500064 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10118286 heartbeat IPC: 1.31265 cumulative IPC: 1.31265 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 17697204 heartbeat IPC: 1.31945 cumulative IPC: 1.31604 (Simulation time: 0 hr 3 min 12 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 25284340 heartbeat IPC: 1.31803 cumulative IPC: 1.3167 (Simulation time: 0 hr 3 min 57 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 32865444 heartbeat IPC: 1.31907 cumulative IPC: 1.31729 (Simulation time: 0 hr 4 min 42 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 40665546 heartbeat IPC: 1.28204 cumulative IPC: 1.31009 (Simulation time: 0 hr 5 min 28 sec) 
Simulation finished CPU 0 instructions: 50000003 cycles: 38165483 cumulative IPC: 1.31009 (Simulation time: 0 hr 5 min 28 sec) 

Simulation complete CPU 0 instructions: 50000003 cycles: 38165483 (Simulation time: 0 hr 5 min 28 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/631.deepsjeng_s-928B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.31009 instructions: 50000003 cycles: 38165483
CPU 0 Branch Prediction Accuracy: 89.1569% MPKI: 16.1133 Average ROB Occupancy at Mispredict: 28.2313
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01754
BRANCH_INDIRECT: 0.01102
BRANCH_CONDITIONAL: 15.5915
BRANCH_DIRECT_CALL: 0.01738
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.47578

LLC TOTAL       ACCESS:      37406  HIT:      10255  MISS:      27151
LLC LOAD         ACCESS:      15030  HIT:        788  MISS:      14242
LLC RFO          ACCESS:        768  HIT:        412  MISS:        356
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       8706  HIT:       8697  MISS:          9
LLC TRANSLATION  ACCESS:      12902  HIT:        358  MISS:      12544
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 122.681 cycles
cpu0_DTLB TOTAL       ACCESS:   11695691  HIT:   11642748  MISS:      52943
cpu0_DTLB LOAD         ACCESS:   11695691  HIT:   11642748  MISS:      52943
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 112.075 cycles
cpu0_ITLB TOTAL       ACCESS:    3544606  HIT:    3544606  MISS:          0
cpu0_ITLB LOAD         ACCESS:    3544606  HIT:    3544606  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   15599131  HIT:   15461327  MISS:     137804
cpu0_L1D LOAD         ACCESS:    9579298  HIT:    9501276  MISS:      78022
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    6001357  HIT:    5959068  MISS:      42289
cpu0_L1D TRANSLATION  ACCESS:      18476  HIT:        983  MISS:      17493
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.0163 cycles
cpu0_L1I TOTAL       ACCESS:    4203698  HIT:    4142203  MISS:      61495
cpu0_L1I LOAD         ACCESS:    4203698  HIT:    4142203  MISS:      61495
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 7.47097 cycles
cpu0_L2C TOTAL       ACCESS:     120263  HIT:      91554  MISS:      28709
cpu0_L2C LOAD         ACCESS:      73639  HIT:      58609  MISS:      15030
cpu0_L2C RFO          ACCESS:      13466  HIT:      12698  MISS:        768
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15705  HIT:      15696  MISS:          9
cpu0_L2C TRANSLATION  ACCESS:      17453  HIT:       4551  MISS:      12902
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 136.962 cycles
cpu0_STLB TOTAL       ACCESS:      13744  HIT:       4605  MISS:       9139
cpu0_STLB LOAD         ACCESS:      13744  HIT:       4605  MISS:       9139
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 636.225 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      11519
  ROW_BUFFER_MISS:      15623
 AVG DBUS CONGESTED CYCLE:    3.97506
 WQ ROW_BUFFER_HIT:         27
  ROW_BUFFER_MISS:       1159  FULL:          0

