--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 598760944717 paths analyzed, 6622 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  40.543ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tremainder_7 (SLICE_X9Y57.F1), 6619814569 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_28 (FF)
  Destination:          cpu0_ialu_div_tremainder_7 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.446ns (Levels of Logic = 64)
  Clock Path Skew:      -0.097ns (0.542 - 0.639)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_28 to cpu0_ialu_div_tremainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   cpu0_idecode_AluOP1<29>
                                                       cpu0_idecode_AluOP1_28
    SLICE_X15Y49.F1      net (fanout=18)       4.893   cpu0_idecode_AluOP1<28>
    SLICE_X15Y49.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_lut<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.G3       net (fanout=34)       2.711   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11_1
    SLICE_X0Y63.G1       net (fanout=60)       2.544   cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X0Y63.COUT     Topcyg                1.296   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X2Y56.G4       net (fanout=65)       1.877   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X2Y56.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X7Y65.BY       net (fanout=5)        1.579   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X7Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X2Y56.F3       net (fanout=92)       2.844   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X2Y56.X        Tilo                  0.692   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_3_mux00011
    SLICE_X2Y61.BX       net (fanout=5)        0.737   cpu0_ialu_div_tremainder_3_mux0001
    SLICE_X2Y61.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X6Y55.G4       net (fanout=93)       2.347   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X6Y55.Y        Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X5Y55.BY       net (fanout=4)        1.157   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X5Y55.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X9Y57.F1       net (fanout=63)       2.257   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X9Y57.CLK      Tfck                  0.722   cpu0_ialu_div_tremainder<7>
                                                       cpu0_ialu_div_tremainder_7_mux00041
                                                       cpu0_ialu_div_tremainder_7
    -------------------------------------------------  ---------------------------
    Total                                     40.446ns (17.500ns logic, 22.946ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.135ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_28 (FF)
  Destination:          cpu0_ialu_div_tremainder_7 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.268ns (Levels of Logic = 65)
  Clock Path Skew:      -0.097ns (0.542 - 0.639)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_28 to cpu0_ialu_div_tremainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   cpu0_idecode_AluOP1<29>
                                                       cpu0_idecode_AluOP1_28
    SLICE_X15Y49.F1      net (fanout=18)       4.893   cpu0_idecode_AluOP1<28>
    SLICE_X15Y49.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_lut<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.G3       net (fanout=34)       2.711   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11_1
    SLICE_X0Y62.G2       net (fanout=60)       2.210   cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X0Y62.COUT     Topcyg                1.296   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X2Y56.G4       net (fanout=65)       1.877   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X2Y56.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X7Y65.BY       net (fanout=5)        1.579   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X7Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X2Y56.F3       net (fanout=92)       2.844   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X2Y56.X        Tilo                  0.692   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_3_mux00011
    SLICE_X2Y61.BX       net (fanout=5)        0.737   cpu0_ialu_div_tremainder_3_mux0001
    SLICE_X2Y61.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X6Y55.G4       net (fanout=93)       2.347   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X6Y55.Y        Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X5Y55.BY       net (fanout=4)        1.157   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X5Y55.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X9Y57.F1       net (fanout=63)       2.257   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X9Y57.CLK      Tfck                  0.722   cpu0_ialu_div_tremainder<7>
                                                       cpu0_ialu_div_tremainder_7_mux00041
                                                       cpu0_ialu_div_tremainder_7
    -------------------------------------------------  ---------------------------
    Total                                     40.268ns (17.656ns logic, 22.612ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_28 (FF)
  Destination:          cpu0_ialu_div_tremainder_7 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.230ns (Levels of Logic = 65)
  Clock Path Skew:      -0.097ns (0.542 - 0.639)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_28 to cpu0_ialu_div_tremainder_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   cpu0_idecode_AluOP1<29>
                                                       cpu0_idecode_AluOP1_28
    SLICE_X15Y49.F1      net (fanout=18)       4.893   cpu0_idecode_AluOP1<28>
    SLICE_X15Y49.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_lut<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.G3       net (fanout=34)       2.711   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11_1
    SLICE_X0Y62.F2       net (fanout=60)       2.163   cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X0Y62.COUT     Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X2Y56.G4       net (fanout=65)       1.877   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X2Y56.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X7Y65.BY       net (fanout=5)        1.579   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X7Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X2Y56.F3       net (fanout=92)       2.844   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X2Y56.X        Tilo                  0.692   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_3_mux00011
    SLICE_X2Y61.BX       net (fanout=5)        0.737   cpu0_ialu_div_tremainder_3_mux0001
    SLICE_X2Y61.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X6Y55.G4       net (fanout=93)       2.347   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X6Y55.Y        Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X5Y55.BY       net (fanout=4)        1.157   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X5Y55.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X9Y57.F1       net (fanout=63)       2.257   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X9Y57.CLK      Tfck                  0.722   cpu0_ialu_div_tremainder<7>
                                                       cpu0_ialu_div_tremainder_7_mux00041
                                                       cpu0_ialu_div_tremainder_7
    -------------------------------------------------  ---------------------------
    Total                                     40.230ns (17.665ns logic, 22.565ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_remainder_14 (SLICE_X6Y60.G4), 6619814569 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_28 (FF)
  Destination:          cpu0_ialu_div_remainder_14 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.413ns (Levels of Logic = 64)
  Clock Path Skew:      -0.081ns (0.558 - 0.639)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_28 to cpu0_ialu_div_remainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   cpu0_idecode_AluOP1<29>
                                                       cpu0_idecode_AluOP1_28
    SLICE_X15Y49.F1      net (fanout=18)       4.893   cpu0_idecode_AluOP1<28>
    SLICE_X15Y49.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_lut<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.G3       net (fanout=34)       2.711   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11_1
    SLICE_X0Y63.G1       net (fanout=60)       2.544   cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X0Y63.COUT     Topcyg                1.296   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X2Y56.G4       net (fanout=65)       1.877   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X2Y56.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X7Y65.BY       net (fanout=5)        1.579   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X7Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X2Y56.F3       net (fanout=92)       2.844   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X2Y56.X        Tilo                  0.692   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_3_mux00011
    SLICE_X2Y61.BX       net (fanout=5)        0.737   cpu0_ialu_div_tremainder_3_mux0001
    SLICE_X2Y61.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X6Y55.G4       net (fanout=93)       2.347   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X6Y55.Y        Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X5Y55.BY       net (fanout=4)        1.157   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X5Y55.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X6Y60.G4       net (fanout=63)       2.129   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X6Y60.CLK      Tgck                  0.817   cpu0_ialu_div_remainder<15>
                                                       cpu0_ialu_div_remainder_mux0000<14>1
                                                       cpu0_ialu_div_remainder_14
    -------------------------------------------------  ---------------------------
    Total                                     40.413ns (17.595ns logic, 22.818ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_28 (FF)
  Destination:          cpu0_ialu_div_remainder_14 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.235ns (Levels of Logic = 65)
  Clock Path Skew:      -0.081ns (0.558 - 0.639)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_28 to cpu0_ialu_div_remainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   cpu0_idecode_AluOP1<29>
                                                       cpu0_idecode_AluOP1_28
    SLICE_X15Y49.F1      net (fanout=18)       4.893   cpu0_idecode_AluOP1<28>
    SLICE_X15Y49.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_lut<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.G3       net (fanout=34)       2.711   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11_1
    SLICE_X0Y62.G2       net (fanout=60)       2.210   cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X0Y62.COUT     Topcyg                1.296   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X2Y56.G4       net (fanout=65)       1.877   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X2Y56.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X7Y65.BY       net (fanout=5)        1.579   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X7Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X2Y56.F3       net (fanout=92)       2.844   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X2Y56.X        Tilo                  0.692   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_3_mux00011
    SLICE_X2Y61.BX       net (fanout=5)        0.737   cpu0_ialu_div_tremainder_3_mux0001
    SLICE_X2Y61.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X6Y55.G4       net (fanout=93)       2.347   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X6Y55.Y        Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X5Y55.BY       net (fanout=4)        1.157   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X5Y55.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X6Y60.G4       net (fanout=63)       2.129   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X6Y60.CLK      Tgck                  0.817   cpu0_ialu_div_remainder<15>
                                                       cpu0_ialu_div_remainder_mux0000<14>1
                                                       cpu0_ialu_div_remainder_14
    -------------------------------------------------  ---------------------------
    Total                                     40.235ns (17.751ns logic, 22.484ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_28 (FF)
  Destination:          cpu0_ialu_div_remainder_14 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.197ns (Levels of Logic = 65)
  Clock Path Skew:      -0.081ns (0.558 - 0.639)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_28 to cpu0_ialu_div_remainder_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   cpu0_idecode_AluOP1<29>
                                                       cpu0_idecode_AluOP1_28
    SLICE_X15Y49.F1      net (fanout=18)       4.893   cpu0_idecode_AluOP1<28>
    SLICE_X15Y49.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_lut<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.G3       net (fanout=34)       2.711   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11_1
    SLICE_X0Y62.F2       net (fanout=60)       2.163   cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X0Y62.COUT     Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X2Y56.G4       net (fanout=65)       1.877   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X2Y56.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X7Y65.BY       net (fanout=5)        1.579   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X7Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X2Y56.F3       net (fanout=92)       2.844   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X2Y56.X        Tilo                  0.692   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_3_mux00011
    SLICE_X2Y61.BX       net (fanout=5)        0.737   cpu0_ialu_div_tremainder_3_mux0001
    SLICE_X2Y61.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X6Y55.G4       net (fanout=93)       2.347   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X6Y55.Y        Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X5Y55.BY       net (fanout=4)        1.157   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X5Y55.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X6Y60.G4       net (fanout=63)       2.129   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X6Y60.CLK      Tgck                  0.817   cpu0_ialu_div_remainder<15>
                                                       cpu0_ialu_div_remainder_mux0000<14>1
                                                       cpu0_ialu_div_remainder_14
    -------------------------------------------------  ---------------------------
    Total                                     40.197ns (17.760ns logic, 22.437ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_div_tremainder_12 (SLICE_X7Y60.F1), 6619814569 paths
--------------------------------------------------------------------------------
Slack (setup path):     22.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_28 (FF)
  Destination:          cpu0_ialu_div_tremainder_12 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.385ns (Levels of Logic = 64)
  Clock Path Skew:      -0.081ns (0.558 - 0.639)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_28 to cpu0_ialu_div_tremainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   cpu0_idecode_AluOP1<29>
                                                       cpu0_idecode_AluOP1_28
    SLICE_X15Y49.F1      net (fanout=18)       4.893   cpu0_idecode_AluOP1<28>
    SLICE_X15Y49.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_lut<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.G3       net (fanout=34)       2.711   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11_1
    SLICE_X0Y63.G1       net (fanout=60)       2.544   cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X0Y63.COUT     Topcyg                1.296   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X2Y56.G4       net (fanout=65)       1.877   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X2Y56.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X7Y65.BY       net (fanout=5)        1.579   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X7Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X2Y56.F3       net (fanout=92)       2.844   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X2Y56.X        Tilo                  0.692   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_3_mux00011
    SLICE_X2Y61.BX       net (fanout=5)        0.737   cpu0_ialu_div_tremainder_3_mux0001
    SLICE_X2Y61.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X6Y55.G4       net (fanout=93)       2.347   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X6Y55.Y        Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X5Y55.BY       net (fanout=4)        1.157   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X5Y55.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X7Y60.F1       net (fanout=63)       2.196   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X7Y60.CLK      Tfck                  0.722   cpu0_ialu_div_tremainder<12>
                                                       cpu0_ialu_div_tremainder_12_mux00041
                                                       cpu0_ialu_div_tremainder_12
    -------------------------------------------------  ---------------------------
    Total                                     40.385ns (17.500ns logic, 22.885ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_28 (FF)
  Destination:          cpu0_ialu_div_tremainder_12 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.207ns (Levels of Logic = 65)
  Clock Path Skew:      -0.081ns (0.558 - 0.639)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_28 to cpu0_ialu_div_tremainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   cpu0_idecode_AluOP1<29>
                                                       cpu0_idecode_AluOP1_28
    SLICE_X15Y49.F1      net (fanout=18)       4.893   cpu0_idecode_AluOP1<28>
    SLICE_X15Y49.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_lut<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.G3       net (fanout=34)       2.711   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11_1
    SLICE_X0Y62.G2       net (fanout=60)       2.210   cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X0Y62.COUT     Topcyg                1.296   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X2Y56.G4       net (fanout=65)       1.877   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X2Y56.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X7Y65.BY       net (fanout=5)        1.579   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X7Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X2Y56.F3       net (fanout=92)       2.844   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X2Y56.X        Tilo                  0.692   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_3_mux00011
    SLICE_X2Y61.BX       net (fanout=5)        0.737   cpu0_ialu_div_tremainder_3_mux0001
    SLICE_X2Y61.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X6Y55.G4       net (fanout=93)       2.347   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X6Y55.Y        Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X5Y55.BY       net (fanout=4)        1.157   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X5Y55.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X7Y60.F1       net (fanout=63)       2.196   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X7Y60.CLK      Tfck                  0.722   cpu0_ialu_div_tremainder<12>
                                                       cpu0_ialu_div_tremainder_12_mux00041
                                                       cpu0_ialu_div_tremainder_12
    -------------------------------------------------  ---------------------------
    Total                                     40.207ns (17.656ns logic, 22.551ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_idecode_AluOP1_28 (FF)
  Destination:          cpu0_ialu_div_tremainder_12 (FF)
  Requirement:          62.500ns
  Data Path Delay:      40.169ns (Levels of Logic = 65)
  Clock Path Skew:      -0.081ns (0.558 - 0.639)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_idecode_AluOP1_28 to cpu0_ialu_div_tremainder_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y75.YQ      Tcko                  0.676   cpu0_idecode_AluOP1<29>
                                                       cpu0_idecode_AluOP1_28
    SLICE_X15Y49.F1      net (fanout=18)       4.893   cpu0_idecode_AluOP1<28>
    SLICE_X15Y49.COUT    Topcyf                1.195   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_lut<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.G3       net (fanout=34)       2.711   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ne0000_cy<15>
    SLICE_X8Y77.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_mux0000<0>_mand
                                                       cpu0_ialu_div_tremainder_mux0000<0>11_1
    SLICE_X0Y62.F2       net (fanout=60)       2.163   cpu0_ialu_div_tremainder_mux0000<0>11
    SLICE_X0Y62.COUT     Topcyf                1.305   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_lut<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<2>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<3>
    SLICE_X0Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<5>
    SLICE_X0Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<7>
    SLICE_X0Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<9>
    SLICE_X0Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<11>
    SLICE_X0Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<13>
    SLICE_X0Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<15>
    SLICE_X0Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<17>
    SLICE_X0Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<19>
    SLICE_X0Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<21>
    SLICE_X0Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<23>
    SLICE_X0Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<25>
    SLICE_X0Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<27>
    SLICE_X0Y75.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<29>
    SLICE_X0Y76.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0003
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0003_cy<31>
    SLICE_X2Y56.G4       net (fanout=65)       1.877   cpu0_ialu_div_tquotient_13_cmp_ge0003
    SLICE_X2Y56.Y        Tilo                  0.707   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_2_mux00001
    SLICE_X7Y65.BY       net (fanout=5)        1.579   cpu0_ialu_div_tremainder_2_mux0000
    SLICE_X7Y65.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<3>
    SLICE_X7Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<5>
    SLICE_X7Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<7>
    SLICE_X7Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<9>
    SLICE_X7Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<11>
    SLICE_X7Y70.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<13>
    SLICE_X7Y71.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<15>
    SLICE_X7Y72.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<17>
    SLICE_X7Y73.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<19>
    SLICE_X7Y74.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<21>
    SLICE_X7Y75.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<23>
    SLICE_X7Y76.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<25>
    SLICE_X7Y77.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<27>
    SLICE_X7Y78.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<29>
    SLICE_X7Y79.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0002
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0002_cy<31>
    SLICE_X2Y56.F3       net (fanout=92)       2.844   cpu0_ialu_div_tquotient_13_cmp_ge0002
    SLICE_X2Y56.X        Tilo                  0.692   cpu0_ialu_div_tremainder_3_mux0001
                                                       cpu0_ialu_div_tremainder_3_mux00011
    SLICE_X2Y61.BX       net (fanout=5)        0.737   cpu0_ialu_div_tremainder_3_mux0001
    SLICE_X2Y61.COUT     Tbxcy                 1.110   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<5>
    SLICE_X2Y62.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<7>
    SLICE_X2Y63.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<9>
    SLICE_X2Y64.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<11>
    SLICE_X2Y65.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<13>
    SLICE_X2Y66.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<15>
    SLICE_X2Y67.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<17>
    SLICE_X2Y68.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<19>
    SLICE_X2Y69.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<21>
    SLICE_X2Y70.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<23>
    SLICE_X2Y71.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<25>
    SLICE_X2Y72.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<27>
    SLICE_X2Y73.COUT     Tbyp                  0.156   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<29>
    SLICE_X2Y74.COUT     Tbyp                  0.156   cpu0_ialu_div_tquotient_13_cmp_ge0001
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0001_cy<31>
    SLICE_X6Y55.G4       net (fanout=93)       2.347   cpu0_ialu_div_tquotient_13_cmp_ge0001
    SLICE_X6Y55.Y        Tilo                  0.707   cpu0_ialu_div_tremainder<3>
                                                       cpu0_ialu_div_tremainder_2_mux00021
    SLICE_X5Y55.BY       net (fanout=4)        1.157   cpu0_ialu_div_tremainder_2_mux0002
    SLICE_X5Y55.COUT     Tbycy                 0.996   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<3>
    SLICE_X5Y56.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<4>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<5>
    SLICE_X5Y57.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<6>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<7>
    SLICE_X5Y58.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<8>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<9>
    SLICE_X5Y59.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<10>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<11>
    SLICE_X5Y60.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<12>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<13>
    SLICE_X5Y61.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<14>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<15>
    SLICE_X5Y62.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<16>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<17>
    SLICE_X5Y63.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<18>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<19>
    SLICE_X5Y64.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<20>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<21>
    SLICE_X5Y65.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<22>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<23>
    SLICE_X5Y66.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<24>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<25>
    SLICE_X5Y67.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<26>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<27>
    SLICE_X5Y68.COUT     Tbyp                  0.130   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<28>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.CIN      net (fanout=1)        0.000   cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<29>
    SLICE_X5Y69.COUT     Tbyp                  0.130   cpu0_ialu_div_tquotient_13_cmp_ge0000
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<30>
                                                       cpu0_ialu_div_Mcompar_tquotient_13_cmp_ge0000_cy<31>
    SLICE_X7Y60.F1       net (fanout=63)       2.196   cpu0_ialu_div_tquotient_13_cmp_ge0000
    SLICE_X7Y60.CLK      Tfck                  0.722   cpu0_ialu_div_tremainder<12>
                                                       cpu0_ialu_div_tremainder_12_mux00041
                                                       cpu0_ialu_div_tremainder_12
    -------------------------------------------------  ---------------------------
    Total                                     40.169ns (17.665ns logic, 22.504ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_F (SLICE_X40Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_11 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.267 - 0.231)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_11 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y3.XQ       Tcko                  0.473   mcs0/U0/iomodule_0/write_data<11>
                                                       mcs0/U0/iomodule_0/write_data_11
    SLICE_X40Y3.BY       net (fanout=1)        0.361   mcs0/U0/iomodule_0/write_data<11>
    SLICE_X40Y3.CLK      Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.347ns logic, 0.361ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_G (SLICE_X40Y3.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.672ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_11 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.708ns (Levels of Logic = 1)
  Clock Path Skew:      0.036ns (0.267 - 0.231)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_11 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y3.XQ       Tcko                  0.473   mcs0/U0/iomodule_0/write_data<11>
                                                       mcs0/U0/iomodule_0/write_data_11
    SLICE_X40Y3.BY       net (fanout=1)        0.361   mcs0/U0/iomodule_0/write_data<11>
    SLICE_X40Y3.CLK      Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<9>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar10.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.708ns (0.347ns logic, 0.361ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_F (SLICE_X30Y10.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.721ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_7 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.020 - 0.005)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_7 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.YQ       Tcko                  0.464   mcs0/U0/iomodule_0/write_data<7>
                                                       mcs0/U0/iomodule_0/write_data_7
    SLICE_X30Y10.BY      net (fanout=2)        0.398   mcs0/U0/iomodule_0/write_data<7>
    SLICE_X30Y10.CLK     Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<5>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar6.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.736ns (0.338ns logic, 0.398ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y2.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X0Y2.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y1.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   40.543|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 598760944717 paths, 0 nets, and 22500 connections

Design statistics:
   Minimum period:  40.543ns{1}   (Maximum frequency:  24.665MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 01 02:35:25 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 256 MB



