

module tb_JK_Latch;

    
    reg J;          
    reg K;               
    reg clk;              
    wire Q;             
    wire Qn;             

  
    JK_Latch uut (
        .J(J),
        .K(K),
        .clk(clk),
        .Q(Q),
        .Qn(Qn)
    );
   
    initial begin
        clk = 0;
        forever #5 clk = ~clk; 
    end

   
    initial begin
    
        J = 0; K = 0;

       
        #10;
        
        
        J = 0; K = 0; 
        #10;
        $display("J=%b, K=%b, Q=%b, Qn=%b", J, K, Q, Qn);
        
    
        J = 0; K = 1; 
        #10;
        $display("J=%b, K=%b, Q=%b, Qn=%b", J, K, Q, Qn);
        
    
        J = 1; K = 0; 
        #10;
        $display("J=%b, K=%b, Q=%b, Qn=%b", J, K, Q, Qn);
        
      
        J = 1; K = 1; 
        #10;
        $display("J=%b, K=%b, Q=%b, Qn=%b", J, K, Q, Qn);
        
     
        #10;
        $display("J=%b, K=%b, Q=%b, Qn=%b", J, K, Q, Qn);
        
        
        $finish;
    end

endmodule
  
