`define npuarc_HAS_RTT              1
`define npuarc_RTT_PROGRAMMING_IF   1
`define npuarc_RTT_PGMINT_OPTION    1
`define npuarc_RTT_FEATURE_LEVEL 0
`define npuarc_RTT_IMPL_SMALL   1
`define npuarc_RTT_IMPL_MEDIUM  0
`define npuarc_RTT_IMPL_FULL    0
`define npuarc_RTT_MUX_OPTION       0
`define npuarc_RTT_CTI_SYNC      0
`define npuarc_RTT_ADDR_MSB         31
`define npuarc_RTT_ADDR_BITS        32
`define npuarc_RTT_ADDR_RANGE       31:0
`define npuarc_DMP_FIFO_RANGE   3:0
`define npuarc_DMP_FIFO_DEPTH   4
`define npuarc_DMP_FIFO_MSB     3
`define npuarc_DMP_GRAD_ENTRIES   4
`define npuarc_DMP_GRAD_TAG_RANGE 1:0  
`define npuarc_DMP_GRAD_TAG_BITS  2
`define npuarc_BIG_ENDIAN 1       // From enum.in.
`define npuarc_LITTLE_ENDIAN 0 // From enum.in.
`define npuarc_SRAMS_IN_CPU_TOP   1
`define npuarc_CCAUX_GAUX_REQUIRED              1
`define npuarc_CCAUX_GAUX_GRP_NUM              1
`define npuarc_CCAUX_GAUX_GRP0_ARC              1
`define npuarc_CCAUX_GAUX_GRP0_START              12'h9A9
`define npuarc_CCAUX_GAUX_GRP0_END              12'h9A9
`define npuarc_CCAUX_GAUX_GRP0_BASE              0
`define npuarc_CCAUX_GAUX_GRP0_MASK              0
`define npuarc_HAS_CC_TOP 1
`define npuarc_HS_EDC_FF 0
`define npuarc_HS_EDC 0
`define npuarc_IS_P_MODE 0
`define npuarc_PERSONALITY_MODE 0
`define npuarc_HS_SAFETY_LVL 0
`define npuarc_IRQ_DUAL_RAIL            0
`define npuarc_SAFETY_STL_EN            0
`define npuarc_LSC_STL_DATA_RANGE       31:0
`define npuarc_ALLOW_PERFORMANCE_MODE   0
`define npuarc_VEC_SAFETY    0
`define npuarc_SAFETY_ISO   0
`define npuarc_SAFETY_ISO_EXP   0
`define npuarc_SAFETY_DBG_EXP   0
`define npuarc_CPU_EDC_EJ       `npuarc_CPU_EDC_EJ
`define npuarc_VEC_EDC_EJ       `npuarc_VEC_EDC_EJ
`define npuarc_DMA_CLIENT_IRQ          21
`define npuarc_HAS_CC_SCU       0
`define npuarc_HAS_SLC            0
`define npuarc_HAS_CC_XDMA 0
`define npuarc_HAS_CC_LLM 0
`define npuarc_HAS_CC_MEU          0
`define npuarc_HAS_BIU                0
`define npuarc_HAS_CC_BIU          1
`define npuarc_CCBIU_BUILD_FORMAT              {3'd0,1'd0,1'd1,2'd0,2'd0,2'd0,1'd0,1'd0,1'd0,1'd0,1'd0,2'd1,3'd0,2'd0,2'd1,8'd1}
`define npuarc_CCBIU_MEM_BUS_NUM              1
`define npuarc_HAS_CC_SAFETY          0
`define npuarc_SYNC_FF_LEVELS    2
`define npuarc_SYNC_LEGACY_IMPL    0
`define npuarc_SYNC_CDC_LEVELS  2
`define npuarc_SYNC_VERIF_EN    0
`define npuarc_SYNC_SVA_TYPE    0
`define npuarc_SYNC_TMR_CDC     0
`define npuarc_IFU_ALIGN_BR_DUAL_DECODE  1
`define npuarc_HAS_VERDI 0
`define npuarc_IFU_1CYCLE_OPTION 1
`define npuarc_BR_DBG_OPTION 0
`define npuarc_PIPE_EDC_OPTION   0
`define npuarc_SECURE_EDC        0
`define npuarc_ALL_01_DET ((3 == 3) || (3 == 3) || (2 == 2) || (3 == 3) || (0 == 3) || (0 == 3) || (0 == 3))
`define npuarc_DCCM_DMI_PARTIAL_ECC 1
`define npuarc_BCR_ICCM0_ECC_OPTION    0
`define npuarc_BCR_DCCM_ECC_OPTION     5
`define npuarc_BCR_VEC_ECC_OPTION      0
`define npuarc_BCR_IC_ECC_OPTION       5
`define npuarc_BCR_DC_ECC_OPTION       5
`define npuarc_BCR_MMU_ECC_OPTION      5
`define npuarc_BCR_PIPELINE_COMPONENT  0
`define npuarc_ECC_OPTION_ADDR   0
`define npuarc_ECC_SYNDROME_OPTION 1
`define npuarc_ECC_EXPORT_DB_SB_ONLY 1
`define npuarc_ECC_EXPORT_ERROR_PER_RAM 1
`define npuarc_ICCM0_ECC_OPTION  0
`define npuarc_ICCM1_ECC_OPTION  0
`define npuarc_IC_ECC_OPTION     3
`define npuarc_VEC_ECC_OPTION    0
`define npuarc_ANY_ECC_OPTION  1
`define npuarc_DCCM_DMI_PARTIAL_ECC  1
`define npuarc_MMU_CCM_TRANSLATION  0
`define npuarc_MMU_DYNAMIC_LOADING  0
`define npuarc_MMU_SUPPORT_ASID 1
`define npuarc_MMU_SUPPORT_SIZE 1
`define npuarc_HAS_MMU               1
`define npuarc_MMU_NTLB_NUM_ENTRIES  256 
`define npuarc_MMU_STLB_NUM_ENTRIES  16 
`define npuarc_MMU_PAGE_SIZE_SEL0    0   
`define npuarc_MMU_PAGE_SIZE_SEL1    9   
`define npuarc_MMU_PAE_ENABLED       1      
`define npuarc_MMU_SHARED_LIB        1
`define npuarc_MMU_ECC_OPTION       2
`define npuarc_MMU_ECC              1
`define npuarc_MMU_ECC_ADDR         0
`define npuarc_MMU_PARITY           0
`define npuarc_MMU_NEEDS_64_ECC      1
`define npuarc_HAS_ANTLB            0
`define npuarc_HAS_MNTLB            1
`define npuarc_ITLB_TRUE_LRU         0
`define npuarc_DTLB_TRUE_LRU         0
`define npuarc_STLB_TRUE_LRU         0
`define npuarc_ANTLB_TRUE_LRU        0
`define npuarc_UTLB_ENTRY_ASYNC_RST  0 //
`define npuarc_MMU_1CYCLE_OPTION 1
`define npuarc_CC_BCR_VERSION              7
`define npuarc_CC_BCR_NUM_CORES              1
`define npuarc_CC_BCR_SCLK              0
`define npuarc_CC_BCR_NUM_ENTRIES              0
`define npuarc_CC_BCR_C              0
`define npuarc_CC_BCR_T              0
`define npuarc_CC_BCR_PER              0
`define npuarc_CC_BCR_FS              0
`define npuarc_CC_BCR_SM              0
`define npuarc_CC_BCR_CGATE              1
`define npuarc_CLUSTER_ID              0
`define npuarc_SLC_BCR_VERSION      0
`define npuarc_HAS_CC_CDMA 0
`define npuarc_HAS_DMA_CLIENT  0
`define npuarc_MEM_BUS_OPTION_BVCI     0
`define npuarc_MEM_BUS_OPTION_AHB      1
`define npuarc_MEM_BUS_OPTION_AHBLITE  2
`define npuarc_MEM_BUS_OPTION_AXI      4
`define npuarc_SYN_GRP 0
`define npuarc_PIPE_DEPTH           10
`define npuarc_ARC_6000             1
`define npuarc_ISA_MAJ_REV          2
`define npuarc_ISA_MIN_REV          0
`define npuarc_PREDECODE_ENABLE     1
`define npuarc_RAM_POLARITY         1
`define npuarc_HS_LITTLE_ENDIAN     0
`define npuarc_HS_BIG_ENDIAN        1
`define npuarc_BYTE_ORDER           0
`define npuarc_HS_BYTE_ORDER        0 
`define npuarc_HAS_PCT              1
`define npuarc_PCT_COUNTERS         8
`define npuarc_PCT_INTERRUPT        1
`define npuarc_PCT_VERSION          3
`define npuarc_HAS_PCT_COUNTERS     1
`define  npuarc_PCT_IRQ       20
`define npuarc_PCT_INT_LEVEL 1
`define npuarc_MEM_LS_SUPPORT 0
`define npuarc_MMU_INDEX_ERROR      31
`define npuarc_MMU_INDEX_RC_RANGE   30:28 
`define npuarc_MMU_INDEX_RC_WIDTH   3 
`define npuarc_MMU_INDEX_IX_RANGE   12:0 
`define npuarc_MMU_INDEX_IX_WIDTH   13 
`define npuarc_MMU_CMD_CMD_RANGE   5:0 
`define npuarc_MMU_CMD_CMD_WIDTH   6 
`define npuarc_MMU_PID_T       31
`define npuarc_MMU_PID_EP      30
`define npuarc_MMU_PID_S       29
`define npuarc_MMU_PID_IE      28
`define npuarc_MMU_PID_ASID_RANGE   7:0 
`define npuarc_MMU_PID_ASID_WIDTH   8 
`define npuarc_MMU_SLS_RANGE   31:0 
`define npuarc_MMU_SLS_WIDTH   32 
`define npuarc_MMU_SCRATCH0_RANGE   31:0 
`define npuarc_MMU_SCRATCH0_WIDTH   32 
`define npuarc_PD0_SHARED           31
`define npuarc_PD0_VPN_MSB          30
`define npuarc_PD0_VPN_LSB          12
`define npuarc_PD0_VPN_WIDTH        19
`define npuarc_PD0_VPN_RANGE        30:12
`define npuarc_PD0_LOCK             11
`define npuarc_PD0_SIZE             10
`define npuarc_PAGE_SIZE_SEL0       `npuarc_PAGE_SIZE_SEL0
`define npuarc_PAGE_SIZE_SEL1       `npuarc_PAGE_SIZE_SEL1
`define npuarc_PD0_VALID            9
`define npuarc_PD0_GLOBAL           8
`define npuarc_PD0_ASID_MSB         7
`define npuarc_PD0_ASID_LSB         0
`define npuarc_PD0_ASID_WIDTH       8
`define npuarc_PD0_ASID_RANGE       7:0
`define npuarc_PD0_SLIX_MSB         5
`define npuarc_PD0_SLIX_LSB         0
`define npuarc_PD0_SLIX_RANGE       5:0
`define npuarc_PD0_SLIX_WIDTH       6
`define npuarc_PD0_VPN_SZ1_LSB      21
`define npuarc_PD0_VPN_SZ1_RANGE    30:21
`define npuarc_PD0_VPN_FLD_MSB 18
`define npuarc_PD0_VPN_FRANGE  18:0
`define npuarc_PD1_PPN_HI_MSB      7
`define npuarc_PD1_PPN_HI_LSB      0
`define npuarc_PD1_PPN_HI_RANGE    7:0
`define npuarc_PD1_PPN_HI_WIDTH    8
`define npuarc_PD1_PPN_LO_MSB      31
`define npuarc_PD1_PPN_LO_LSB      12
`define npuarc_PD1_PPN_LO_RANGE    31:12
`define npuarc_PD1_PPN_LO_WIDTH    20
`define npuarc_PPN_MSB   39
`define npuarc_PPN_LSB   12
`define npuarc_PPN_BITS  28
`define npuarc_PPN_RANGE 39:12
`define npuarc_PADDR_RANGE     39:0
`define npuarc_PPN_SZ0_RANGE   39:12
`define npuarc_PPN_SZ1_RANGE   39:21
`define npuarc_MMU_POF_SZ0_MSB    11
`define npuarc_MMU_POF_SZ0_LSB    0
`define npuarc_MMU_POF_SZ0_WIDTH  12
`define npuarc_MMU_POF_SZ0_RANGE  11:0
`define npuarc_MMU_POF_SZ1_MSB    20
`define npuarc_MMU_POF_SZ1_LSB    0
`define npuarc_MMU_POF_SZ1_WIDTH  21
`define npuarc_MMU_POF_SZ1_RANGE  20:0
`define npuarc_ITLB_EXEC_PERM_MSB    2
`define npuarc_ITLB_EXEC_PERM_TVA    2
`define npuarc_ITLB_EXEC_PERM_KX     1
`define npuarc_ITLB_EXEC_PERM_UX     0
`define npuarc_ITLB_EXEC_PERM_LSB    0
`define npuarc_ITLB_EXEC_PERM_WIDTH  3
`define npuarc_ITLB_EXEC_PERM_RANGE  2:0
`define npuarc_PD1_PPN_MSB          39
`define npuarc_PD1_PPN_LSB          12
`define npuarc_PD1_PPN_RANGE        39:12
`define npuarc_PD1_PPN_WIDTH        28
`define npuarc_PD1_UA_MSB           11
`define npuarc_PD1_UA_LSB           10
`define npuarc_PD1_UA_WIDTH         2
`define npuarc_PD1_UA_RANGE         11:10
`define npuarc_PD1_WR_THRU          7
`define npuarc_PD1_PERM_RANGE       6:1
`define npuarc_PD1_PERM_WIDTH       6
`define npuarc_PD1_PERM_KR          6
`define npuarc_PD1_PERM_KW          5
`define npuarc_PD1_PERM_KX          4
`define npuarc_PD1_PERM_UR          3
`define npuarc_PD1_PERM_UW          2
`define npuarc_PD1_PERM_UX          1
`define npuarc_PD1_CACHED           0
`define npuarc_PD1_ATTR_WIDTH       4
`define npuarc_PD1_ATTR_RANGE       3:0
`define npuarc_PTE_PD0_WIDTH       32
`define npuarc_PTE_PD0_RANGE       31:0
`define npuarc_PTE_PD1_WIDTH       40
`define npuarc_PTE_PD1_RANGE       39:0
`define npuarc_PTE_WIDTH           72
`define npuarc_PTE_RANGE           71:0
`define npuarc_PCKD_PD0_ASID_LSB    0
`define npuarc_PCKD_PD0_ASID_MSB    7
`define npuarc_PCKD_PD0_ASID_RANGE  7:0
`define npuarc_PCKD_PD0_GLOBAL      8
`define npuarc_PCKD_PD0_VALID       9
`define npuarc_PCKD_PD0_SIZE        10
`define npuarc_PCKD_PD0_LOCK        11
`define npuarc_PCKD_PD0_VPN_LSB     12
`define npuarc_PCKD_PD0_VPN_MSB     30
`define npuarc_PCKD_PD0_VPN_RANGE   30:12
`define npuarc_PCKD_PD0_SHARED      31
`define npuarc_PCKD_PD0_WIDTH       32
`define npuarc_PCKD_PD0_MSB         31
`define npuarc_PCKD_PD0_RANGE       31:0
`define npuarc_PCKD_PD1_CACHED       0
`define npuarc_PCKD_PD1_PERM_LSB     1
`define npuarc_PCKD_PD1_PERM_UX      1
`define npuarc_PCKD_PD1_PERM_UW      2   
`define npuarc_PCKD_PD1_PERM_UR      3  
`define npuarc_PCKD_PD1_PERM_KX      4     
`define npuarc_PCKD_PD1_PERM_KW      5
`define npuarc_PCKD_PD1_PERM_KR      6
`define npuarc_PCKD_PD1_PERM_MSB     6
`define npuarc_PCKD_PD1_WR_THRU      7
`define npuarc_PCKD_PD1_UA_LSB       8
`define npuarc_PCKD_PD1_UA_MSB       9
`define npuarc_PCKD_PD1_PPN_LSB      10
`define npuarc_PCKD_PD1_PPN_MSB      37
`define npuarc_PCKD_PD1_WIDTH        38
`define npuarc_PCKD_PD1_MSB          37
`define npuarc_PCKD_PD1_RANGE        37:0
`define npuarc_PCKD_PTE_ASID_LSB         0
`define npuarc_PCKD_PTE_ASID_MSB         7
`define npuarc_PCKD_PTE_ASID_RANGE       `npuarc_PCKD_PD0_ASID_RANGE
`define npuarc_PCKD_PTE_GLOBAL           8
`define npuarc_PCKD_PTE_VALID            9
`define npuarc_PCKD_PTE_SIZE             10
`define npuarc_PCKD_PTE_LOCK             11
`define npuarc_PCKD_PTE_VPN_LSB          12
`define npuarc_PCKD_PTE_VPN_MSB          30
`define npuarc_PCKD_PTE_VPN_RANGE        `npuarc_PCKD_PD0_VPN_RANGE
`define npuarc_PCKD_PTE_SHARED           31
`define npuarc_PCKD_PTE_PD0_RANGE        31:0
`define npuarc_PCKD_PTE_CACHED           32
`define npuarc_PCKD_PTE_PERM_UX          33
`define npuarc_PCKD_PTE_PERM_UW          34
`define npuarc_PCKD_PTE_PERM_UR          35
`define npuarc_PCKD_PTE_PERM_KX          36
`define npuarc_PCKD_PTE_PERM_KW          37
`define npuarc_PCKD_PTE_PERM_KR          38
`define npuarc_PCKD_PTE_PERM_RANGE       38:33
`define npuarc_PCKD_PTE_WR_THRU          39
`define npuarc_PCKD_PTE_UA_LSB           40
`define npuarc_PCKD_PTE_UA_MSB           41
`define npuarc_PCKD_PTE_UA_RANGE         41:40
`define npuarc_PCKD_PTE_PPN_LSB          42
`define npuarc_PCKD_PTE_PPN_MSB          69
`define npuarc_PCKD_PTE_PPN_RANGE        69:42
`define npuarc_PCKD_PTE_PD1_RANGE        69:32
`define npuarc_PCKD_PTE_PPN_RANGE        69:42
`define npuarc_PCKD_PTE_PERM_WIDTH       6
`define npuarc_PCKD_PTE_PERM_MSB         38
`define npuarc_PCKD_PTE_PERM_LSB         33
`define npuarc_PCKD_PTE_PERM_RANGE       38:33
`define npuarc_PCKD_PTE_WIDTH            70
`define npuarc_PCKD_PTE_MSB              69
`define npuarc_PCKD_PTE_RANGE            69:0
`define npuarc_UTLB_WRITE_EN     0  // disallow uTLB write
`define npuarc_LKUP_VADDR_MSB    31
`define npuarc_LKUP_VADDR_LSB    0
`define npuarc_LKUP_VADDR_WIDTH  32
`define npuarc_LKUP_VADDR_RANGE  31:0
`define npuarc_LKUP_VPN_MSB    31
`define npuarc_LKUP_VPN_LSB    12
`define npuarc_LKUP_VPN_WIDTH  20
`define npuarc_LKUP_VPN_RANGE  31:12
`define npuarc_UTLB_ENTRY_WIDTH     70
`define npuarc_UTLB_ENTRY_MSB       69
`define npuarc_UTLB_ENTRY_RANGE     69:0
`define npuarc_SASID_RANGE     63:0
`define npuarc_ITLB_LKUP_PORTS      1
`define npuarc_ITLB_NUM_ENTRIES     4
`define npuarc_ITLB_ENTRIES_RANGE   3:0
`define npuarc_ITLB_LKUP_INPUT_REGS 0
`define npuarc_ITLB_LKUP_OUTPUT_REGS 0
`define npuarc_ITLB_STALL_FOR_1ST_UPDATE 1
`define npuarc_ITLB_INDEX_WIDTH     2
`define npuarc_ITLB_INDEX_MSB       1
`define npuarc_ITLB_INDEX_RANGE     1:0
`define npuarc_ITLB_EXCL_SIZE0      0
`define npuarc_DTLB_LKUP_PORTS      2
`define npuarc_DTLB_NUM_ENTRIES     8
`define npuarc_DTLB_ENTRIES_RANGE   7:0
`define npuarc_DTLB_LKUP_INPUT_REGS 0
`define npuarc_DTLB_LKUP_OUTPUT_REGS 0
`define npuarc_DTLB_STALL_FOR_1ST_UPDATE 0
`define npuarc_DTLB_STALL_FOR_2ND_UPDATE 0
`define npuarc_DTLB_INDEX_WIDTH     3
`define npuarc_DTLB_INDEX_MSB       2
`define npuarc_DTLB_INDEX_RANGE     2:0
`define npuarc_DTLB_EXCL_SIZE0      0
`define npuarc_STLB_PAGE_SIZE       1
`define npuarc_STLB_LKUP_PORTS      1
`define npuarc_STLB_NUM_ENTRIES     16
`define npuarc_STLB_ENTRIES_RANGE   15:0
`define npuarc_STLB_INDEX_WIDTH     4
`define npuarc_STLB_INDEX_MSB       3
`define npuarc_STLB_INDEX_RANGE     3:0
`define npuarc_STLB_EXCL_SIZE0      1
`define npuarc_NTLB_PAGE_SIZE       0
`define npuarc_NTLB_WAYS_RANGE      3:0
`define npuarc_NTLB_VPN_TAG_RANGE   12:0
`define npuarc_NTLB_WAY_PTR_RANGE   1:0
`define npuarc_NTLB_NUM_WAYS        4
`define npuarc_NTLB_NUM_WAYS_ECC    (4+4)
`define npuarc_NTLB_PD0_DEPTH       (256/4)
`define npuarc_NTLB_PD0_ADDR_WIDTH  6
`define npuarc_NTLB_PD0_ADDR_MSB    5
`define npuarc_NTLB_VPN_TAG_WIDTH   13
`define npuarc_NTLB_VPN_TAG_MSB     12
`define npuarc_NTLB_WAY_PTR_WIDTH   2
`define npuarc_NTLB_WAY_PTR_MSB     1
`define npuarc_MMU_PD0_ECC_CODE_MSB   6
`define npuarc_MMU_PD0_SYNDROME_MSB   5
`define npuarc_NTLB_PD0_PADDED_ZEROS  6
`define npuarc_NTLB_PD0_VALID       0
`define npuarc_NTLB_PD0_SIZE        2
`define npuarc_NTLB_PD0_LOCK        1
`define npuarc_NTLB_PD0_GLOBAL      3
`define npuarc_NTLB_PD0_SHARED      4
`define npuarc_NTLB_PD0_ASID_LSB    5
`define npuarc_NTLB_PD0_ASID_MSB    12
`define npuarc_NTLB_PD0_TAG_LSB     13
`define npuarc_NTLB_PD0_TAG_MSB     25
`define npuarc_NTLB_PD0_1WAY_WIDTH  33
`define npuarc_NTLB_PD0_1WAY_MSB    32
`define npuarc_NTLB_PD0_1WAY_RANGE  32:0
`define npuarc_NTLB_PD0_WAY0_RANGE  33-1:0
`define npuarc_NTLB_PD0_WAY1_RANGE  33*2-1:33
`define npuarc_NTLB_PD0_WAY2_RANGE  33*3-1:33*2
`define npuarc_NTLB_PD0_WAY3_RANGE  33*4-1:33*3
`define npuarc_NTLB_PD0_WAY0_DATA_RANGE  33-1-7*(1):0
`define npuarc_NTLB_PD0_WAY1_DATA_RANGE  33*2-1-7*(1):33
`define npuarc_NTLB_PD0_WAY2_DATA_RANGE  33*3-1-7*(1):33*2
`define npuarc_NTLB_PD0_WAY3_DATA_RANGE  33*4-1-7*(1):33*3
`define npuarc_NTLB_PD0_WAY0_ECC_RANGE  33-1:33-1-7*(1)+1
`define npuarc_NTLB_PD0_WAY1_ECC_RANGE  33*2-1:33*2-1-7*(1)+1
`define npuarc_NTLB_PD0_WAY2_ECC_RANGE  33*3-1:33*3-1-7*(1)+1
`define npuarc_NTLB_PD0_WAY3_ECC_RANGE  33*4-1:33*4-1-7*(1)+1
`define npuarc_NTLB_PD0_DATA_WIDTH  132
`define npuarc_NTLB_PD0_DATA_MSB    131
`define npuarc_NTLB_PD1_WORD_RANGE  37:0
`define npuarc_MMU_PD1_ECC_CODE_MSB   6
`define npuarc_MMU_PD1_SYNDROME_MSB   5
`define npuarc_PD1_ECC_WORD_WIDTH    64
`define npuarc_NTLB_PD1_PADDED_ZEROS 26
`define npuarc_NTLB_PD1_ECC_RANGE   44:38
`define npuarc_NTLB_PD1_DEPTH       (256)
`define npuarc_NTLB_PD1_ADDR_WIDTH  8
`define npuarc_NTLB_PD1_ADDR_MSB    7
`define npuarc_NTLB_PD1_DATA_WIDTH  45
`define npuarc_NTLB_PD1_DATA_MSB    44
`define npuarc_NTLB_PD1_DATA_RANGE  44:0
`define npuarc_JCMD_RANGE           3:0
`define npuarc_JCMD_IDLE            4'h0
`define npuarc_JCMD_READ            4'h1
`define npuarc_JCMD_WRITE           4'h2
`define npuarc_JCMD_WRITENI         4'h3
`define npuarc_JCMD_INVAL_ALL       4'h4
`define npuarc_JCMD_RESET_LRU       4'hC
`define npuarc_JCMD_DELETEIS        4'h5
`define npuarc_JCMD_INSERT          4'h6
`define npuarc_JCMD_DELETE          4'h7
`define npuarc_DATA_SIZE            32
`define npuarc_DATA_BYTE_SIZE       4
`define npuarc_DATA_WORD_BITS       2
`define npuarc_ADDR_SIZE            32
`define npuarc_PADDR_SIZE           40
`define npuarc_DOUBLE_SIZE          64
`define npuarc_DATA_LSB             0
`define npuarc_DATA_MSB             31
`define npuarc_ADDR_LSB             0
`define npuarc_ADDR_MSB             31
`define npuarc_DOUBLE_LSB           0
`define npuarc_DOUBLE_MSB           63
`define npuarc_DATA_RANGE           31:0
`define npuarc_ADDR_RANGE           31:0
`define npuarc_DOUBLE_RANGE         63:0
`define npuarc_DBL_LO_RANGE         31:0
`define npuarc_DBL_HI_RANGE         63:32
`define npuarc_BE_SIZE              4
`define npuarc_DOUBLE_BE_SIZE       8
`define npuarc_DOUBLE_BE_RANGE      7:0
`define npuarc_DBL_BE_LO_RANGE      3:0
`define npuarc_DBL_BE_HI_RANGE      7:4
`define npuarc_DOUBLE_WORD_BITS     3
`define npuarc_QUAD_RANGE           127:0
`define npuarc_HALF_SIZE            16
`define npuarc_HALF_MSB             15
`define npuarc_HALF_LSB             0
`define npuarc_HALF_RANGE           15:0
`define npuarc_VECTOR_PROC_PROFILE      0
`define npuarc_VEC_FPU           0
`define npuarc_VEC_FPU_TYPES     0
`define npuarc_VEC_LONG_INSTR    0
`define npuarc_IFU_128_OPTION    0
`define npuarc_IFU_128_OPTION    0
`define npuarc_IFU_DECODERS      4
`define npuarc_IFU_OFFSET_BITS   2
`define npuarc_IFU_OFFSET_MSB    1
`define npuarc_IFU_OFFSET_RANGE  1:0
`define npuarc_IFU_INST_BITS     64
`define npuarc_IFU_INST_MSB      63
`define npuarc_IFU_INST_RANGE    63:0
`define npuarc_IFU_SIZE_RANGE    1:0
`define npuarc_IFU_SIZE_BITS     2
`define npuarc_PC_INC_RANGE      2:0
`define npuarc_PC_INC_BITS       3
`define npuarc_PC_INC_COMP_BITS       28
`define npuarc_IFU_EXTRA_BUF 0
`define npuarc_IC_ECC_SIZE    1
`define npuarc_IC_SIZE_MUL    1
`define npuarc_IC_ECC_CODE_BITS   7
`define npuarc_ECC_IC_BITS   28
`define npuarc_ECC_IC_BANK_BITS   14
`define npuarc_ECC_ICCM0_BANK_BITS  0
`define npuarc_ECC_ICCM1_BANK_BITS  0
`define npuarc_ECC_ICCM_BE_RANGE   8
`define npuarc_ECC_ICCM_BE_SIZE    1
`define npuarc_ECC_IM_BITS   28
`define npuarc_ECC_BANK_BITS 14
`define npuarc_ECC_DMP_DMI_BE_SIZE 0
`define npuarc_IFU_128_OPTION    0
`define npuarc_IFU_EXTRA_BUF     0
`define npuarc_IM_WIDTH              156
`define npuarc_IM_DWIDTH             128
`define npuarc_IM_DRANGE             127
`define npuarc_IM_BANKS              2
`define npuarc_IC_BANK_SEL            3
`define npuarc_IC_DIFF_LSB            4
`define npuarc_QUAD_SIZE            128/2
`define npuarc_HAS_LOOP_BUFFER     0
`define npuarc_LPB_NUM             0
`define npuarc_LOOP_BUF_NUM        0
`define npuarc_LOOP_BUF_SIZE       0
`define npuarc_LOOP_BUF_PTR_BITS   0
`define npuarc_LPB_BLOCKS_NUM     0
`define npuarc_LPB_BLOCKS_BITS    -Infinity
`define npuarc_LPB_BLOCKS_MSB     -Infinity
`define npuarc_LPB_BLOCKS_RANGE   -Infinity:3
`define npuarc_FB_MSB             2
`define npuarc_LPB_BODY_RANGE     12:3
`define npuarc_LPB_BODY_BITS      10
`define npuarc_TAIL_MSB           -Infinity
`define npuarc_TAIL_BLOCKS_RANGE  -Infinity:3
`define npuarc_IFU_KILL_2ND_OPT     0
`define npuarc_HAS_ICACHE           1
`define npuarc_IC_FEATURE_LEVEL     2
`define npuarc_IC_PWR_OPT_LEVEL     0
`define npuarc_IC_SIZE              32768
`define npuarc_IC_WAYS              4
`define npuarc_IC_BSIZE             64
`define npuarc_IC_DISABLE_ON_RESET  0
`define npuarc_IC_WIDTH             156
`define npuarc_IC_SIZE_LOG          15
`define npuarc_IC_BANKS             2
`define npuarc_IC_BANK_BITS         1
`define npuarc_IC_BANK_WIDTH        78
`define npuarc_IC_BANK_DWIDTH       64
`define npuarc_IC_BANK_BYTE_DSIZE   8
`define npuarc_IC_BANK_BYTE_SIZE    10
`define npuarc_IC_BANK_WORD_BITS    3
`define npuarc_IC_LBUF_SIZE         128
`define npuarc_IC_LBUF_RANGE        128-1:0
`define npuarc_SCANTEST_RAM_BYPASS_MUX 0
`define npuarc_CCM_AW   24
`define npuarc_CCM_DW   64
`define npuarc_CCM_IW   16
`define npuarc_CCM_ALSB 3
`define npuarc_DMI_BUS_OPTION 0
`define npuarc_DMI_BUS_WIDTH 64
`define npuarc_DMI_DATA_WIDTH 64
`define npuarc_DMI_ADDR_LSB   3
`define npuarc_ICCM_BUF_PTR_MSB 0
`define npuarc_HAS_ICCM0             0
`define npuarc_ICCM0_WIDTH           128
`define npuarc_ICCM0_SIZE            4096
`define npuarc_ICCM0_BASE            0
`define npuarc_ICCM0_DMI             0
`define npuarc_ICCM0_BANKS           2
`define npuarc_HAS_ICCM0_DMI         0
`define npuarc_ICCM0_BANK_WIDTH        64
`define npuarc_ICCM0_BANK_BYTE_SIZE    8
`define npuarc_ICCM0_BANK_WORD_BITS    3
`define npuarc_ICCM0_BANK_BITS         1
`define npuarc_ICCM0_BANK_RANGE        64-1:0
`define npuarc_ICCM0_BANK_BYTE_WSIZE   8
`define npuarc_HAS_ICCM1             0
`define npuarc_ICCM1_WIDTH           128
`define npuarc_ICCM1_SIZE            4096
`define npuarc_ICCM1_BSE             1
`define npuarc_ICCM1_DMI             0
`define npuarc_ICCM1_BANKS           2
`define npuarc_HAS_ICCM1_DMI         0
`define npuarc_ICCM1_BANK_WIDTH        64
`define npuarc_ICCM1_BANK_BYTE_SIZE    8
`define npuarc_ICCM1_BANK_WORD_BITS    3
`define npuarc_ICCM1_BANK_BITS         1
`define npuarc_ICCM1_BANK_RANGE        64-1:0
`define npuarc_ICCM0_DWIDTH 100
`define npuarc_ICCM1_DWIDTH 100
`define npuarc_ICCM0_DMI_BANK_WIDTH      64    
`define npuarc_ICCM1_DMI_BANK_WIDTH      64    
`define npuarc_ICCM0_DMI_BANK_BYTE_SIZE  8
`define npuarc_ICCM1_DMI_BANK_BYTE_SIZE  8
`define npuarc_ICCM0_DMP_BANK_RANGE      64-1:0  
`define npuarc_ICCM1_DMP_BANK_RANGE      64-1:0  
`define npuarc_ICCM0_DMP_BANK_WIDTH      64    
`define npuarc_ICCM1_DMP_BANK_WIDTH      64    
`define npuarc_ICCM0_DMP_BANK_BYTE_SIZE  8
`define npuarc_ICCM1_DMP_BANK_BYTE_SIZE  8
`define npuarc_ICCM0_DMI_BANK_RANGE      64-1:0
`define npuarc_ICCM1_DMI_BANK_RANGE      64-1:0
`define npuarc_HAS_ICCM         0
`define npuarc_ICCM_DMI         0
`define npuarc_HAS_ICCM_DMI     0
  `define npuarc_DMI_PORTS 1
`define npuarc_HAS_IFQUEUE           0
`define npuarc_IFQUEUE_SIZE          1
`define npuarc_DM_BANKS             2
`define npuarc_DMP_TARGET_DCCM  3'b000
`define npuarc_DMP_TARGET_MEM   3'b001
`define npuarc_DMP_TARGET_DC    3'b010
`define npuarc_DMP_TARGET_ICCM  3'b011
`define npuarc_DMP_TARGET_PER   3'b100
`define npuarc_DMP_TARGET_VMEM  3'b101
`define npuarc_DMP_TARGET_PER2  3'b110
`define npuarc_DMP_TARGET_BITS   3
`define npuarc_DMP_TARGET_RANGE  3-1:0
`define npuarc_DMP_BE_MSB     7
`define npuarc_DMP_DATA_MSB   63
`define npuarc_DMP_DATA_BITS  63+1
`define npuarc_DMP_BE_RANGE   7:0
`define npuarc_DMP_DATA_RANGE 63:0
`define npuarc_DMP_NO_ERROR     8'h00
`define npuarc_DMP_MEM_ERROR    8'h01
`define npuarc_DMP_ECC_ERROR    8'h02
`define npuarc_DMP_DTLB_ERROR   8'h03
`define npuarc_DMP_DTLB_MISS    8'h05
`define npuarc_DMP_DTLB_PROTV   8'h06
`define npuarc_DMP_EXCPN_RANGE  7:0
`define npuarc_HAS_DCACHE           1
`define npuarc_DC_FEATURE_LEVEL     2
`define npuarc_DC_UNCACHED_REGION   0
`define npuarc_DC_SIZE              32768
`define npuarc_DC_BANKS             2
`define npuarc_DC_WAYS              2
`define npuarc_DC_BSIZE             64
`define npuarc_DC_BUS_DATA_WIDTH    128
`define npuarc_DC_BUS_OUTSTANDING   2
`define npuarc_DC_MEM_CYCLES        2
`define npuarc_DC_MEM_POSEDGE       1
`define npuarc_DC_MEM_BANKS         4
`define npuarc_DC_IO_COHERENCY      0
`define npuarc_DC_WIDTH             128
`define npuarc_DC_DMU_SPLIT         1
`define npuarc_DC_BANK_WIDTH  64
`define npuarc_EVICT_SIZE            1
`define npuarc_DC_IO_COHERENCY_PORTS 1
`define npuarc_HAS_SMP            0
`define npuarc_LQWQ_COMBINED   1
`define npuarc_INFER_ALU_ADDER      0
`define npuarc_INFER_MPY_WTREE      0
`define npuarc_ALU_X_MONITOR_OPTION 0
`define npuarc_HAVE_IC_OPT          0
`define npuarc_HAVE_CACHE_CONFIG    0
`define npuarc_HAS_DEBUG            1
`define npuarc_DBG_EN_OPTION        0
`define npuarc_DBG_APB_OPTION       1
`define npuarc_APB_ATB_CLK_INTERFACE 0
`define npuarc_DBG_APB_RATIO        1
`define npuarc_SECURE_DEBUG         0
`define npuarc_HAS_SC_DEBUG         0
`define npuarc_SCDBG_AUX_UNLK       0
`define npuarc_AON_PD1_SPLIT        1
`define npuarc_HAS_SMART            1
`define npuarc_SMART_IMPLEMENTATION 0
`define npuarc_SMART_STACK_ENTRIES  128
`define npuarc_AUX_EIA_RANGE    31:0   
`define npuarc_EIA_INST_RANGE   7:0 
`define npuarc_ECP_CYCLE_RANGE  7:0 
`define npuarc_XTYPE_2          2       
`define npuarc_XTYPE_1          1 
`define npuarc_XTYPE_0          0
`define npuarc_APEX_NUM_GRAD_BUF 4
`define npuarc_HAS_EIA              1
`define npuarc_EIA_MAX_BLOCKING     4
`define npuarc_HAS_UAUX                 0
`define npuarc_HAS_CCAUX              1
`define npuarc_CCAUX_OFFER_DMP              0
`define npuarc_CCAUX_ADDR_RANGE              11:0
`define npuarc_CCAUX_RGN_RANGE              0:0
`define npuarc_CCAUX_STAT_RANGE              5:0
`define npuarc_CCAUX_AW              12
`define npuarc_CCAUX_RGN_BITS              1
`define npuarc_CCAUX_STAT_BITS              6
`define npuarc_CCAUX_STRICT_BIT              5
`define npuarc_CCAUX_SERIAL_BIT              4
`define npuarc_CCAUX_UNIMPL_BIT              3
`define npuarc_CCAUX_K_WR_BIT              2
`define npuarc_CCAUX_K_RD_BIT              1
`define npuarc_CCAUX_ILLEGAL_BIT              0
`define npuarc_CCAUX_TRC_REGS              0
`define npuarc_CCAUX_IOC_REGS              0
`define npuarc_CCAUX_SLC_REGS              0
`define npuarc_CCAUX_DMP_REGS              0
`define npuarc_CCAUX_GAUX_REGS              1
`define npuarc_CCAUX_GAUX_IDX              0
`define npuarc_CCAUX_GAUX_ADDR_RANGE              11:0
`define npuarc_CC_HAS_DIRECT_IOC           0
`define npuarc_IOC_SNOOP_DEPTH          2
`define  npuarc_SNP_DEPTH 3
`define npuarc_BCR_OPTION               1
`define npuarc_HAS_DCCM             1
`define npuarc_DCCM_WIDTH           64
`define npuarc_DCCM_SIZE            32768
`define npuarc_DCCM_BASE            7
`define npuarc_DCCM_MEM_CYCLES      2
`define npuarc_DCCM_MEM_POSEDGE     1
`define npuarc_DCCM_MEM_BANKS       4
`define npuarc_DCCM_DMI             1
`define npuarc_DCCM_ECC_OPTION      3
`define npuarc_DCCM_ECC             1
`define npuarc_DCCM_ECC_ADDR        0
`define npuarc_DCCM_PARITY          0
`define npuarc_DCCM_PARITY_ADDR     0
`define npuarc_DCCM_BANKS           2
`define npuarc_DCCM_POWER_SAVING    1
`define npuarc_HAS_DCCM_DMI         1
`define npuarc_DCCM_BANK_WIDTH        32
`define npuarc_DCCM_BANK_BYTE_SIZE    4
`define npuarc_DCCM_BANK_WORD_BITS    2
`define npuarc_DCCM_BANK_BITS         1
`define npuarc_HAS_DMP_PERIPHERAL0   0
`define npuarc_PER0_BASE          0
`define npuarc_PER0_LIMIT         1
`define npuarc_HAS_DMP_PERIPHERAL1   0
`define npuarc_PER1_BASE          0
`define npuarc_PER1_LIMIT         1
`define npuarc_HAS_DMP_PERIPHERAL 0
`define npuarc_DMP_PER2           0
`define npuarc_AUX_VOLATILE_BASE             15
`define npuarc_AUX_VOLATILE_LIMIT            0
`define npuarc_AUX_VOLATILE_STRICT_ORDERING  1
`define npuarc_AUX_VOLATILE_DISABLE          0
`define npuarc_HAS_WRITE_BUFFER_PER0   0
`define npuarc_WB_PER0_PP_IN_ADDR_RANGE    36:0
`define npuarc_WB_PER0_PP_IN_EXCL_RANGE    37
`define npuarc_WB_PER0_PP_IN_POST_RANGE    38
`define npuarc_WB_PER0_PP_IN_PROT_RANGE    39
`define npuarc_WB_PER0_PP_IN_DMSK_RANGE    47:40
`define npuarc_WB_PER0_PP_IN_DATA_RANGE    111:48
`define npuarc_WB_PER0_PP_IN_W             112
`define npuarc_WB_PER0_UOP_RW_RANGE    0
`define npuarc_WB_PER0_UOP_W           1
`define npuarc_WB_PER0_ADDR_W  40
`define npuarc_WB_PER0_DATA_W  64
`define npuarc_WB_PER0_BANK_NUM 2
`define npuarc_WB_PER0_STRAM_MCYCLE 2
`define npuarc_WB_PER0_FIFO_DEPTH  256
`define npuarc_WB_PER0_BANK_ADDR_WIDTH  7
`define npuarc_WB_PER0_BANK_DATA_WIDTH  112
`define npuarc_WB_PER0_BANK_WEM_WIDTH  112
`define npuarc_WB_PER0_BANK_RAM_DEPTH 128
`define npuarc_WB_PER0_SPLT_SLV_AW                         40
`define npuarc_WB_PER0_SPLT_SLV_RGON_W                      2
`define npuarc_WB_PER0_SPLT_SLV_HSEL_W                      none
`define npuarc_WB_PER0_SPLT_SLV_IDW                         none
`define npuarc_WB_PER0_SPLT_SLV_I_IBP_ENPACK                0
`define npuarc_WB_PER0_SPLT_SLV_I_HAS_CLK_EN                0 
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_CLK_EN_NAME           0
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_INST_CLK_EN_NAME      0
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_PFX                   wb_splt_i_
`define npuarc_WB_PER0_SPLT_0_SLV_I_BUS_INST_PFX           wb_splt_
`define npuarc_WB_PER0_SPLT_0_SLV_I_BUS_INST_CLK_EN_NAME    none
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_OUT_NUM                16 
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_BUF_ENTRIES            0 
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_BUF_THROUGH            1
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_ENDIAN                 not_care
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_DW                     64
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_TYPE                   ibp
`define npuarc_WB_PER0_SPLT_SLV_I_AHBL_EBT                   0
`define npuarc_WB_PER0_SPLT_SLV_I_IBP_W2N_MAY_OVF            0
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_THROUGH              1
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_CMD_ENTRIES          0
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_WD_ENTRIES           0
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_RD_ENTRIES           0
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_WRSP_ENTRIES         0
`define npuarc_WB_PER0_SPLT_SLV_O_BUS0_RGON            1
`define npuarc_WB_PER0_SPLT_SLV_O_BUS0_PFX             wb_enab_splt_o_
`define npuarc_WB_PER0_SPLT_0_SLV_O_BUS0_INST_PFX      wb_enab_splt_
`define npuarc_WB_PER0_SPLT_SLV_O_BUS0_ENPACK                  0
`define npuarc_WB_PER0_SPLT_SLV_O_BUS0_NEED_REQ                0 
`define npuarc_WB_PER0_SPLT_SLV_O_BUS1_RGON            2
`define npuarc_WB_PER0_SPLT_SLV_O_BUS1_PFX             wb_disab_splt_o_
`define npuarc_WB_PER0_SPLT_0_SLV_O_BUS1_INST_PFX      wb_disab_splt_
`define npuarc_WB_PER0_SPLT_SLV_O_BUS1_ENPACK                  0
`define npuarc_WB_PER0_SPLT_SLV_O_BUS1_NEED_REQ                0 
`define npuarc_WB_PER0_SPLT_SLV_O_BUS_NUM                   2
`define npuarc_WB_PER0_SPLT_SLV_ALL_O_BUS_DW                64 
`define npuarc_WB_PER0_SPLT_SLV_ALL_O_NEED_SPLT              0
`define npuarc_WB_PER0_SPLT_SLV_O_PASS_RGON                  0
`define npuarc_WB_PER0_SPLT_SLV_O_PASS_USER                  0
`define npuarc_WB_PER0_SPLT_SLV_USER_W                       1
`define npuarc_WB_PER0_SPLT_SLV_O_ALLOW_DIFF_BRANCH          1
`define npuarc_WB_PER0_SPLT_INST_NUM                         16
`define npuarc_WB_PER0_COMPR_MST_AW                 40
`define npuarc_WB_PER0_COMPR_MST_IDW                1
`define npuarc_WB_PER0_COMPR_MST_INUM               2
`define npuarc_WB_PER0_COMPR_MST_I0_OUT_NUM          1 
`define npuarc_WB_PER0_COMPR_MST_I0_UNIQ_ID         0
`define npuarc_WB_PER0_COMPR_MST_I0_PFX             wb_compr_i0_
`define npuarc_WB_PER0_COMPR_0_MST_I0_INST_PFX      wb_enab_compr_
`define npuarc_WB_PER0_COMPR_MST_I0_DW              64
`define npuarc_WB_PER0_COMPR_MST_I0_ENPACK          0
`define npuarc_WB_PER0_COMPR_MST_I0_LOCKABLE        0
`define npuarc_WB_PER0_COMPR_MST_I0_W2N_MAY_OVF     0 
`define npuarc_WB_PER0_COMPR_MST_I1_OUT_NUM         16 
`define npuarc_WB_PER0_COMPR_MST_I1_UNIQ_ID         1
`define npuarc_WB_PER0_COMPR_MST_I1_PFX             wb_compr_i1_
`define npuarc_WB_PER0_COMPR_0_MST_I1_INST_PFX      wb_disab_compr_
`define npuarc_WB_PER0_COMPR_MST_I1_DW              64
`define npuarc_WB_PER0_COMPR_MST_I1_ENPACK          0
`define npuarc_WB_PER0_COMPR_MST_I1_LOCKABLE        0
`define npuarc_WB_PER0_COMPR_MST_I1_W2N_MAY_OVF     0 
`define npuarc_WB_PER0_COMPR_MST_O_BUS_ENDIAN       not_care
`define npuarc_WB_PER0_COMPR_MST_O_BUS_DW           64
`define npuarc_WB_PER0_COMPR_MST_O_ENPACK           0
`define npuarc_WB_PER0_COMPR_MST_O_BUS_BUF_ENTRIES  0 
`define npuarc_WB_PER0_COMPR_MST_O_BUS_BUF_THROUGH  1
`define npuarc_WB_PER0_COMPR_MST_O_HAS_CLK_EN       0
`define npuarc_WB_PER0_COMPR_MST_O_BUS_CLK_EN_NAME  none
`define npuarc_WB_PER0_COMPR_MST_O_BUS_SPLT_IBP     0
`define npuarc_WB_PER0_COMPR_MST_O_BUS_TYPE         ibp
`define npuarc_WB_PER0_COMPR_MST_O_BUS_OUT_NUM       16
`define npuarc_WB_PER0_COMPR_MST_O_BUS_PFX          wb_compr_o_
`define npuarc_WB_PER0_COMPR_0_MST_O_BUS_INST_PFX       wb_compr0_
`define npuarc_WB_PER0_COMPR_0_MST_O_BUS_INST_CLK_EN_NAME  none 
`define npuarc_WB_PER0_COMPR_MST_PASS_USER          0
`define npuarc_WB_PER0_COMPR_MST_USER_W             1
`define npuarc_HAS_WRITE_BUFFER_PER1   0
`define npuarc_WB_PER1_PP_IN_ADDR_RANGE    36:0
`define npuarc_WB_PER1_PP_IN_EXCL_RANGE    37
`define npuarc_WB_PER1_PP_IN_POST_RANGE    38
`define npuarc_WB_PER1_PP_IN_PROT_RANGE    39
`define npuarc_WB_PER1_PP_IN_DMSK_RANGE    47:40
`define npuarc_WB_PER1_PP_IN_DATA_RANGE    111:48
`define npuarc_WB_PER1_PP_IN_W             112
`define npuarc_WB_PER1_UOP_RW_RANGE    0
`define npuarc_WB_PER1_UOP_W           1
`define npuarc_WB_PER1_ADDR_W  40
`define npuarc_WB_PER1_DATA_W  64
`define npuarc_WB_PER1_BANK_NUM 2
`define npuarc_WB_PER1_STRAM_MCYCLE 2
`define npuarc_WB_PER1_FIFO_DEPTH  256
`define npuarc_WB_PER1_BANK_ADDR_WIDTH  7
`define npuarc_WB_PER1_BANK_DATA_WIDTH  112
`define npuarc_WB_PER1_BANK_WEM_WIDTH  112
`define npuarc_WB_PER1_BANK_RAM_DEPTH 128
`define npuarc_WB_PER1_SPLT_SLV_AW                         40
`define npuarc_WB_PER1_SPLT_SLV_RGON_W                      2
`define npuarc_WB_PER1_SPLT_SLV_HSEL_W                      none
`define npuarc_WB_PER1_SPLT_SLV_IDW                         none
`define npuarc_WB_PER1_SPLT_SLV_I_IBP_ENPACK                0
`define npuarc_WB_PER1_SPLT_SLV_I_HAS_CLK_EN                0 
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_CLK_EN_NAME           0
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_INST_CLK_EN_NAME      0
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_PFX                   wb_splt_i_
`define npuarc_WB_PER1_SPLT_0_SLV_I_BUS_INST_PFX           wb_splt_
`define npuarc_WB_PER1_SPLT_0_SLV_I_BUS_INST_CLK_EN_NAME    none
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_OUT_NUM                16 
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_BUF_ENTRIES            0 
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_BUF_THROUGH            1
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_ENDIAN                 not_care
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_DW                     64
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_TYPE                   ibp
`define npuarc_WB_PER1_SPLT_SLV_I_AHBL_EBT                   0
`define npuarc_WB_PER1_SPLT_SLV_I_IBP_W2N_MAY_OVF            0
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_THROUGH              1
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_CMD_ENTRIES          0
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_WD_ENTRIES           0
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_RD_ENTRIES           0
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_WRSP_ENTRIES         0
`define npuarc_WB_PER1_SPLT_SLV_O_BUS0_RGON            1
`define npuarc_WB_PER1_SPLT_SLV_O_BUS0_PFX             wb_enab_splt_o_
`define npuarc_WB_PER1_SPLT_0_SLV_O_BUS0_INST_PFX      wb_enab_splt_
`define npuarc_WB_PER1_SPLT_SLV_O_BUS0_ENPACK                  0
`define npuarc_WB_PER1_SPLT_SLV_O_BUS0_NEED_REQ                0 
`define npuarc_WB_PER1_SPLT_SLV_O_BUS1_RGON            2
`define npuarc_WB_PER1_SPLT_SLV_O_BUS1_PFX             wb_disab_splt_o_
`define npuarc_WB_PER1_SPLT_0_SLV_O_BUS1_INST_PFX      wb_disab_splt_
`define npuarc_WB_PER1_SPLT_SLV_O_BUS1_ENPACK                  0
`define npuarc_WB_PER1_SPLT_SLV_O_BUS1_NEED_REQ                0 
`define npuarc_WB_PER1_SPLT_SLV_O_BUS_NUM                   2
`define npuarc_WB_PER1_SPLT_SLV_ALL_O_BUS_DW                64 
`define npuarc_WB_PER1_SPLT_SLV_ALL_O_NEED_SPLT              0
`define npuarc_WB_PER1_SPLT_SLV_O_PASS_RGON                  0
`define npuarc_WB_PER1_SPLT_SLV_O_PASS_USER                  0
`define npuarc_WB_PER1_SPLT_SLV_USER_W                       1
`define npuarc_WB_PER1_SPLT_SLV_O_ALLOW_DIFF_BRANCH          1
`define npuarc_WB_PER1_SPLT_INST_NUM                         16
`define npuarc_WB_PER1_COMPR_MST_AW                 40
`define npuarc_WB_PER1_COMPR_MST_IDW                1
`define npuarc_WB_PER1_COMPR_MST_INUM               2
`define npuarc_WB_PER1_COMPR_MST_I0_OUT_NUM          1 
`define npuarc_WB_PER1_COMPR_MST_I0_UNIQ_ID         0
`define npuarc_WB_PER1_COMPR_MST_I0_PFX             wb_compr_i0_
`define npuarc_WB_PER1_COMPR_0_MST_I0_INST_PFX      wb_enab_compr_
`define npuarc_WB_PER1_COMPR_MST_I0_DW              64
`define npuarc_WB_PER1_COMPR_MST_I0_ENPACK          0
`define npuarc_WB_PER1_COMPR_MST_I0_LOCKABLE        0
`define npuarc_WB_PER1_COMPR_MST_I0_W2N_MAY_OVF     0 
`define npuarc_WB_PER1_COMPR_MST_I1_OUT_NUM         16 
`define npuarc_WB_PER1_COMPR_MST_I1_UNIQ_ID         1
`define npuarc_WB_PER1_COMPR_MST_I1_PFX             wb_compr_i1_
`define npuarc_WB_PER1_COMPR_0_MST_I1_INST_PFX      wb_disab_compr_
`define npuarc_WB_PER1_COMPR_MST_I1_DW              64
`define npuarc_WB_PER1_COMPR_MST_I1_ENPACK          0
`define npuarc_WB_PER1_COMPR_MST_I1_LOCKABLE        0
`define npuarc_WB_PER1_COMPR_MST_I1_W2N_MAY_OVF     0 
`define npuarc_WB_PER1_COMPR_MST_O_BUS_ENDIAN       not_care
`define npuarc_WB_PER1_COMPR_MST_O_BUS_DW           64
`define npuarc_WB_PER1_COMPR_MST_O_ENPACK           0
`define npuarc_WB_PER1_COMPR_MST_O_BUS_BUF_ENTRIES  0 
`define npuarc_WB_PER1_COMPR_MST_O_BUS_BUF_THROUGH  1
`define npuarc_WB_PER1_COMPR_MST_O_HAS_CLK_EN       0
`define npuarc_WB_PER1_COMPR_MST_O_BUS_CLK_EN_NAME  none
`define npuarc_WB_PER1_COMPR_MST_O_BUS_SPLT_IBP     0
`define npuarc_WB_PER1_COMPR_MST_O_BUS_TYPE         ibp
`define npuarc_WB_PER1_COMPR_MST_O_BUS_OUT_NUM       16
`define npuarc_WB_PER1_COMPR_MST_O_BUS_PFX          wb_compr_o_
`define npuarc_WB_PER1_COMPR_0_MST_O_BUS_INST_PFX       wb_compr0_
`define npuarc_WB_PER1_COMPR_0_MST_O_BUS_INST_CLK_EN_NAME  none 
`define npuarc_WB_PER1_COMPR_MST_PASS_USER          0
`define npuarc_WB_PER1_COMPR_MST_USER_W             1
`define npuarc_HAS_WRITE_BUFFER_MEM   0
`define npuarc_WB_MEM_PP_IN_ADDR_RANGE    36:0
`define npuarc_WB_MEM_PP_IN_EXCL_RANGE    37
`define npuarc_WB_MEM_PP_IN_POST_RANGE    38
`define npuarc_WB_MEM_PP_IN_PROT_RANGE    39
`define npuarc_WB_MEM_PP_IN_DMSK_RANGE    47:40
`define npuarc_WB_MEM_PP_IN_DATA_RANGE    111:48
`define npuarc_WB_MEM_PP_IN_W             112
`define npuarc_WB_MEM_UOP_RW_RANGE    0
`define npuarc_WB_MEM_UOP_W           1
`define npuarc_WB_MEM_ADDR_W  40
`define npuarc_WB_MEM_DATA_W  64
`define npuarc_WB_MEM_BANK_NUM 2
`define npuarc_WB_MEM_STRAM_MCYCLE 2
`define npuarc_WB_MEM_FIFO_DEPTH  256
`define npuarc_WB_MEM_BANK_ADDR_WIDTH  7
`define npuarc_WB_MEM_BANK_DATA_WIDTH  112
`define npuarc_WB_MEM_BANK_WEM_WIDTH  112
`define npuarc_WB_MEM_BANK_RAM_DEPTH 128
`define npuarc_WB_MEM_SPLT_SLV_AW                         40
`define npuarc_WB_MEM_SPLT_SLV_RGON_W                      2
`define npuarc_WB_MEM_SPLT_SLV_HSEL_W                      none
`define npuarc_WB_MEM_SPLT_SLV_IDW                         none
`define npuarc_WB_MEM_SPLT_SLV_I_IBP_ENPACK                0
`define npuarc_WB_MEM_SPLT_SLV_I_HAS_CLK_EN                0 
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_CLK_EN_NAME           0
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_INST_CLK_EN_NAME      0
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_PFX                   wb_splt_i_
`define npuarc_WB_MEM_SPLT_0_SLV_I_BUS_INST_PFX           wb_splt_
`define npuarc_WB_MEM_SPLT_0_SLV_I_BUS_INST_CLK_EN_NAME    none
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_OUT_NUM                16 
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_BUF_ENTRIES            0 
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_BUF_THROUGH            1
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_ENDIAN                 not_care
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_DW                     64
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_TYPE                   ibp
`define npuarc_WB_MEM_SPLT_SLV_I_AHBL_EBT                   0
`define npuarc_WB_MEM_SPLT_SLV_I_IBP_W2N_MAY_OVF            0
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_THROUGH              1
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_CMD_ENTRIES          0
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_WD_ENTRIES           0
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_RD_ENTRIES           0
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_WRSP_ENTRIES         0
`define npuarc_WB_MEM_SPLT_SLV_O_BUS0_RGON            1
`define npuarc_WB_MEM_SPLT_SLV_O_BUS0_PFX             wb_enab_splt_o_
`define npuarc_WB_MEM_SPLT_0_SLV_O_BUS0_INST_PFX      wb_enab_splt_
`define npuarc_WB_MEM_SPLT_SLV_O_BUS0_ENPACK                  0
`define npuarc_WB_MEM_SPLT_SLV_O_BUS0_NEED_REQ                0 
`define npuarc_WB_MEM_SPLT_SLV_O_BUS1_RGON            2
`define npuarc_WB_MEM_SPLT_SLV_O_BUS1_PFX             wb_disab_splt_o_
`define npuarc_WB_MEM_SPLT_0_SLV_O_BUS1_INST_PFX      wb_disab_splt_
`define npuarc_WB_MEM_SPLT_SLV_O_BUS1_ENPACK                  0
`define npuarc_WB_MEM_SPLT_SLV_O_BUS1_NEED_REQ                0 
`define npuarc_WB_MEM_SPLT_SLV_O_BUS_NUM                   2
`define npuarc_WB_MEM_SPLT_SLV_ALL_O_BUS_DW                64 
`define npuarc_WB_MEM_SPLT_SLV_ALL_O_NEED_SPLT              0
`define npuarc_WB_MEM_SPLT_SLV_O_PASS_RGON                  0
`define npuarc_WB_MEM_SPLT_SLV_O_PASS_USER                  0
`define npuarc_WB_MEM_SPLT_SLV_USER_W                       1
`define npuarc_WB_MEM_SPLT_SLV_O_ALLOW_DIFF_BRANCH          1
`define npuarc_WB_MEM_SPLT_INST_NUM                         16
`define npuarc_WB_MEM_COMPR_MST_AW                 40
`define npuarc_WB_MEM_COMPR_MST_IDW                1
`define npuarc_WB_MEM_COMPR_MST_INUM               2
`define npuarc_WB_MEM_COMPR_MST_I0_OUT_NUM          1 
`define npuarc_WB_MEM_COMPR_MST_I0_UNIQ_ID         0
`define npuarc_WB_MEM_COMPR_MST_I0_PFX             wb_compr_i0_
`define npuarc_WB_MEM_COMPR_0_MST_I0_INST_PFX      wb_enab_compr_
`define npuarc_WB_MEM_COMPR_MST_I0_DW              64
`define npuarc_WB_MEM_COMPR_MST_I0_ENPACK          0
`define npuarc_WB_MEM_COMPR_MST_I0_LOCKABLE        0
`define npuarc_WB_MEM_COMPR_MST_I0_W2N_MAY_OVF     0 
`define npuarc_WB_MEM_COMPR_MST_I1_OUT_NUM         16 
`define npuarc_WB_MEM_COMPR_MST_I1_UNIQ_ID         1
`define npuarc_WB_MEM_COMPR_MST_I1_PFX             wb_compr_i1_
`define npuarc_WB_MEM_COMPR_0_MST_I1_INST_PFX      wb_disab_compr_
`define npuarc_WB_MEM_COMPR_MST_I1_DW              64
`define npuarc_WB_MEM_COMPR_MST_I1_ENPACK          0
`define npuarc_WB_MEM_COMPR_MST_I1_LOCKABLE        0
`define npuarc_WB_MEM_COMPR_MST_I1_W2N_MAY_OVF     0 
`define npuarc_WB_MEM_COMPR_MST_O_BUS_ENDIAN       not_care
`define npuarc_WB_MEM_COMPR_MST_O_BUS_DW           64
`define npuarc_WB_MEM_COMPR_MST_O_ENPACK           0
`define npuarc_WB_MEM_COMPR_MST_O_BUS_BUF_ENTRIES  0 
`define npuarc_WB_MEM_COMPR_MST_O_BUS_BUF_THROUGH  1
`define npuarc_WB_MEM_COMPR_MST_O_HAS_CLK_EN       0
`define npuarc_WB_MEM_COMPR_MST_O_BUS_CLK_EN_NAME  none
`define npuarc_WB_MEM_COMPR_MST_O_BUS_SPLT_IBP     0
`define npuarc_WB_MEM_COMPR_MST_O_BUS_TYPE         ibp
`define npuarc_WB_MEM_COMPR_MST_O_BUS_OUT_NUM       16
`define npuarc_WB_MEM_COMPR_MST_O_BUS_PFX          wb_compr_o_
`define npuarc_WB_MEM_COMPR_0_MST_O_BUS_INST_PFX       wb_compr0_
`define npuarc_WB_MEM_COMPR_0_MST_O_BUS_INST_CLK_EN_NAME  none 
`define npuarc_WB_MEM_COMPR_MST_PASS_USER          0
`define npuarc_WB_MEM_COMPR_MST_USER_W             1
`define npuarc_HANDLE_WR_ERRORS               0
`define npuarc_WB_MEM_HANDLE_WR_ERRORS        0
`define npuarc_WB_PER0_HANDLE_WR_ERRORS       0
`define npuarc_WB_PER1_HANDLE_WR_ERRORS       0
`define npuarc_HAS_WB_MEM                     0
`define npuarc_HAS_WB_PER0                    0
`define npuarc_HAS_WB_PER1                    0
`define npuarc_IBUS_WIDTH           64
`define npuarc_DBUS_WIDTH           64
`define npuarc_PBUS_WIDTH           32
`define npuarc_RAM_PREFIX           sram
`define npuarc_RGF_NUM_REGS         32
`define npuarc_RGF_ADDR_BITS        6
`define npuarc_RGF_SLICE_WIDTH      32
`define npuarc_RGF_WR_PORTS         2
`define npuarc_RGF_IMPL             0
`define npuarc_RGF_TRANSPARENT      1
`define npuarc_RGF_NUM_BANKS        1
`define npuarc_RGF_BANKED_REGS      32
`define npuarc_RGF_RAM_MACRO        1
`define npuarc_RGF_FLIP_FLOPS       0
`define npuarc_SWAP_OPTION          1
`define npuarc_HAS_DSP              0
`define npuarc_DSP_ITU              0
`define npuarc_DSP_WIDE             0
`define npuarc_DSP_DIVSQRT          0
`define npuarc_DSP_IMPL             0
`define npuarc_HAS_ACC_FWD_X3_D2 0
`define npuarc_HAS_AGU 0
`define npuarc_DSP_AUX_BASE         12'h580
`define npuarc_DSP_MPY_DEC_RANGE     10:0
`define npuarc_DSP_ALU_DEC_RANGE     10:0
`define npuarc_DUAL_ISSUE           0
`define npuarc_HAS_HSDUAL           0
`define npuarc_HS4X_PIPE            0
`define npuarc_ISSUE_WIDTH          1
`define npuarc_MRL_PFX              alb
`define npuarc_NUM_CONCURRENT_RETIREMENTS 1
`define npuarc_RETIRE_ERR_OPTION    0
`define npuarc_EXTD_ARITH_OPTION    0
`define npuarc_MPY_OPTION           9
`define npuarc_DIV_REM_OPTION       1
`define npuarc_MUL64_OPTION         0
`define npuarc_STACK_CHECKING       1
`define npuarc_CODE_PROTECTION      0
`define npuarc_CODE_DENSITY_OPTION  1
`define npuarc_ENTER_LEAVE          1
`define npuarc_SETCC_OPTION         1
`define npuarc_JLI_OPTION           1
`define npuarc_BTAB_OPTION          1
`define npuarc_STIMM_OPTION         1
`define npuarc_CD2_OPTION           1
`define npuarc_FFS_OPTION           1
`define npuarc_NORM_OPTION          1
`define npuarc_BITSCAN_OPTION       1
`define npuarc_SHIFT_OPTION         3
`define npuarc_SHIFT_ASSIST         1
`define npuarc_HAS_SHIFTER          1
`define npuarc_ATOMIC_OPTION        1
`define npuarc_PASTA_OPTION         0
`define npuarc_AUX_ILLEGAL_EXCEPTIONS 1
`define npuarc_AUX_UNIMPL_EXCEPTIONS  1
`define npuarc_HAS_FPU              0
`define npuarc_FPU_DP_OPTION        0
`define npuarc_FPU_HP_OPTION        0
`define npuarc_FPU_DIV_OPTION       0
`define npuarc_FPU_FMA_OPTION       0
`define npuarc_TIMER_0_IRQ        16
`define npuarc_TIMER_1_IRQ        17
`define npuarc_TIMER_0_INT_LEVEL  0
`define npuarc_TIMER_1_INT_LEVEL  1
`define npuarc_HAS_TIMER_0          1
`define npuarc_HAS_TIMER_1          0
`define npuarc_TIMER0_LEVEL    0
`define npuarc_TIMER1_LEVEL    0
`define npuarc_TIMER_IE 0
`define npuarc_TIMER_NH 1
`define npuarc_TIMER_W  2
`define npuarc_TIMER_IP 3
`define npuarc_TIMER_TD 4
`define npuarc_HAS_WDT            1
`define npuarc_WDT_INT_LEVEL 0
`define npuarc_MEM_BUS_OPTION           4
`define npuarc_PER_BUS_OPTION           0
`define npuarc_MEM_BUS_WIDTH            64
`define npuarc_MEM_INITIATOR_PORTS      1
`define npuarc_BUS_CLK_RATIO            `npuarc_BUS_CLK_RATIO
`define npuarc_DYNAMIC_RATIO            `npuarc_DYNAMIC_RATIO
`define npuarc_HAS_ACTIONPOINTS     1
`define npuarc_NUM_ACTIONPOINTS     8
`define npuarc_APS_FEATURE          0
`define npuarc_APS_RANGE            7:0
`define npuarc_MAX_APNUM            7
`define npuarc_APNUM_SIZE           3
`define npuarc_APNUM_MSB            2
`define npuarc_APNUM_LSB            0
`define npuarc_APNUM_RANGE          2:0
`define npuarc_APAC_RANGE           9:0
`define npuarc_MQ_FIFO_RANGE   3:0
`define npuarc_MQ_FIFO_DEPTH   4
`define npuarc_MQ_FIFO_MSB     3
`define npuarc_LSMQ_FIFO_RANGE   3:0
`define npuarc_LSMQ_FIFO_DEPTH   4
`define npuarc_LSMQ_FIFO_MSB     3
`define npuarc_LBUF_FIFO_RANGE   15:0
`define npuarc_LBUF_FIFO_DEPTH   16
`define npuarc_LBUF_FIFO_MSB     15
`define npuarc_CB_NR_BUF 1 
`define npuarc_CBUF_FIFO_RANGE   15:0
`define npuarc_CBUF_FIFO_DEPTH   16
`define npuarc_CBUF_FIFO_MSB     15
`define npuarc_CB_FIFO_RANGE   15:0
`define npuarc_CB_FIFO_DEPTH   16
`define npuarc_CB_FIFO_MSB     15
`define npuarc_WQ_VPTR_RANGE  2:0
`define npuarc_WQ_PTR_RANGE   1:0
`define npuarc_WQ_PTR_DEPTH   2
`define npuarc_WQ_PTR_MSB     1
`define npuarc_LQ_PTR_RANGE   1:0
`define npuarc_LQ_PTR_DEPTH   2
`define npuarc_LQ_PTR_MSB     1
`define npuarc_MQ_VPTR_RANGE  2:0
`define npuarc_MQ_PTR_RANGE   1:0
`define npuarc_MQ_PTR_DEPTH   2
`define npuarc_MQ_PTR_MSB     1
`define npuarc_LSMQ_VPTR_RANGE  2:0
`define npuarc_LSMQ_PTR_RANGE   1:0
`define npuarc_LSMQ_PTR_DEPTH   2
`define npuarc_LSMQ_PTR_MSB     1
`define npuarc_LBUF_VPTR_RANGE  4:0
`define npuarc_LBUF_PTR_RANGE   3:0
`define npuarc_LBUF_PTR_DEPTH   4
`define npuarc_LBUF_PTR_MSB     3
`define npuarc_CBUF_VPTR_RANGE  4:0
`define npuarc_CBUF_PTR_RANGE   3:0
`define npuarc_CBUF_PTR_DEPTH   4
`define npuarc_CBUF_PTR_MSB     3
`define npuarc_CB_NR_BUF_RANGE 0:0
`define npuarc_CB_NR_BUF_BITS  1
`define npuarc_CB_VPTR_RANGE  4:0
`define npuarc_CB_PTR_RANGE   3:0
`define npuarc_CB_PTR_DEPTH   4
`define npuarc_CB_PTR_MSB     3
`define npuarc_DATA_SIZE            32
`define npuarc_DATA_BYTE_SIZE       4
`define npuarc_DATA_WORD_BITS       2
`define npuarc_ADDR_SIZE            32
`define npuarc_PADDR_SIZE           40
`define npuarc_DOUBLE_SIZE          64
`define npuarc_DATA_LSB             0
`define npuarc_DATA_MSB             31
`define npuarc_ADDR_LSB             0
`define npuarc_ADDR_MSB             31
`define npuarc_DOUBLE_LSB           0
`define npuarc_DOUBLE_MSB           63
`define npuarc_DATA_RANGE           31:0
`define npuarc_ADDR_RANGE           31:0
`define npuarc_DOUBLE_RANGE         63:0
`define npuarc_DBL_LO_RANGE         31:0
`define npuarc_DBL_HI_RANGE         63:32
`define npuarc_BE_SIZE              4
`define npuarc_DOUBLE_BE_SIZE       8
`define npuarc_DOUBLE_BE_RANGE      7:0
`define npuarc_DBL_BE_LO_RANGE      3:0
`define npuarc_DBL_BE_HI_RANGE      7:4
`define npuarc_DOUBLE_WORD_BITS     3
`define npuarc_HALF_SIZE            16
`define npuarc_HALF_MSB             15
`define npuarc_HALF_LSB             0
`define npuarc_HALF_RANGE           15:0
`define npuarc_MMU_PIAE_ENABLED     1      
`define npuarc_PADDR_HI_SIZE        8
`define npuarc_PADDR_MSB            39
`define npuarc_PADDR_RANGE          39:0
`define npuarc_PIADDR_RANGE         39:1
`define npuarc_PADDR_HI_RANGE       39:32
`define npuarc_PIADDR_BITS          39
`define npuarc_PC_MSB               31
`define npuarc_PC_SECOND_MSB        30
`define npuarc_PC_LSB               1
`define npuarc_PC_RANGE             31:1
`define npuarc_PC_SIZE              32
`define npuarc_PC_BITS              31
`define npuarc_AUX_PC_MSB           25
`define npuarc_AUX_PC_PAD           1
`define npuarc_PC_UNUSED            0
`define npuarc_RGF_ADDR_MSB         5
`define npuarc_RGF_ADDR_LSB         0
`define npuarc_RGF_ADDR_RANGE       5:0
`define npuarc_RGF_PAIR_RANGE       5:1
`define npuarc_RGF_SLICE_MSB        31
`define npuarc_RGF_SLICE_RANGE      31:0
`define npuarc_RGF_SLICE_RANGE_EDC  31:0
`define npuarc_RGF_SLICE_EDC_RANGE  31:32
`define npuarc_RGF_EDC_BITS         0
`define npuarc_RGF_BITS             32
`define npuarc_MRF_ADDR_MSB         4
`define npuarc_MRF_ADDR_LSB         0
`define npuarc_MRF_ADDR_RANGE       4:0
`define npuarc_HANDLE_WR_ERRORS                      0
`define npuarc_WB_MEM_HANDLE_WR_ERRORS               0
`define npuarc_WB_PER0_HANDLE_WR_ERRORS              0
`define npuarc_WB_PER1_HANDLE_WR_ERRORS              0
`define npuarc_HAS_WRITE_BUFFER_PER0   0
`define npuarc_WB_PER0_PP_IN_ADDR_RANGE    36:0
`define npuarc_WB_PER0_PP_IN_EXCL_RANGE    37
`define npuarc_WB_PER0_PP_IN_POST_RANGE    38
`define npuarc_WB_PER0_PP_IN_PROT_RANGE    39
`define npuarc_WB_PER0_PP_IN_DMSK_RANGE    47:40
`define npuarc_WB_PER0_PP_IN_DATA_RANGE    111:48
`define npuarc_WB_PER0_PP_IN_W             112
`define npuarc_WB_PER0_UOP_RW_RANGE    0
`define npuarc_WB_PER0_UOP_W           1
`define npuarc_WB_PER0_ADDR_W  40
`define npuarc_WB_PER0_DATA_W  64
`define npuarc_WB_PER0_BANK_NUM 2
`define npuarc_WB_PER0_STRAM_MCYCLE 2
`define npuarc_WB_PER0_FIFO_DEPTH  256
`define npuarc_WB_PER0_BANK_ADDR_WIDTH  7
`define npuarc_WB_PER0_BANK_DATA_WIDTH  112
`define npuarc_WB_PER0_BANK_WEM_WIDTH  112
`define npuarc_WB_PER0_BANK_RAM_DEPTH 128
`define npuarc_WB_PER0_SPLT_SLV_AW                         40
`define npuarc_WB_PER0_SPLT_SLV_RGON_W                      2
`define npuarc_WB_PER0_SPLT_SLV_HSEL_W                      none
`define npuarc_WB_PER0_SPLT_SLV_IDW                         none
`define npuarc_WB_PER0_SPLT_SLV_I_IBP_ENPACK                0
`define npuarc_WB_PER0_SPLT_SLV_I_HAS_CLK_EN                0 
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_CLK_EN_NAME           0
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_INST_CLK_EN_NAME      0
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_PFX                   wb_splt_i_
`define npuarc_WB_PER0_SPLT_0_SLV_I_BUS_INST_PFX           wb_splt_
`define npuarc_WB_PER0_SPLT_0_SLV_I_BUS_INST_CLK_EN_NAME    none
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_OUT_NUM                16 
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_BUF_ENTRIES            0 
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_BUF_THROUGH            1
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_ENDIAN                 not_care
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_DW                     64
`define npuarc_WB_PER0_SPLT_SLV_I_BUS_TYPE                   ibp
`define npuarc_WB_PER0_SPLT_SLV_I_AHBL_EBT                   0
`define npuarc_WB_PER0_SPLT_SLV_I_IBP_W2N_MAY_OVF            0
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_THROUGH              1
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_CMD_ENTRIES          0
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_WD_ENTRIES           0
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_RD_ENTRIES           0
`define npuarc_WB_PER0_SPLT_SLV_MID_BUF_WRSP_ENTRIES         0
`define npuarc_WB_PER0_SPLT_SLV_O_BUS0_RGON            1
`define npuarc_WB_PER0_SPLT_SLV_O_BUS0_PFX             wb_enab_splt_o_
`define npuarc_WB_PER0_SPLT_0_SLV_O_BUS0_INST_PFX      wb_enab_splt_
`define npuarc_WB_PER0_SPLT_SLV_O_BUS0_ENPACK                  0
`define npuarc_WB_PER0_SPLT_SLV_O_BUS0_NEED_REQ                0 
`define npuarc_WB_PER0_SPLT_SLV_O_BUS1_RGON            2
`define npuarc_WB_PER0_SPLT_SLV_O_BUS1_PFX             wb_disab_splt_o_
`define npuarc_WB_PER0_SPLT_0_SLV_O_BUS1_INST_PFX      wb_disab_splt_
`define npuarc_WB_PER0_SPLT_SLV_O_BUS1_ENPACK                  0
`define npuarc_WB_PER0_SPLT_SLV_O_BUS1_NEED_REQ                0 
`define npuarc_WB_PER0_SPLT_SLV_O_BUS_NUM                   2
`define npuarc_WB_PER0_SPLT_SLV_ALL_O_BUS_DW                64 
`define npuarc_WB_PER0_SPLT_SLV_ALL_O_NEED_SPLT              0
`define npuarc_WB_PER0_SPLT_SLV_O_PASS_RGON                  0
`define npuarc_WB_PER0_SPLT_SLV_O_PASS_USER                  0
`define npuarc_WB_PER0_SPLT_SLV_USER_W                       1
`define npuarc_WB_PER0_SPLT_SLV_O_ALLOW_DIFF_BRANCH          1
`define npuarc_WB_PER0_SPLT_INST_NUM                         16
`define npuarc_WB_PER0_COMPR_MST_AW                 40
`define npuarc_WB_PER0_COMPR_MST_IDW                1
`define npuarc_WB_PER0_COMPR_MST_INUM               2
`define npuarc_WB_PER0_COMPR_MST_I0_OUT_NUM          1 
`define npuarc_WB_PER0_COMPR_MST_I0_UNIQ_ID         0
`define npuarc_WB_PER0_COMPR_MST_I0_PFX             wb_compr_i0_
`define npuarc_WB_PER0_COMPR_0_MST_I0_INST_PFX      wb_enab_compr_
`define npuarc_WB_PER0_COMPR_MST_I0_DW              64
`define npuarc_WB_PER0_COMPR_MST_I0_ENPACK          0
`define npuarc_WB_PER0_COMPR_MST_I0_LOCKABLE        0
`define npuarc_WB_PER0_COMPR_MST_I0_W2N_MAY_OVF     0 
`define npuarc_WB_PER0_COMPR_MST_I1_OUT_NUM         16 
`define npuarc_WB_PER0_COMPR_MST_I1_UNIQ_ID         1
`define npuarc_WB_PER0_COMPR_MST_I1_PFX             wb_compr_i1_
`define npuarc_WB_PER0_COMPR_0_MST_I1_INST_PFX      wb_disab_compr_
`define npuarc_WB_PER0_COMPR_MST_I1_DW              64
`define npuarc_WB_PER0_COMPR_MST_I1_ENPACK          0
`define npuarc_WB_PER0_COMPR_MST_I1_LOCKABLE        0
`define npuarc_WB_PER0_COMPR_MST_I1_W2N_MAY_OVF     0 
`define npuarc_WB_PER0_COMPR_MST_O_BUS_ENDIAN       not_care
`define npuarc_WB_PER0_COMPR_MST_O_BUS_DW           64
`define npuarc_WB_PER0_COMPR_MST_O_ENPACK           0
`define npuarc_WB_PER0_COMPR_MST_O_BUS_BUF_ENTRIES  0 
`define npuarc_WB_PER0_COMPR_MST_O_BUS_BUF_THROUGH  1
`define npuarc_WB_PER0_COMPR_MST_O_HAS_CLK_EN       0
`define npuarc_WB_PER0_COMPR_MST_O_BUS_CLK_EN_NAME  none
`define npuarc_WB_PER0_COMPR_MST_O_BUS_SPLT_IBP     0
`define npuarc_WB_PER0_COMPR_MST_O_BUS_TYPE         ibp
`define npuarc_WB_PER0_COMPR_MST_O_BUS_OUT_NUM       16
`define npuarc_WB_PER0_COMPR_MST_O_BUS_PFX          wb_compr_o_
`define npuarc_WB_PER0_COMPR_0_MST_O_BUS_INST_PFX       wb_compr0_
`define npuarc_WB_PER0_COMPR_0_MST_O_BUS_INST_CLK_EN_NAME  none 
`define npuarc_WB_PER0_COMPR_MST_PASS_USER          0
`define npuarc_WB_PER0_COMPR_MST_USER_W             1
`define npuarc_HAS_WRITE_BUFFER_PER1   0
`define npuarc_WB_PER1_PP_IN_ADDR_RANGE    36:0
`define npuarc_WB_PER1_PP_IN_EXCL_RANGE    37
`define npuarc_WB_PER1_PP_IN_POST_RANGE    38
`define npuarc_WB_PER1_PP_IN_PROT_RANGE    39
`define npuarc_WB_PER1_PP_IN_DMSK_RANGE    47:40
`define npuarc_WB_PER1_PP_IN_DATA_RANGE    111:48
`define npuarc_WB_PER1_PP_IN_W             112
`define npuarc_WB_PER1_UOP_RW_RANGE    0
`define npuarc_WB_PER1_UOP_W           1
`define npuarc_WB_PER1_ADDR_W  40
`define npuarc_WB_PER1_DATA_W  64
`define npuarc_WB_PER1_BANK_NUM 2
`define npuarc_WB_PER1_STRAM_MCYCLE 2
`define npuarc_WB_PER1_FIFO_DEPTH  256
`define npuarc_WB_PER1_BANK_ADDR_WIDTH  7
`define npuarc_WB_PER1_BANK_DATA_WIDTH  112
`define npuarc_WB_PER1_BANK_WEM_WIDTH  112
`define npuarc_WB_PER1_BANK_RAM_DEPTH 128
`define npuarc_WB_PER1_SPLT_SLV_AW                         40
`define npuarc_WB_PER1_SPLT_SLV_RGON_W                      2
`define npuarc_WB_PER1_SPLT_SLV_HSEL_W                      none
`define npuarc_WB_PER1_SPLT_SLV_IDW                         none
`define npuarc_WB_PER1_SPLT_SLV_I_IBP_ENPACK                0
`define npuarc_WB_PER1_SPLT_SLV_I_HAS_CLK_EN                0 
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_CLK_EN_NAME           0
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_INST_CLK_EN_NAME      0
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_PFX                   wb_splt_i_
`define npuarc_WB_PER1_SPLT_0_SLV_I_BUS_INST_PFX           wb_splt_
`define npuarc_WB_PER1_SPLT_0_SLV_I_BUS_INST_CLK_EN_NAME    none
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_OUT_NUM                16 
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_BUF_ENTRIES            0 
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_BUF_THROUGH            1
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_ENDIAN                 not_care
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_DW                     64
`define npuarc_WB_PER1_SPLT_SLV_I_BUS_TYPE                   ibp
`define npuarc_WB_PER1_SPLT_SLV_I_AHBL_EBT                   0
`define npuarc_WB_PER1_SPLT_SLV_I_IBP_W2N_MAY_OVF            0
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_THROUGH              1
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_CMD_ENTRIES          0
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_WD_ENTRIES           0
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_RD_ENTRIES           0
`define npuarc_WB_PER1_SPLT_SLV_MID_BUF_WRSP_ENTRIES         0
`define npuarc_WB_PER1_SPLT_SLV_O_BUS0_RGON            1
`define npuarc_WB_PER1_SPLT_SLV_O_BUS0_PFX             wb_enab_splt_o_
`define npuarc_WB_PER1_SPLT_0_SLV_O_BUS0_INST_PFX      wb_enab_splt_
`define npuarc_WB_PER1_SPLT_SLV_O_BUS0_ENPACK                  0
`define npuarc_WB_PER1_SPLT_SLV_O_BUS0_NEED_REQ                0 
`define npuarc_WB_PER1_SPLT_SLV_O_BUS1_RGON            2
`define npuarc_WB_PER1_SPLT_SLV_O_BUS1_PFX             wb_disab_splt_o_
`define npuarc_WB_PER1_SPLT_0_SLV_O_BUS1_INST_PFX      wb_disab_splt_
`define npuarc_WB_PER1_SPLT_SLV_O_BUS1_ENPACK                  0
`define npuarc_WB_PER1_SPLT_SLV_O_BUS1_NEED_REQ                0 
`define npuarc_WB_PER1_SPLT_SLV_O_BUS_NUM                   2
`define npuarc_WB_PER1_SPLT_SLV_ALL_O_BUS_DW                64 
`define npuarc_WB_PER1_SPLT_SLV_ALL_O_NEED_SPLT              0
`define npuarc_WB_PER1_SPLT_SLV_O_PASS_RGON                  0
`define npuarc_WB_PER1_SPLT_SLV_O_PASS_USER                  0
`define npuarc_WB_PER1_SPLT_SLV_USER_W                       1
`define npuarc_WB_PER1_SPLT_SLV_O_ALLOW_DIFF_BRANCH          1
`define npuarc_WB_PER1_SPLT_INST_NUM                         16
`define npuarc_WB_PER1_COMPR_MST_AW                 40
`define npuarc_WB_PER1_COMPR_MST_IDW                1
`define npuarc_WB_PER1_COMPR_MST_INUM               2
`define npuarc_WB_PER1_COMPR_MST_I0_OUT_NUM          1 
`define npuarc_WB_PER1_COMPR_MST_I0_UNIQ_ID         0
`define npuarc_WB_PER1_COMPR_MST_I0_PFX             wb_compr_i0_
`define npuarc_WB_PER1_COMPR_0_MST_I0_INST_PFX      wb_enab_compr_
`define npuarc_WB_PER1_COMPR_MST_I0_DW              64
`define npuarc_WB_PER1_COMPR_MST_I0_ENPACK          0
`define npuarc_WB_PER1_COMPR_MST_I0_LOCKABLE        0
`define npuarc_WB_PER1_COMPR_MST_I0_W2N_MAY_OVF     0 
`define npuarc_WB_PER1_COMPR_MST_I1_OUT_NUM         16 
`define npuarc_WB_PER1_COMPR_MST_I1_UNIQ_ID         1
`define npuarc_WB_PER1_COMPR_MST_I1_PFX             wb_compr_i1_
`define npuarc_WB_PER1_COMPR_0_MST_I1_INST_PFX      wb_disab_compr_
`define npuarc_WB_PER1_COMPR_MST_I1_DW              64
`define npuarc_WB_PER1_COMPR_MST_I1_ENPACK          0
`define npuarc_WB_PER1_COMPR_MST_I1_LOCKABLE        0
`define npuarc_WB_PER1_COMPR_MST_I1_W2N_MAY_OVF     0 
`define npuarc_WB_PER1_COMPR_MST_O_BUS_ENDIAN       not_care
`define npuarc_WB_PER1_COMPR_MST_O_BUS_DW           64
`define npuarc_WB_PER1_COMPR_MST_O_ENPACK           0
`define npuarc_WB_PER1_COMPR_MST_O_BUS_BUF_ENTRIES  0 
`define npuarc_WB_PER1_COMPR_MST_O_BUS_BUF_THROUGH  1
`define npuarc_WB_PER1_COMPR_MST_O_HAS_CLK_EN       0
`define npuarc_WB_PER1_COMPR_MST_O_BUS_CLK_EN_NAME  none
`define npuarc_WB_PER1_COMPR_MST_O_BUS_SPLT_IBP     0
`define npuarc_WB_PER1_COMPR_MST_O_BUS_TYPE         ibp
`define npuarc_WB_PER1_COMPR_MST_O_BUS_OUT_NUM       16
`define npuarc_WB_PER1_COMPR_MST_O_BUS_PFX          wb_compr_o_
`define npuarc_WB_PER1_COMPR_0_MST_O_BUS_INST_PFX       wb_compr0_
`define npuarc_WB_PER1_COMPR_0_MST_O_BUS_INST_CLK_EN_NAME  none 
`define npuarc_WB_PER1_COMPR_MST_PASS_USER          0
`define npuarc_WB_PER1_COMPR_MST_USER_W             1
`define npuarc_HAS_WRITE_BUFFER_MEM   0
`define npuarc_WB_MEM_PP_IN_ADDR_RANGE    36:0
`define npuarc_WB_MEM_PP_IN_EXCL_RANGE    37
`define npuarc_WB_MEM_PP_IN_POST_RANGE    38
`define npuarc_WB_MEM_PP_IN_PROT_RANGE    39
`define npuarc_WB_MEM_PP_IN_DMSK_RANGE    47:40
`define npuarc_WB_MEM_PP_IN_DATA_RANGE    111:48
`define npuarc_WB_MEM_PP_IN_W             112
`define npuarc_WB_MEM_UOP_RW_RANGE    0
`define npuarc_WB_MEM_UOP_W           1
`define npuarc_WB_MEM_ADDR_W  40
`define npuarc_WB_MEM_DATA_W  64
`define npuarc_WB_MEM_BANK_NUM 2
`define npuarc_WB_MEM_STRAM_MCYCLE 2
`define npuarc_WB_MEM_FIFO_DEPTH  256
`define npuarc_WB_MEM_BANK_ADDR_WIDTH  7
`define npuarc_WB_MEM_BANK_DATA_WIDTH  112
`define npuarc_WB_MEM_BANK_WEM_WIDTH  112
`define npuarc_WB_MEM_BANK_RAM_DEPTH 128
`define npuarc_WB_MEM_SPLT_SLV_AW                         40
`define npuarc_WB_MEM_SPLT_SLV_RGON_W                      2
`define npuarc_WB_MEM_SPLT_SLV_HSEL_W                      none
`define npuarc_WB_MEM_SPLT_SLV_IDW                         none
`define npuarc_WB_MEM_SPLT_SLV_I_IBP_ENPACK                0
`define npuarc_WB_MEM_SPLT_SLV_I_HAS_CLK_EN                0 
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_CLK_EN_NAME           0
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_INST_CLK_EN_NAME      0
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_PFX                   wb_splt_i_
`define npuarc_WB_MEM_SPLT_0_SLV_I_BUS_INST_PFX           wb_splt_
`define npuarc_WB_MEM_SPLT_0_SLV_I_BUS_INST_CLK_EN_NAME    none
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_OUT_NUM                16 
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_BUF_ENTRIES            0 
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_BUF_THROUGH            1
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_ENDIAN                 not_care
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_DW                     64
`define npuarc_WB_MEM_SPLT_SLV_I_BUS_TYPE                   ibp
`define npuarc_WB_MEM_SPLT_SLV_I_AHBL_EBT                   0
`define npuarc_WB_MEM_SPLT_SLV_I_IBP_W2N_MAY_OVF            0
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_THROUGH              1
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_CMD_ENTRIES          0
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_WD_ENTRIES           0
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_RD_ENTRIES           0
`define npuarc_WB_MEM_SPLT_SLV_MID_BUF_WRSP_ENTRIES         0
`define npuarc_WB_MEM_SPLT_SLV_O_BUS0_RGON            1
`define npuarc_WB_MEM_SPLT_SLV_O_BUS0_PFX             wb_enab_splt_o_
`define npuarc_WB_MEM_SPLT_0_SLV_O_BUS0_INST_PFX      wb_enab_splt_
`define npuarc_WB_MEM_SPLT_SLV_O_BUS0_ENPACK                  0
`define npuarc_WB_MEM_SPLT_SLV_O_BUS0_NEED_REQ                0 
`define npuarc_WB_MEM_SPLT_SLV_O_BUS1_RGON            2
`define npuarc_WB_MEM_SPLT_SLV_O_BUS1_PFX             wb_disab_splt_o_
`define npuarc_WB_MEM_SPLT_0_SLV_O_BUS1_INST_PFX      wb_disab_splt_
`define npuarc_WB_MEM_SPLT_SLV_O_BUS1_ENPACK                  0
`define npuarc_WB_MEM_SPLT_SLV_O_BUS1_NEED_REQ                0 
`define npuarc_WB_MEM_SPLT_SLV_O_BUS_NUM                   2
`define npuarc_WB_MEM_SPLT_SLV_ALL_O_BUS_DW                64 
`define npuarc_WB_MEM_SPLT_SLV_ALL_O_NEED_SPLT              0
`define npuarc_WB_MEM_SPLT_SLV_O_PASS_RGON                  0
`define npuarc_WB_MEM_SPLT_SLV_O_PASS_USER                  0
`define npuarc_WB_MEM_SPLT_SLV_USER_W                       1
`define npuarc_WB_MEM_SPLT_SLV_O_ALLOW_DIFF_BRANCH          1
`define npuarc_WB_MEM_SPLT_INST_NUM                         16
`define npuarc_WB_MEM_COMPR_MST_AW                 40
`define npuarc_WB_MEM_COMPR_MST_IDW                1
`define npuarc_WB_MEM_COMPR_MST_INUM               2
`define npuarc_WB_MEM_COMPR_MST_I0_OUT_NUM          1 
`define npuarc_WB_MEM_COMPR_MST_I0_UNIQ_ID         0
`define npuarc_WB_MEM_COMPR_MST_I0_PFX             wb_compr_i0_
`define npuarc_WB_MEM_COMPR_0_MST_I0_INST_PFX      wb_enab_compr_
`define npuarc_WB_MEM_COMPR_MST_I0_DW              64
`define npuarc_WB_MEM_COMPR_MST_I0_ENPACK          0
`define npuarc_WB_MEM_COMPR_MST_I0_LOCKABLE        0
`define npuarc_WB_MEM_COMPR_MST_I0_W2N_MAY_OVF     0 
`define npuarc_WB_MEM_COMPR_MST_I1_OUT_NUM         16 
`define npuarc_WB_MEM_COMPR_MST_I1_UNIQ_ID         1
`define npuarc_WB_MEM_COMPR_MST_I1_PFX             wb_compr_i1_
`define npuarc_WB_MEM_COMPR_0_MST_I1_INST_PFX      wb_disab_compr_
`define npuarc_WB_MEM_COMPR_MST_I1_DW              64
`define npuarc_WB_MEM_COMPR_MST_I1_ENPACK          0
`define npuarc_WB_MEM_COMPR_MST_I1_LOCKABLE        0
`define npuarc_WB_MEM_COMPR_MST_I1_W2N_MAY_OVF     0 
`define npuarc_WB_MEM_COMPR_MST_O_BUS_ENDIAN       not_care
`define npuarc_WB_MEM_COMPR_MST_O_BUS_DW           64
`define npuarc_WB_MEM_COMPR_MST_O_ENPACK           0
`define npuarc_WB_MEM_COMPR_MST_O_BUS_BUF_ENTRIES  0 
`define npuarc_WB_MEM_COMPR_MST_O_BUS_BUF_THROUGH  1
`define npuarc_WB_MEM_COMPR_MST_O_HAS_CLK_EN       0
`define npuarc_WB_MEM_COMPR_MST_O_BUS_CLK_EN_NAME  none
`define npuarc_WB_MEM_COMPR_MST_O_BUS_SPLT_IBP     0
`define npuarc_WB_MEM_COMPR_MST_O_BUS_TYPE         ibp
`define npuarc_WB_MEM_COMPR_MST_O_BUS_OUT_NUM       16
`define npuarc_WB_MEM_COMPR_MST_O_BUS_PFX          wb_compr_o_
`define npuarc_WB_MEM_COMPR_0_MST_O_BUS_INST_PFX       wb_compr0_
`define npuarc_WB_MEM_COMPR_0_MST_O_BUS_INST_CLK_EN_NAME  none 
`define npuarc_WB_MEM_COMPR_MST_PASS_USER          0
`define npuarc_WB_MEM_COMPR_MST_USER_W             1
`define npuarc_HAS_WB_MEM                     0
`define npuarc_HAS_WB_PER0                    0
`define npuarc_HAS_WB_PER1                    0
`define npuarc_HAS_ANY_WB   0
`define npuarc_P_V_FLAG             0
`define npuarc_P_C_FLAG             1
`define npuarc_P_N_FLAG             2
`define npuarc_P_Z_FLAG             3
`define npuarc_P_ZNCV_FLAG          3:0
`define npuarc_P_H_FLAG             4
`define npuarc_P_E_FLAG             8:5
`define npuarc_P_AE_FLAG            9
`define npuarc_P_DE_FLAG            10
`define npuarc_P_U_FLAG             11
`define npuarc_P_L_FLAG             12
`define npuarc_P_DZ_FLAG            13
`define npuarc_P_SC_FLAG            14
`define npuarc_P_ES_FLAG            15
`define npuarc_P_AD_FLAG            16
`define npuarc_P_US_FLAG            17
`define npuarc_P_EIH_FLAG           18
`define npuarc_P_IE_FLAG            19
`define npuarc_P_FLAG_MSB           19
`define npuarc_PFLAG_BITS           20
`define npuarc_PFLAG_RANGE          19:0
`define npuarc_PSTATUS_RANGE        19:4
`define npuarc_P_CLEAR_RANGE        19:5
`define npuarc_P_CLEAR_BITS         15
`define npuarc_FLAG_BITS            21
`define npuarc_FLAG_MSB             20
`define npuarc_FLAG_RANGE           20:0
`define npuarc_ZNCV_RANGE           11:8
`define npuarc_ZNCV_BITS            4
`define npuarc_IE_FLAG              31
`define npuarc_EIH_FLAG             22
`define npuarc_US_FLAG              20
`define npuarc_AD_FLAG              19
`define npuarc_RB_FLAG              18:16
`define npuarc_ES_FLAG              15
`define npuarc_SC_FLAG              14
`define npuarc_DZ_FLAG              13
`define npuarc_L_FLAG               12
`define npuarc_Z_FLAG               11
`define npuarc_N_FLAG               10
`define npuarc_C_FLAG               9
`define npuarc_V_FLAG               8
`define npuarc_U_FLAG               7
`define npuarc_DE_FLAG              6
`define npuarc_AE_FLAG              5
`define npuarc_E_FLAG               4:1
`define npuarc_E_FLAG0              1
`define npuarc_H_FLAG               0
`define npuarc_STATUS32_RESERVED    11
`define npuarc_DEBUG_LD             31
`define npuarc_DEBUG_SH             30
`define npuarc_DEBUG_BH             29
`define npuarc_DEBUG_UB             28
`define npuarc_DEBUG_TF             27
`define npuarc_DEBUG_SM             26:24
`define npuarc_DEBUG_ZZ             23
`define npuarc_DEBUG_RA             22
`define npuarc_DEBUG_EH             21
`define npuarc_DEBUG_ED             20
`define npuarc_DEBUG_EP             19
`define npuarc_DEBUG_PH             18
`define npuarc_DEBUG_WF             13
`define npuarc_DEBUG_WE             12
`define npuarc_DEBUG_IS             11
`define npuarc_DEBUG_ASR            10:3
`define npuarc_DEBUG_AH             2
`define npuarc_DEBUG_FH             1
`define npuarc_DEBUGI_RBV           19
`define npuarc_DEBUGI_RB            18:16
`define npuarc_DEBUGI_E             0
`define npuarc_RNUM_BITS            6
`define npuarc_RNUM_RANGE           5:0
`define npuarc_FP_REG               6'd27
`define npuarc_SP_REG               6'd28
`define npuarc_ILINK0_REG           6'd29
`define npuarc_BLINK_REG            6'd31
`define npuarc_ACCL_REG             6'd58
`define npuarc_ACCH_REG             6'd59
`define npuarc_ACC_PAIR             5'd29
`define npuarc_JLI_BASE_REG         6'd55
`define npuarc_LDI_BASE_REG         6'd56
`define npuarc_EI_BASE_REG          6'd57
`define npuarc_LP_START_REG         6'd58
`define npuarc_LP_END_REG           6'd59
`define npuarc_LP_COUNT_REG         6'd60
`define npuarc_STATUS32_REG         6'd61
`define npuarc_PCL_REG              6'd63
`define npuarc_LPC_MSB              31
`define npuarc_LPC_LSB              0
`define npuarc_LPC_RANGE            31:0
`define npuarc_LPC_SIZE             32
`define npuarc_LPC_UNUSED           0
`define npuarc_HALT_ON_RESET        1
`define npuarc_BCR_REG_BITS         12
`define npuarc_BCR_REG_MSB          11
`define npuarc_BCR_REG_LSB          0
`define npuarc_BCR_REG_RANGE        11:0
`define npuarc_AUX_REG_BITS         12
`define npuarc_AUX_REG_MSB          11
`define npuarc_AUX_REG_RANGE        11:0
`define npuarc_AUX_BASE_RANGE       31:12
`define npuarc_STATUS_AUX           12'h000
`define npuarc_SEMA_AUX             12'h001
`define npuarc_LP_START_AUX         12'h002
`define npuarc_LP_END_AUX           12'h003
`define npuarc_IDENTITY_AUX         12'h004
`define npuarc_DEBUG_AUX            12'h005
`define npuarc_PC_AUX               12'h006
`define npuarc_MEMSEG_AUX           12'h007
`define npuarc_EXEC_CTRL_AUX        12'h008
`define npuarc_STATUS32_AUX         12'h00A
`define npuarc_STAT32P0_AUX         12'h00B
`define npuarc_USER_SP_AUX          12'h00D
`define npuarc_DEBUGI_AUX           12'h00F
`define npuarc_INTVBASE_AUX         12'h025
`define npuarc_ECC_SBE_COUNT_AUX    12'h03C
`define npuarc_ECC_CTRL_AUX         12'h03F
`define npuarc_JLI_BASE_AUX         12'h290
`define npuarc_LDI_BASE_AUX         12'h291
`define npuarc_EI_BASE_AUX          12'h292
`define npuarc_CLUSTER_ID_AUX       12'h298
`define npuarc_IRQ_LV12_AUX         12'h043
`define npuarc_IRQ_LEV_AUX          12'h200
`define npuarc_IRQ_HINT_AUX         12'h201
`define npuarc_ICCM_AUX             12'h208
`define npuarc_DMP_PER_AUX          12'h20A
`define npuarc_DATA_MEM_ATTR_AUX    12'h20B
`define npuarc_WB_CTRL_AUX          12'h20C
`define npuarc_WB_STATUS_AUX        12'h20D
`define npuarc_AP_ISO_EN_AUX        12'h23E
`define npuarc_AP_WP_PC             12'h23F
`define npuarc_CC_INDEX_AUX         12'h240
`define npuarc_CC_NAME0_AUX         12'h241
`define npuarc_CC_NAME1_AUX         12'h242
`define npuarc_PCT_COUNTL_AUX       12'h250
`define npuarc_PCT_COUNTH_AUX       12'h251
`define npuarc_PCT_SNAPL_AUX        12'h252
`define npuarc_PCT_SNAPH_AUX        12'h253
`define npuarc_PCT_CONFIG_AUX       12'h254
`define npuarc_PCT_CONTROL_AUX      12'h255
`define npuarc_PCT_INDEX_AUX        12'h256
`define npuarc_PCT_RANGEL_AUX       12'h259
`define npuarc_PCT_RANGEH_AUX       12'h25A
`define npuarc_PCT_UFLAGS_AUX       12'h25B
`define npuarc_PCT_INT_CNTL_AUX     12'h25C
`define npuarc_PCT_INT_CNTH_AUX     12'h25D
`define npuarc_PCT_INT_CTRL_AUX     12'h25E
`define npuarc_PCT_INT_ACT_AUX      12'h25F
`define npuarc_PCT_END_AUX          12'h25F
`define npuarc_RTT_ADDR_AUX         12'h380
`define npuarc_RTT_DATA_AUX         12'h381
`define npuarc_RTT_CTRL_AUX         12'h382
`define npuarc_ARC_TRACE_PRESENT 1
`define npuarc_ARC_RTT_VERSION      8'h8
`define npuarc_RTTIF_HAS_DEBUG_EVT  0
`define npuarc_RTTIF_HAS_SYTM       (1 || ((!1) && 0))
`define npuarc_RTTIF_HAS_SWE        1
`define npuarc_RTT_SWE0_AUX         12'h387
`define npuarc_RTT_SWE1_AUX         12'h388
`define npuarc_RTT_EXT_TRACE_IF_CLIENT 0
`define npuarc_HAS_DW_DBP 1
`define npuarc_HAS_ASOCT 0
`define npuarc_ERET_AUX             12'h400
`define npuarc_ERBTA_AUX            12'h401
`define npuarc_ERSTATUS_AUX         12'h402
`define npuarc_ECR_AUX              12'h403
`define npuarc_EFA_AUX              12'h404
`define npuarc_ICAUSE_AUX           12'h40A
`define npuarc_IENABLE_AUX          12'h40C
`define npuarc_ITRIGGER_AUX         12'h40D
`define npuarc_XPU_AUX              12'h410
`define npuarc_EFAE_AUX             12'h411
`define npuarc_BTA_AUX              12'h412
`define npuarc_BTA_L1_AUX           12'h413
`define npuarc_BTA_L2_AUX           12'h414
`define npuarc_TLBPD0_AUX           12'h460
`define npuarc_TLBPD1_AUX           12'h461
`define npuarc_TLBPD0_HI_AUX        12'h462
`define npuarc_TLBPD1_HI_AUX        12'h463
`define npuarc_TLB_INDEX_AUX        12'h464
`define npuarc_TLB_CMD_AUX          12'h465
`define npuarc_PID_AUX              12'h468
`define npuarc_SASID0_AUX           12'h46A
`define npuarc_SASID1_AUX           12'h46B
`define npuarc_SCRATCH_DATA0_AUX    12'h46C
`define npuarc_BPU_FLUSH_AUX        12'h480
`define npuarc_BPU_CTRL_AUX         12'h481
`define npuarc_LPB_CTRL_AUX         12'h488              
`define npuarc_LPB_CTRL_ADDR_AUX     4'h8              
`define npuarc_IRQ_LEVEL_AUX         12'h207
`define npuarc_IRQ_LEVEL_PENDING_AUX 12'h200
`define npuarc_IRQ_INTERRUPT_AUX     12'h40B
`define npuarc_IRQ_PRIORITY_AUX      12'h206
`define npuarc_IRQ_PENDING_AUX       12'h416
`define npuarc_IRQ_ENABLE_AUX        12'h40C
`define npuarc_IRQ_TRIGGER_AUX       12'h40D
`define npuarc_IRQ_PULSE_CANCEL_AUX  12'h415
`define npuarc_IRQ_STATUS_AUX        12'h40F
`define npuarc_XFLAGS_AUX           12'h44F
`define npuarc_BCR_VER_AUX            12'h60
`define npuarc_BTA_LINK_BUILD_AUX     12'h63
`define npuarc_VECBASE_AC_BUILD_AUX   12'h68
`define npuarc_MMU_DATA_UNCACHED_AUX  12'h6a
`define npuarc_RF_BUILD_AUX           12'h6e
`define npuarc_MPU_BUILD_AUX          12'h6d
`define npuarc_MMU_BUILD_AUX          12'h6f
`define npuarc_D_CACHE_BUILD_AUX      12'h72
`define npuarc_DCCM_BUILD_AUX         12'h74
`define npuarc_TIMER_BUILD_AUX        12'h75
`define npuarc_AP_BUILD_AUX           12'h76
`define npuarc_I_CACHE_BUILD_AUX      12'h77
`define npuarc_ICCM_BUILD_AUX         12'h78
`define npuarc_DSP_BUILD_AUX          12'h7A
`define npuarc_MULTIPLY_BUILD_AUX     12'h7B
`define npuarc_SWAP_BUILD_AUX         12'h7C
`define npuarc_NORM_BUILD_AUX         12'h7D
`define npuarc_MINMAX_BUILD_AUX       12'h7E
`define npuarc_BARREL_BUILD_AUX       12'h7F
`define npuarc_BPU_BUILD_AUX          12'hC0
`define npuarc_ISA_BUILD_AUX          12'hC1
`define npuarc_DMP_PP_BUILD_AUX       12'hC3
`define npuarc_ERP_BUILD_AUX          12'hC7
`define npuarc_FPU_BUILD_AUX          12'hC8
`define npuarc_AGU_BUILD_AUX          12'hCC
`define npuarc_SLC_BUILD_AUX          12'hCE
`define npuarc_DMA_BUILD_AUX          12'hE6
`define npuarc_CCXDMA_BUILD_AUX       12'hE4
`define npuarc_CCLLM_BUILD_AUX        12'hE5
`define npuarc_CCBIU_BUILD_AUX        12'hE7
`define npuarc_CCMEU_BUILD_AUX        12'hFA
`define npuarc_CNN_BUILD_AUX          12'hEC
`define npuarc_EWDT_BUILD_AUX         12'hEE
`define npuarc_CLUSTER_BUILD_AUX      12'hCF
`define npuarc_RTT_BUILD_AUX          12'hF2
`define npuarc_IRQ_BUILD_AUX          12'hF3
`define npuarc_PCT_BUILD_AUX          12'hF5 // Performance Counters
`define npuarc_CC_BUILD_AUX           12'hF6 // Configurable counters
`define npuarc_PDM_DVFS_BUILD_AUX     12'hF7 // PDM_DVFS
`define npuarc_ISA_PROFILE_AUX        12'hF8
`define npuarc_MICRO_ARCH_BUILD_AUX   12'hF9
`define npuarc_RPU_BUILD_AUX          12'hFC
`define npuarc_WB_BUILD_AUX           12'hFD
`define npuarc_STACK_REGION_BUILD_AUX 12'hC5
`define npuarc_IFQUEUE_BUILD_AUX      12'hFE
`define npuarc_SRT_BUILD_AUX          12'hFF
`define npuarc_TEL_INSTR_BUILD_AUX  12'h065 // EA_BUILD_AUX
`define npuarc_FP_BUILD_AUX         12'h06B // not in arcompact_prog_rf
`define npuarc_DPFP_BUILD_AUX       12'h06C // not in arcompact_prog_rf
`define npuarc_ISA_CONFIG_AUX       12'h0C1 // ARCompact V2 BCR
`define npuarc_IC_IVIC_AUX          12'h010
`define npuarc_IC_CTRL_AUX          12'h011
`define npuarc_IC_LIL_AUX           12'h013
`define npuarc_IC_WAYLOCK_AUX       12'h014
`define npuarc_IC_IVIR_AUX          12'h016
`define npuarc_IC_ENDR_AUX          12'h017
`define npuarc_DCCM_AUX             12'h018
`define npuarc_IC_IVIL_AUX          12'h019
`define npuarc_IC_STARTR_AUX        12'h01A
`define npuarc_IC_TAG_AUX           12'h01B
`define npuarc_IC_WP_AUX            12'h01C
`define npuarc_IC_DATA_AUX          12'h01D
`define npuarc_IC_PTAG_AUX          12'h01E
`define npuarc_IC_PTAG_HI_AUX       12'h01F
`define npuarc_IC_AUX_LIMIT         12'h01F
`define npuarc_SRAM_SEQ_AUX         12'h020
`define npuarc_DC_IVDC_AUX          12'h047
`define npuarc_DC_CTRL_AUX          12'h048
`define npuarc_DC_LDL_AUX           12'h049
`define npuarc_DC_IVDL_AUX          12'h04A
`define npuarc_DC_FLSH_AUX          12'h04B
`define npuarc_DC_FLDL_AUX          12'h04C
`define npuarc_DC_STARTR_AUX        12'h04D
`define npuarc_DC_ENDR_AUX          12'h04E
`define npuarc_DC_RAM_ADDR_AUX      12'h058
`define npuarc_DC_TAG_AUX           12'h059
`define npuarc_DC_WP_AUX            12'h05A
`define npuarc_DC_DATA_AUX          12'h05B
`define npuarc_CACHE_LIMIT_AUX      12'h05D
`define npuarc_DATA_UNCACHED_AUX    12'h05E
`define npuarc_DC_PTAG_HI           12'h05F
`define npuarc_DC_REGION_CTRL_RANGE  11:9
`define npuarc_DC_REGION_CTRL_FLUSH  3'd0
`define npuarc_DC_REGION_CTRL_INV    3'd1
`define npuarc_COUNT0_AUX           12'h021
`define npuarc_CONTROL0_AUX         12'h022
`define npuarc_LIMIT0_AUX           12'h023
`define npuarc_COUNT1_AUX           12'h100
`define npuarc_CONTROL1_AUX         12'h101
`define npuarc_LIMIT1_AUX           12'h102
`define npuarc_IRQ_ACT_AUX          12'h043
`define npuarc_IRQ_CTRL_AUX         12'h00E
`define npuarc_RTC_CTRL_AUX         12'h103
`define npuarc_RTC_LOW_AUX          12'h104
`define npuarc_RTC_HIGH_AUX         12'h105
`define npuarc_RTC_CTRL_UNUSED      28
`define npuarc_PDM_PSTAT            12'h610
`define npuarc_RTT_PDM_PSTAT        12'h611
`define npuarc_PDM_PMODE            12'h613
`define npuarc_PDM_SCU_DIS_IND      12'h614
`define npuarc_RTT_POWER_DATA        0
`define npuarc_PDM_PMODE_DATA        2:0
`define npuarc_PDM_RETENTION_DATA    6:4
`define npuarc_CC_DVFS_DATA          1:0
`define npuarc_PDM_PM1               3'h1
`define npuarc_PDM_PM2               3'h2
`define npuarc_SRT_CTRL_AUX         12'h700
`define npuarc_SRT_DATA_AUX         12'h701
`define npuarc_USTACK_TOP_AUX       12'h260
`define npuarc_USTACK_BASE_AUX      12'h261
`define npuarc_KSTACK_TOP_AUX       12'h264
`define npuarc_KSTACK_BASE_AUX      12'h265
`define npuarc_MPU_EN_AUX           12'h409
`define npuarc_MPU_ECR_AUX          12'h420
`define npuarc_MPU_RDB0_AUX         12'h422
`define npuarc_MPU_RDP0_AUX         12'h423
`define npuarc_MPU_RDB1_AUX         12'h424
`define npuarc_MPU_RDP1_AUX         12'h425
`define npuarc_MPU_RDB2_AUX         12'h426
`define npuarc_MPU_RDP2_AUX         12'h427
`define npuarc_MPU_RDB3_AUX         12'h428
`define npuarc_MPU_RDP3_AUX         12'h429
`define npuarc_MPU_RDB4_AUX         12'h42a
`define npuarc_MPU_RDP4_AUX         12'h42b
`define npuarc_MPU_RDB5_AUX         12'h42c
`define npuarc_MPU_RDP5_AUX         12'h42d
`define npuarc_MPU_RDB6_AUX         12'h42e
`define npuarc_MPU_RDP6_AUX         12'h42f
`define npuarc_MPU_RDB7_AUX         12'h430
`define npuarc_MPU_RDP7_AUX         12'h431
`define npuarc_MPU_RDB8_AUX         12'h432
`define npuarc_MPU_RDP8_AUX         12'h433
`define npuarc_MPU_RDB9_AUX         12'h434
`define npuarc_MPU_RDP9_AUX         12'h435
`define npuarc_MPU_RDB10_AUX        12'h436
`define npuarc_MPU_RDP10_AUX        12'h437
`define npuarc_MPU_RDB11_AUX        12'h438
`define npuarc_MPU_RDP11_AUX        12'h439
`define npuarc_MPU_RDB12_AUX        12'h43a
`define npuarc_MPU_RDP12_AUX        12'h43b
`define npuarc_MPU_RDB13_AUX        12'h43c
`define npuarc_MPU_RDP13_AUX        12'h43d
`define npuarc_MPU_RDB14_AUX        12'h43e
`define npuarc_MPU_RDP14_AUX        12'h43f
`define npuarc_MPU_RDB15_AUX        12'h440
`define npuarc_MPU_RDP15_AUX        12'h441
`define npuarc_INCLUDE_EFA          1
`define npuarc_ISA32_GRP_MSB        31
`define npuarc_ISA32_GRP_LSB        27
`define npuarc_ISA32_GRP_RANGE      31:27
`define npuarc_ISA32_DOP_MSB        21
`define npuarc_ISA32_DOP_LSB        16
`define npuarc_ISA32_DOP_RANGE      21:16
`define npuarc_ISA32_SOP_MSB        5
`define npuarc_ISA32_SOP_LSB        0
`define npuarc_ISA32_SOP_RANGE      5:0
`define npuarc_ISA32_ZOP_MSB        5
`define npuarc_ISA32_ZOP_LSB        0
`define npuarc_ISA32_ZOP_RANGE      5:0
`define npuarc_ISA32_ZOP_HI         14:12
`define npuarc_ISA32_ZOP_LO         26:24
`define npuarc_ISA16_DOP_MSB        20
`define npuarc_ISA16_DOP_LSB        16
`define npuarc_ISA16_DOP_RANGE      20:16
`define npuarc_ISA16_SOP_MSB        23
`define npuarc_ISA16_SOP_LSB        21
`define npuarc_ISA16_SOP_RANGE      23:21
`define npuarc_ISA16_ZOP_MSB        26
`define npuarc_ISA16_ZOP_LSB        24
`define npuarc_ISA16_ZOP_RANGE      26:24
`define npuarc_ISA32_SOP_FMT        6'h2f
`define npuarc_ISA32_ZOP_FMT        6'h3f
`define npuarc_ISA16_SOP_FMT        5'h00
`define npuarc_ISA16_ZOP_FMT        3'h3
`define npuarc_ISA32_Q_RANGE        4:0
`define npuarc_XFLAGS_LSB           0
`define npuarc_XFLAGS_MSB           3
`define npuarc_XFLAGS_BITS          4
`define npuarc_XFLAGS_RANGE         3:0
`define npuarc_BVCI_CMD_WDTH        2
`define npuarc_BVCI_CMD_WDTH_MSB    1
`define npuarc_BVCI_CMD_RNGE        1:0
`define npuarc_BVCI_CMD_NOOP        2'b00
`define npuarc_BVCI_CMD_RD          2'b01
`define npuarc_BVCI_CMD_WR          2'b10
`define npuarc_BVCI_CMD_LOCKRD      2'b11
`define npuarc_PLEN_UNDEF           8'b00000000
`define npuarc_PLEN_BYTE            8'b00000001
`define npuarc_PLEN_WORD            8'b00000010
`define npuarc_PLEN_LWORD           8'b00000100
`define npuarc_PLEN_8BYTE           8'b00001000
`define npuarc_PLEN_16BYTE          8'b00010000
`define npuarc_PLEN_32BYTE          8'b00100000
`define npuarc_AHB_IDLE             2'b00
`define npuarc_AHB_BUSY             2'b01
`define npuarc_AHB_NONSEQ           2'b10
`define npuarc_AHB_SEQ              2'b11
`define npuarc_AHB_BYTE             3'b000
`define npuarc_AHB_HALF_WORD        3'b001
`define npuarc_AHB_WORD             3'b010
`define npuarc_AHB_SINGLE           3'b000
`define npuarc_AHB_INCR             3'b001
`define npuarc_AHB_INCR4            3'b011
`define npuarc_AHB_INCR8            3'b101
`define npuarc_AHB_INCR16           3'b111
`define npuarc_AHB_INSTR_FETCH      0
`define npuarc_AHB_DATA_FETCH       1
`define npuarc_AHB_OKAY             2'b00
`define npuarc_AHB_ERROR            2'b01
`define npuarc_AHB_RETRY            2'b10
`define npuarc_AHB_SPLIT            2'b11
`define npuarc_AHB_LITE_OKAY        1'b0
`define npuarc_AHB_LITE_ERROR       1'b1
`define npuarc_IFU_ECC_EN_PATH       1
`define npuarc_IFU_PARITY_EN_PATH    0
`define npuarc_IC_WAYS_BITS_RANGE 1:0
`define npuarc_IC_WORDS             2048
`define npuarc_IC_BYTE_WIDTH        16
`define npuarc_IC_WORD_BITS         4
`define npuarc_IC_LINE_WORDS        4
`define npuarc_IC_BLOCK_WORDS       4
`define npuarc_IC_OFS_MSB           3
`define npuarc_IC_SETS              128
`define npuarc_IC_LINE_BITS         6
`define npuarc_IC_BLOCK_BITS        6
`define npuarc_IC_INDEX_BITS        7
`define npuarc_IC_WAYS_BITS         2
`define npuarc_IC_BYTE_MSB          15
`define npuarc_IC_LOCK_BIT          1
`define npuarc_IC_AUX_FULL          1
`define npuarc_IC_AUX_SIMPLE        0
`define npuarc_IC_AUX_INTERFACE     1
`define npuarc_IC_ECC               0
`define npuarc_IC_NEEDS_ALIAS_EXT   1
`define npuarc_IC_ALIAS_IDX_RANGE        12:12
`define npuarc_IC_UNALIASED_IDX_MSB      11
`define npuarc_IC_UNALIASED_IDX_RANGE    11:6
`define npuarc_IC_UNALIASED_TAG_LSB      13
`define npuarc_IC_UNALIASED_TAG_RANGE    31:13
`define npuarc_IC_UNALIASED_TAG_BITS     19
`define npuarc_IC_BLK_LSB           1
`define npuarc_IC_BLK_MSB           5
`define npuarc_IC_IDX_LSB           6
`define npuarc_IC_IDX_MSB           12
`define npuarc_IC_TAG_LSB           12
`define npuarc_IC_TAG_MSB           39
`define npuarc_IC_WAY_CACHE_LSB     13
`define npuarc_IC_WAY_CACHE_MSB     14
`define npuarc_IC_WRD_LSB           4
`define npuarc_IC_WRD_MSB           5
`define npuarc_IC_BLK_BITS          6
`define npuarc_IC_IDX_BITS          7
`define npuarc_IC_TAG_BITS          28
`define npuarc_IC_WRD_BITS          2
`define npuarc_IC_ADR_BITS          9
`define npuarc_IC_FRM_BITS          34
`define npuarc_IC_ALIAS_BITS        1
`define npuarc_IC_AUX_STARTR_RANGE       14:2
`define npuarc_IC_AUX_STARTR_BITS        13
`define npuarc_IC_TAG_ECC_CODE_MSB   6
`define npuarc_IC_TAG_SYNDROME_MSB   5
`define npuarc_IC_TRAM_ECC_MASK     1
`define npuarc_IC_TRAM_BITS         37
`define npuarc_IC_TWORD_BITS        30
`define npuarc_IC_TRAM_MSB          36
`define npuarc_IC_DRAM_BITS         156
`define npuarc_IC_DRAM_MSB          155
`define npuarc_IC_TRAM_RANGE        36:0
`define npuarc_IC_TRAM_MASK_RANGE   36:0
`define npuarc_IC_TWORD_RANGE       29:0
`define npuarc_IC_DRAM_RANGE        155:0
`define npuarc_IC_TAG_TAG_RANGE     27:0
`define npuarc_IC_TAG_VALID_BIT     29
`define npuarc_IC_TAG_LOCK_BIT      28
`define npuarc_IC_BE_RANGE          15:0
`define npuarc_IC_ADR_MSB        10
`define npuarc_IC_TAG_RANGE         39:12
`define npuarc_IC_IDX_RANGE         12:6
`define npuarc_IC_BLK_RANGE         5:1
`define npuarc_IC_WRD_RANGE         5:4
`define npuarc_IC_ADR_RANGE         10:0
`define npuarc_IC_WAY_ADR_RANGE     12:4
`define npuarc_IC_WAY_ADR_BITS      9
`define npuarc_IC_WAY_MSB           3
`define npuarc_IC_WAY_RANGE         3:0
`define npuarc_IC_WAY_CACHE_RANGE   14:13
`define npuarc_IBUS_BYTE_WIDTH      8
`define npuarc_IBUS_WORD_BITS       3
`define npuarc_IBIU_BE_MSB          7
`define npuarc_IBIU_DATA_MSB        63
`define npuarc_IBUS_BE_RANGE        7:0
`define npuarc_IBUS_DATA_RANGE      63:0
`define npuarc_IBUS_ADDR_RANGE      31:0
`define npuarc_IBUS_CMD_RANGE       1:0
`define npuarc_IBIU_PLEN_WIDTH      8
`define npuarc_IBIU_PLEN_MSB        7
`define npuarc_IBUS_PLEN_RANGE      7:0
`define npuarc_IBUS_BLK_RANGE       39:6
`define npuarc_IBUS_WRD_RANGE       5:3
`define npuarc_FD0_RANGE            63:0     
`define npuarc_FD1_RANGE            64+14/2-1:64+(14/2)
`define npuarc_FD2_RANGE            78+64-1:78
`define npuarc_FD3_RANGE            156-1:78+64+14/2-1
`define npuarc_FD3_RANGE            156-1:78+64+14/2-1
`define npuarc_FD2A_RANGE           156-1:78+14/2-1
`define npuarc_DC_WORDS             1024
`define npuarc_DC_BYTE_WIDTH        16
`define npuarc_DC_WORD_BITS         4
`define npuarc_DC_SETS              256
`define npuarc_DC_HALF_SETS         128
`define npuarc_DC_BLOCK_BITS        6
`define npuarc_DC_INDEX_BITS        8
`define npuarc_DC_BYTE_MSB          15
`define npuarc_DC_AUX_FULL          1
`define npuarc_DC_AUX_SIMPLE        0
`define npuarc_DC_AUX_INTERFACE     1
`define npuarc_DC_ECC_OPTION        3
`define npuarc_DC_ECC               1
`define npuarc_DC_ECC_ADDR          0
`define npuarc_DC_PARITY            0
`define npuarc_DC_PARITY_ADDR       0
`define npuarc_SYNDROME_MSB         5
`define npuarc_ECC_CODE_MSB         6
`define npuarc_DATA_ADDR_SPACE      0
`define npuarc_DC_REPL_BITS         1
`define npuarc_DC_REPL_MSB          0
`define npuarc_DC_REPL_RANGE        0:0
`define npuarc_DC_BANK_RANGE        1:0
`define npuarc_DC_BLK_LSB           0
`define npuarc_DC_BLK_MSB           5
`define npuarc_DC_IDX_LSB           6
`define npuarc_DC_IDX_MSB           13
`define npuarc_DC_TAG_BANK_ID       6
`define npuarc_DC_TAG_BANK_IDX_LSB  7
`define npuarc_DC_TAG_LSB           14
`define npuarc_DC_TAG_MSB           39
`define npuarc_DC_WAY_CACHE_LSB     14
`define npuarc_DC_WAY_CACHE_MSB     14
`define npuarc_DC_TAG_BITS          26
`define npuarc_DC_TAG_MASK          0
`define npuarc_DC_VALID_BIT         1
`define npuarc_DC_VALID_MASK        1
`define npuarc_DC_WRD_LSB           4
`define npuarc_DC_WRD_MSB           5
`define npuarc_DC_BLK_BITS          6
`define npuarc_DC_IDX_BITS          7
`define npuarc_DC_WRD_BITS          2
`define npuarc_DC_ADR_BITS          10
`define npuarc_DC_TAG_ECC_CODE_MSB   6
`define npuarc_DC_TAG_SYNDROME_MSB   5
`define npuarc_DC_TRAM_BITS         34
`define npuarc_DC_TR_ECC_BITS       7
`define npuarc_DC_TRAM_MSB          33
`define npuarc_DC_DRAM_BITS         78
`define npuarc_DC_DRAM_MSB          77
`define npuarc_DC_SRAM_BITS         16
`define npuarc_DC_SRAM_MSB          15
`define npuarc_DC_TRAM_RANGE        33:0
`define npuarc_DC_DRAM_RANGE        77:0
`define npuarc_DC_SRAM_RANGE        15:0
`define npuarc_DC_TAG_TAG_SIZE      26
`define npuarc_DC_TAG_TAG_RANGE     25:0
`define npuarc_DC_TAG_VALID_BIT     26
`define npuarc_DC_TAG_TAG_DATA_RANGE 26:0
`define npuarc_DC_TAG_TAG_ECC_RANGE  33:27
`define npuarc_DC_TAG_ECC_PAD_BITS   5
`define npuarc_DC_TAG_ECC_BITS       7
`define npuarc_DC_BE_RANGE          3:0
`define npuarc_DC_BE_ECC_SIZE       5
`define npuarc_DC_DBL_BE_RANGE      9:0
`define npuarc_DC_DBL_BE_LO_RANGE   4:0
`define npuarc_DC_DBL_BE_SIZE       10
`define npuarc_DC_BE_SIZE           4
`define npuarc_DC_ADDR_BITS          10
`define npuarc_DC_LBUF_SIZE         34 
`define npuarc_DC_TAG_RANGE         39:14
`define npuarc_DC_IDX_RANGE         13:7
`define npuarc_DC_SET_RANGE         13:6
`define npuarc_DC_BLK_RANGE         5:0
`define npuarc_DC_WRD_RANGE         5:4
`define npuarc_DC_ADR_RANGE         13:4
`define npuarc_DC_LBUF_RANGE        39:6
`define npuarc_DC_WAY_MSB           1
`define npuarc_DC_WAY_RANGE         1:0
`define npuarc_DC_WAY_CACHE_RANGE   14:14
`define npuarc_DC_STATUS_RANGE              127:0
`define npuarc_DCCM_DATA_ECC_RANGE 38:0
`define npuarc_DCCM_DATA_ECC_SIZE 39
`define npuarc_DC_DCCM_ECC_RANGE      6 : 0
`define npuarc_DC_DCCM_DATA_ECC_RANGE 38 : 0
`define npuarc_DC_DCCM_DATA_ECC_SIZE 39
`define npuarc_DC_DCCM_ECC_SIZE      7
`define npuarc_DC_WAY_DATA_ECC_SIZE  39
`define npuarc_DC_WAY_DATA_ECC_RANGE 38:0
`define npuarc_DC_WAY0_DATA_RANGE    31:0
`define npuarc_DC_WAY0_ECC_RANGE     38:32
`define npuarc_DC_WAY0_DATA_ECC_RANGE 38:0
`define npuarc_DC_WAY1_DATA_RANGE    70:39
`define npuarc_DC_WAY1_ECC_RANGE     77:71
`define npuarc_DC_WAY1_DATA_ECC_RANGE 77:39
`define npuarc_DC_DWRD_MSB       `npuarc_DC_DWRD_MSB
`define npuarc_DC_BURST_SIZE     3
`define npuarc_DC_BLK_WRD_RANGE  5:2
`define npuarc_DC_BLK_DWRD_RANGE 5:3
`define npuarc_DC_BURST_RANGE    5-3:0
`define npuarc_DC_DATA_RANGE     127:0
`define npuarc_DC_DADR_RANGE     13:6
`define npuarc_LBWR_DATA_RANGE  95:0
`define npuarc_LBWR_MASK_RANGE  11:0
`define npuarc_LBWR_MASK_BITS   12       
`define npuarc_CC_TAG_TAG_DATA_RANGE 26-1:0
`define npuarc_CC_TAG_TAG_ECC_RANGE  33:27
`define npuarc_CC_TRAM_BITS         34
`define npuarc_CC_TRAM_MSB          33
`define npuarc_CC_TAG_VALID_BIT     26
`define npuarc_CC_TAG_ECC_PAD_BITS   5
`define npuarc_CC_TAG_TAG_DATA_BITS  26
`define npuarc_CC_TRAM_RANGE        33:0
`define npuarc_WORD_SIZE        32
`define npuarc_BYTE0_RANGE      8-1:0
`define npuarc_BYTE1_RANGE      8*2-1:8
`define npuarc_BYTE2_RANGE      8*3-1:8*2
`define npuarc_BYTE3_RANGE      8*4-1:8*3
`define npuarc_BYTE4_RANGE      8*5-1:8*4
`define npuarc_BYTE5_RANGE      8*6-1:8*5
`define npuarc_BYTE6_RANGE      8*7-1:8*6
`define npuarc_BYTE7_RANGE      8*8-1:8*7
`define npuarc_BYTE8_RANGE      8*9-1:8*8
`define npuarc_BYTE9_RANGE      8*10-1:8*9
`define npuarc_BYTE10_RANGE     8*11-1:8*10
`define npuarc_BYTE11_RANGE     8*12-1:8*11
`define npuarc_BYTE12_RANGE     8*13-1:8*12
`define npuarc_BYTE13_RANGE     8*14-1:8*13
`define npuarc_BYTE14_RANGE     8*15-1:8*14
`define npuarc_BYTE15_RANGE     8*16-1:8*15
`define npuarc_HBYTE0_RANGE      8*2-1:0
`define npuarc_HBYTE1_RANGE      8*3-1:8
`define npuarc_HBYTE2_RANGE      8*4-1:8*2
`define npuarc_HBYTE3_RANGE      8*5-1:8*3
`define npuarc_HBYTE4_RANGE      8*6-1:8*4
`define npuarc_HBYTE5_RANGE      8*7-1:8*5
`define npuarc_HBYTE6_RANGE      8*8-1:8*6
`define npuarc_WBYTE0_RANGE      8*4-1:0
`define npuarc_WBYTE1_RANGE      8*5-1:8
`define npuarc_WBYTE2_RANGE      8*6-1:8*2
`define npuarc_WBYTE3_RANGE      8*7-1:8*3
`define npuarc_WBYTE4_RANGE      8*8-1:8*4
`define npuarc_WORD0_RANGE      32-1:0
`define npuarc_WORD1_RANGE      32*2-1:32
`define npuarc_WORD2_RANGE      32*3-1:32*2
`define npuarc_WORD3_RANGE      32*4-1:32*3
`define npuarc_WORD4_RANGE      32*5-1:32*4
`define npuarc_WORD5_RANGE      32*6-1:32*5
`define npuarc_WORD6_RANGE      32*7-1:32*6
`define npuarc_WORD7_RANGE      32*8-1:32*7
`define npuarc_WORD8_RANGE      `npuarc_WORD8_RANGE
`define npuarc_DWORD0_RANGE     32*2-1:0
`define npuarc_DWORD1_RANGE     32*3-1:32
`define npuarc_DWORD2_RANGE     32*4-1:32*2
`define npuarc_DWORD3_RANGE     32*5-1:32*3
`define npuarc_DWORD4_RANGE     32*6-1:32*4
`define npuarc_DWORD5_RANGE     32*7-1:32*5
`define npuarc_DWORD6_RANGE     32*8-1:32*6
`define npuarc_DWORD7_RANGE     32*9-1:32*7
`define npuarc_DWORD8_RANGE     `npuarc_DWORD8_RANGE
`define npuarc_BMASK_SIZE       4
`define npuarc_BMASK0_RANGE     4-1:0
`define npuarc_BMASK1_RANGE     4*2-1:4
`define npuarc_BMASK2_RANGE     4*3-1:4*2
`define npuarc_BMASK3_RANGE     4*4-1:4*3
`define npuarc_DC_NEEDS_ALIAS_PRED      1
`define npuarc_DC_PRED_ENTRIES        32
`define npuarc_DC_PRED_ENTRIES_DEPTH  5
`define npuarc_DC_PRED_ENTRIES_MSB    4
`define npuarc_DC_PRED_ENTRIES_LSB    0
`define npuarc_DC_PRED_ENTRIES_RANGE  4:0
`define npuarc_DC_PRED_BIT_MSB    13
`define npuarc_DC_PRED_BIT_LSB    12
`define npuarc_DC_PRED_BIT_WIDTH  2
`define npuarc_DC_PRED_BIT_RANGE  13:12
`define npuarc_DBUS_ADDR_MSB        31
`define npuarc_DBUS_ADDR_LSB        0
`define npuarc_DBUS_BYTE_WIDTH      8
`define npuarc_DBUS_BE_MSB          7
`define npuarc_DBUS_DATA_MSB        63
`define npuarc_DBUS_BE_RANGE        7:0
`define npuarc_DBUS_DATA_RANGE      63:0
`define npuarc_DBUS_ADDR_RANGE      31:0
`define npuarc_DBUS_CMD_RANGE       1:0
`define npuarc_DBUS_PLEN_WIDTH      8
`define npuarc_DBUS_PLEN_MSB        7
`define npuarc_DBUS_PLEN_RANGE      7:0
`define npuarc_DBUS_BLK_RANGE       39:6
`define npuarc_PBUS_DATA_RANGE      31:0
`define npuarc_PBUS_BE_RANGE        3:0
`define npuarc_DBG_DATA_WIDTH       32
`define npuarc_DBG_ADDR_WIDTH       32
`define npuarc_DBG_BYTE_WIDTH       4
`define npuarc_DBG_CMD_WIDTH        2
`define npuarc_DBG_BE_MSB           3
`define npuarc_DBG_PLEN_MSB         5
`define npuarc_DBG_PLEN_WIDTH       6
`define npuarc_DBG_DATA_MSB         31
`define npuarc_DBG_ADDR_MSB         31
`define npuarc_DBG_DATA_RANGE       31:0
`define npuarc_DBG_ADDR_RANGE       31:0
`define npuarc_DBG_CMD_RANGE        1:0
`define npuarc_DBG_PLEN_RANGE       7:0
`define npuarc_DBG_BE_RANGE         3:0
`define npuarc_DBUS_ADDR_MSB        31
`define npuarc_DBUS_ADDR_LSB        0
`define npuarc_DBUS_BYTE_WIDTH      8
`define npuarc_DBUS_BE_MSB          7
`define npuarc_DBUS_DATA_MSB        63
`define npuarc_DBUS_BE_RANGE        7:0
`define npuarc_DBUS_DATA_RANGE      63:0
`define npuarc_DBUS_ADDR_RANGE      31:0
`define npuarc_DBUS_CMD_RANGE       1:0
`define npuarc_DBUS_PLEN_WIDTH      8
`define npuarc_DBUS_PLEN_MSB        7
`define npuarc_DBUS_PLEN_RANGE      7:0
`define npuarc_DBUS_BLK_RANGE       39:6
`define npuarc_DBG_DATA_WIDTH       32
`define npuarc_DBG_ADDR_WIDTH       32
`define npuarc_DBG_BYTE_WIDTH       4
`define npuarc_DBG_CMD_WIDTH        2
`define npuarc_DBG_BE_MSB           3
`define npuarc_DBG_PLEN_MSB         5
`define npuarc_DBG_PLEN_WIDTH       6
`define npuarc_DBG_DATA_MSB         31
`define npuarc_DBG_ADDR_MSB         31
`define npuarc_DBG_DATA_RANGE       31:0
`define npuarc_DBG_ADDR_RANGE       31:0
`define npuarc_DBG_CMD_RANGE        1:0
`define npuarc_DBG_PLEN_RANGE       7:0
`define npuarc_DBG_BE_RANGE         3:0
`define npuarc_RF_CB_DATA_SIZE    128
`define npuarc_RF_CB_DATA_RANGE   127:0
`define npuarc_RF_CB_MASK_SIZE    16
`define npuarc_RF_CB_MASK_RANGE   15:0
`define npuarc_ICCM0_WORDS           256
`define npuarc_ICCM0_BYTE_WIDTH      16
`define npuarc_ICCM0_WORD_BITS       4
`define npuarc_ICCM0_ADDR_BITS       8
`define npuarc_ICCM0_ADDR_MSB        7
`define npuarc_ICCM0_BYTE_MSB        15
`define npuarc_ICCM0_ADDR_RANGE      7:0
`define npuarc_ICCM0_DRAM_BITS       128
`define npuarc_ICCM0_DRAM_MSB        127
`define npuarc_ICCM0_DRAM_RANGE      127:0
`define npuarc_ICCM0_BE_RANGE        15:0
`define npuarc_ICCM0_WRD_LSB         4
`define npuarc_ICCM0_WRD_MSB         11
`define npuarc_ICCM0_ADR_RANGE       11:4
`define npuarc_ICCM1_WORDS           256
`define npuarc_ICCM1_BYTE_WIDTH      16
`define npuarc_ICCM1_WORD_BITS       4
`define npuarc_ICCM1_ADDR_BITS       8
`define npuarc_ICCM1_ADDR_MSB        7
`define npuarc_ICCM1_BYTE_MSB        15
`define npuarc_ICCM1_ADDR_RANGE      7:0
`define npuarc_ICCM1_DRAM_BITS       128
`define npuarc_ICCM1_DRAM_MSB        127
`define npuarc_ICCM1_DRAM_RANGE      127:0
`define npuarc_ICCM1_BE_RANGE        15:0
`define npuarc_ICCM1_WRD_LSB         4
`define npuarc_ICCM1_WRD_MSB         11
`define npuarc_ICCM1_ADR_RANGE       11:4
`define npuarc_IM_LINE_BITS        6
`define npuarc_IM_BYTE_SIZE         16
`define npuarc_IM_WIDTH_LOG         5
`define npuarc_IM_BANKS             2
`define npuarc_IM_BANK_BITS         1
`define npuarc_IM_BANK_WIDTH        78
`define npuarc_IM_BANK_BYTE_SIZE    8
`define npuarc_IM_BANK_WORD_BITS    3
`define npuarc_IM_WORD_BITS         4
`define npuarc_IM_DRAM_RANGE        155:0
`define npuarc_IM_WRD_RANGE         5:4
`define npuarc_IM_WRD_BITS          2
`define npuarc_IM_BANKS_IDX_BITS     1
`define npuarc_IM_BANKS_IDX_RANGE    3
`define npuarc_DMP_SHIFT_FIFO_WIDTH 89
`define npuarc_DBL_DCCM_SIZE        78
`define npuarc_DBL_DCCM_BE_SIZE     10
`define npuarc_DBL_DCCM_LO_SIZE     39
`define npuarc_DBL_DCCM_RANGE       77:0
`define npuarc_DBL_DCCM_LO_RANGE    38:0
`define npuarc_DBL_DCCM_HI_RANGE    77:39
`define npuarc_DBL_DCCM_BE_RANGE    9:0
`define npuarc_DBL_DCCM_BE_LO_RANGE 4:0
`define npuarc_DBL_DCCM_BE_HI_RANGE 9:5
`define npuarc_DCCM_DMI_LO_RANGE    31:0
`define npuarc_DCCM_DMI_HI_RANGE    70:39
`define npuarc_DCCM_BANK_SIZE       16384
`define npuarc_DCCM_DWORDS          2048
`define npuarc_DCCM_BYTE_WIDTH      8
`define npuarc_DCCM_DWORD_BITS      3
`define npuarc_DCCM_ADDR_BITS       11
`define npuarc_DCCM_ADDR_MSB        10
`define npuarc_DCCM_BANK_MSB        1
`define npuarc_DCCM_ADDR_RANGE      10:0
`define npuarc_DCCM_BANK_RANGE      1:0
`define npuarc_DCCM_DATA_BITS       39
`define npuarc_DCCM_BE_BITS         5
`define npuarc_DCCM_INST_PER_BANK   2
`define npuarc_DCCM_DRAM_BITS       39
`define npuarc_DCCM_DRAM_MSB        38
`define npuarc_DCCM_BE_MSB          4
`define npuarc_DCCM_BE_RANGE        4:0
`define npuarc_DCCM_DRAM_RANGE      38:0
`define npuarc_DCCM_DWRD_LSB         4
`define npuarc_DCCM_DWRD_MSB         14
`define npuarc_DCCM_ADR_BITS         10  
`define npuarc_DCCM_ADR_RANGE       14:4
`define npuarc_CHIPID               16'd0  // set by ARChitect
`define npuarc_ARCNUM               8'd0   // set by ARChitect
`define npuarc_ARCVER               8'h54       // ARCv2 HS revision 3.1 (HS4X_PIPE)
`define npuarc_WA_EXCEPTION       0
`define npuarc_WA_REPLAY          1
`define npuarc_WA_INT_L2          2
`define npuarc_WA_INT_L1          3
`define npuarc_WA_COMMIT          4
`define npuarc_WA_ACTION_RANGE    4:0
`define npuarc_WA_ACTION_BITS     5
`define  npuarc_IRQ_LV2              1
`define  npuarc_IRQ_LV1              0
`define  npuarc_IRQ_RANGE            31:3
`define npuarc_SLEEP_MODE_BITS 3
`define npuarc_SLEEP_MODE_MSB 7
`define npuarc_SLEEP_MODE_LSB 5
`define npuarc_SMODE_RANGE 7:5
`define npuarc_EXT_SMODE_MSB 2
`define npuarc_EXT_SMODE_LSB 0
`define npuarc_EXT_SMODE_RANGE 2:0
`define npuarc_SLEEP_MODE_0    0
`define npuarc_SLEEP_MODE_1    1
`define npuarc_SLEEP_MODE_2    2
`define npuarc_SLEEP_MODE_3    3
`define npuarc_SLEEP_MODE_4    4
`define npuarc_SLEEP_MODE_5    5
`define npuarc_SLEEP_MODE_6    6
`define npuarc_SLEEP_MODE_7    7
`define npuarc_HAS_INTERRUPTS        1
`define npuarc_FIRQ_OPTION           0
`define npuarc_OVERLOAD_VECTORS      0
`define npuarc_ACT_FINT              0
`define npuarc_IRQ_N 3
`define npuarc_NUMBER_OF_LEVELS 3
`define npuarc_IRQ_E 39
`define npuarc_IRQ_M 39
`define npuarc_NUMBER_OF_INTERRUPTS 39
`define npuarc_SIRQ_OPTION           1
`define npuarc_IRQN_RANGE           2:0
`define npuarc_IRQLGN_BITS          2
`define npuarc_IRQLGN_RANGE         1:0
`define npuarc_IRQUNUSED_RANGE 31:2
`define npuarc_IRQM_RANGE           54:16
`define npuarc_IRQM_MSB 54
`define npuarc_IRQLGM_BITS          6
`define npuarc_IRQLGM_RANGE         5:0
`define npuarc_IRQLGM16_BITS          6
`define npuarc_IRQLGM16_RANGE         5:0
`define npuarc_IRQE_RANGE           54:16
`define npuarc_IRQE_MSB           54
`define npuarc_INT_NUM_BITS          8
`define npuarc_INT_NUM_RANGE         9:2
`define npuarc_IRQ_ACT_BITS         4
`define npuarc_IRQ_ACT_MSB          3
`define npuarc_IRQ_ACT_ACT_MSB      2
`define npuarc_IRQ_ACT_RANGE        3:0
`define npuarc_IRQ_ACT_ACT_RANGE    2:0
`define npuarc_IRQ_ACT_U_BIT        31
`define npuarc_IRQ_ACT_UNUSED       28
`define npuarc_IRQ_CTRL_BITS        10
`define npuarc_IRQ_CTRL_MSB         9
`define npuarc_IRQ_CTRL_LSB         0
`define npuarc_IRQ_CTRL_RANGE       9:0
`define npuarc_IRQ_CTRL_NR_BITS     5
`define npuarc_IRQ_CTRL_NR_RANGE    4:0
`define npuarc_IRQ_CTRL_B_BIT       9
`define npuarc_IRQ_CTRL_L_BIT       10
`define npuarc_IRQ_CTRL_U_BIT       11
`define npuarc_IRQ_CTRL_M_BIT       12
`define npuarc_IRQ_CTRL_LP_BIT      13
`define npuarc_IRQ_CTRL_UNUSED      18
`define npuarc_IRQ_CTRL_PRESENT     1
`define npuarc_STAT32_E_RANGE       4:1
`define  npuarc_INTVBASE_EXT         1 // for external pin to configure intv base addr
`define  npuarc_INTVBASE_PRESET      0
`define  npuarc_RESET_PC             0
`define  npuarc_INTVBASE_BITS        22
`define  npuarc_INTVBASE_MASK        4194303
`define  npuarc_NMI_OPTION           0
`define  npuarc_CC_SUPPORT_NMI       0
`define npuarc_IRQ_GATE_THRESHOLD   0
`define npuarc_IRQ_GATED_SYNC       1
`define npuarc_HAS_RTC            1
`define npuarc_RTC_BITS           64
`define npuarc_RTC_RANGE          63:0
`define npuarc_RTC_EN             0
`define npuarc_RTC_C              1
`define npuarc_RTC_A1             31
`define npuarc_RTC_A0             30
`define npuarc_HAS_WDT            1
`define npuarc_WDT_INT_LEVEL 0
`define  npuarc_WDT_IRQ           18
`define npuarc_ARCV2HS 1
`define npuarc_ARCV2EM 0
  `define npuarc_SEC_MODES_OPTION 0
  `define npuarc_MPU_SMODE_OPTION 0
  `define npuarc_WDT_AUX_MODE 1 
`define npuarc_WDT_AUX_INDIRECT 1
`define npuarc_WATCHDOG_CLK 1
`define npuarc_WATCHDOG_CLK_FREQ 200
`define npuarc_WATCHDOG_PARITY          1
`define npuarc_WATCHDOG_NUM 1
`define npuarc_AUX_IDLE     0
`define npuarc_AUX_WR_READY 1
`define npuarc_AUX_BUSY     2
`define npuarc_AUX_KILL     3
  `define npuarc_WDT_CNT_RANGE0 31:0
  `define npuarc_WDT_CNT_REG0   32
  `define npuarc_WATCHDOG_SIZE0 32
  `define npuarc_WATCHDOG_EXT_INPUT0 0
  `define npuarc_WATCHDOG_WIN0 1
`define npuarc_USE_NEW_WATCHDOG_TIMERS 1 
`define npuarc_WDT_CTRL_WINEN       4
`define npuarc_WDT_PASSWD_AUX        0
`define npuarc_WDT_ECR_AUX           1
`define npuarc_WDT_INDEX_AUX         2
`define npuarc_WDT_CTRL_AUX          3
`define npuarc_WDT_PERIOD_AUX        4
`define npuarc_WDT_COUNT_AUX         5
`define npuarc_WDT_LTHRESH_AUX       6
`define npuarc_WDT_UTHRESH_AUX       7
`define npuarc_WDT_PASSWD_STS_AUX    8
`define npuarc_WDT_CNT_RANGE         31:0      
`define npuarc_WDT_CNT_REG           32             
`define npuarc_WDT_CTRL_FLAG         3      
`define npuarc_WDT_CTRL_TRIG         2:1      
`define npuarc_WDT_CTRL_ENB          0       
`define npuarc_WDT_CTRL_RANGE        5:0     
`define npuarc_WDT_CTRL_SIZE         6 
`define npuarc_WDT_CTRL_SS            4
`define npuarc_WDT_PASSWORD_REG       3584
`define npuarc_WDT_UTHRESH_REG        3591
`define npuarc_WDT_PASSWD_STS_REG     3592
`define npuarc_INTERRUPT_PINS_FROM_CPU_TOP 36
`define npuarc_IRQ_OUTPUT_REG     2
`define npuarc_IRQ_NUM_RANGE      7:0
`define npuarc_IRQ_P_RANGE        3:0
`define npuarc_DSTREG_BITS      6
`define npuarc_DSTREG_LSB       0
`define npuarc_DSTREG_MSB       5
`define npuarc_DSTREG_RANGE     5:0
`define npuarc_CC_BITS          5
`define npuarc_REG_PC           6'd63
`define npuarc_REG_STATUS32     6'd61
`define npuarc_STATUS32_U_BIT   7
`define npuarc_STATUS32_E_RANGE 4:1
`define npuarc_STATUS32_RANGE   13:0
`define npuarc_REG_BLINK        6'd31
`define npuarc_REG_FP           6'd27
`define npuarc_UOP_OPD_BITS      7
`define npuarc_UOP_OPD_RANGE     6:0
`define npuarc_OPD_REG_RANGE     3:0
`define npuarc_OPD_FP_BIT        4
`define npuarc_OPD_SP_BIT        4
`define npuarc_OPD_LINK_BIT      5
`define npuarc_OPD_BLINK_BIT     6
`define npuarc_UOP_SIZE_BITS     5
`define npuarc_UOP_SIZE_RANGE    4:0
`define  npuarc_ECR_RANGE            31:0
`define  npuarc_ECR_PU_SIZE_BITS     2
`define  npuarc_ECR_VEC_SIZE_BITS    8
`define  npuarc_ECR_CAUSE_SIZE_BITS  8
`define  npuarc_ECR_PAR_SIZE_BITS    8
`define  npuarc_ECR_VCP_SIZE_BITS    24
`define  npuarc_ECR_PU_RANGE         31:30
`define  npuarc_ECR_VEC_RANGE        23:16
`define  npuarc_ECR_CAUSE_RANGE      15:8
`define  npuarc_ECR_PAR_RANGE        7:0
`define  npuarc_ECR_VCP_RANGE        23:0
`define  npuarc_EV_RESET             8'h00
`define  npuarc_EV_MEM_ERR           8'h01
`define  npuarc_EV_INSTR_ERR         8'h02
`define  npuarc_EV_M_CHECK           8'h03
`define  npuarc_EV_ITLB_MISS         8'h04
`define  npuarc_EV_DTLB_MISS         8'h05
`define  npuarc_EV_PROT_V            8'h06
`define  npuarc_EV_PRIV_V            8'h07
`define  npuarc_EV_SWI               8'h08
`define  npuarc_EV_TRAP              8'h09
`define  npuarc_EV_EXTENSION         8'h0a
`define  npuarc_EV_DIV_ZERO          8'h0b
`define  npuarc_EV_DC_ERROR          8'h0c
`define  npuarc_EV_MALIGNED          8'h0d
`define  npuarc_ECC_FTL_CACHE        8'h03
`define  npuarc_ECC_KERNEL_DMEM      8'h04
`define  npuarc_ECC_DC_FLUSH_MEM     8'h05
`define  npuarc_ECC_DBL_FAULT        8'h00
`define  npuarc_ECC_ITLB_FAULT       8'h00
`define  npuarc_ECC_DTLB_LD          8'h01
`define  npuarc_ECC_DTLB_ST          8'h02
`define  npuarc_ECC_DTLB_EX          8'h03
`define  npuarc_ECC_ILLEGAL_INS      8'h00
`define  npuarc_ECC_ILLEGAL_ISEQ     8'h01
`define  npuarc_ECC_PRIV_V           8'h00
`define  npuarc_ECC_EXT_INST         8'h00
`define  npuarc_ECC_DISABLED_EXT     8'h01
`define  npuarc_ECC_KO_EXT           8'h03
`define  npuarc_ECC_MISALN_D_ACC     8'h04
`define  npuarc_ECC_MISALN_AGU       8'h10
`define  npuarc_ECC_TRAP             8'h00
`define  npuarc_ECC_DIV_ZERO         8'h00
`define  npuarc_ECC_DC_ERROR         8'h00
`define  npuarc_ECC_AP_HIT           8'h02
`define  npuarc_ECC_INS_FETCH_MEM    8'h06
`define  npuarc_ECC_INS_FETCH_DBIT   8'h07
`define  npuarc_ECC_DAT_FETCH_DBIT   8'h09
`define  npuarc_ECC_ICCM_IFETCH_PAR  8'h0C
`define  npuarc_ECC_ICCM_DFETCH_PAR  8'h0D
`define  npuarc_ECC_DCCM_DFETCH_PAR  8'h0E
`define  npuarc_ECC_INS_FCH_IMERR    8'h04
`define  npuarc_ECC_DAT_ACC_IMERR    8'h05
`define  npuarc_ECC_IF_EXT_MEM       8'h00
`define  npuarc_ECC_IF_UNPOP_MEM     8'h01
`define  npuarc_ECC_IF_SP_MULT_MEM   8'h02
`define  npuarc_ECC_DMP_UNPOP_MEM    8'h11
`define  npuarc_ECC_DMP_SP_MULT_MEM  8'h12
`define  npuarc_ECC_DMP_BUS_ERR      8'h10
`define  npuarc_X3_EXCPN_GRP_BITS     6
`define  npuarc_X3_EXCPN_GRP_RANGE    5:0
`define  npuarc_X3_EXCPN_GRP_RST      0
`define  npuarc_X3_EXCPN_GRP_TLB_ERR  1
`define  npuarc_X3_EXCPN_GRP_MIDPRI   2
`define  npuarc_X3_EXCPN_GRP_MIDPRI2  3
`define  npuarc_X3_EXCPN_GRP_DIVZ     4
`define  npuarc_X3_EXCPN_GRP_IMPRCS   5
`define  npuarc_EXCPN_GRP_PRCS_RANGE  `npuarc_X3_EXCPN_GRP_DIVZ:0
`define  npuarc_IMPRCS_IN_EXCPN       0
`define npuarc_HAS_JTAG 0
`define npuarc_JF_RESET_TAP_CT    10'h01
`define npuarc_JF_TLR_WRITE_IR    10'h02
`define npuarc_JF_TLR_WRITE_DR    10'h04
`define npuarc_JF_SDS_WRITE_IR    10'h08
`define npuarc_JF_SDS_WRITE_DR    10'h10
`define npuarc_JF_END_RUNTESTIDLE 10'h20
`define npuarc_JF_END_BYPASS_IDLE 10'h40
`define npuarc_JF_STEP_TMS_HIGH   10'h80
`define npuarc_JF_STEP_TMS_LOW    10'h100
`define npuarc_JF_CAPTURE_TDO     10'h200
`define npuarc_JTAG_BSR_REG             4'h0
`define npuarc_JTAG_EXTEST_REG          4'h1
`define npuarc_JTAG_UNUSED_REG0         4'h2
`define npuarc_JTAG_UNUSED_REG1         4'h3
`define npuarc_JTAG_UNUSED_REG2         4'h4
`define npuarc_JTAG_UNUSED_REG3         4'h5
`define npuarc_JTAG_UNUSED_REG4         4'h6
`define npuarc_JTAG_UNUSED_REG5         4'h7
`define npuarc_JTAG_STATUS_REG          4'h8
`define npuarc_JTAG_TRANSACTION_CMD_REG 4'h9
`define npuarc_JTAG_ADDRESS_REG         4'hA
`define npuarc_JTAG_DATA_REG            4'hB
`define npuarc_JTAG_IDCODE_REG          4'hC
`define npuarc_JTAG_UNUSED_REG6         4'hD
`define npuarc_JTAG_UNUSED_REG7         4'hE
`define npuarc_JTAG_BYPASS_REG          4'hF
`define npuarc_JTAG_INSTRUCTION_REG_LEN     4
`define npuarc_JTAG_BSR_REG_LEN             32
`define npuarc_JTAG_STATUS_REG_LEN          7
`define npuarc_JTAG_TRANSACTION_CMD_REG_LEN 4
`define npuarc_JTAG_ADDRESS_REG_LEN         32
`define npuarc_JTAG_DATA_REG_LEN            32
`define npuarc_JTAG_IDCODE_REG_LEN          32
`define npuarc_JTAG_BYPASS_REG_LEN          1
`define npuarc_JTAG_STATUS_STALLED     0
`define npuarc_JTAG_STATUS_FAILURE     1
`define npuarc_JTAG_STATUS_READY       2
`define npuarc_JTAG_STATUS_PC_SEL      3
`define npuarc_CMD_WRITE_CORE        4'h1
`define npuarc_CMD_READ_CORE         4'h5
`define npuarc_CMD_WRITE_AUX         4'h2
`define npuarc_CMD_READ_AUX          4'h6
`define npuarc_CMD_WRITE_MEM         4'h0
`define npuarc_CMD_READ_MEM          4'h4
`define npuarc_CMD_WRITE_MADI        4'h7
`define npuarc_CMD_READ_MADI         4'h8
`define npuarc_CMD_NOP               4'h3
`define npuarc_JTAG_STATUS_REG_INIT             4'b1100
`define npuarc_JTAG_TRANSACTION_CMD_REG_INIT    3
`define npuarc_JTAG_ADDRESS_REG_INIT            32'h00000000
`define npuarc_JTAG_DATA_REG_INIT               32'h00000000
`define npuarc_JTAG_IDCODE_REG_INIT             32'h00000000
`define npuarc_JTAG_VERSION            4'b0010
`define npuarc_ARC_TYPE_A4             6'b000000
`define npuarc_ARC_TYPE_A5             6'b000001
`define npuarc_ARC_TYPE_ARC600         6'b000010
`define npuarc_ARC_TYPE_ARC700         6'b000011
`define npuarc_ARC_JEDEC_CODE          11'b01001011000
`define npuarc_ARC_TYPE                6'd5
`define npuarc_TCK_CLOCK_PERIOD     100
`define npuarc_DELAY_ON_TDO 25
`define npuarc_TCK_HALF_PERIOD 50
`define npuarc_TCK_HALF_PERIOD_TDO 25
`define npuarc_BASE_ADDRESS          32'hffff0000
`define npuarc_BASE_ADDR             134215680
`define npuarc_STATUS_R_ADDR         3'b000
`define npuarc_DO_CMD_ADDR           3'b000
`define npuarc_COMMAND_R_ADDR        3'b001
`define npuarc_ADDRESS_R_ADDR        3'b010
`define npuarc_DATA_R_ADDR           3'b011
`define npuarc_RESET_ADDR            3'b100
`define npuarc_MEM_OFFSET            32'h00000004
`define npuarc_REG_OFFSET            32'h00000001
`define npuarc_CMD_MEM               2'b00
`define npuarc_CMD_CORE              2'b01
`define npuarc_CMD_AUX               2'b10
`define npuarc_CMD_READ              2'b01
`define npuarc_CMD_WRITE             2'b00
`define npuarc_CMD_RD_MEM            4'b0100
`define npuarc_CMD_WR_MEM            4'b0000
`define npuarc_CMD_RD_AUX            4'b0110
`define npuarc_CMD_WR_AUX            4'b0010
`define npuarc_CMD_RD_CORE           4'b0101
`define npuarc_CMD_WR_CORE           4'b0001
`define npuarc_CMD_RD_MADI           4'b1000
`define npuarc_CMD_WR_MADI           4'b0111
`define npuarc_CMD_RESET_VALUE       4'b0011
`define npuarc_HAS_ADDRESS_AUTO_INCREMENT 1'b0
`define npuarc_IR_EXTEST            4'b0000
`define npuarc_IR_SAMPLE            4'b0001
`define npuarc_IR_UNUSED0           4'b0010
`define npuarc_IR_UNUSED1           4'b0011
`define npuarc_IR_UNUSED2           4'b0100
`define npuarc_IR_UNUSED3           4'b0101
`define npuarc_IR_UNUSED4           4'b0110
`define npuarc_IR_UNUSED5           4'b0111
`define npuarc_IR_STATUS            4'b1000
`define npuarc_IR_COMMAND           4'b1001
`define npuarc_IR_ADDRESS           4'b1010
`define npuarc_IR_DATA              4'b1011
`define npuarc_IR_IDCODE            4'b1100
`define npuarc_IR_UNUSED6           4'b1101
`define npuarc_IR_UNUSED7           4'b1110
`define npuarc_IR_BYPASS            4'b1111
`define npuarc_IR_INIT              4'b0001
`define npuarc_SREG_SIZE            32
`define npuarc_SREG_MSB             31
`define npuarc_JTAG_CMD_SIZE        4
`define npuarc_JTAG_CMD_MSB         3
`define npuarc_JTAG_STATUS_SIZE     7
`define npuarc_JTAG_STATUS_MSB      6
`define npuarc_MAX_PROCESSORS       32
`define npuarc_S_RST       0
`define npuarc_S_IDLE      1
`define npuarc_S_MR_RQ     2
`define npuarc_S_MR_WAIT   3
`define npuarc_S_MW_RQ     4
`define npuarc_S_MW_WAIT   5
`define npuarc_S_ARC_READ  6
`define npuarc_S_ARC_READ2 7
`define npuarc_S_AR_STALL  8
`define npuarc_S_ARC_WRITE 9
`define npuarc_S_AW_STALL  10
`define npuarc_S_WAIT_H    11
`define npuarc_MPYOP_RANGE          1:0
`define npuarc_MPU_VOLATILE 0
`define npuarc_HAS_MPU              1
`define npuarc_MPU_NUM_REGIONS      8
`define npuarc_MPU_MIN_REGION       5
`define npuarc_MPU_KERNEL_PERMS     1
`define npuarc_MPU_FC_SUPPORT       0
`define npuarc_MPU_SKIP_TRANSL_ADDR 1
`define npuarc_RDB_V_BIT            0
`define npuarc_RDB_BASE_BITS        27
`define npuarc_RDB_BASE_LSB         0
`define npuarc_RDB_BASE_MSB         26
`define npuarc_RDB_BASE_RANGE       26:0
`define npuarc_PC_BASE_RANGE        26:0
`define npuarc_PC_BASE_BITS         27
`define npuarc_PC_RGN_RANGE         31:5
`define npuarc_RDB_RGN_RANGE        31:5
`define npuarc_RDB_MASK_MIN         4
`define npuarc_RDP_SIZE_BITS        5
`define npuarc_RDP_SIZE_LSB         0
`define npuarc_RDP_SIZE_MSB         4
`define npuarc_RDP_SIZE_RANGE       4:0
`define npuarc_RDP_SIZE_UPPER       11:9
`define npuarc_RDP_SIZE_LOWER       1:0
`define npuarc_RDP_IC_BIT           12
`define npuarc_RDP_DC_BIT           13
`define npuarc_RDP_SIZE_HI          4:2
`define npuarc_RDP_SIZE_LO          1:0
`define npuarc_RDP_FC_BIT           2
`define npuarc_RDP_E_BIT            3
`define npuarc_RDP_W_BIT            4
`define npuarc_RDP_RD_BIT           5
`define npuarc_RDP_UE_BIT           6
`define npuarc_RDP_UW_BIT           7
`define npuarc_RDP_URD_BIT          8
`define npuarc_RDP_RSVD_3           3
`define npuarc_RDP_RSVD_20          20
`define npuarc_MPU_EN_BIT           30
`define npuarc_MPU_EN_RB_BIT        0
`define npuarc_MPU_EN_E_BIT         3
`define npuarc_MPU_EN_W_BIT         4
`define npuarc_MPU_EN_RD_BIT        5
`define npuarc_MPU_EN_UE_BIT        6
`define npuarc_MPU_EN_UW_BIT        7
`define npuarc_MPU_EN_URD_BIT       8
`define npuarc_MPU_EN_IC_BIT        12
`define npuarc_MPU_EN_DC_BIT        13
`define npuarc_MPU_REGION_BITS      8
`define npuarc_MPU_REGION_MSB       7
`define npuarc_MPU_REGION_LSB       0
`define npuarc_MPU_REGION_RANGE     7:0
`define npuarc_MPU_ECR_MR_MSB         3
`define npuarc_MPU_ECR_MR_BITS        4
`define npuarc_MPU_ECR_MR_UNUSED      4
`define npuarc_MPU_ECR_MR_RANGE       3:0
`define npuarc_MPU_ECR_VT_BITS        2
`define npuarc_MPU_ECR_VT_RANGE       9:8
`define npuarc_MPU_ECR_EC_BITS        16
`define npuarc_MPU_ECR_EC_RANGE       31:16
`define npuarc_MPU_ECR_MR_NONE        255
`define npuarc_INTEVT_BITS       6
`define npuarc_INTEVT_RANGE      5:0
`define npuarc_INTEVT_PROLOGUE   5
`define npuarc_INTEVT_INPROL     4
`define npuarc_INTEVT_ENTER      3
`define npuarc_INTEVT_EPILOGUE   2
`define npuarc_INTEVT_INEPIL     1
`define npuarc_INTEVT_EXIT       0
`define npuarc_IINPROL           5:4
`define npuarc_IINEPIL           2:1
`define npuarc_WAKEUP_OPTION        0
`define npuarc_BR_BLOCK_SIZE    16
`define npuarc_BPU_SCHEME       "GSHARE"
`define npuarc_BR_BC_ENTRIES    512
`define npuarc_BR_PT_ENTRIES    8192
`define npuarc_BR_BANKS         2
`define npuarc_BR_RS_ENTRIES    4
`define npuarc_BR_PT_BITS       2
`define npuarc_BR_BC_FULL_TAG   1
`define npuarc_BR_INFO_ENTRIES  7
`define npuarc_BR_HAS_TOS_QUEUE 1
`define npuarc_BR_TOSQ_ENTRIES  5
`define npuarc_BR_FB_ENTRIES    1
`define npuarc_BR_SAVE_TOS      1
`define npuarc_BR_HAS_SECONDARY 1
`define npuarc_BR_INFO_ENTRIES_M1  6
`define npuarc_BR_TOSQ_ENTRIES_M1  4
`define npuarc_FETCH_BUF_DEPTH        1*2
`define npuarc_ISIZE_2_BYTES    2'd0
`define npuarc_ISIZE_4_BYTES    2'd1
`define npuarc_ISIZE_6_BYTES    2'd2
`define npuarc_ISIZE_8_BYTES    2'd3
`define npuarc_ISIZE_LSB        0
`define npuarc_ISIZE_MSB        1
`define npuarc_ISIZE_RANGE      1:0
`define npuarc_PRED_CORRECT     0
`define npuarc_PRED_BAD_DIR     1
`define npuarc_PRED_BAD_TARGET  2
`define npuarc_PRED_NONE_T      3
`define npuarc_PRED_NONE_NT     4
`define npuarc_PRED_ERROR_TYPE  5
`define npuarc_PRED_ERROR_LOC   6
`define npuarc_BR_NOT_PREDICTED 0
`define npuarc_BR_CONDITIONAL   2
`define npuarc_BR_UNCONDITIONAL 3
`define npuarc_BR_EI_S          1
`define npuarc_BR_COND_CALL     4
`define npuarc_BR_COND_RETURN   6
`define npuarc_BR_CALL          5
`define npuarc_BR_RETURN        7
`define npuarc_BR_BLOCK_BITS    4
`define npuarc_BR_BLOCK_MSB     3
`define npuarc_BR_BLOCK_LSB     0
`define npuarc_BR_BLOCK_RANGE   3:0
`define npuarc_BR_TYPE_BITS     3
`define npuarc_BR_TYPE_MSB      2
`define npuarc_BR_TYPE_LSB      0
`define npuarc_BR_TYPE_RANGE    2:0
`define npuarc_BR_INFO_BUF_SIZE     3
`define npuarc_BR_INFO_BUF_MSB      2
`define npuarc_BR_INFO_BUF_LSB      0
`define npuarc_BR_INFO_BUF_RANGE    2:0
`define npuarc_BR_TOSQ_BITS     3
`define npuarc_BR_TOSQ_MSB      2
`define npuarc_BR_TOSQ_RANGE    2:0
`define npuarc_BR_INFO_SIZE     6
`define npuarc_BR_INFO_MSB      5
`define npuarc_BR_INFO_LSB      0
`define npuarc_BR_INFO_RANGE    5:0
`define npuarc_BR_FA_DIFF_RANGE        6-1:4
`define npuarc_BR_FA_DIFF_SIZE         2
`define npuarc_BR_INFO_OFFSET_SIZE        3
`define npuarc_BR_INFO_OFFSET_RANGE    2:0
`define npuarc_BR_OFFSET_SIZE   2
`define npuarc_BR_OFFSET_MSB    1
`define npuarc_BR_OFFSET_LSB    0
`define npuarc_BR_OFFSET_RANGE  1:0
`define npuarc_BR_BC_BANK_ENTRIES   256
`define npuarc_BR_BC_IDX_SIZE   8
`define npuarc_BR_BC_IDX_LSB    4
`define npuarc_BR_BC_IDX_MSB    11
`define npuarc_BR_BC_IDX_RANGE  11:4
`define npuarc_BR_BC_BTA_MSB    31
`define npuarc_BR_PARTIAL_BTA_WITH_REGIONS 0 
`define npuarc_BR_PARTIAL_BTA_FILL 0
`define npuarc_BR_BC_BTA_LSB    1
`define npuarc_BR_BC_BTA_SIZE   31
`define npuarc_BR_BC_BTA_RANGE  31:1
`define npuarc_BR_PARTIAL_BTA   0
`define npuarc_BR_BC_TAG_MSB    31
`define npuarc_BR_BC_TAG_LSB    12
`define npuarc_BR_BC_TAG_RANGE  31:12
`define npuarc_BR_BC_TAG_SIZE   20
`define npuarc_BR_BC_NO_TAG     0
`define npuarc_BR_BC_DATA_BITS  68
`define npuarc_BR_BC_DATA_MSB   67
`define npuarc_BR_BC_DATA_LSB   0
`define npuarc_BR_BC_DATA_RANGE 67:0
`define npuarc_BR_PT_PRED_VEC_SIZE   4
`define npuarc_BR_PT_PRED_VEC_RANGE  4-1:0
`define npuarc_BR_PT_DATA_SIZE       8
`define npuarc_BR_PT_DATA_MSB        7
`define npuarc_BR_PT_DATA_RANGE      7:0
`define npuarc_BR_GHR_SIZE           1
`define npuarc_BR_PT_BYTES      1024
`define npuarc_BR_PT_ADDR_SIZE  10
`define npuarc_BR_PT_LSB        4
`define npuarc_BR_PT_MSB        13
`define npuarc_BR_PT_RANGE      13:4
`define npuarc_BR_INIT_FINISHED 14
`define npuarc_BR_PTQ_DATA_BITS   14
`define npuarc_BR_PTQ_DATA_RANGE  13:0
`define npuarc_BR_AUX_RANGE     7:2
`define npuarc_BR_RS_ADDR_BITS  2
`define npuarc_BR_RS_MSB        1
`define npuarc_BR_RS_LSB        0
`define npuarc_BR_RS_RANGE      1:0
`define npuarc_BR_RS_ENTRIES_MINUS_1      3
`define npuarc_BR_FULL_INFO_SIZE     53
`define npuarc_BR_FULL_INFO_MSB      52
`define npuarc_BR_FULL_INFO_LSB      0
`define npuarc_BR_FULL_INFO_RANGE    52:0
`define npuarc_BR_INFO_PKT_BITS   43
`define npuarc_BR_INFO_PKT_MSB  42
`define npuarc_BR_INFO_PKT_RANGE  42:0
`define npuarc_BR_FB_INFO_MSB        70
`define npuarc_BR_FB_INFO_RANGE      70:0
`define npuarc_BR_FB_INFO_SIZE       71
`define npuarc_BR_FB_INFO_PART0_RANGE 18:0
`define npuarc_BR_FB_INFO_PART1_RANGE 37:19
`define npuarc_BR_FB_INFO_TOP_RANGE  42:38
`define npuarc_BR_FB_INFO64_RANGE    23:0
`define npuarc_BR_FB_INFO64_SIZE     24
`define npuarc_BR_BUF_INFO_MSB      21
`define npuarc_BR_BUF_INFO_RANGE    21:0
`define npuarc_FCH_BUS_ERR_1H     0
`define npuarc_FCH_ADDR_ERR_1H    1
`define npuarc_FCH_ITLB_ERR_1H    2
`define npuarc_FCH_ITLB_MISS_1H   3
`define npuarc_FCH_ITLB_ECC_ERR_1H 4
`define npuarc_FCH_EXCPN_1H_BITS  5
`define npuarc_FCH_EXCPN_1H_MSB   4
`define npuarc_FCH_EXCPN_1H_LSB   0
`define npuarc_FCH_EXCPN_1H_RANGE 4:0
`define npuarc_FCH_NO_ERROR     0
`define npuarc_FCH_BUS_ERROR    1
`define npuarc_FCH_ECC_ERROR    2
`define npuarc_FCH_ADDR_ERROR   3
`define npuarc_FCH_ITLB_ERROR   4
`define npuarc_FCH_ITLB_MISS    5
`define npuarc_FCH_ITLB_ECC_ERR 6
`define npuarc_FCH_MPU_PROTV    7
`define npuarc_FCH_EXCPN_BITS   3
`define npuarc_FCH_EXCPN_MSB    2
`define npuarc_FCH_EXCPN_LSB    0
`define npuarc_FCH_EXCPN_RANGE  2:0
`define npuarc_FCH_EINFO_RANGE  6:0
`define npuarc_FCH_EINFO_BITS   7
`define npuarc_FCH_EINFO_IN_WRD1 6
`define npuarc_FCH_EINFO_TVA1    5
`define npuarc_FCH_EINFO_KX1     4
`define npuarc_FCH_EINFO_UX1     3
`define npuarc_FCH_EINFO_TVA0  2
`define npuarc_FCH_EINFO_KX0   1
`define npuarc_FCH_EINFO_UX0   0
`define npuarc_LL64_OPTION    1
`define npuarc_SRC64_OPTION   1
`define npuarc_DST64_OPTION   1
`define npuarc_GRAD64_OPTION  1
`define npuarc_LL64_OR_SRC64  1
`define npuarc_LL64_AND_SRC64 1
`define npuarc_DST64_AND_IN64 1
`define npuarc_NO_64BIT       0
`define npuarc_ACC_OPTION     1
`define npuarc_GRADUATE_FLAGS 1
`define npuarc_GRAD_ENTRIES   8
`define npuarc_GRAD_TAG_MSB   2
`define npuarc_GRAD_TAG_LSB   0
`define npuarc_GRAD_TAG_RANGE 2:0
`define npuarc_GRAD_TAG_BITS  3
`define npuarc_GRAD_ADDR_RANGE 6:0
`define npuarc_GRAD_ADDR_MSB   6
`define npuarc_GRAD_ADDR_LSB   0
`define npuarc_GRAD_ADDR_BITS  7
`define npuarc_W0_HI          0
`define npuarc_W0_LO          1
`define npuarc_R0_W0          2
`define npuarc_R1_W0          3
`define npuarc_R0_W1          4
`define npuarc_R1_W1          5
`define npuarc_W1_LO          6
`define npuarc_W1_HI          7
`define npuarc_K_W0_HI        0
`define npuarc_K_W0_LO        1
`define npuarc_K_W1_LO        2
`define npuarc_K_W1_HI        3
`define npuarc_DP_POST_RANGE  7:4
`define npuarc_DP_PRE_RANGE   7:0
`define npuarc_DP_POST_BITS   4
`define npuarc_DP_PRE_BITS    8
`define npuarc_DP_KILL_RANGE  3:0
`define npuarc_DP_KILL_BITS   4
`define npuarc_KL_RANGE_LO    1:0
`define npuarc_KL_RANGE_HI    3:2
`define npuarc_DP_KL_W0       1:0
`define npuarc_DP_KL_W1       7:6
`define npuarc_DP_W0          3:0
`define npuarc_DP_W1          7:4
`define npuarc_DP_W0_BITS     4
`define npuarc_DP_W1_BITS     4
`define npuarc_AR_KILL_BITS   2
`define npuarc_PRE_RAW_RANGE  5:2
`define npuarc_PRE_RAW_BITS   4
`define npuarc_POST_RAW_RANGE 5:4
`define npuarc_POST_RAW_BITS  2
`define npuarc_RAW_W0         3:2
`define npuarc_RAW_W1         5:4
`define npuarc_LR0_LW0        2
`define npuarc_LR1_LW0        3
`define npuarc_LR0_LW1        4
`define npuarc_LR1_LW1        5
`define npuarc_LL_RANGE       5:2
`define npuarc_LR0_HW0        6
`define npuarc_LR1_HW0        7
`define npuarc_LR0_HW1        8
`define npuarc_LR1_HW1        9
`define npuarc_LH_RANGE       9:6
`define npuarc_HR0_LW0        10
`define npuarc_HR1_LW0        11
`define npuarc_HR0_LW1        12
`define npuarc_HR1_LW1        13
`define npuarc_HL_RANGE       13:10
`define npuarc_HR0_HW0        14
`define npuarc_HR1_HW0        15
`define npuarc_HR0_HW1        16
`define npuarc_HR1_HW1        17
`define npuarc_HH_RANGE       17:14
`define npuarc_S2_PRE_RANGE   17:2
`define npuarc_S2_POST_RANGE  17:2
`define npuarc_S2_PRE_BITS    16
`define npuarc_S2_POST_BITS   16
`define npuarc_UOP_CNT_BITS       7
`define npuarc_UOP_CNT_LSB        0
`define npuarc_UOP_CNT_MSB        6
`define npuarc_UOP_CNT_RANGE      6:0
`define npuarc_UOP_BASE_BITS      7
`define npuarc_UOP_BASE_LSB       0
`define npuarc_UOP_BASE_MSB       6
`define npuarc_UOP_BASE_RANGE     6:0
`define npuarc_UOP_BASE_IS_BUSY   6
`define npuarc_UOP_BASE_IS_PRED   5
`define npuarc_UOP_BASE_IS_EPIL   3
`define npuarc_UOP_BASE_IS_TERM   2
`define npuarc_UOP_SIRQ_BITS      10
`define npuarc_UOP_SIRQ_LSB       0
`define npuarc_UOP_SIRQ_MSB       9
`define npuarc_UOP_SIRQ_RANGE     9:0
`define npuarc_UOP_SIRQ_IS_BUSY   9
`define npuarc_UOP_SIRQ_IS_PRED   8
`define npuarc_UOP_SIRQ_IS_EPIL   7
`define npuarc_UOP_SIRQ_IS_TERM   6
`define npuarc_UOP_SIRQ_IS_MEM    5
`define npuarc_UOP_SIRQ_IS_GPR    4
`define npuarc_UOP_FIRQ_BITS      5
`define npuarc_UOP_FIRQ_LSB       0
`define npuarc_UOP_FIRQ_MSB       4
`define npuarc_UOP_FIRQ_RANGE     4:0
`define npuarc_UOP_FIRQ_IS_TERM   2
`define npuarc_UOP_FIRQ_IS_EPIL   3
`define npuarc_UOP_FIRQ_IS_BUSY   4
`define npuarc_UOP_ENTER_BITS     10
`define npuarc_UOP_ENTER_LSB      0
`define npuarc_UOP_ENTER_MSB      9
`define npuarc_UOP_ENTER_RANGE    9:0
`define npuarc_UOP_ENTER_IS_EPIL  7
`define npuarc_UOP_ENTER_IS_PRED  8
`define npuarc_UOP_ENTER_IS_TERM  6
`define npuarc_UOP_ENTER_IS_MEM   5
`define npuarc_UOP_ENTER_IS_GPR   4
`define npuarc_UOP_ENTER_IS_BUSY  9
`define npuarc_uop_seq_has_ldd    1
`define npuarc_WA_RCMD_BITS           6
`define npuarc_WA_RCMD_RANGE          5:0
`define npuarc_RSRT_IS_RESET          0
`define npuarc_RSRT_IS_EXCPN          1
`define npuarc_RSRT_IS_PKILL          2
`define npuarc_RSRT_IS_EKILL          3
`define npuarc_RSRT_IS_IRQ            4
`define npuarc_RSRT_IS_IRQ_CHAIN      5
`define npuarc_UOP_INST_A_RANGE            5:0
`define npuarc_UOP_INST_C_RANGE            11:6
`define npuarc_UOP_INST_S9_s_RANGE         23:16
`define npuarc_UOP_INST_S9_S_RANGE         15:15
`define npuarc_UOP_INST_S12_s_RANGE        11:6
`define npuarc_UOP_INST_S12_S_RANGE        5:0
`define npuarc_UOP_INST_ST_ZZ_RANGE        2:1
`define npuarc_UOP_INST_LD_ZZ_RANGE        8:7
`define npuarc_UOP_INST_LD_ZZ_RANGE        8:7
`define npuarc_UOP_INST_RTIE               32'h246f003f
`define npuarc_UOP_INST_ENTER_S            {16'b1100_0???_11??_???0, 16'b????_????_????_????}
`define npuarc_MPY_64_OUT             1
`define npuarc_EXEC2_START            1
`define npuarc_MRL_X2_START           1
`define npuarc_MRL_X2_START_WIDE      1
`define npuarc_CA_P0_BITS    4
`define npuarc_CA_P1_BITS    4
`define npuarc_CA_P0_RANGE   3:0
`define npuarc_CA_P1_RANGE   3:0
`define npuarc_CA_P2_BITS    3
`define npuarc_CA_P3_BITS    3
`define npuarc_CA_P2_RANGE   2:0
`define npuarc_CA_P3_RANGE   2:0
`define npuarc_ADD_OPC         8'b0000_000?
`define npuarc_SUB_OPC         8'b0000_001?
`define npuarc_RSUB_OPC        8'b0000_010?
`define npuarc_NOVEC_MPY_OPC   8'b1???_0???
`define npuarc_HAS_INTERRUPTS        1
`define npuarc_FIRQ_OPTION           0
`define npuarc_EXTERNAL_INTERRUPTS   36
`define npuarc_BUILD_INFO_INDEX 0
`define npuarc_COPY_PREFIX npuarc_
`define npuarc_UNIQUE_NAME 
`define npuarc_NO_RAM_CHECKER
`define npuarc_PIPEMON_IN_CORE 0
//define npuarc_RTL_PIPEMON 1
    `define npuarc_HAS_MCIP              0
    `define npuarc_MCIP_HAS_DEBUG        0
    `define npuarc_MCIP_HAS_GRTC         0
    `define npuarc_MCIP_HAS_IDU          0
    `define npuarc_MCIP_HAS_CDC          0
    `define npuarc_MCIP_HAS_BSU          0
    `define npuarc_MCIP_HAS_PMU          0
    `define npuarc_MCIP_HAS_INTRPT       0
    `define npuarc_MCIP_HAS_IVC          0
`define npuarc_POWER_DOMAINS    0
`define npuarc_EXPORT_RAM_PG    1
`define npuarc_HAS_DVFS         0
`define npuarc_ISOLATE_HAS_CDC  0
`define npuarc_PD1_CLK_GATE_CTRL 0
`define npuarc_POWER_DOMAINS      0
`define npuarc_HAS_DVFS           0
`define npuarc_ISOLATE_HAS_CDC    0
`define npuarc_PWR_UP_ON_INT      1
`define npuarc_HAS_AON_TIMER_0    1
`define npuarc_HAS_AON_TIMER_1    0
`define npuarc_HAS_PD1_TIMER_0    0
`define npuarc_HAS_PD1_TIMER_1    0
`define npuarc_HAS_AON_INTERRUPTS 1
`define npuarc_HAS_PD1_INTERRUPTS 0
`define npuarc_HAS_AON_WDT        1
`define npuarc_HAS_PD1_WDT        0
`define npuarc_HAS_AON_RTC        1
`define npuarc_HAS_PD1_RTC        0
`define npuarc_PDM_IRQ_NUM       39
`define npuarc_PDM_HAS_IRQ       1
`define npuarc_PDM_IRQ_BITS      39
`define npuarc_PDM_IRQ_RANGE     54:16
`define npuarc_LOGIC_BIST   0                          
`define npuarc_BIST_OPTION 0
`define npuarc_MBIST_GRPS_BITS       4
`define npuarc_MBIST_ADDR_BITS       20
`define npuarc_MBIST_WDATA_BITS      (128+28)
`define npuarc_MBIST_RDATA_BITS      (128+28)
`define npuarc_MBIST_RDATA_BITS      (128+28)
`define npuarc_MBIST_GRPS            15
`define npuarc_MBIST_GRPS_RANGE      4-1:0
`define npuarc_MBIST_ADDR_RANGE      20-1:0
`define npuarc_MBIST_WDATA_RANGE     (128+28)-1:0
`define npuarc_MBIST_RDATA_RANGE     (128+28)-1:0
`define npuarc_MMB_GRP_ID_ICCM0BANK0 0
`define npuarc_MMB_GRP_ID_ICCM0BANK1 1
`define npuarc_MMB_GRP_ID_ICCM1BANK0 2
`define npuarc_MMB_GRP_ID_ICCM1BANK1 3
`define npuarc_MMB_GRP_ID_ICDATA     4
`define npuarc_MMB_GRP_ID_ICTAG      5
`define npuarc_MMB_GRP_ID_BPU_BC     6
`define npuarc_MMB_GRP_ID_BPU_PT     7
`define npuarc_MMB_GRP_ID_DCCM       8
`define npuarc_MMB_GRP_ID_DCDATA     9
`define npuarc_MMB_GRP_ID_DCTAG      10
`define npuarc_MMB_GRP_ID_SMART      11
`define npuarc_MMB_GRP_ID_SNTAG      12
`define npuarc_MMB_GRP_ID_MMU_PD0    13
`define npuarc_MMB_GRP_ID_MMU_PD1    14
`define npuarc_BIST_WORD_SIZE        39
`define npuarc_BIST_WORD_MSB         38
`define npuarc_BIST_WORD_LSB         0
`define npuarc_BIST_WORD0_RANGE      39-1:0
`define npuarc_BIST_WORD1_RANGE      39*2-1:39
`define npuarc_BIST_WORD2_RANGE      39*3-1:39*2
`define npuarc_BIST_WORD3_RANGE      39*4-1:39*3
`define npuarc_BIST_DCTAG00_RANGE   33:0
`define npuarc_BIST_DCTAG01_RANGE   72:39
`define npuarc_BIST_DCTAG10_RANGE   111:39*2
`define npuarc_BIST_DCTAG11_RANGE   150:39*3
`define npuarc_BIST_SNTAG0_RANGE    33:0
`define npuarc_BIST_SNTAG1_RANGE    72:39
`define npuarc_BIST_SNTAG2_RANGE    111:39*2
`define npuarc_BIST_SNTAG3_RANGE    150:39*3
`define npuarc_CC_EXTEND_BITS    5
`define npuarc_DC_EXTEND_BITS    5
`define npuarc_DS_EXTEND_BITS    140
`define npuarc_BIST_DC_IDX_RANGE 8:1
`define npuarc_BIST_SN_IDX_RANGE 8:0
`define npuarc_BIST_DCCM_BE0_RANGE    4:0
`define npuarc_BIST_DCCM_BE1_RANGE    43:39
`define npuarc_BIST_DCCM_BE2_RANGE    82:(2*39)
`define npuarc_BIST_DCCM_BE3_RANGE    121:(3*39)
`define npuarc_BIST_DC_MASK0_RANGE    4:0
`define npuarc_BIST_DC_MASK1_RANGE    43:39
`define npuarc_BIST_DC_MASK2_RANGE    82:(2*39)
`define npuarc_BIST_DC_MASK3_RANGE    121:(3*39)
`define npuarc_BIST_TAG0_MASK_RANGE    2:0
`define npuarc_BIST_TAG1_MASK_RANGE    33:39
`define npuarc_BIST_TAG2_MASK_RANGE    65:(2*39)
`define npuarc_BIST_TAG3_MASK_RANGE    97:(3*39)
`define npuarc_BIST_CC_MASK0_RANGE    33:0
`define npuarc_BIST_CC_MASK1_RANGE    72:39
`define npuarc_BIST_CC_MASK2_RANGE    111:(2*39)
`define npuarc_BIST_CC_MASK3_RANGE    150:(3*39)
`define npuarc_BIST_DCCM_MSB         10
`define npuarc_BIST_DCCM_ADR_RANGE   10:0
`define npuarc_CLOCK_GATING      1  
`define npuarc_UNIT_CGATE_OPTION 1  
`define npuarc_MPY_CGATE_OPTION   1
`define npuarc_DIV_CGATE_OPTION   1
`define npuarc_FPU_CGATE_OPTION   0
`define npuarc_EIA_CGATE_OPTION   0
`define npuarc_DMP_CGATE_OPTION   1
`define npuarc_DMP_DMU_CGATE_OPTION   1
`define npuarc_DMP_LQ_CGATE_OPTION    1
`define npuarc_BIU_CGATE_OPTION   0
`define npuarc_AP_CGATE_OPTION        1
`define npuarc_MPU_CGATE_OPTION       0
`define npuarc_SC_CGATE_OPTION        0
`define npuarc_PCT_CGATE_OPTION       1
`define npuarc_RTT_CGATE_OPTION       1
`define npuarc_SMT_CGATE_OPTION       1
`define npuarc_WB_CGATE_OPTION        0
`define npuarc_RPU_CGATE_OPTION       0
`define npuarc_TIMERS_CGATE_OPTION    1
`define npuarc_CPU_L1_CGATE_OPTION    1
`define npuarc_WDT_CGATE_OPTION       1
`define npuarc_ALTCLKEN_OPTION 0
`define npuarc_SIMPLE_ZOL 1
`define npuarc_USE_SPEC_LP_END    0
`define npuarc_LPC_TIMING_OPT      0
`define npuarc_HAS_LATE_MIN_MAX   0
`define npuarc_CA_BR_OPT          0
`define npuarc_BPU_RAM_FULL_CLK_GATE 1
`define npuarc_WA_FAST_LOAD       1
`define npuarc_NO_BVCI_ASSERT
`define npuarc_MCIP_IDU_SW_HANDSHAKE      0
`define npuarc_HAS_IDU               0
`define npuarc_IDU_INTERRUPTS        0
`define npuarc_HAS_IDU_INTERRUPTS     0
`define npuarc_HAS_EIA_SRC64  1
`define npuarc_HAS_EIA_DST64  1
`define npuarc_HAS_EIA_GRAD64 0
`define npuarc_HAS_EIA_EXCPN  0
`define npuarc_EIA_EXCPN_RANGE 7:0
`define npuarc_VEC_CLK_GATE        0
`define npuarc_VEC_CLK_GATE_EFFORT  0
`define npuarc_HAS_VEC_UNIT    0
`define npuarc_VEC_DMI         0
`define npuarc_VCCM_DMI        0
`define npuarc_CCBIU_DMI_BUS_NUM              1
`define npuarc_CCBIU_NEED_IDCCM_DMI              1
`define npuarc_CCBIU_NEED_VCCM_DMI              0
`define npuarc_CCBIU_MEM_BUS_DATA_W              64
`define npuarc_CLUSTER_BIU_HAS_ICCM0_DMI   0
`define npuarc_CLUSTER_BIU_HAS_ICCM1_DMI   0
`define npuarc_CLUSTER_BIU_HAS_DCCM_DMI    1
`define npuarc_CLUSTER_BIU_HAS_IDCCM_DMI   1
`define npuarc_CLUSTER_BIU_HAS_VCCM_DMI    0
`define npuarc_CLUSTER_BIU_MEM_BUS_DATA_W  64
`define npuarc_IFP_RGN_BITS       4
`define npuarc_IFP_RGN_MSB        31
`define npuarc_IFP_RGN_LSB        28
`define npuarc_IFP_RGN_RANGE      31:28
`define npuarc_IFP_PROT_RANGE     15:0
`define npuarc_IPROT_NUM_REGIONS  16
`define npuarc_HAS_IPROT          1
`define npuarc_HAS_DMA            0
`define npuarc_HAS_XY  0
`define npuarc_HAS_XY_DMA 0
`define npuarc_ANY_DMA 0
`define npuarc_CPU_TOP_ADD_PPB_DCCM_DMI     0   
`define npuarc_CPU_TOP_ADD_PPB_LQWQ_MEM     0   
`define npuarc_CPU_TOP_ADD_PPB_LQWQ_PER0    0  
`define npuarc_CPU_TOP_ADD_PPB_LQWQ_PER1    0  
`define npuarc_CPU_TOP_ADD_PPB_DCACHE_RF    0  
`define npuarc_CPU_TOP_ADD_PPB_DCACHE_CB    0  
`define npuarc_CPU_TOP_ADD_PPB_DCACHE_SNP   0 
`define npuarc_CPU_TOP_ADD_PPB_ICCM0_DMI    0
`define npuarc_CPU_TOP_ADD_PPB_ICCM1_DMI    0
`define npuarc_CPU_TOP_ADD_PPB_ICACHE_RF    0
`define npuarc_dccm_dmi_needs_ppb    0  
`define npuarc_lqwq_mem_needs_ppb    0  
`define npuarc_lqwq_per0_needs_ppb   0 
`define npuarc_lqwq_per1_needs_ppb   0 
`define npuarc_rf_needs_ppb          0          
`define npuarc_cb_needs_ppb          0          
`define npuarc_dcache_snp_needs_ppb  0
`define npuarc_iccm0_dmi_needs_ppb   0 
`define npuarc_iccm1_dmi_needs_ppb   0
`define npuarc_ic_rf_needs_ppb       0
`define npuarc_any_ifu_ppb           0
`define npuarc_any_dmp_ppb           0
`define npuarc_HAS_RPU              0
`define npuarc_RPU_ROM_SIZE         0
`define npuarc_RPU_PATCH_ENTRIES    0
`define npuarc_RPU_PRED_ALLOW       0
`define npuarc_RPU_ROM_BYTES        16384
`define npuarc_RPU_CTRL_BITS        0
`define npuarc_RPU_CONTROL_MSB      -1
`define npuarc_RPU_CONTROL_RANGE    -1:0
`define npuarc_RPU_STATUS_MSB       -1
`define npuarc_RPU_STATUS_RANGE     -1:0
`define npuarc_RPU_ADDR_BITS        5
`define npuarc_RPU_ADDR_MSB         4
`define npuarc_RPU_ADDR_RANGE       4:0
`define npuarc_RPU_PT_ADDR_BITS     13
`define npuarc_RPU_PT_ADDR_MSB      13
`define npuarc_RPU_PT_ADDR_RANGE    13:1
`define npuarc_RPU_ROM_BASE_BITS    18
`define npuarc_RPU_ROM_BASE_MSB     31
`define npuarc_RPU_ROM_BASE_LSB     14
`define npuarc_RPU_ROM_BASE_RANGE   31:14
`define npuarc_RPU_TAB_BASE_BITS    29
`define npuarc_RPU_TAB_BASE_RANGE   31:3
`define npuarc_RPU_ID_BITS          -Infinity
`define npuarc_RPU_ID_MSB           -Infinity
`define npuarc_RPU_ID_RANGE         -Infinity:0
`define npuarc_RPU_AUX_ADDR_WIDTH   2
`define npuarc_RPU_AUX_ADDR_RANGE   1:0
`define npuarc_RPU_START_AUX        `RPU_CMND_AUX
`define npuarc_RPU_END_AUX          `RPU_DATA_AUX
`define npuarc_RPU_ROM_PAGE_LSB     14
`define npuarc_RPU_ROM_PAGE_MSB     27
`define npuarc_RPU_PAGE_BITS        14
`define npuarc_RPU_PAGE_RANGE       27:14
`define npuarc_HAS_VEC_UNIT       0
`define npuarc_HAS_VEC_PREDECODE  0
`define npuarc_HAS_VCCM           0
`define npuarc_VEC_TOP3                1
`define npuarc_DBG_JTAG 0
`define npuarc_DBG_BUS  1
`define npuarc_CPU_TOP_DEBUG_INTERFACE `npuarc_DBG_BUS
`define npuarc_DIAG_MODE 1'b0
`define npuarc_PIPELINE_MEM_CLK_EN  0
`define npuarc_HAS_SAFETY 0
`define  npuarc_SAFETY_LEVEL          0
`define  npuarc_CPU_SAFETY            0
`define  npuarc_HW_ERROR_INJECTION            0
`define  npuarc_EDC_ERROR_INJECTION 0
`define  npuarc_INJ_MASK_MSB           0
`define  npuarc_INJ_MASK_WIDTH         0
`define  npuarc_INJ_MSK_MSB           0
`define  npuarc_INJ_MSK_WIDTH         0
`define npuarc_SAFETY_MASTER 0      // For tim_defines.
`define npuarc_CPU_SAFETY_HIERARCHY 0
`define npuarc_CLUSTER_PREFIX ""
`define npuarc_NUM_BYTES 64
`define npuarc_HAS_CNN_ENGINE 0
`define npuarc_HAS_NPU 1
`define npuarc_BACKDOOR_ICCM 0
`define npuarc_BACKDOOR_DCCM 0
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_17 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_19 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_21 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_22 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_23 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_24 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_25 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_26 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_27 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_28 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_29 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_30 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_31 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_32 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_33 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_34 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_35 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_36 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_37 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_38 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_39 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_40 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_41 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_42 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_43 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_44 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_45 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_46 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_47 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_48 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_49 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_50 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_51 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_52 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_53 1
`define npuarc_INTERRUPT_PIN_IS_EXTERNAL_54 1
 `define npuarc_EXTERNAL_PINS_DUAL_RAIL 0
`define npuarc_NUM_WRITEBACKS 2
