// Seed: 2337741312
module module_0 ();
  assign id_1 = (id_1);
  logic [7:0] id_2;
  assign id_2[1] = 1'b0;
  id_3(
      .id_0(id_2), .id_1(id_1), .id_2(1), .id_3(1), .id_4(id_2)
  );
  wire id_4;
endmodule
module module_1 (
    output wire id_0,
    input supply1 id_1
    , id_15,
    input tri id_2,
    input tri1 id_3,
    output uwire id_4,
    input wand id_5,
    input supply0 id_6
    , id_16,
    input tri0 id_7,
    output supply0 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input supply1 id_11,
    output wire id_12,
    input wand id_13
);
  assign id_8 = id_16;
  wire id_17;
  module_0 modCall_1 ();
endmodule
