/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [16:0] _02_;
  wire [20:0] _03_;
  wire [21:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_31z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_40z;
  wire [3:0] celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [4:0] celloutsig_0_65z;
  wire [18:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [23:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [45:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [14:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = !(celloutsig_0_4z ? celloutsig_0_11z : celloutsig_0_6z[6]);
  assign celloutsig_0_3z = ~(in_data[7] | _00_);
  assign celloutsig_0_1z = ~(_01_ | in_data[43]);
  assign celloutsig_0_47z = ~((celloutsig_0_40z[8] | celloutsig_0_34z[0]) & (celloutsig_0_40z[2] | celloutsig_0_18z[1]));
  assign celloutsig_0_64z = celloutsig_0_47z ^ celloutsig_0_11z;
  assign celloutsig_1_9z = in_data[149] ^ celloutsig_1_6z[3];
  assign celloutsig_1_18z = in_data[153] ^ celloutsig_1_9z;
  reg [20:0] _11_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 21'h000000;
    else _11_ <= in_data[53:33];
  assign { _03_[20:19], _01_, _03_[17:15], _00_, _03_[13:0] } = _11_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _02_ <= 17'h00000;
    else _02_ <= in_data[29:13];
  assign celloutsig_0_18z = in_data[14:3] & _02_[12:1];
  assign celloutsig_0_10z = { celloutsig_0_6z[5:3], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_5z } / { 1'h1, celloutsig_0_9z[8:5], _02_ };
  assign celloutsig_1_0z = in_data[132:128] > in_data[111:107];
  assign celloutsig_1_3z = { celloutsig_1_1z[13:12], celloutsig_1_2z, celloutsig_1_2z } > { celloutsig_1_1z[22:17], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_25z = { in_data[70:40], celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_10z } > { celloutsig_0_23z[4:2], celloutsig_0_18z, celloutsig_0_21z, _02_, _02_, celloutsig_0_19z, celloutsig_0_20z, celloutsig_0_8z };
  assign celloutsig_0_16z = _02_[16:9] <= { celloutsig_0_9z[9:7], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_19z = { celloutsig_0_18z[9], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_1z } <= { celloutsig_0_9z[8:6], celloutsig_0_7z };
  assign celloutsig_0_20z = { celloutsig_0_8z[0], celloutsig_0_18z, celloutsig_0_15z } <= { celloutsig_0_6z[4:3], celloutsig_0_18z };
  assign celloutsig_1_7z = { celloutsig_1_6z[11:7], celloutsig_1_5z } && { celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_12z = { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z } && { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_4z = celloutsig_1_1z[20:14] || celloutsig_1_1z[9:3];
  assign celloutsig_0_17z = { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_12z } || _03_[10:8];
  assign celloutsig_1_1z = in_data[139:116] % { 1'h1, in_data[116:96], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_15z = celloutsig_1_8z[14:3] % { 1'h1, celloutsig_1_8z[13:6], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_2z = { celloutsig_1_1z[19:18], celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[4], in_data[96] };
  assign celloutsig_0_65z = celloutsig_0_56z ? { celloutsig_0_40z[5], celloutsig_0_51z } : { celloutsig_0_45z[1:0], celloutsig_0_64z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_13z = { in_data[63:43], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z } !== { celloutsig_0_10z[19:16], celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_34z = ~ { celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_0_45z = ~ { celloutsig_0_23z[6:4], celloutsig_0_17z };
  assign celloutsig_0_6z = ~ { _03_[20:19], _01_, _03_[17:15], _00_, _03_[13:2] };
  assign celloutsig_0_8z = ~ { in_data[22:21], celloutsig_0_7z };
  assign celloutsig_0_23z = in_data[63:57] | _02_[11:5];
  assign celloutsig_0_15z = & { celloutsig_0_9z[5:1], celloutsig_0_4z };
  assign celloutsig_0_7z = | { in_data[46:39], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_56z = ~^ { 1'h1, celloutsig_0_31z[1:0], celloutsig_0_19z, celloutsig_0_25z };
  assign celloutsig_0_27z = ~^ celloutsig_0_10z[18:16];
  assign celloutsig_0_4z = ^ in_data[33:31];
  assign celloutsig_1_8z = celloutsig_1_1z[19:5] >> { celloutsig_1_1z[14:13], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[45:40], celloutsig_0_1z, celloutsig_0_8z } >>> { _03_[5:3], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_6z = { in_data[165:129], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z } - { in_data[140:99], celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_15z[10:3], celloutsig_1_3z, celloutsig_1_5z } - { celloutsig_1_6z[45:38], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_40z = { _03_[19], _01_, _03_[17:15], _00_, _03_[13:8] } ^ { celloutsig_0_10z[7:1], celloutsig_0_27z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_51z = celloutsig_0_18z[6:3] ^ { celloutsig_0_45z[2:1], celloutsig_0_28z, celloutsig_0_4z };
  assign celloutsig_0_5z = ~((celloutsig_0_1z & celloutsig_0_4z) | in_data[66]);
  assign celloutsig_1_5z = ~((celloutsig_1_0z & celloutsig_1_2z[2]) | in_data[171]);
  assign celloutsig_0_11z = ~((celloutsig_0_8z[1] & _02_[16]) | celloutsig_0_8z[2]);
  assign celloutsig_0_28z = ~((_02_[8] & celloutsig_0_27z) | celloutsig_0_4z);
  assign { celloutsig_0_31z[0], celloutsig_0_31z[1], celloutsig_0_31z[4:3] } = { celloutsig_0_7z, celloutsig_0_5z, in_data[2:1] } ~^ { celloutsig_0_15z, celloutsig_0_21z, in_data[11:10] };
  assign { _03_[18], _03_[14] } = { _01_, _00_ };
  assign celloutsig_0_31z[2] = 1'h1;
  assign { out_data[128], out_data[105:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_64z, celloutsig_0_65z };
endmodule
