ePixBoard:
  enable: 'True'
  forceWrite: 'False'
  dataWriter:
    enable: 'True'
    dataFile: ''
    open: 'False'
    bufferSize: '0'
    maxFileSize: '0'
  ePix100aFPGA:
    enable: 'True'
    EpixFpgaRegisters:
      enable: 'True'
      RunTriggerEnable: 'True'
      RunTriggerDelay: '0x0'
      DaqTriggerEnable: 'True'
      DaqTriggerDelay: '0x0'
      DacData: '0x9c40'
      DigitalPowerEnable: 'True'
      AnalogPowerEnable: 'True'
      FpgaOutputEnable: 'True'
      IDelayCtrlRdy: '0x1'
      AutoRunEnable: 'False'
      AutoRunPeriod: '0x30d400'
      AutoDaqEnable: 'False'
      OutPipelineDelay: '0x30'
      AcqToAsicR0Delay: '0x36d0'
      AsicR0ToAsicAcq: '0x1388'
      AsicAcqWidth: '0x1388'
      AsicAcqLToPPmatL: '0xc8'
      AsicRoClkHalfT: '0xa'
      AdcReadsPerPixel: '0x1'
      AdcClkHalfT: '0x1'
      TotalPixelsToRead: '0x84c0'
      AsicGR: 'False'
      AsicAcq: 'False'
      AsicRO: 'False'
      AsicPpmat: 'True'
      AsicPpbe: 'False'
      AsicRoClk: 'False'
      AsicPinGRControl: 'False'
      AsicPinAcqControl: 'False'
      AsicPinROControl: 'False'
      AsicPinPpmatControl: 'True'
      AsicPinPpbeControl: 'False'
      AsicPinROClkControl: 'False'
      AdcStreamMode: 'False'
      AdcPatternEnable: 'False'
      AsicR0Mode: 'False'
      AsicR0Width: '0x1e'
      AsicPPmatToReadout: '0x36b0'
      PgpTrigEn: 'True'
      MonStreamEn: 'False'
      TpsTiming: '0x0'
      TpsEdge: 'False'
      RequestStartup: 'False'
      AdcPipelineDelayA0: '0x1d'
      AdcPipelineDelayA1: '0x1d'
      AdcPipelineDelayA2: '0x1d'
      AdcPipelineDelayA3: '0x1d'
    Oscilloscope:
      enable: 'True'
      ArmReg: 'False'
      TrigReg: 'False'
      ScopeEnable: 'False'
      TriggerEdge: Falling
      TriggerChannel: TrigReg
      TriggerMode: Never
      TriggerAdcThresh: '0'
      TriggerHoldoff: '0'
      TriggerOffset: '0'
      TraceLength: '0'
      SkipSamples: '0'
      InputChannelA: ASIC0_B0
      InputChannelB: ASIC0_B0
      TriggerDelay: '0'
    Epix100aAsic0:
      enable: 'True'
      MonostPulser: '0x0'
      PixelDummy: '0x0'
      Pulser: '0x0'
      pbit: 'False'
      atest: 'False'
      test: 'False'
      sba_test: 'False'
      hrtest: 'False'
      PulserR: 'False'
      DigMon1: Clk
      DigMon2: Exec
      PulserDac: '0x3'
      TpsGr: '0x3'
      Dm1En: 'False'
      Dm2En: 'False'
      SLVDSbit: 'True'
      VRef: '0x16'
      VRefLow: '0x3'
      TPS_tcomp: 'True'
      TPS_MUX: in
      TPS_Monost: '0x3'
      S2d0Gr: '0x3'
      S2d1Gr: '0x3'
      PpOcbS2d: 'True'
      Ocb: '0x3'
      Monost: '0x3'
      FastppEnable: 'True'
      Preamp: '0x4'
      PixelCb: '0x4'
      Vld1_b: '0x1'
      S2dTComp: 'True'
      FilterDac: '0x21'
      TC: '0x0'
      S2d: '0x3'
      S2dDacBias: '0x3'
      TpsTcDac: '0x0'
      TpsDac: '0x16'
      S2d0TcDac: '0x1'
      S2d0Dac: '0x16'
      TestBe: 'False'
      IsEn: 'False'
      DelExec: 'False'
      DelCckRef: 'False'
      ro_rst_exten: 'False'
      RowStartAddr: '0x200'
      RowStopAddr: '0x361'
      ColStartAddr: '0x7f'
      ColStopAddr: '0x5f'
      ChipId: '0x1010000'
      S2d2Gr: '0x3'
      S2d3Gr: '0x3'
      S2d1TcDac: '0x1'
      S2d1Dac: '0x16'
      S2d2TcDac: '0x1'
      S2d2Dac: '0x16'
      S2d3TcDac: '0x1'
      S2d3Dac: '0x16'
    Epix100aAsic1:
      enable: 'False'
      MonostPulser: '0x0'
      PixelDummy: '0x0'
      Pulser: '0x0'
      pbit: 'False'
      atest: 'False'
      test: 'False'
      sba_test: 'False'
      hrtest: 'False'
      PulserR: 'False'
      DigMon1: Clk
      DigMon2: Clk
      PulserDac: '0x0'
      TpsGr: '0x0'
      Dm1En: 'False'
      Dm2En: 'False'
      SLVDSbit: 'False'
      VRef: '0x0'
      VRefLow: '0x0'
      TPS_tcomp: 'False'
      TPS_MUX: in
      TPS_Monost: '0x0'
      S2d0Gr: '0x0'
      S2d1Gr: '0x0'
      PpOcbS2d: 'False'
      Ocb: '0x0'
      Monost: '0x0'
      FastppEnable: 'False'
      Preamp: '0x0'
      PixelCb: '0x0'
      Vld1_b: '0x0'
      S2dTComp: 'False'
      FilterDac: '0x0'
      TC: '0x0'
      S2d: '0x0'
      S2dDacBias: '0x0'
      TpsTcDac: '0x0'
      TpsDac: '0x0'
      S2d0TcDac: '0x0'
      S2d0Dac: '0x0'
      TestBe: 'False'
      IsEn: 'False'
      DelExec: 'False'
      DelCckRef: 'False'
      ro_rst_exten: 'False'
      RowStartAddr: '0x0'
      RowStopAddr: '0x0'
      ColStartAddr: '0x0'
      ColStopAddr: '0x0'
      ChipId: '0x0'
      S2d2Gr: '0x0'
      S2d3Gr: '0x0'
      S2d1TcDac: '0x0'
      S2d1Dac: '0x0'
      S2d2TcDac: '0x0'
      S2d2Dac: '0x0'
      S2d3TcDac: '0x0'
      S2d3Dac: '0x0'
    Epix100aAsic2:
      enable: 'False'
      MonostPulser: '0x0'
      PixelDummy: '0x0'
      Pulser: '0x0'
      pbit: 'False'
      atest: 'False'
      test: 'False'
      sba_test: 'False'
      hrtest: 'False'
      PulserR: 'False'
      DigMon1: Clk
      DigMon2: Clk
      PulserDac: '0x0'
      TpsGr: '0x0'
      Dm1En: 'False'
      Dm2En: 'False'
      SLVDSbit: 'False'
      VRef: '0x0'
      VRefLow: '0x0'
      TPS_tcomp: 'False'
      TPS_MUX: in
      TPS_Monost: '0x0'
      S2d0Gr: '0x0'
      S2d1Gr: '0x0'
      PpOcbS2d: 'False'
      Ocb: '0x0'
      Monost: '0x0'
      FastppEnable: 'False'
      Preamp: '0x0'
      PixelCb: '0x0'
      Vld1_b: '0x0'
      S2dTComp: 'False'
      FilterDac: '0x0'
      TC: '0x0'
      S2d: '0x0'
      S2dDacBias: '0x0'
      TpsTcDac: '0x0'
      TpsDac: '0x0'
      S2d0TcDac: '0x0'
      S2d0Dac: '0x0'
      TestBe: 'False'
      IsEn: 'False'
      DelExec: 'False'
      DelCckRef: 'False'
      ro_rst_exten: 'False'
      RowStartAddr: '0x0'
      RowStopAddr: '0x0'
      ColStartAddr: '0x0'
      ColStopAddr: '0x0'
      ChipId: '0x0'
      S2d2Gr: '0x0'
      S2d3Gr: '0x0'
      S2d1TcDac: '0x0'
      S2d1Dac: '0x0'
      S2d2TcDac: '0x0'
      S2d2Dac: '0x0'
      S2d3TcDac: '0x0'
      S2d3Dac: '0x0'
    Epix100aAsic3:
      enable: 'False'
      MonostPulser: '0x0'
      PixelDummy: '0x0'
      Pulser: '0x0'
      pbit: 'False'
      atest: 'False'
      test: 'False'
      sba_test: 'False'
      hrtest: 'False'
      PulserR: 'False'
      DigMon1: Clk
      DigMon2: Clk
      PulserDac: '0x0'
      TpsGr: '0x0'
      Dm1En: 'False'
      Dm2En: 'False'
      SLVDSbit: 'False'
      VRef: '0x0'
      VRefLow: '0x0'
      TPS_tcomp: 'False'
      TPS_MUX: in
      TPS_Monost: '0x0'
      S2d0Gr: '0x0'
      S2d1Gr: '0x0'
      PpOcbS2d: 'False'
      Ocb: '0x0'
      Monost: '0x0'
      FastppEnable: 'False'
      Preamp: '0x0'
      PixelCb: '0x0'
      Vld1_b: '0x0'
      S2dTComp: 'False'
      FilterDac: '0x0'
      TC: '0x0'
      S2d: '0x0'
      S2dDacBias: '0x0'
      TpsTcDac: '0x0'
      TpsDac: '0x0'
      S2d0TcDac: '0x0'
      S2d0Dac: '0x0'
      TestBe: 'False'
      IsEn: 'False'
      DelExec: 'False'
      DelCckRef: 'False'
      ro_rst_exten: 'False'
      RowStartAddr: '0x0'
      RowStopAddr: '0x0'
      ColStartAddr: '0x0'
      ColStopAddr: '0x0'
      ChipId: '0x0'
      S2d2Gr: '0x0'
      S2d3Gr: '0x0'
      S2d1TcDac: '0x0'
      S2d1Dac: '0x0'
      S2d2TcDac: '0x0'
      S2d2Dac: '0x0'
      S2d3TcDac: '0x0'
      S2d3Dac: '0x0'
    AxiVersion:
      enable: 'True'
      ScratchPad: '0x0'
      FpgaReloadHalt: '0x0'
      FpgaReload: '0x0'
      FpgaReloadAddress: '0x0'
      UserReset: '0x0'
    Ad9249Rdout[0].Adc[0]:
      enable: 'False'
      ChannelDelay[0]: '0x0'
      ChannelDelay[1]: '0x0'
      ChannelDelay[2]: '0x0'
      ChannelDelay[3]: '0x0'
      ChannelDelay[4]: '0x0'
      ChannelDelay[5]: '0x0'
      ChannelDelay[6]: '0x0'
      ChannelDelay[7]: '0x0'
      FrameDelay: '0x0'
    Ad9249Rdout[0].Adc[1]:
      enable: 'False'
      ChannelDelay[0]: '0x0'
      ChannelDelay[1]: '0x0'
      ChannelDelay[2]: '0x0'
      ChannelDelay[3]: '0x0'
      ChannelDelay[4]: '0x0'
      ChannelDelay[5]: '0x0'
      ChannelDelay[6]: '0x0'
      ChannelDelay[7]: '0x0'
      FrameDelay: '0x0'
    Ad9249Rdout[1].Adc[0]:
      enable: 'False'
      ChannelDelay[0]: '0x0'
      ChannelDelay[1]: '0x0'
      ChannelDelay[2]: '0x0'
      ChannelDelay[3]: '0x0'
      FrameDelay: '0x0'
    Ad9249Config[0].Adc[0]:
      enable: 'False'
      ExternalPdwnMode: Full Power Down
      InternalPdwnMode: Chip Run
      DutyCycleStabilizer: 'Off'
      ClockDivide: Divide by 1
      ChopMode: 'Off'
      DevIndexMask[7:0]: '0b0'
      DevIndexMask[DCO:FCO]: '0b0'
      UserTestModeCfg: single
      OutputTestMode: 'Off'
      OffsetAdjust: '0x0'
      OutputInvert: 'False'
      OutputFormat: Offset Binary
    Ad9249Config[0].Adc[1]:
      enable: 'False'
      ExternalPdwnMode: Full Power Down
      InternalPdwnMode: Chip Run
      DutyCycleStabilizer: 'Off'
      ClockDivide: Divide by 1
      ChopMode: 'Off'
      DevIndexMask[7:0]: '0b0'
      DevIndexMask[DCO:FCO]: '0b0'
      UserTestModeCfg: single
      OutputTestMode: 'Off'
      OffsetAdjust: '0x0'
      OutputInvert: 'False'
      OutputFormat: Offset Binary
    Ad9249Config[1].Adc[0]:
      enable: 'False'
      ExternalPdwnMode: Full Power Down
      InternalPdwnMode: Chip Run
      DutyCycleStabilizer: 'Off'
      ClockDivide: Divide by 1
      ChopMode: 'Off'
      DevIndexMask[7:0]: '0b0'
      DevIndexMask[DCO:FCO]: '0b0'
      UserTestModeCfg: single
      OutputTestMode: 'Off'
      OffsetAdjust: '0x0'
      OutputInvert: 'False'
      OutputFormat: Offset Binary
    MicroblazeLog:
      enable: 'True'
  runControl:
    enable: 'True'
    runState: Stopped
    runRate: 1 Hz
    runCount: '34'
