--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Temp_lcd.twx Temp_lcd.ncd -o Temp_lcd.twr Temp_lcd.pcf -ucf
GenIO.ucf -ucf LCD.ucf -ucf 1-Wire.ucf

Design file:              Temp_lcd.ncd
Physical constraint file: Temp_lcd.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5220 paths analyzed, 831 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.648ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_24/Byte_4 (SLICE_X28Y37.F1), 191 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_4 (FF)
  Destination:          XLXI_24/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.820ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.098 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_4 to XLXI_24/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.YQ      Tcko                  0.511   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_4
    SLICE_X26Y44.G2      net (fanout=6)        0.943   XLXI_5/Data_out<4>
    SLICE_X26Y44.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X26Y44.F1      net (fanout=1)        0.640   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X26Y44.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X27Y44.F4      net (fanout=1)        0.020   XLXI_23/VALUE<6>_bdd0
    SLICE_X27Y44.X       Tilo                  0.612   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X29Y39.G4      net (fanout=16)       1.362   XLXN_194<6>
    SLICE_X29Y39.Y       Tilo                  0.612   XLXI_24/Byte_mux0004<5>254
                                                       XLXI_21/D<0>71
    SLICE_X26Y38.F4      net (fanout=2)        0.351   XLXI_21/D<0>_bdd2
    SLICE_X26Y38.X       Tif5x                 1.000   XLXN_184<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X28Y37.F1      net (fanout=2)        0.673   XLXN_184<0>
    SLICE_X28Y37.CLK     Tfck                  0.776   XLXI_24/Byte<4>
                                                       XLXI_24/Byte_mux0004<3>301
                                                       XLXI_24/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.820ns (4.831ns logic, 3.989ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_2 (FF)
  Destination:          XLXI_24/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.739ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.098 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_2 to XLXI_24/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y46.YQ      Tcko                  0.567   XLXI_5/Data_out<3>
                                                       XLXI_5/Data_out_2
    SLICE_X26Y44.G3      net (fanout=8)        0.806   XLXI_5/Data_out<2>
    SLICE_X26Y44.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X26Y44.F1      net (fanout=1)        0.640   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X26Y44.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X27Y44.F4      net (fanout=1)        0.020   XLXI_23/VALUE<6>_bdd0
    SLICE_X27Y44.X       Tilo                  0.612   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X29Y39.G4      net (fanout=16)       1.362   XLXN_194<6>
    SLICE_X29Y39.Y       Tilo                  0.612   XLXI_24/Byte_mux0004<5>254
                                                       XLXI_21/D<0>71
    SLICE_X26Y38.F4      net (fanout=2)        0.351   XLXI_21/D<0>_bdd2
    SLICE_X26Y38.X       Tif5x                 1.000   XLXN_184<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X28Y37.F1      net (fanout=2)        0.673   XLXN_184<0>
    SLICE_X28Y37.CLK     Tfck                  0.776   XLXI_24/Byte<4>
                                                       XLXI_24/Byte_mux0004<3>301
                                                       XLXI_24/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.739ns (4.887ns logic, 3.852ns route)
                                                       (55.9% logic, 44.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_5 (FF)
  Destination:          XLXI_24/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.341ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.098 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_5 to XLXI_24/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.XQ      Tcko                  0.514   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_5
    SLICE_X26Y44.G1      net (fanout=6)        0.461   XLXI_5/Data_out<5>
    SLICE_X26Y44.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X26Y44.F1      net (fanout=1)        0.640   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X26Y44.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X27Y44.F4      net (fanout=1)        0.020   XLXI_23/VALUE<6>_bdd0
    SLICE_X27Y44.X       Tilo                  0.612   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X29Y39.G4      net (fanout=16)       1.362   XLXN_194<6>
    SLICE_X29Y39.Y       Tilo                  0.612   XLXI_24/Byte_mux0004<5>254
                                                       XLXI_21/D<0>71
    SLICE_X26Y38.F4      net (fanout=2)        0.351   XLXI_21/D<0>_bdd2
    SLICE_X26Y38.X       Tif5x                 1.000   XLXN_184<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X28Y37.F1      net (fanout=2)        0.673   XLXN_184<0>
    SLICE_X28Y37.CLK     Tfck                  0.776   XLXI_24/Byte<4>
                                                       XLXI_24/Byte_mux0004<3>301
                                                       XLXI_24/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.341ns (4.834ns logic, 3.507ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/Byte_1 (SLICE_X31Y35.G1), 193 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_4 (FF)
  Destination:          XLXI_24/Byte_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.742ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.098 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_4 to XLXI_24/Byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.YQ      Tcko                  0.511   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_4
    SLICE_X26Y44.G2      net (fanout=6)        0.943   XLXI_5/Data_out<4>
    SLICE_X26Y44.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X26Y44.F1      net (fanout=1)        0.640   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X26Y44.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X27Y44.F4      net (fanout=1)        0.020   XLXI_23/VALUE<6>_bdd0
    SLICE_X27Y44.X       Tilo                  0.612   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X29Y39.G4      net (fanout=16)       1.362   XLXN_194<6>
    SLICE_X29Y39.Y       Tilo                  0.612   XLXI_24/Byte_mux0004<5>254
                                                       XLXI_21/D<0>71
    SLICE_X27Y39.F1      net (fanout=2)        0.467   XLXI_21/D<0>_bdd2
    SLICE_X27Y39.X       Tif5x                 0.890   XLXI_24/Byte_mux0004<6>54
                                                       XLXI_24/Byte_mux0004<6>54_G
                                                       XLXI_24/Byte_mux0004<6>54
    SLICE_X31Y35.G1      net (fanout=1)        0.637   XLXI_24/Byte_mux0004<6>54
    SLICE_X31Y35.CLK     Tgck                  0.728   XLXI_24/Byte<1>
                                                       XLXI_24/Byte_mux0004<6>791
                                                       XLXI_24/Byte_1
    -------------------------------------------------  ---------------------------
    Total                                      8.742ns (4.673ns logic, 4.069ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_2 (FF)
  Destination:          XLXI_24/Byte_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.661ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.098 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_2 to XLXI_24/Byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y46.YQ      Tcko                  0.567   XLXI_5/Data_out<3>
                                                       XLXI_5/Data_out_2
    SLICE_X26Y44.G3      net (fanout=8)        0.806   XLXI_5/Data_out<2>
    SLICE_X26Y44.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X26Y44.F1      net (fanout=1)        0.640   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X26Y44.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X27Y44.F4      net (fanout=1)        0.020   XLXI_23/VALUE<6>_bdd0
    SLICE_X27Y44.X       Tilo                  0.612   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X29Y39.G4      net (fanout=16)       1.362   XLXN_194<6>
    SLICE_X29Y39.Y       Tilo                  0.612   XLXI_24/Byte_mux0004<5>254
                                                       XLXI_21/D<0>71
    SLICE_X27Y39.F1      net (fanout=2)        0.467   XLXI_21/D<0>_bdd2
    SLICE_X27Y39.X       Tif5x                 0.890   XLXI_24/Byte_mux0004<6>54
                                                       XLXI_24/Byte_mux0004<6>54_G
                                                       XLXI_24/Byte_mux0004<6>54
    SLICE_X31Y35.G1      net (fanout=1)        0.637   XLXI_24/Byte_mux0004<6>54
    SLICE_X31Y35.CLK     Tgck                  0.728   XLXI_24/Byte<1>
                                                       XLXI_24/Byte_mux0004<6>791
                                                       XLXI_24/Byte_1
    -------------------------------------------------  ---------------------------
    Total                                      8.661ns (4.729ns logic, 3.932ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_5 (FF)
  Destination:          XLXI_24/Byte_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.263ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.098 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_5 to XLXI_24/Byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.XQ      Tcko                  0.514   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_5
    SLICE_X26Y44.G1      net (fanout=6)        0.461   XLXI_5/Data_out<5>
    SLICE_X26Y44.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X26Y44.F1      net (fanout=1)        0.640   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X26Y44.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X27Y44.F4      net (fanout=1)        0.020   XLXI_23/VALUE<6>_bdd0
    SLICE_X27Y44.X       Tilo                  0.612   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X29Y39.G4      net (fanout=16)       1.362   XLXN_194<6>
    SLICE_X29Y39.Y       Tilo                  0.612   XLXI_24/Byte_mux0004<5>254
                                                       XLXI_21/D<0>71
    SLICE_X27Y39.F1      net (fanout=2)        0.467   XLXI_21/D<0>_bdd2
    SLICE_X27Y39.X       Tif5x                 0.890   XLXI_24/Byte_mux0004<6>54
                                                       XLXI_24/Byte_mux0004<6>54_G
                                                       XLXI_24/Byte_mux0004<6>54
    SLICE_X31Y35.G1      net (fanout=1)        0.637   XLXI_24/Byte_mux0004<6>54
    SLICE_X31Y35.CLK     Tgck                  0.728   XLXI_24/Byte<1>
                                                       XLXI_24/Byte_mux0004<6>791
                                                       XLXI_24/Byte_1
    -------------------------------------------------  ---------------------------
    Total                                      8.263ns (4.676ns logic, 3.587ns route)
                                                       (56.6% logic, 43.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_24/Byte_0 (SLICE_X29Y34.G2), 191 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.294ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_4 (FF)
  Destination:          XLXI_24/Byte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.700ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_4 to XLXI_24/Byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.YQ      Tcko                  0.511   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_4
    SLICE_X26Y44.G2      net (fanout=6)        0.943   XLXI_5/Data_out<4>
    SLICE_X26Y44.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X26Y44.F1      net (fanout=1)        0.640   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X26Y44.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X27Y44.F4      net (fanout=1)        0.020   XLXI_23/VALUE<6>_bdd0
    SLICE_X27Y44.X       Tilo                  0.612   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X29Y39.G4      net (fanout=16)       1.362   XLXN_194<6>
    SLICE_X29Y39.Y       Tilo                  0.612   XLXI_24/Byte_mux0004<5>254
                                                       XLXI_21/D<0>71
    SLICE_X26Y38.F4      net (fanout=2)        0.351   XLXI_21/D<0>_bdd2
    SLICE_X26Y38.X       Tif5x                 1.000   XLXN_184<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X29Y34.G2      net (fanout=2)        0.601   XLXN_184<0>
    SLICE_X29Y34.CLK     Tgck                  0.728   XLXI_24/Byte<0>
                                                       XLXI_24/Byte_mux0004<7>811
                                                       XLXI_24/Byte_0
    -------------------------------------------------  ---------------------------
    Total                                      8.700ns (4.783ns logic, 3.917ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_2 (FF)
  Destination:          XLXI_24/Byte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.619ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_2 to XLXI_24/Byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y46.YQ      Tcko                  0.567   XLXI_5/Data_out<3>
                                                       XLXI_5/Data_out_2
    SLICE_X26Y44.G3      net (fanout=8)        0.806   XLXI_5/Data_out<2>
    SLICE_X26Y44.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X26Y44.F1      net (fanout=1)        0.640   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X26Y44.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X27Y44.F4      net (fanout=1)        0.020   XLXI_23/VALUE<6>_bdd0
    SLICE_X27Y44.X       Tilo                  0.612   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X29Y39.G4      net (fanout=16)       1.362   XLXN_194<6>
    SLICE_X29Y39.Y       Tilo                  0.612   XLXI_24/Byte_mux0004<5>254
                                                       XLXI_21/D<0>71
    SLICE_X26Y38.F4      net (fanout=2)        0.351   XLXI_21/D<0>_bdd2
    SLICE_X26Y38.X       Tif5x                 1.000   XLXN_184<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X29Y34.G2      net (fanout=2)        0.601   XLXN_184<0>
    SLICE_X29Y34.CLK     Tgck                  0.728   XLXI_24/Byte<0>
                                                       XLXI_24/Byte_mux0004<7>811
                                                       XLXI_24/Byte_0
    -------------------------------------------------  ---------------------------
    Total                                      8.619ns (4.839ns logic, 3.780ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_5/Data_out_5 (FF)
  Destination:          XLXI_24/Byte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.221ns (Levels of Logic = 6)
  Clock Path Skew:      -0.006ns (0.096 - 0.102)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_5/Data_out_5 to XLXI_24/Byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y47.XQ      Tcko                  0.514   XLXI_5/Data_out<5>
                                                       XLXI_5/Data_out_5
    SLICE_X26Y44.G1      net (fanout=6)        0.461   XLXI_5/Data_out<5>
    SLICE_X26Y44.Y       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2_SW0
    SLICE_X26Y44.F1      net (fanout=1)        0.640   XLXI_23/VALUE<6>2_SW0/O
    SLICE_X26Y44.X       Tilo                  0.660   XLXI_23/VALUE<6>_bdd0
                                                       XLXI_23/VALUE<6>2
    SLICE_X27Y44.F4      net (fanout=1)        0.020   XLXI_23/VALUE<6>_bdd0
    SLICE_X27Y44.X       Tilo                  0.612   XLXN_194<6>
                                                       XLXI_23/VALUE<6>1
    SLICE_X29Y39.G4      net (fanout=16)       1.362   XLXN_194<6>
    SLICE_X29Y39.Y       Tilo                  0.612   XLXI_24/Byte_mux0004<5>254
                                                       XLXI_21/D<0>71
    SLICE_X26Y38.F4      net (fanout=2)        0.351   XLXI_21/D<0>_bdd2
    SLICE_X26Y38.X       Tif5x                 1.000   XLXN_184<0>
                                                       XLXI_21/D<0>_G
                                                       XLXI_21/D<0>
    SLICE_X29Y34.G2      net (fanout=2)        0.601   XLXN_184<0>
    SLICE_X29Y34.CLK     Tgck                  0.728   XLXI_24/Byte<0>
                                                       XLXI_24/Byte_mux0004<7>811
                                                       XLXI_24/Byte_0
    -------------------------------------------------  ---------------------------
    Total                                      8.221ns (4.786ns logic, 3.435ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_5/Data_out_1 (SLICE_X27Y48.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.819ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_5/first_byte_1 (FF)
  Destination:          XLXI_5/Data_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.017 - 0.015)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_5/first_byte_1 to XLXI_5/Data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y51.XQ      Tcko                  0.412   XLXI_5/first_byte<1>
                                                       XLXI_5/first_byte_1
    SLICE_X27Y48.BX      net (fanout=1)        0.329   XLXI_5/first_byte<1>
    SLICE_X27Y48.CLK     Tckdi       (-Th)    -0.080   XLXI_5/Data_out<1>
                                                       XLXI_5/Data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/tmp_byte_5 (SLICE_X27Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/tmp_byte_6 (FF)
  Destination:          XLXI_1/tmp_byte_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.842ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/tmp_byte_6 to XLXI_1/tmp_byte_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y52.YQ      Tcko                  0.409   XLXI_1/tmp_byte<7>
                                                       XLXI_1/tmp_byte_6
    SLICE_X27Y53.BX      net (fanout=2)        0.353   XLXI_1/tmp_byte<6>
    SLICE_X27Y53.CLK     Tckdi       (-Th)    -0.080   XLXI_1/tmp_byte<5>
                                                       XLXI_1/tmp_byte_5
    -------------------------------------------------  ---------------------------
    Total                                      0.842ns (0.489ns logic, 0.353ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_5/first_byte_3 (SLICE_X26Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.842ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/tmp_byte_3 (FF)
  Destination:          XLXI_5/first_byte_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.015 - 0.014)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/tmp_byte_3 to XLXI_5/first_byte_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y52.XQ      Tcko                  0.412   XLXI_1/tmp_byte<3>
                                                       XLXI_1/tmp_byte_3
    SLICE_X26Y50.BX      net (fanout=2)        0.315   XLXI_1/tmp_byte<3>
    SLICE_X26Y50.CLK     Tckdi       (-Th)    -0.116   XLXI_5/first_byte<3>
                                                       XLXI_5/first_byte_3
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.528ns logic, 0.315ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_5/Byte_out<3>/CLK
  Logical resource: XLXI_5/Byte_out_3/CK
  Location pin: SLICE_X24Y69.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_5/Byte_out<3>/CLK
  Logical resource: XLXI_5/Byte_out_3/CK
  Location pin: SLICE_X24Y69.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_22/RET<11>/CLK
  Logical resource: XLXI_22/RET_11/CK
  Location pin: SLICE_X52Y31.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    7.833|    2.560|    8.824|    4.738|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5220 paths, 0 nets, and 1536 connections

Design statistics:
   Minimum period:  17.648ns{1}   (Maximum frequency:  56.664MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 10 10:39:00 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



