// =================================================================
// 2. íŠ¸ëœì­ì…˜ ì»¤ë²„ë¦¬ì§€ ê·¸ë£¹ ì •ì˜ ë° ì„œë¸ŒìŠ¤í¬ë¼ì´ë²„
// =================================================================
covergroup cov_trans() with function sample(packet trans);
    // [ì°¸ê³ : UBUS Functional coverage exampleì—ì„œ ê°€ì ¸ì˜¨ ì»¤ë²„ í¬ì¸íŠ¸]
    
    option.per_instance = 1;


    // 1. ì£¼ì†Œ (addr): 16ê°œì˜ ìë™ ë¹ˆ(bin)ìœ¼ë¡œ ì»¤ë²„
    trans_addr : coverpoint trans.addr {
        bins CONFIG_REGS           = { [0:4095] }; 
        // 12K SRAM ë¶„í• 
        bins INTERNAL_SRAM_LOW     = { [4096:10239] };
        bins INTERNAL_SRAM_HIGH    = { [10240:16383] };
        
        bins PERIPHERAL_REGS       = { [16384:20479] };
        
        // 45K ì™¸ë¶€ ë©”ëª¨ë¦¬ ë¶„í• 
        bins EXTERNAL_CODE_FLASH = { [20480:40959] };
        bins EXTERNAL_DATA_DDR   = { [40960:65535] }; // $ ëŒ€ì‹  ëª…ì‹œì  ë²”ìœ„ ì‚¬ìš©
    }

    // 2. ë°©í–¥ (read/write): Read=0, Write=1ë¡œ ë¶„ë¦¬ (read í•„ë“œê°€ 1ì´ë©´ Read, 0ì´ë©´ Write)
    trans_dir : coverpoint trans.read { bins READ = {1}; bins WRITE = {0}; }
    
    // 3. ì‚¬ì´ì¦ˆ (size): ì •ì˜ëœ ê°’ë§Œ ì»¤ë²„
    trans_size : coverpoint trans.size { bins sizes[] = {1, 2, 4, 8}; } 
    
    // 4. í¬ë¡œìŠ¤ ì»¤ë²„ë¦¬ì§€ (Address, Direction, Sizeì˜ ì¡°í•©)
    trans_addrDirXSize : cross trans_addr, trans_dir, trans_size{
        // size 8ì€ PERIPHERAL_REGS (16384:20479)ì—ì„œ ë¶ˆê°€ëŠ¥í•˜ë¯€ë¡œ ë¬´ì‹œ
        ignore_bins IGN_SIZE8_ADDR =
            binsof(trans_addr) intersect {[16384:20479]} &&
            binsof(trans_size) intersect {8};
    }
    
    // 5. ì§€ì—°(Wait State) ì»¤ë²„ë¦¬ì§€ (ì§€ì—°ì´ ì—†ëŠ” ê²½ìš°ì™€ ìˆëŠ” ê²½ìš° ëª¨ë‘ í™•ì¸)
    trans_wait_state : coverpoint trans.wait_state { bins NO_WAIT = {0}; bins WITH_WAIT1 = {1}; bins WITH_WAIT2 = {2}; bins WITH_WAIT3 = {3}; }

endgroup


class ubus_coverage extends uvm_subscriber #(packet);

    `uvm_component_utils(ubus_coverage)

    // ì»¤ë²„ë¦¬ì§€ ê·¸ë£¹
    cov_trans m_trans_cg;

    // ê° bin ë‹¬ì„± ì—¬ë¶€ë¥¼ ì¶”ì í•˜ëŠ” ë°°ì—´
    // [addr_index][dir_index (0=WRITE, 1=READ)][size_index (0=1, 1=2, 2=4, 3=8)]
    bit covered_bins[6][2][4]; 

    function new(string name, uvm_component parent);
        super.new(name, parent);
    endfunction

    virtual function void build_phase(uvm_phase phase);
        // ğŸŒŸ ìˆ˜ì •: function ë‚´ì˜ ë³€ìˆ˜ ì„ ì–¸ì€ ì‹¤í–‰ë¬¸ë³´ë‹¤ ë¨¼ì € ìœ„ì¹˜í•´ì•¼ í•©ë‹ˆë‹¤.
        // build_phaseì˜ ì§€ì—­ ë³€ìˆ˜ a, d, së¥¼ ë§¨ ìœ„ë¡œ ì´ë™
        int a, d, s; 
        
        super.build_phase(phase);
        m_trans_cg = new();
        
        // ì´ˆê¸°í™”: covered_bins ë°°ì—´ì˜ ëª¨ë“  ìš”ì†Œ 0ìœ¼ë¡œ ì„¤ì •
        foreach(covered_bins[a][d][s]) begin
             covered_bins[a][d][s] = 0;
        end
    endfunction


    // Monitorì—ì„œ íŠ¸ëœì­ì…˜ ë„ì°© ì‹œ í˜¸ì¶œ
    virtual function void write(packet t);
        int a, d, s; // local variables
        
        // 1. UVM Covergroup ìƒ˜í”Œë§
        m_trans_cg.sample(t);

        // 2. ì‹œí€€ìŠ¤ íƒ€ê²ŸíŒ…ì„ ìœ„í•œ ì»¤ë²„ë¦¬ì§€ ë°°ì—´ ì—…ë°ì´íŠ¸
        a = addr_to_index(t.addr);
        d = t.read ? 1 : 0; // READ(1)ì´ë©´ 1, WRITE(0)ì´ë©´ 0. (trans_dir ì •ì˜ì™€ ì¼ì¹˜)
        s = size_to_index(t.size);
        
        // size 8ì´ ë¶ˆê°€ëŠ¥í•œ ì˜ì—­(PERIPHERAL_REGS, index 3)ì— ëŒ€í•œ ì˜ˆì™¸ ì²˜ë¦¬
        if (a == 3 && s == 3) begin
            // ì´ íŠ¸ëœì­ì…˜ì€ ignore_binì— í•´ë‹¹í•˜ë¯€ë¡œ covered_binsì— ê¸°ë¡í•˜ì§€ ì•ŠìŒ
            // í•˜ì§€ë§Œ ì‹œë®¬ë ˆì´í„°ì—ì„œ ignore_binsë¥¼ ìë™ìœ¼ë¡œ ì»¤ë²„ëœ ê²ƒìœ¼ë¡œ ê°„ì£¼í•˜ë¯€ë¡œ, 
            // is_coveredë¥¼ í†µí•´ ì´ ì¡°í•©ì„ ìš”ì²­í•˜ëŠ” ì‹œí€€ìŠ¤ë¥¼ ë§‰ëŠ” ê²ƒì´ ì¤‘ìš”í•©ë‹ˆë‹¤.
             `uvm_info(get_name(), $sformatf("Ignored bin: addr=%0d, size=%0d", a, t.size), UVM_HIGH)
        end else begin
            // ìœ íš¨í•œ ì¡°í•©ë§Œ ê¸°ë¡
            covered_bins[a][d][s] = 1;
        end
    
        `uvm_info(get_name(), $sformatf("Sampled transaction: addr=0x%0h, read=%0d, size=%0d, a=%0d, d=%0d, s=%0d", t.addr, t.read, t.size, a, d, s), UVM_LOW)
    endfunction

    // ì‹œí€€ìŠ¤ì—ì„œ bin ë‹¬ì„± í™•ì¸ìš©
    // ğŸŒŸ PERIPHERAL_REGS (a=3)ì™€ size 8 (s=3) ì¡°í•©ì€ í•­ìƒ 'ì»¤ë²„ë¨'ìœ¼ë¡œ ì²˜ë¦¬
    function bit is_covered(int a, int d, int s);
        if (a == 3 && s == 3) begin
            return 1; // ignore_binì´ë¯€ë¡œ ì»¤ë²„ë˜ì—ˆë‹¤ê³  ê°„ì£¼
        end
        return covered_bins[a][d][s];
    endfunction

    // ì£¼ì†Œ â†’ bin index ê³„ì‚° (0~5)
    function int addr_to_index(int unsigned addr);
        if(addr <= 4095)      return 0; // CONFIG_REGS
        else if(addr <= 10239) return 1; // INTERNAL_SRAM_LOW
        else if(addr <= 16383) return 2; // INTERNAL_SRAM_HIGH
        else if(addr <= 20479) return 3; // PERIPHERAL_REGS
        else if(addr <= 40959) return 4; // EXTERNAL_CODE_FLASH
        else                   return 5; // EXTERNAL_DATA_DDR
    endfunction

    // size â†’ bin index ê³„ì‚° (0~3)
    function int size_to_index(int size);
        case(size)
            1: return 0;
            2: return 1;
            4: return 2;
            8: return 3;
            default: return 0;
        endcase
    endfunction

    virtual function void report_phase(uvm_phase phase);
        super.report_phase(phase);
        
        if (m_trans_cg.get_coverage() < 100) begin
              `uvm_warning(get_name(), $sformatf("UBUS Transaction Coverage is incomplete: %0.2f%%", m_trans_cg.get_coverage()))
        end else begin
              `uvm_info(get_name(), $sformatf("UBUS Transaction Coverage reached 100%%. Verification SUCCESS!"), UVM_LOW)
        end
        
        // ì»¤ë²„ë¦¬ì§€ ë¦¬í¬íŠ¸ ì¶œë ¥
        m_trans_cg.get_inst_coverage();
    endfunction

endclass