<profile>

<section name = "Vitis HLS Report for 'fft_exec_Pipeline_All_Loop'" level="0">
<item name = "Date">Fri Oct 21 23:29:00 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">hls_restructured</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.508 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1026, 1026, 10.260 us, 10.260 us, 1026, 1026, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- All_Loop">1024, 1024, 2, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 24, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_2_fu_216_p2">+, 0, 0, 12, 11, 1</column>
<column name="icmp_ln90_fu_210_p2">icmp, 0, 0, 12, 11, 12</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 11, 22</column>
<column name="i_fu_60">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_fu_60">11, 0, 11, 0</column>
<column name="lshr_ln_reg_282">8, 0, 8, 0</column>
<column name="trunc_ln93_reg_278">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft_exec_Pipeline_All_Loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft_exec_Pipeline_All_Loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft_exec_Pipeline_All_Loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft_exec_Pipeline_All_Loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft_exec_Pipeline_All_Loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft_exec_Pipeline_All_Loop, return value</column>
<column name="Stage0_I_address0">out, 8, ap_memory, Stage0_I, array</column>
<column name="Stage0_I_ce0">out, 1, ap_memory, Stage0_I, array</column>
<column name="Stage0_I_we0">out, 1, ap_memory, Stage0_I, array</column>
<column name="Stage0_I_d0">out, 32, ap_memory, Stage0_I, array</column>
<column name="X_R_address0">out, 10, ap_memory, X_R, array</column>
<column name="X_R_ce0">out, 1, ap_memory, X_R, array</column>
<column name="X_R_q0">in, 32, ap_memory, X_R, array</column>
<column name="Stage0_R_address0">out, 8, ap_memory, Stage0_R, array</column>
<column name="Stage0_R_ce0">out, 1, ap_memory, Stage0_R, array</column>
<column name="Stage0_R_we0">out, 1, ap_memory, Stage0_R, array</column>
<column name="Stage0_R_d0">out, 32, ap_memory, Stage0_R, array</column>
<column name="Stage0_R_1_address0">out, 8, ap_memory, Stage0_R_1, array</column>
<column name="Stage0_R_1_ce0">out, 1, ap_memory, Stage0_R_1, array</column>
<column name="Stage0_R_1_we0">out, 1, ap_memory, Stage0_R_1, array</column>
<column name="Stage0_R_1_d0">out, 32, ap_memory, Stage0_R_1, array</column>
<column name="Stage0_R_2_address0">out, 8, ap_memory, Stage0_R_2, array</column>
<column name="Stage0_R_2_ce0">out, 1, ap_memory, Stage0_R_2, array</column>
<column name="Stage0_R_2_we0">out, 1, ap_memory, Stage0_R_2, array</column>
<column name="Stage0_R_2_d0">out, 32, ap_memory, Stage0_R_2, array</column>
<column name="Stage0_R_3_address0">out, 8, ap_memory, Stage0_R_3, array</column>
<column name="Stage0_R_3_ce0">out, 1, ap_memory, Stage0_R_3, array</column>
<column name="Stage0_R_3_we0">out, 1, ap_memory, Stage0_R_3, array</column>
<column name="Stage0_R_3_d0">out, 32, ap_memory, Stage0_R_3, array</column>
<column name="X_I_address0">out, 10, ap_memory, X_I, array</column>
<column name="X_I_ce0">out, 1, ap_memory, X_I, array</column>
<column name="X_I_q0">in, 32, ap_memory, X_I, array</column>
<column name="Stage0_I_1_address0">out, 8, ap_memory, Stage0_I_1, array</column>
<column name="Stage0_I_1_ce0">out, 1, ap_memory, Stage0_I_1, array</column>
<column name="Stage0_I_1_we0">out, 1, ap_memory, Stage0_I_1, array</column>
<column name="Stage0_I_1_d0">out, 32, ap_memory, Stage0_I_1, array</column>
<column name="Stage0_I_2_address0">out, 8, ap_memory, Stage0_I_2, array</column>
<column name="Stage0_I_2_ce0">out, 1, ap_memory, Stage0_I_2, array</column>
<column name="Stage0_I_2_we0">out, 1, ap_memory, Stage0_I_2, array</column>
<column name="Stage0_I_2_d0">out, 32, ap_memory, Stage0_I_2, array</column>
<column name="Stage0_I_3_address0">out, 8, ap_memory, Stage0_I_3, array</column>
<column name="Stage0_I_3_ce0">out, 1, ap_memory, Stage0_I_3, array</column>
<column name="Stage0_I_3_we0">out, 1, ap_memory, Stage0_I_3, array</column>
<column name="Stage0_I_3_d0">out, 32, ap_memory, Stage0_I_3, array</column>
</table>
</item>
</section>
</profile>
