#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Feb 13 19:35:12 2025
# Process ID         : 8998
# Current directory  : /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line       : vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file           : /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file       : /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On         : ece-lnx-4511c
# Platform           : RedHatEnterpriseServer
# Operating System   : Red Hat Enterprise Linux Server release 7.9 (Maipo)
# Processor Detail   : Intel(R) Xeon(R) Gold 6146 CPU @ 3.20GHz
# CPU Frequency      : 3192.499 MHz
# CPU Physical cores : 12
# CPU Logical cores  : 12
# Host memory        : 135028 MB
# Swap memory        : 68715 MB
# Total Virtual      : 203743 MB
# Available Virtual  : 94074 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 34487
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1653.977 ; gain = 107.828 ; free physical = 13995 ; free virtual = 89081
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/apps/xilinx24/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xczu48dr-ffvg1517-2-e -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu48dr'
INFO: [Common 17-1540] The version limit for your license is '2024.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for new releases.
INFO: [Device 21-403] Loading part xczu48dr-ffvg1517-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9528
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2949.629 ; gain = 327.848 ; free physical = 11323 ; free virtual = 86413
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fir' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_control_s_axi' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_control_s_axi.v:200]
INFO: [Synth 8-6155] done synthesizing module 'fir_control_s_axi' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_fadd_32ns_32ns_32_8_full_dsp_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_fadd_32ns_32ns_32_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_fadd_32ns_32ns_32_8_full_dsp_1_ip' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/ip/fir_fadd_32ns_32ns_32_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/apps/xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:87650]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/apps/xilinx24/Vivado/2024.2/scripts/rt/data/unisim_comp_diablo.v:87650]
INFO: [Synth 8-6155] done synthesizing module 'fir_fadd_32ns_32ns_32_8_full_dsp_1_ip' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/ip/fir_fadd_32ns_32ns_32_8_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fir_fadd_32ns_32ns_32_8_full_dsp_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_fadd_32ns_32ns_32_8_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_fmul_32ns_32ns_32_5_max_dsp_1' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_fmul_32ns_32ns_32_5_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_fmul_32ns_32ns_32_5_max_dsp_1_ip' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/ip/fir_fmul_32ns_32ns_32_5_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fir_fmul_32ns_32ns_32_5_max_dsp_1_ip' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/ip/fir_fmul_32ns_32ns_32_5_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'fir_fmul_32ns_32ns_32_5_max_dsp_1' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_fmul_32ns_32ns_32_5_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_flow_control_loop_delay_pipe' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6155] done synthesizing module 'fir_flow_control_loop_delay_pipe' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_flow_control_loop_delay_pipe.v:11]
INFO: [Synth 8-6157] synthesizing module 'fir_regslice_both' [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_regslice_both' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/1c54/hdl/verilog/fir_control_s_axi.v:258]
WARNING: [Synth 8-7129] Port ap_done_int in module fir_flow_control_loop_delay_pipe is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized84 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized82 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_dsp_opt_full is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized80 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized78 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized76 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[31] in module special_detect__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized74 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized72 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_10_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_10_viv__parameterized70 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3105.578 ; gain = 483.797 ; free physical = 10470 ; free virtual = 85562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3114.469 ; gain = 492.688 ; free physical = 10468 ; free virtual = 85560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 3114.469 ; gain = 492.688 ; free physical = 10468 ; free virtual = 85560
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3125.438 ; gain = 0.000 ; free physical = 10449 ; free virtual = 85539
INFO: [Netlist 29-17] Analyzing 1120 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3282.250 ; gain = 3.031 ; free physical = 10634 ; free virtual = 85724
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3282.250 ; gain = 0.000 ; free physical = 10632 ; free virtual = 85723
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 50 instances
  FDE => FDRE: 40 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.25 . Memory (MB): peak = 3282.258 ; gain = 0.008 ; free physical = 10630 ; free virtual = 85721
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3282.258 ; gain = 660.477 ; free physical = 10554 ; free virtual = 85645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu48dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3290.262 ; gain = 668.480 ; free physical = 10554 ; free virtual = 85645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 3290.262 ; gain = 668.480 ; free physical = 10554 ; free virtual = 85645
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'fir_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fir_regslice_both'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'fir_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
                    ZERO |                               01 |                               10
                     ONE |                               11 |                               11
                     TWO |                               10 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fir_regslice_both'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 3290.270 ; gain = 668.488 ; free physical = 10468 ; free virtual = 85563
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'fir_fadd_32ns_32ns_32_8_full_dsp_1:/fir_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'fir_fadd_32ns_32ns_32_8_full_dsp_1:/fir_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'fir_fadd_32ns_32ns_32_8_full_dsp_1:/fir_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fir_fadd_32ns_32ns_32_8_full_dsp_1:/fir_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fir_fadd_32ns_32ns_32_8_full_dsp_1:/fir_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fir_fadd_32ns_32ns_32_8_full_dsp_1:/fir_fadd_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fir_fmul_32ns_32ns_32_5_max_dsp_1:/fir_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fir_fmul_32ns_32ns_32_5_max_dsp_1:/fir_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'fir_fmul_32ns_32ns_32_5_max_dsp_1:/fir_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'fir_fmul_32ns_32ns_32_5_max_dsp_1:/fir_fmul_32ns_32ns_32_5_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module fir.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module fir.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__1.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__2.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__3.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__4.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__5.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__6.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__7.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__8.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv__9.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_19_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_19_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3290.270 ; gain = 668.488 ; free physical = 10508 ; free virtual = 85606
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3678.555 ; gain = 1056.773 ; free physical = 10079 ; free virtual = 85172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 3726.602 ; gain = 1104.820 ; free physical = 9979 ; free virtual = 85072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 3734.609 ; gain = 1112.828 ; free physical = 9803 ; free virtual = 84905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3861.422 ; gain = 1239.641 ; free physical = 9751 ; free virtual = 84853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:04 . Memory (MB): peak = 3861.422 ; gain = 1239.641 ; free physical = 9748 ; free virtual = 84850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 3861.422 ; gain = 1239.641 ; free physical = 9790 ; free virtual = 84889
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 3861.422 ; gain = 1239.641 ; free physical = 9792 ; free virtual = 84890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 3861.422 ; gain = 1239.641 ; free physical = 9791 ; free virtual = 84890
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 3861.422 ; gain = 1239.641 ; free physical = 9790 ; free virtual = 84888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                          | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp48e1_wrapper_1072                 | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_1028 | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper_1002                 | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_952  | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper_925                  | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_875  | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper_848                  | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_798  | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper_771                  | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_721  | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper_694                  | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_644  | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper_617                  | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_567  | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper_540                  | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_490  | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper_463                  | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0_413  | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper                      | Dynamic           | -      | -      | -      | -      | 40     | -    | -    | -    | -    | 0     | 1    | 0    | 
|dsp48e1_wrapper__parameterized0      | C'+(A'*B)'        | 24     | 16     | 35     | -      | 35     | 1    | 0    | 1    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized1_346  | (A*B)'            | 24     | 0      | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_347  | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_343  | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_308  | (A*B)'            | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_309  | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_305  | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_270  | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_271  | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_267  | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_232  | (A*B)'            | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_233  | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_229  | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_194  | (A*B)'            | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_195  | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_191  | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_156  | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_157  | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_153  | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_118  | (A*B)'            | 24     | 17     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_119  | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_115  | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_80   | (A*B)'            | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_81   | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_77   | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1_42   | (A*B)'            | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2_43   | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3_39   | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|dsp48e1_wrapper__parameterized1      | (A*B)'            | 24     | 16     | -      | -      | 41     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|dsp48e1_wrapper__parameterized2      | (PCIN>>17+A'*B')' | 0      | 7      | -      | -      | 31     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|dsp48e1_wrapper__parameterized3      | PCIN+A:B+C'       | 22     | 0      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |    50|
|2     |LUT1    |    75|
|3     |LUT2    |   379|
|4     |LUT3    |  1268|
|5     |LUT4    |   610|
|6     |LUT5    |   822|
|7     |LUT6    |   867|
|8     |MUXCY   |   700|
|9     |SRL16E  |   318|
|10    |SRLC32E |     3|
|11    |XORCY   |   260|
|12    |FDE     |    40|
|13    |FDRE    |  5527|
|14    |FDSE    |     4|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:05 . Memory (MB): peak = 3861.422 ; gain = 1239.641 ; free physical = 9790 ; free virtual = 84888
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1076 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 3861.422 ; gain = 1071.852 ; free physical = 9797 ; free virtual = 84895
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 3861.422 ; gain = 1239.641 ; free physical = 9797 ; free virtual = 84895
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3861.422 ; gain = 0.000 ; free physical = 9930 ; free virtual = 85019
INFO: [Netlist 29-17] Analyzing 1050 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3871.070 ; gain = 0.000 ; free physical = 10092 ; free virtual = 85188
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 220 instances were transformed.
  (CARRY4) => CARRY8: 130 instances
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 50 instances
  FDE => FDRE: 40 instances

Synth Design complete | Checksum: 9993b19
INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:24 . Memory (MB): peak = 3871.070 ; gain = 2168.312 ; free physical = 10092 ; free virtual = 85188
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2863.000; main = 2786.287; forked = 225.445
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4969.031; main = 3871.074; forked = 1234.418
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3895.082 ; gain = 0.000 ; free physical = 10094 ; free virtual = 85191
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 1acde6958cfa6b1f
INFO: [Coretcl 2-1174] Renamed 1207 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3895.098 ; gain = 0.000 ; free physical = 10019 ; free virtual = 85126
INFO: [Common 17-1381] The checkpoint '/ecel/UFAD/qlopezscarim/Desktop/lab4_vitis/fir1/fir1/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 19:37:05 2025...
