CP_INT_CNTL_RING0__TIME_STAMP_INT_ENABLE_MASK,VAR_0
DRM_DEBUG,FUNC_0
RREG32,FUNC_1
WREG32,FUNC_2
mmCP_ME1_PIPE0_INT_CNTL,VAR_1
mmCP_ME1_PIPE1_INT_CNTL,VAR_2
mmCP_ME1_PIPE2_INT_CNTL,VAR_3
mmCP_ME1_PIPE3_INT_CNTL,VAR_4
gfx_v7_0_set_compute_eop_interrupt_state,FUNC_3
adev,VAR_5
me,VAR_6
pipe,VAR_7
state,VAR_8
mec_int_cntl,VAR_9
mec_int_cntl_reg,VAR_10
