

================================================================
== Vivado HLS Report for 'p_write_5bytes_s'
================================================================
* Date:           Tue Nov 19 20:39:19 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        jpeg2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.254|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   11|   11|   11|   11|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   10|   10|         2|          -|          -|     5|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V, [5 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 4 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:572]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 6 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.13ns)   --->   "%icmp_ln572 = icmp eq i3 %i_0, -3" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:572]   --->   Operation 7 'icmp' 'icmp_ln572' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 8 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:572]   --->   Operation 9 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln572, label %3, label %2" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:572]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln574 = zext i3 %i_0 to i64" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:574]   --->   Operation 11 'zext' 'zext_ln574' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%JFIF0_addr = getelementptr [5 x i7]* @JFIF0, i64 0, i64 %zext_ln574" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:574]   --->   Operation 12 'getelementptr' 'JFIF0_addr' <Predicate = (!icmp_ln572)> <Delay = 0.00>
ST_2 : Operation 13 [2/2] (3.25ns)   --->   "%tmp_data_V = load i7* %JFIF0_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:574]   --->   Operation 13 'load' 'tmp_data_V' <Predicate = (!icmp_ln572)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 14 'ret' <Predicate = (icmp_ln572)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 15 [1/2] (3.25ns)   --->   "%tmp_data_V = load i7* %JFIF0_addr, align 1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:574]   --->   Operation 15 'load' 'tmp_data_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 5> <ROM>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_data_V_9 = zext i7 %tmp_data_V to i8" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:574]   --->   Operation 16 'zext' 'tmp_data_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P(i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V, i8 %tmp_data_V_9, i1 true, i1 undef, i1 false)" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:575]   --->   Operation 17 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "br label %1" [../../../Users/fantwen/Desktop/jpeg_V2.cpp:572]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:572) [9]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:572) [9]  (0 ns)
	'getelementptr' operation ('JFIF0_addr', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:574) [16]  (0 ns)
	'load' operation ('val', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:574) on array 'JFIF0' [17]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'load' operation ('val', ../../../Users/fantwen/Desktop/jpeg_V2.cpp:574) on array 'JFIF0' [17]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
