# MD5: 3eee8bb900638114e8dfdcbe5b99b776
set(CFG_ENABLE_BUILD_VARS YES) 

set(CFG_FEATURE_UPGRADE_TL YES) 

set(CFG_PRODUCT_NAME "hi3660") 

set(CFG_PRODUCT_CFG_CHIP_SOLUTION_NAME "Balong") 

set(CFG_PRODUCT_FULL_VERSION_STR "Chicago V100R001C10B520SPC001") 

set(CFG_PRODUCT_DLOAD_SOFTWARE_VER "21.520.01.00.010") 

set(CFG_PLATFORM hi3660) 

set(CFG_PLATFORM_HISI_BALONG hi3660) 

set(CFG_OS_LINUX_PRODUCT_NAME hisi_3660_defconfig) 

set(CFG_ROM_COMPRESS NO) 

set(CFG_CONFIG_COMPRESS_CCORE_IMAGE YES) 

set(CFG_CONFIG_MODEM_DTB_LOAD_IN_KERNEL YES) 

set(CFG_CONFIG_TLPHY_LOAD YES) 

set(CFG_CONFIG_CPHY_LOAD YES) 

set(CFG_FEATURE_DELAY_MODEM_INIT FEATURE_ON) 

set(CFG_CONFIG_VERSION_STUB NO) 

set(CFG_BSP_CONFIG_EDA NO) 

set(CFG_BSP_CONFIG_EMU NO) 

set(CFG_BSP_CONFIG_HI3650 YES) 

set(CFG_BSP_CONFIG_PHONE_TYPE YES) 

set(CFG_BSP_CONFIG_HI3660 YES) 

set(CFG_BSP_CONFIG_BOARD_ASIC YES) 

set(CFG_BSP_CONFIG_BOARD_SFT NO) 

set(CFG_BSP_HAS_SEC_FEATURE NO) 

set(CFG_CONFIG_SMART_SYSTEM_MODEM NO) 

set(CFG_CONFIG_FASTBOOT_DEBUG NO) 

set(CFG_CONFIG_NVIM YES) 

set(CFG_FEATURE_NV_FLASH_ON NO) 

set(CFG_FEATURE_NV_EMMC_ON YES) 

set(CFG_FEATURE_NV_LFILE_ON NO) 

set(CFG_FEATURE_NV_RFILE_ON NO) 

set(CFG_FEATURE_TLPHY_MAILBOX YES) 

set(CFG_CONFIG_MAILBOX_TYPE YES) 

set(CFG_CONFIG_HIFI_MAILBOX NO) 

set(CFG_FEATURE_CPHY_MAILBOX YES) 

set(CFG_ENABLE_BUILD_OM YES) 

set(CFG_FEATURE_OM_PHONE NO) 

set(CFG_ENABLE_BUILD_SYSVIEW NO) 

set(CFG_ENABLE_BUILD_CPUVIEW NO) 

set(CFG_ENABLE_BUILD_MEMVIEW NO) 

set(CFG_ENABLE_BUILD_AMON_SOC NO) 

set(CFG_ENABLE_BUILD_AMON_MDM YES) 

set(CFG_ENABLE_BUILD_UTRACE NO) 

set(CFG_ENABLE_BUILD_SOCP YES) 

set(CFG_FEATURE_SOCP_DECODE_INT_TIMEOUT FEATURE_ON) 

set(CFG_FEATURE_SOCP_ON_DEMAND			 FEATURE_OFF) 

set(CFG_FEATURE_SOCP_MEM_RESERVED			 FEATURE_ON) 

set(CFG_CONFIG_PRINTLOG YES) 

set(CFG_CONFIG_TRANSLOG YES) 

set(CFG_CONFIG_SLICE YES) 

set(CFG_CONFIG_RTC NO) 

set(CFG_FEATURE_SIM_NOTIFY NO) 

set(CFG_CONFIG_SC NO) 

set(CFG_CONFIG_DSP YES) 

set(CFG_CONFIG_CBBE YES) 

set(CFG_CONFIG_PDLOCK YES) 

set(CFG_CONFIG_CORESIGHT YES) 

set(CFG_CONFIG_WATCHPOINT YES) 

set(CFG_CONFIG_DSPDVS YES) 

set(CFG_FEATURE_DSP_DFS FEATURE_ON) 

set(CFG_FEATURE_MULTI_CHANNEL			 FEATURE_OFF) 

set(CFG_CONFIG_DFS_DDR YES) 

set(CFG_FEATURE_SET_SIM_IO_VOLT_MOD			 FEATURE_ON) 

set(CFG_CONFIG_MODEM_PINTRL YES) 

set(CFG_CONFIG_GPIO_PL061 YES) 

set(CFG_CONFIG_RFFE_MIPI YES) 

set(CFG_CONFIG_RFFE_ANTEN YES) 

set(CFG_CONFIG_RFFE_POWER YES) 

set(CFG_CONFIG_PCIE_CFG NO) 

set(CFG_CONFIG_PMIC_FPGA NO) 

set(CFG_CONFIG_PMU_NEW YES) 

set(CFG_CONFIG_COUL NO) 

set(CFG_CONFIG_SPI NO) 

set(CFG_CONFIG_SFLASH NO) 

set(CFG_CONFIG_ABB YES) 

set(CFG_CONFIG_HIFI NO) 

set(CFG_CONFIG_HKADC YES) 

set(CFG_CONFIG_BBP YES) 

set(CFG_CONFIG_HW_SPINLOCK YES) 

set(CFG_MODEM_MEM_REPAIR NO) 

set(CFG_CONFIG_MIPI YES) 

set(CFG_CONFIG_CROSS_MIPI NO) 

set(CFG_CONFIG_LEDS_CCORE NO) 

set(CFG_CONFIG_FB_SPI_BALONG NO) 

set(CFG_CONFIG_FB_EMI_BALONG NO) 

set(CFG_CONFIG_FB_1_4_5_INCH_BALONG NO) 

set(CFG_CONFIG_FB_2_4_INCH_BALONG NO) 

set(CFG_CONFIG_SLIC n) 

set(CFG_CONFIG_WM8990 NO) 

set(CFG_CONFIG_GPIO_EXPANDER NO) 

set(CFG_CONFIG_TEMPERATURE_PROTECT YES) 

set(CFG_CONFIG_ANTEN NO) 

set(CFG_CONFIG_EFUSE YES) 

set(CFG_CONFIG_BURN_EFUSE_NANDC NO) 

set(CFG_CONFIG_DDM YES) 

set(CFG_CONFIG_TSENSOR NO) 

set(CFG_CONFIG_DESIGNWARE_I2C NO) 

set(CFG_CONFIG_ONOFF YES) 

set(CFG_FEATURE_E5_ONOFF NO) 

set(CFG_CONFIG_MULTI_CARRIER NO) 

set(CFG_OS_K3V3_USE_LPM3_API YES) 

set(CFG_BSP_ICC_MCHANNEL_USE_LPM3TCM YES) 

set(CFG_CONFIG_BALONG_L2CACHE YES) 

set(CFG_CONFIG_FASTBOOT_UART_NUM 0) 

set(CFG_CONFIG_MODULE_VIC NO) 

set(CFG_CONFIG_AT_UART NO) 

set(CFG_CONFIG_CSHELL NO) 

set(CFG_CONFIG_ICC YES) 

set(CFG_CONFIG_OF YES) 

set(CFG_CONFIG_ARM_ENABLE_DTS NO) 

set(CFG_DTS_NAME v711) 

set(dts true) 

set(CFG_CONFIG_CPUFREQ YES) 

set(CFG_CONFIG_IDLEFREQ YES) 

set(CFG_CONFIG_CCORE_REGULATOR YES) 

set(CFG_CONFIG_CCORE_WDT YES) 

set(CFG_CONFIG_ACORE_WDT NO) 

set(CFG_CONFIG_PM_OM YES) 

set(CFG_CONFIG_BALONG_CCLK YES) 

set(CFG_CONFIG_CCORE_CPU_IDLE YES) 

set(CFG_CONFIG_CCORE_PM YES) 

set(CFG_CONFIG_MODULE_IPC YES) 

set(CFG_CONFIG_IPC_MSG YES) 

set(CFG_CONFIG_IPCM_USE_FPGA_VIC NO) 

set(CFG_CONFIG_MODULE_TIMER YES) 

set(CFG_CONFIG_MODULE_SYNC YES) 

set(CFG_CONFIG_HAS_CCORE_WAKELOCK YES) 

set(CFG_CONFIG_CCORE_BALONG_PM YES) 

set(CFG_CONFIG_BALONG_EDMA YES) 

set(CFG_CONFIG_BALONG_OCBC YES) 

set(CFG_CONFIG_PWC_MNTN_CCORE NO) 

set(CFG_CONFIG_HWADP YES) 

set(CFG_CONFIG_SYSCTRL YES) 

set(CFG_CONFIG_SYSCTRL_TEST NO) 

set(CFG_CONFIG_S_MEMORY YES) 

set(CFG_CONFIG_S_MEMORY_TEST NO) 

set(CFG_CONFIG_BALONG_HPM_TEMP NO) 

set(CFG_CONFIG_MEM YES) 

set(CFG_CONFIG_TCXO_BALONG NO) 

set(CFG_CONFIG_BALONG_MODEM_RESET YES) 

set(CFG_CONFIG_LOAD_SEC_IMAGE YES) 

set(CFG_CONFIG_BALONG_DPM NO) 

set(CFG_CONFIG_USE_TIMER_STAMP YES) 

set(CFG_CONFIG_MODULE_BUSSTRESS NO) 

set(CFG_CONFIG_IPF YES) 

set(CFG_CONFIG_PSAM YES) 

set(CFG_CONFIG_CIPHER YES) 

set(CFG_CONFIG_IPF_VESION 2) 

set(CFG_CONFIG_IPF_ADQ_LEN 3) 

set(CFG_CONFIG_IPF_PROPERTY_MBB NO) 

set(CFG_CONFIG_USB_DWC3_VBUS_DISCONNECT NO) 

set(CFG_USB3_SYNOPSYS_PHY NO) 

set(CFG_CONFIG_USB_FORCE_HIGHSPEED NO) 

set(CFG_ENABLE_TEST_CODE NO) 

set(CFG_CONFIG_DYNAMIC_LOAD YES) 

set(CFG_CONFIG_RTC_BUILD_CTRL YES) 

set(CFG_CONFIG_RTC_ON_SOC YES) 

set(CFG_CONFIG_PHONE_PLATFORM YES) 

if(${CFG_CONFIG_HISI_FAMA} MATCHES "true")
set(CFG_MCORE_TEXT_START_ADDR 0xA0400000) 

else()
set(CFG_MCORE_TEXT_START_ADDR 0x80400000) 

endif()
set(CFG_FASTBOOT_ENTRY 0x4fe00000) 

set(CFG_FASTBOOT_DDR_ENTRY 0x5FD00000) 

set(CFG_PRODUCT_CFG_KERNEL_ENTRY 		 0x59008000) 

set(CFG_PRODUCT_KERNEL_PARAMS_PHYS		 0x59000100) 

set(CFG_ONCHIP_FASTBOOT_ADDR 0x5F900000) 

set(CFG_RTX_KERNEL_ENTRY 0x10000000) 

set(CFG_HI_SRAM_MEM_ADDR 0xE0800000) 

set(CFG_HI_SRAM_SIZE 0xC000) 

set(CFG_DRV_SRAM_ADDR (HI_SRAM_MEM_ADDR)) 

set(CFG_DRV_SRAM_SIZE 0x2000) 

set(CFG_CPHY_SRAM_ADDR ((DRV_SRAM_ADDR) + (DRV_SRAM_SIZE))) 

set(CFG_CPHY_SRAM_SIZE 0xA0) 

set(CFG_CPHY_LPC_SRAM_ADDR ( CPHY_SRAM_ADDR )) 

set(CFG_CPHY_LPC_SRAM_SIZE 0x38) 

set(CFG_CPHY_1X_DATA_MBX_SRAM_ADDR ( (CPHY_LPC_SRAM_ADDR) + (CPHY_LPC_SRAM_SIZE) )) 

set(CFG_CPHY_1X_DATA_MBX_SRAM_SIZE 0x28) 

set(CFG_CPHY_HRPD_DATA_MBX_SRAM_ADDR ( (CPHY_1X_DATA_MBX_SRAM_ADDR) + (CPHY_1X_DATA_MBX_SRAM_SIZE) )) 

set(CFG_CPHY_HRPD_DATA_MBX_SRAM_SIZE 0x40) 

set(CFG_GPHY_SRAM_ADDR ((CPHY_SRAM_ADDR) + (CPHY_SRAM_SIZE))) 

set(CFG_GPHY_SRAM_SIZE 0x40) 

if(${CFG_CONFIG_HISI_FAMA} MATCHES "true")
set(CFG_DDR_MEM_ADDR 0xA0000000) 

set(CFG_DDR_MEM_ADDR_FAMA 0x5A0000000) 

else()
set(CFG_DDR_MEM_ADDR 0x80000000) 

set(CFG_DDR_MEM_ADDR_FAMA 0x80000000) 

endif()
set(CFG_DDR_MEM_SIZE 0x0A800000) 

set(CFG_DDR_SECMEM_SIZE 0x09200000) 

set(CFG_DDR_APP_ACP_ADDR (DDR_MEM_ADDR)) 

set(CFG_DDR_APP_ACP_SIZE 0x000000) 

set(CFG_DDR_GU_ADDR (/*lint -save -e778 -e835*/((DDR_APP_ACP_ADDR) + (DDR_APP_ACP_SIZE))/*lint -restore */ )) 

set(CFG_DDR_GU_SIZE 0x000C0000) 

set(CFG_DDR_UPA_ADDR DDR_GU_ADDR) 

set(CFG_DDR_UPA_SIZE 0x00024000) 

set(CFG_DDR_CQI_ADDR ((DDR_UPA_ADDR) + (DDR_UPA_SIZE))) 

set(CFG_DDR_CQI_SIZE 0x00003400) 

set(CFG_DDR_APT_ADDR ((DDR_CQI_ADDR) + (DDR_CQI_SIZE))) 

set(CFG_DDR_APT_SIZE 0x00008400) 

set(CFG_DDR_ET_ADDR ((DDR_APT_ADDR) + (DDR_APT_SIZE))) 

set(CFG_DDR_ET_SIZE 0x00004800) 

set(CFG_DDR_NV_ADDR ((DDR_ET_ADDR) + (DDR_ET_SIZE))) 

set(CFG_DDR_NV_SIZE 0x00000000) 

set(CFG_DDR_ZSP_UP_ADDR (/*lint -save -e778 -e835*/((DDR_NV_ADDR) + (DDR_NV_SIZE))/*lint -restore */ )) 

set(CFG_DDR_ZSP_UP_SIZE 0x00008000) 

set(CFG_DDR_ZSP_UP_1_ADDR ((DDR_ZSP_UP_ADDR) + (DDR_ZSP_UP_SIZE))) 

set(CFG_DDR_ZSP_UP_1_SIZE 0x00008000) 

set(CFG_DDR_ECS_TEE_ADDR ((DDR_ZSP_UP_1_ADDR) + (DDR_ZSP_UP_1_SIZE))) 

set(CFG_DDR_ECS_TEE_SIZE 0x00001800) 

set(CFG_DDR_MDM_GU_RESERVE_ADDR ((DDR_ECS_TEE_ADDR) + (DDR_ECS_TEE_SIZE))) 

set(CFG_DDR_MDM_GU_RESERVE_SIZE 0x0007A800) 

set(CFG_DDR_TLPHY_IMAGE_ADDR     	 ((DDR_MDM_GU_RESERVE_ADDR) + (DDR_MDM_GU_RESERVE_SIZE))) 

set(CFG_DDR_TLPHY_IMAGE_SIZE     	 0x340000) 

set(CFG_DDR_MCORE_ADDR (( DDR_TLPHY_IMAGE_ADDR ) + (DDR_TLPHY_IMAGE_SIZE))) 

set(CFG_DDR_MCORE_SIZE 0x8600000) 

set(CFG_DDR_MCORE_DTS_ADDR ((DDR_MCORE_ADDR) + (DDR_MCORE_SIZE))) 

set(CFG_DDR_MCORE_DTS_SIZE 0x0100000) 

set(CFG_DDR_CBBE_IMAGE_ADDR ((DDR_MCORE_DTS_ADDR) + (DDR_MCORE_DTS_SIZE))) 

set(CFG_DDR_CBBE_IMAGE_SIZE 0x200000) 

set(CFG_DDR_LPHY_SDR_ADDR		 ((DDR_CBBE_IMAGE_ADDR) + (DDR_CBBE_IMAGE_SIZE))) 

set(CFG_DDR_LPHY_SDR_SIZE     	 0x200000) 

set(CFG_DDR_LCS_ADDR ((DDR_LPHY_SDR_ADDR) + (DDR_LPHY_SDR_SIZE))) 

set(CFG_DDR_LCS_SIZE 0x280000) 

set(CFG_DDR_SEC_SHARED_ADDR ((DDR_LCS_ADDR) + (DDR_LCS_SIZE))) 

set(CFG_DDR_SEC_SHARED_SIZE 0x80000) 

set(CFG_DDR_ACORE_ADDR ((DDR_SEC_SHARED_ADDR) + (DDR_SEC_SHARED_SIZE))) 

set(CFG_DDR_ACORE_SIZE 0x0) 

set(CFG_DDR_ACORE_DTS_ADDR (/*lint -save -e778 -e835*/((DDR_ACORE_ADDR) + (DDR_ACORE_SIZE))/*lint -restore */ )) 

set(CFG_DDR_ACORE_DTS_SIZE 0x0) 

set(CFG_DDR_MDM_ACP_ADDR (/*lint -save -e778 -e835*/((DDR_ACORE_DTS_ADDR) + (DDR_ACORE_DTS_SIZE))/*lint -restore */ )) 

set(CFG_DDR_MDM_ACP_SIZE 0x0) 

if(${CFG_CONFIG_HISI_FAMA} MATCHES "true")
set(CFG_MODEM_SHARED_DDR_BASE (0xA9D00000)) 

else()
set(CFG_MODEM_SHARED_DDR_BASE (0x89D00000)) 

endif()
set(CFG_DDR_SHARED_MEM_ADDR (MODEM_SHARED_DDR_BASE)) 

set(CFG_DDR_SHARED_MEM_SIZE 0x00400000) 

set(CFG_DDR_MNTN_ADDR ((DDR_SHARED_MEM_ADDR) + (DDR_SHARED_MEM_SIZE))) 

set(CFG_DDR_MNTN_SIZE (0x00100000)) 

set(CFG_DDR_SOCP_ADDR ((DDR_MNTN_ADDR) + (DDR_MNTN_SIZE))) 

set(CFG_DDR_SOCP_SIZE 0x01100000) 

set(CFG_DDR_HIFI_ADDR ((DDR_SOCP_ADDR) + (DDR_SOCP_SIZE))) 

set(CFG_DDR_HIFI_SIZE 0x0) 

set(CFG_DDR_HIFI_MBX_ADDR (DDR_SHARED_MEM_ADDR)) 

set(CFG_DDR_HIFI_MBX_SIZE (0X9800)) 

set(CFG_NV_DDR_SIZE 0x280000) 

set(CFG_SHM_SIZE_HIFI_MBX (DDR_HIFI_MBX_SIZE)) 

set(CFG_SHM_SIZE_HIFI (10*1024)) 

set(CFG_SHM_SIZE_TLPHY (12*1024)) 

set(CFG_SHM_SIZE_TEMPERATURE (3*1024)) 

set(CFG_SHM_SIZE_DDM_LOAD (1*1024)) 

set(CFG_SHM_SIZE_MEM_APPA9_PM_BOOT (0)) 

set(CFG_SHM_SIZE_MEM_MDMA9_PM_BOOT (0x2000)) 

set(CFG_SHM_SIZE_TENCILICA_MULT_BAND (0x8000)) 

set(CFG_SHM_SIZE_ICC (0x61800)) 

set(CFG_SHM_SIZE_IPF (0x10000)) 

set(CFG_SHM_SIZE_PSAM (0x1000)) 

set(CFG_SHM_SIZE_WAN (0x8000)) 

set(CFG_SHM_SIZE_NV (NV_DDR_SIZE)) 

set(CFG_SHM_SIZE_M3_MNTN (0)) 

set(CFG_SHM_SIZE_TIMESTAMP (1*1024)) 

set(CFG_SHM_SIZE_IOS (6*1024)) 

set(CFG_SHM_SIZE_RESTORE_AXI (HI_SRAM_SIZE)) 

set(CFG_SHM_SIZE_PMU (0)) 

set(CFG_SHM_SIZE_PTABLE (0)) 

set(CFG_SHM_SIZE_CCORE_RESET (0x400)) 

set(CFG_SHM_SIZE_PM_OM (256*1024)) 

set(CFG_SHM_SIZE_M3PM (0x1000)) 

set(CFG_SHM_SIZE_SLICE_MEM (0x1000)) 

set(CFG_SHM_SIZE_OSA_LOG (0)) 

set(CFG_SHM_SIZE_WAS_LOG (0)) 

set(CFG_SHM_SIZE_SRAM_BAK (0)) 

set(CFG_SHM_SIZE_SRAM_TO_DDR (0)) 

set(CFG_SHM_SIZE_M3RSRACC_BD (0)) 

set(CFG_SHM_SIZE_SIM_MEMORY (256*1024)) 

set(CFG_FEATURE_NV_PARTRION_MULTIPLEX FEATURE_OFF) 

set(CFG_RAT_GU 0) 

set(CFG_RAT_GUL 1) 

set(CFG_RAT_MODE RAT_GUL) 

