<!DOCTYPE html>
<html lang="en-us">

<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1.0">
	<meta http-equiv="X-UA-Compatible" content="ie=edge">
<meta itemprop="name" content="FPGA: UART">
<meta itemprop="description" content="Now that we have a FPGA add in card, we can start to prototype some hardware using this FPGA. The FPGA we got has 15k logic elements, this should be plenty for us to implement many features at once.
One of the first feature I&rsquo;d like to implement is a reliable UART/serial communication card.
Breakdown of the UART Controller  Parallel to serial converter (UART Tx side) Serial to parallel converter (UART Rx side) Interface with S100 Bus Control / Data registers for the serial  Implemeting the serial Tx side The goal here is to implement a TTL UART transimitter."><meta itemprop="datePublished" content="2021-09-05T12:23:09-04:00" />
<meta itemprop="dateModified" content="2021-09-05T12:23:09-04:00" />
<meta itemprop="wordCount" content="329">
<meta itemprop="keywords" content="Software,LLVM,Tutorial," /><meta property="og:title" content="FPGA: UART" />
<meta property="og:description" content="Now that we have a FPGA add in card, we can start to prototype some hardware using this FPGA. The FPGA we got has 15k logic elements, this should be plenty for us to implement many features at once.
One of the first feature I&rsquo;d like to implement is a reliable UART/serial communication card.
Breakdown of the UART Controller  Parallel to serial converter (UART Tx side) Serial to parallel converter (UART Rx side) Interface with S100 Bus Control / Data registers for the serial  Implemeting the serial Tx side The goal here is to implement a TTL UART transimitter." />
<meta property="og:type" content="article" />
<meta property="og:url" content="/posts/fpga_uart/" /><meta property="article:section" content="posts" />
<meta property="article:published_time" content="2021-09-05T12:23:09-04:00" />
<meta property="article:modified_time" content="2021-09-05T12:23:09-04:00" />

<meta name="twitter:card" content="summary"/>
<meta name="twitter:title" content="FPGA: UART"/>
<meta name="twitter:description" content="Now that we have a FPGA add in card, we can start to prototype some hardware using this FPGA. The FPGA we got has 15k logic elements, this should be plenty for us to implement many features at once.
One of the first feature I&rsquo;d like to implement is a reliable UART/serial communication card.
Breakdown of the UART Controller  Parallel to serial converter (UART Tx side) Serial to parallel converter (UART Rx side) Interface with S100 Bus Control / Data registers for the serial  Implemeting the serial Tx side The goal here is to implement a TTL UART transimitter."/>

	<link rel="apple-touch-icon" sizes="180x180" href="/apple-touch-icon.png">
	<link rel="icon" type="image/png" sizes="32x32" href="/favicon-32x32.png">
	<link rel="icon" type="image/png" sizes="16x16" href="/favicon-16x16.png">
	<link rel="manifest" href="/site.webmanifest">
	<link rel="mask-icon" href="/safari-pinned-tab.svg" color="">
	<link rel="shortcut icon" href="/favicon.ico">

	<title>FPGA: UART</title>
	
	<link rel="stylesheet" href="/css/style.min.c693329ce3bac2503f88115a4011a284a06d53e30f484562a37664dc4c5f0a74.css" integrity="sha256-xpMynOO6wlA/iBFaQBGihKBtU+MPSEVio3Zk3ExfCnQ=">
	
</head>

<body id="page">
	
	<header id="site-header" class="animated slideInUp faster">
		<div class="hdr-wrapper section-inner">
			<div class="hdr-left">
				<div class="site-branding">
					<a href="/">The IMSAI Gang</a>
				</div>
				<nav class="site-nav hide-in-mobile">
					<a href="/posts/">Posts</a>
				</nav>
			</div>
			<div class="hdr-right hdr-icons">
				<span class="hdr-social hide-in-mobile"><a href="https://github.com/gt-retro-computing" target="_blank" rel="noopener" title="Github"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-github"><path d="M9 19c-5 1.5-5-2.5-7-3m14 6v-3.87a3.37 3.37 0 0 0-.94-2.61c3.14-.35 6.44-1.54 6.44-7A5.44 5.44 0 0 0 20 4.77 5.07 5.07 0 0 0 19.91 1S18.73.65 16 2.48a13.38 13.38 0 0 0-7 0C6.27.65 5.09 1 5.09 1A5.07 5.07 0 0 0 5 4.77a5.44 5.44 0 0 0-1.5 3.78c0 5.42 3.3 6.61 6.44 7A3.37 3.37 0 0 0 9 18.13V22"></path></svg></a></span><button id="menu-btn" class="hdr-btn" title="Menu"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-menu"><line x1="3" y1="12" x2="21" y2="12"></line><line x1="3" y1="6" x2="21" y2="6"></line><line x1="3" y1="18" x2="21" y2="18"></line></svg></button>
			</div>
		</div>
	</header>
	<div id="mobile-menu" class="animated fast">
		<ul>
			<li><a href="/posts/">Posts</a></li>
		</ul>
	</div>


	<main class="site-main section-inner animated fadeIn faster">
		<article class="thin">
			<header class="post-header">
				<div class="post-meta"><span>Sep 5, 2021</span></div>
				<h1>FPGA: UART</h1>
			</header>
			<div class="content">
				<p>Now that we have a FPGA add in card, we can start to prototype some hardware using 
this FPGA. The FPGA we got has 15k logic elements, this should be plenty for us to 
implement many features at once.</p>
<p>One of the first feature I&rsquo;d like to implement is a reliable UART/serial communication
card.</p>
<h2 id="breakdown-of-the-uart-controller">Breakdown of the UART Controller<a href="#breakdown-of-the-uart-controller" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h2>
<ul>
<li>Parallel to serial converter (UART Tx side)</li>
<li>Serial to parallel converter (UART Rx side)</li>
<li>Interface with S100 Bus</li>
<li>Control / Data registers for the serial</li>
</ul>
<h3 id="implemeting-the-serial-tx-side">Implemeting the serial Tx side<a href="#implemeting-the-serial-tx-side" class="anchor" aria-hidden="true"><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round"><path d="M15 7h3a5 5 0 0 1 5 5 5 5 0 0 1-5 5h-3m-6 0H6a5 5 0 0 1-5-5 5 5 0 0 1 5-5h3"></path><line x1="8" y1="12" x2="16" y2="12"></line></svg></a></h3>
<p>The goal here is to implement a TTL UART transimitter. TTL UART is rather simple to
implement, the line toggle once per bit (at the bit rate frequency). The line normally
idle at high logic level, and drops down for 1 cycle (1 start bit), then send the 8 
bits followed by 1 cycle high (stop bit). This can be implemented by a simple state 
machine.</p>
<p>You can find the implementation code <a href="https://github.com/gt-retro-computing/IMSAI_FPGA_HDL/blob/master/rtl/uart/uart_tx.sv">here</a>.</p>
<p>The module is designed so that the transimitter can run at a different clock than the 
control interface module. This is important, because very likely the bitrate of the 
UART will not be the clock speed at which the majority of the design will be running 
at. The CDC(clock domain crossing) is handled by using a hand-shake method.</p>
<p>The controller can simply put the data on the bus, then signal the wr (write) wire. 
The data / write can be deasserted as soon as the tx module respond with the ack 
signal. After detecting the ack signal, the master can assert the ack_clr signal to 
show that it has recieved the ack. The tx module then becomes ready to recieve the 
next byte.</p>
<p>This can be seen from the following simulation capture showing the transimitter 
sending an &lsquo;0x5A&rsquo; byte. (The yellow waveform is the TTL serial). 
<img src="/image/post/fpga_uart/GTKWave_sim.png" alt="Simulation Capture of Tx"></p>
<p>Also the module work on real hardware, here&rsquo;s a scope capture of it sending the same 
&lsquo;0x5A&rsquo; byte at 115200 baud.</p>
<p><img src="/image/post/fpga_uart/DS1Z_QuickPrint2.png" alt="Scope Capture of Tx"></p>

			</div>
			<hr class="post-end">
			<footer class="post-info">
				<p>Author: Yaotian Feng</p>
				<p>
					<svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-tag meta-icon"><path d="M20.59 13.41l-7.17 7.17a2 2 0 0 1-2.83 0L2 12V2h10l8.59 8.59a2 2 0 0 1 0 2.82z"></path><line x1="7" y1="7" x2="7" y2="7"></line></svg><span class="tag"><a href="/tags/software">Software</a></span><span class="tag"><a href="/tags/llvm">LLVM</a></span><span class="tag"><a href="/tags/tutorial">Tutorial</a></span>
				</p>
				<p><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-file-text"><path d="M14 2H6a2 2 0 0 0-2 2v16a2 2 0 0 0 2 2h12a2 2 0 0 0 2-2V8z"></path><polyline points="14 2 14 8 20 8"></polyline><line x1="16" y1="13" x2="8" y2="13"></line><line x1="16" y1="17" x2="8" y2="17"></line><polyline points="10 9 9 9 8 9"></polyline></svg>329 Words</p>
				<p><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-calendar"><rect x="3" y="4" width="18" height="18" rx="2" ry="2"></rect><line x1="16" y1="2" x2="16" y2="6"></line><line x1="8" y1="2" x2="8" y2="6"></line><line x1="3" y1="10" x2="21" y2="10"></line></svg>2021-09-05</p>
			</footer>
		</article>
		<div class="post-nav thin">
			<a class="next-post" href="/posts/cremenco_tuart_debugging/">
				<span class="post-nav-label"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-arrow-left"><line x1="19" y1="12" x2="5" y2="12"></line><polyline points="12 19 5 12 12 5"></polyline></svg>&nbsp;Newer</span><br><span>Debugging the Cremenco TU-ART Card</span>
			</a>
			<a class="prev-post" href="/posts/fpga_16550uart/">
				<span class="post-nav-label">Older&nbsp;<svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-arrow-right"><line x1="5" y1="12" x2="19" y2="12"></line><polyline points="12 5 19 12 12 19"></polyline></svg></span><br><span>S100 FPGA and 16550 UART</span>
			</a>
		</div>
		<div id="comments" class="thin">
</div>
	</main>

	<footer id="site-footer" class="section-inner thin animated fadeIn faster">
		<p>&copy; 2022 <a href="/">the IMSAI Gang</a></p>
		<p><a href="/posts/index.xml" target="_blank" title="rss"><svg xmlns="http://www.w3.org/2000/svg" width="24" height="24" viewBox="0 0 24 24" fill="none" stroke="currentColor" stroke-width="2" stroke-linecap="round" stroke-linejoin="round" class="feather feather-rss"><path d="M4 11a9 9 0 0 1 9 9"></path><path d="M4 4a16 16 0 0 1 16 16"></path><circle cx="5" cy="19" r="1"></circle></svg></a>
		</p>
	</footer>


	<script src="/js/main.min.17d74807d860815985fea50c0164a0c132f23813ff704cf899739c92249d91e1.js" integrity="sha256-F9dIB9hggVmF/qUMAWSgwTLyOBP/cEz4mXOckiSdkeE="></script>

</body>

</html>
