// Adapted from Infernix a3edb450 src/ops/ple/ple.cu (Apache-2.0).
// Modified for NInfer-3090: ple_embed decodes GGML IQ4_NL rows (Infernix: FP8 E4M3 rows times one
// scale), the norm weights are stored FP32 multipliers, the convolution weight is FP32 [K, C]
// (each channel's taps contiguous; the GGUF's F16 taps widened exactly), and the namespaces and
// includes are NInfer's.

#include "ninfer/ops/ple.h"

#include <cuda_bf16.h>
#include <cuda_fp16.h>

#include <cmath>
#include <stdexcept>
#include <string>

namespace ninfer::ops {
namespace {

using bf16 = __nv_bfloat16;

constexpr int kThreads    = 256;
constexpr int kBlockBytes = 18; // IQ4_NL: FP16 scale + 16 bytes of nibbles
constexpr int kBlockSize  = 32;

// ggml's kvalues_iq4nl (ggml-common.h, llama.cpp b11316).
__constant__ std::int8_t kIq4nlValues[16] = {-127, -104, -83, -65, -49, -35, -22, -10,
                                             1,    13,   25,  38,  53,  69,  89,  113};

void require(bool condition, const char* message) {
    if (!condition) { throw std::invalid_argument(std::string("ple: ") + message); }
}

void check_launch(const char* what) {
    const cudaError_t error = cudaGetLastError();
    if (error != cudaSuccess) {
        throw std::runtime_error(std::string("ple ") + what + ": " + cudaGetErrorString(error));
    }
}

bool contiguous(const Tensor& t, DType dtype) {
    return t.data != nullptr && t.dtype == dtype && t.is_contiguous();
}

__device__ __forceinline__ float sigmoidf(float x) { return 1.0F / (1.0F + expf(-x)); }

__device__ __forceinline__ float block_sum(float value, float* scratch) {
    for (int offset = 16; offset > 0; offset >>= 1) {
        value += __shfl_xor_sync(0xFFFFFFFFU, value, offset);
    }
    const int warp = threadIdx.x / 32, lane = threadIdx.x % 32;
    if (lane == 0) { scratch[warp] = value; }
    __syncthreads();
    float total = 0.0F;
    for (int w = 0; w < blockDim.x / 32; ++w) { total += scratch[w]; }
    __syncthreads();
    return total;
}

// One thread per output value: row (h, t) holds `blocks` IQ4_NL blocks.
__global__ void embed_iq4_nl_kernel(const std::uint8_t* __restrict__ rows, int row_bytes,
                                    int heads, int blocks, bf16* __restrict__ out) {
    const int values = blocks * kBlockSize;
    const int i      = blockIdx.x * blockDim.x + threadIdx.x;
    const int t      = blockIdx.y;
    if (i >= heads * values) { return; }
    const int h = i / values, j = i - h * values;
    const int b = j / kBlockSize, within = j - b * kBlockSize;
    const std::uint8_t* block = rows +
                                (static_cast<std::size_t>(t) * heads + h) * row_bytes +
                                static_cast<std::size_t>(b) * kBlockBytes;
    const auto scale_bits =
        static_cast<unsigned short>(block[0] | (static_cast<unsigned>(block[1]) << 8));
    const float d           = __half2float(__ushort_as_half(scale_bits));
    const std::uint8_t byte = block[2 + (within & 15)];
    const int code          = within < 16 ? (byte & 0xF) : (byte >> 4);
    out[static_cast<std::size_t>(t) * heads * values + i] =
        __float2bfloat16_rn(d * static_cast<float>(kIq4nlValues[code]));
}

// One CTA per (stream, column).
__global__ void __launch_bounds__(kThreads)
    gate_kernel(const bf16* __restrict__ key, const bf16* __restrict__ value,
                const bf16* __restrict__ residual, const float* __restrict__ key_norm,
                const float* __restrict__ query_norm, const float* __restrict__ conv_norm,
                int hidden, int width, float eps, bf16* __restrict__ gated,
                bf16* __restrict__ normalized) {
    __shared__ float scratch[kThreads / 32];
    const int s = blockIdx.x, t = blockIdx.y;
    const std::size_t base =
        static_cast<std::size_t>(t) * width + static_cast<std::size_t>(s) * hidden;
    float key_sq = 0.0F, query_sq = 0.0F;
    for (int d = threadIdx.x; d < hidden; d += blockDim.x) {
        const float k = __bfloat162float(key[base + d]);
        const float q = __bfloat162float(residual[base + d]);
        key_sq += k * k;
        query_sq += q * q;
    }
    const float key_inv   = rsqrtf(block_sum(key_sq, scratch) / static_cast<float>(hidden) + eps);
    const float query_inv = rsqrtf(block_sum(query_sq, scratch) / static_cast<float>(hidden) + eps);
    float dot             = 0.0F;
    for (int d = threadIdx.x; d < hidden; d += blockDim.x) {
        const std::size_t c = static_cast<std::size_t>(s) * hidden + d;
        const float k       = __bfloat162float(key[base + d]) * key_inv * key_norm[c];
        const float q       = __bfloat162float(residual[base + d]) * query_inv * query_norm[c];
        dot += k * q;
    }
    float g          = block_sum(dot, scratch) / sqrtf(static_cast<float>(hidden));
    g                = copysignf(sqrtf(fmaxf(fabsf(g), 1.0e-6F)), g);
    const float gate = sigmoidf(g);
    float gated_sq   = 0.0F;
    for (int d = threadIdx.x; d < hidden; d += blockDim.x) {
        const float v   = gate * __bfloat162float(value[static_cast<std::size_t>(t) * hidden + d]);
        gated[base + d] = __float2bfloat16_rn(v);
        gated_sq += v * v;
    }
    const float gated_inv = rsqrtf(block_sum(gated_sq, scratch) / static_cast<float>(hidden) + eps);
    for (int d = threadIdx.x; d < hidden; d += blockDim.x) {
        const std::size_t c  = static_cast<std::size_t>(s) * hidden + d;
        const float v        = gate * __bfloat162float(value[static_cast<std::size_t>(t) * hidden + d]);
        normalized[base + d] = __float2bfloat16_rn(v * gated_inv * conv_norm[c]);
    }
}

// One thread per (channel, column): reads the pre-update history.
__global__ void conv_kernel(const bf16* __restrict__ gated, const bf16* __restrict__ normalized,
                            const float* __restrict__ weight, int taps, int dilation, int span,
                            int channels, int width, const bf16* __restrict__ states,
                            const std::int32_t* __restrict__ source_slots, int columns,
                            bf16* __restrict__ residual) {
    const int c = blockIdx.x * blockDim.x + threadIdx.x;
    const int t = blockIdx.y;
    if (c >= channels || t >= columns) { return; }
    const int sequence = t / width, local = t % width;
    const int slot     = source_slots[sequence];
    float acc          = 0.0F;
    for (int j = 0; j < taps; ++j) {
        const int source = local - (taps - 1 - j) * dilation;
        float x;
        if (source >= 0) {
            x = __bfloat162float(
                normalized[static_cast<std::size_t>(sequence * width + source) * channels + c]);
        } else {
            x = __bfloat162float(
                states[(static_cast<std::size_t>(slot) * span + (span + source)) * channels + c]);
        }
        acc += weight[static_cast<std::size_t>(c) * taps + j] * x;
    }
    const std::size_t i = static_cast<std::size_t>(t) * channels + c;
    const float out     = __bfloat162float(gated[i]) + acc * sigmoidf(acc);
    residual[i]         = __float2bfloat16_rn(__bfloat162float(residual[i]) + out);
}

// One thread per (channel, sequence) shifts the history in increasing order, so an in-place
// update (source == destination slot) never reads an element it already overwrote.
__global__ void state_kernel(const bf16* __restrict__ normalized, int span, int channels,
                             int width, int sequences, bf16* __restrict__ states,
                             const std::int32_t* __restrict__ source_slots,
                             const std::int32_t* __restrict__ destination_slots) {
    const int c        = blockIdx.x * blockDim.x + threadIdx.x;
    const int sequence = blockIdx.y;
    if (c >= channels || sequence >= sequences) { return; }
    const int src = source_slots[sequence], dst = destination_slots[sequence];
    for (int k = 0; k < span; ++k) {
        const int index = width - span + k; // column relative to the chunk start
        bf16 v;
        if (index >= 0) {
            v = normalized[static_cast<std::size_t>(sequence * width + index) * channels + c];
        } else {
            v = states[(static_cast<std::size_t>(src) * span + (span + index)) * channels + c];
        }
        states[(static_cast<std::size_t>(dst) * span + k) * channels + c] = v;
    }
}

// ple_conv_commit: the state_kernel shift with a per-row column count, reading row b's columns
// at b * stride.
__global__ void commit_kernel(const bf16* __restrict__ normalized, int span, int channels,
                              int stride, const std::int32_t* __restrict__ commit_columns,
                              bf16* __restrict__ states, const std::int32_t* __restrict__ slots) {
    const int c = blockIdx.x * blockDim.x + threadIdx.x;
    const int b = blockIdx.y;
    if (c >= channels) { return; }
    const int n = commit_columns[b];
    if (n <= 0) { return; }
    const int slot = slots[b];
    for (int k = 0; k < span; ++k) {
        const int index = n - span + k;
        bf16 v;
        if (index >= 0) {
            v = normalized[static_cast<std::size_t>(b * stride + index) * channels + c];
        } else {
            v = states[(static_cast<std::size_t>(slot) * span + (span + index)) * channels + c];
        }
        states[(static_cast<std::size_t>(slot) * span + k) * channels + c] = v;
    }
}

} // namespace

void ple_embed(const Tensor& rows, QType format, Tensor& out, cudaStream_t stream) {
    require(format == QType::GGML_IQ4_NL, "embed decodes GGML IQ4_NL rows only");
    require(contiguous(rows, DType::U8) && contiguous(out, DType::BF16) && rows.ne[3] == 1 &&
                out.ne[2] == 1 && out.ne[3] == 1,
            "embed requires contiguous U8 rows [B, heads, T] and BF16 output");
    const int row_bytes = rows.ne[0], heads = rows.ne[1], columns = rows.ne[2];
    require(row_bytes > 0 && row_bytes % kBlockBytes == 0 && heads > 0 && columns > 0,
            "embed rows must be whole IQ4_NL blocks");
    const int blocks = row_bytes / kBlockBytes;
    const int values = heads * blocks * kBlockSize;
    require(out.ne[0] == values && out.ne[1] == columns, "embed shapes disagree");
    embed_iq4_nl_kernel<<<dim3((values + kThreads - 1) / kThreads, columns), kThreads, 0,
                          stream>>>(static_cast<const std::uint8_t*>(rows.data), row_bytes, heads,
                                    blocks, static_cast<bf16*>(out.data));
    check_launch("embed");
}

void ple_gate(const Tensor& key, const Tensor& value, const Tensor& residual,
              const Tensor& key_norm, const Tensor& query_norm, const Tensor& conv_norm,
              std::int32_t streams, float eps, Tensor& gated, Tensor& normalized,
              cudaStream_t stream) {
    for (const Tensor* t : {&key, &value, &residual, static_cast<const Tensor*>(&gated),
                            static_cast<const Tensor*>(&normalized)}) {
        require(contiguous(*t, DType::BF16), "gate requires contiguous BF16 activations");
    }
    for (const Tensor* t : {&key_norm, &query_norm, &conv_norm}) {
        require(contiguous(*t, DType::FP32), "gate requires contiguous FP32 norm weights");
    }
    const int width = key.ne[0], columns = key.ne[1];
    require(streams > 0 && width % streams == 0, "gate width must hold whole streams");
    const int hidden = width / streams;
    require(value.ne[0] == hidden && value.ne[1] == columns && residual.ne[0] == width &&
                residual.ne[1] == columns && key_norm.numel() == width &&
                query_norm.numel() == width && conv_norm.numel() == width &&
                gated.ne[0] == width && gated.ne[1] == columns && normalized.ne[0] == width &&
                normalized.ne[1] == columns && columns > 0 && eps > 0,
            "gate shapes disagree");
    gate_kernel<<<dim3(streams, columns), kThreads, 0, stream>>>(
        static_cast<const bf16*>(key.data), static_cast<const bf16*>(value.data),
        static_cast<const bf16*>(residual.data), static_cast<const float*>(key_norm.data),
        static_cast<const float*>(query_norm.data), static_cast<const float*>(conv_norm.data),
        hidden, width, eps, static_cast<bf16*>(gated.data), static_cast<bf16*>(normalized.data));
    check_launch("gate");
}

void ple_conv_inject(const Tensor& gated, const Tensor& normalized, const Tensor& weight,
                     std::int32_t dilation, Tensor& states, const Tensor& source_slots,
                     const Tensor& destination_slots, Tensor& residual, cudaStream_t stream) {
    require(contiguous(gated, DType::BF16) && contiguous(normalized, DType::BF16) &&
                contiguous(weight, DType::FP32) && contiguous(states, DType::BF16) &&
                contiguous(residual, DType::BF16) && contiguous(source_slots, DType::I32) &&
                (destination_slots.data == nullptr || contiguous(destination_slots, DType::I32)),
            "conv requires contiguous tensors");
    const int channels = gated.ne[0], columns = gated.ne[1], taps = weight.ne[0];
    const int sequences = source_slots.ne[0];
    const bool update   = destination_slots.data != nullptr;
    require(dilation > 0 && taps > 1 && weight.ne[1] == channels &&
                normalized.ne[0] == channels && normalized.ne[1] == columns &&
                residual.ne[0] == channels && residual.ne[1] == columns && sequences > 0 &&
                (!update || destination_slots.ne[0] == sequences) && columns % sequences == 0,
            "conv shapes disagree");
    const int span = (taps - 1) * dilation;
    require(states.ne[0] == channels && states.ne[1] == span,
            "conv state must be [C, span, slots]");
    const int width = columns / sequences;
    conv_kernel<<<dim3((channels + kThreads - 1) / kThreads, columns), kThreads, 0, stream>>>(
        static_cast<const bf16*>(gated.data), static_cast<const bf16*>(normalized.data),
        static_cast<const float*>(weight.data), taps, dilation, span, channels, width,
        static_cast<const bf16*>(states.data), static_cast<const std::int32_t*>(source_slots.data),
        columns, static_cast<bf16*>(residual.data));
    check_launch("conv");
    if (!update) { return; }
    state_kernel<<<dim3((channels + kThreads - 1) / kThreads, sequences), kThreads, 0, stream>>>(
        static_cast<const bf16*>(normalized.data), span, channels, width, sequences,
        static_cast<bf16*>(states.data), static_cast<const std::int32_t*>(source_slots.data),
        static_cast<const std::int32_t*>(destination_slots.data));
    check_launch("state");
}

void ple_conv_commit(const Tensor& normalized, const Tensor& commit_columns, Tensor& states,
                     const Tensor& slots, cudaStream_t stream) {
    require(contiguous(normalized, DType::BF16) && contiguous(commit_columns, DType::I32) &&
                contiguous(states, DType::BF16) && contiguous(slots, DType::I32),
            "commit requires contiguous tensors");
    const int channels = normalized.ne[0], width = normalized.ne[1], rows = normalized.ne[2];
    require(rows > 0 && width > 0 && commit_columns.ne[0] == rows && slots.ne[0] == rows &&
                states.ne[0] == channels && states.ne[1] > 0,
            "commit shapes disagree");
    commit_kernel<<<dim3((channels + kThreads - 1) / kThreads, rows), kThreads, 0, stream>>>(
        static_cast<const bf16*>(normalized.data), states.ne[1], channels, width,
        static_cast<const std::int32_t*>(commit_columns.data), static_cast<bf16*>(states.data),
        static_cast<const std::int32_t*>(slots.data));
    check_launch("commit");
}

} // namespace ninfer::ops
