/* Generated by Yosys 0.18+10 (git sha1 07c42e625, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module fabric_primitive_example_design_2(i_buf_out, clk_buf_out, rst_i_buf_out, i_buf_mux1_sel, i_buf_mux2_sel, p_ibuf, g_ibuf, ram_out, \ram_inst.addr , \ram_inst.we , \ff_inst1.Q , \$auto$clkbufmap.cc:262:execute$657 , \$iopadmap$clk );
  input \$iopadmap$clk ;
  output \$auto$clkbufmap.cc:262:execute$657 ;
  input clk_buf_out;
  output \ff_inst1.Q ;
  input g_ibuf;
  input i_buf_mux1_sel;
  input i_buf_mux2_sel;
  input [2:0] i_buf_out;
  input p_ibuf;
  input [5:0] \ram_inst.addr ;
  input \ram_inst.we ;
  output ram_out;
  input rst_i_buf_out;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap686$iopadmap$primitive_example_design_2.ibuf5_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap686$iopadmap$primitive_example_design_2.ibuf5_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap685$iopadmap$primitive_example_design_2.ibuf4_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap685$iopadmap$primitive_example_design_2.ibuf4_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap685$iopadmap$primitive_example_design_2.ibuf4_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap684$iopadmap$primitive_example_design_2.in_p_2.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap684$iopadmap$primitive_example_design_2.in_p_2.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap684$iopadmap$primitive_example_design_2.in_p_2.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap683$iopadmap$primitive_example_design_2.ibuf3_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap683$iopadmap$primitive_example_design_2.ibuf3_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap683$iopadmap$primitive_example_design_2.ibuf3_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap682$iopadmap$primitive_example_design_2.ibuf2_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap682$iopadmap$primitive_example_design_2.ibuf2_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap682$iopadmap$primitive_example_design_2.ibuf2_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap681$iopadmap$primitive_example_design_2.ram_addr_3.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap681$iopadmap$primitive_example_design_2.ram_addr_3.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap681$iopadmap$primitive_example_design_2.ram_addr_3.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap680$iopadmap$primitive_example_design_2.ibuf1_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap680$iopadmap$primitive_example_design_2.ibuf1_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap680$iopadmap$primitive_example_design_2.ibuf1_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap679$iopadmap$primitive_example_design_2.mux1_sel_n.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap679$iopadmap$primitive_example_design_2.mux1_sel_n.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap679$iopadmap$primitive_example_design_2.mux1_sel_n.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap678$iopadmap$primitive_example_design_2.ram_addr_2.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap678$iopadmap$primitive_example_design_2.ram_addr_2.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap678$iopadmap$primitive_example_design_2.ram_addr_2.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap677$iopadmap$primitive_example_design_2.in_n.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap677$iopadmap$primitive_example_design_2.in_n.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap677$iopadmap$primitive_example_design_2.in_n.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap676$iopadmap$primitive_example_design_2.in_n_1.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap676$iopadmap$primitive_example_design_2.in_n_1.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap676$iopadmap$primitive_example_design_2.in_n_1.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap675$iopadmap$primitive_example_design_2.in_n_2.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap675$iopadmap$primitive_example_design_2.in_n_2.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap675$iopadmap$primitive_example_design_2.in_n_2.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap674$iopadmap$primitive_example_design_2.ibuf14_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap674$iopadmap$primitive_example_design_2.ibuf14_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap674$iopadmap$primitive_example_design_2.ibuf14_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap673$iopadmap$primitive_example_design_2.ibuf11_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap673$iopadmap$primitive_example_design_2.ibuf11_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap673$iopadmap$primitive_example_design_2.ibuf11_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap672$iopadmap$primitive_example_design_2.in_p.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap672$iopadmap$primitive_example_design_2.in_p.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap672$iopadmap$primitive_example_design_2.in_p.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap671$iopadmap$primitive_example_design_2.ram_addr.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap671$iopadmap$primitive_example_design_2.ram_addr.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap671$iopadmap$primitive_example_design_2.ram_addr.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap670$iopadmap$primitive_example_design_2.buft_out_n.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap670$iopadmap$primitive_example_design_2.buft_out_n.C ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap670$iopadmap$primitive_example_design_2.buft_out_n.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap669$iopadmap$primitive_example_design_2.ram_addr_1.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap669$iopadmap$primitive_example_design_2.ram_addr_1.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap669$iopadmap$primitive_example_design_2.ram_addr_1.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap668$iopadmap$primitive_example_design_2.P.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap668$iopadmap$primitive_example_design_2.P.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap668$iopadmap$primitive_example_design_2.P.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap667$iopadmap$primitive_example_design_2.in_p_1.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap667$iopadmap$primitive_example_design_2.in_p_1.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap667$iopadmap$primitive_example_design_2.in_p_1.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap666$iopadmap$primitive_example_design_2.ibuf9_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap666$iopadmap$primitive_example_design_2.ibuf9_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap666$iopadmap$primitive_example_design_2.ibuf9_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap665$iopadmap$primitive_example_design_2.rst_p.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap665$iopadmap$primitive_example_design_2.rst_p.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap665$iopadmap$primitive_example_design_2.rst_p.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap664$iopadmap$primitive_example_design_2.clk.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap664$iopadmap$primitive_example_design_2.clk.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap664$iopadmap$primitive_example_design_2.clk.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap663$iopadmap$primitive_example_design_2.G.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap663$iopadmap$primitive_example_design_2.G.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap663$iopadmap$primitive_example_design_2.G.O ;
  wire \$iopadmap$clk ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap690$iopadmap$primitive_example_design_2.ram_addr_5.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap691$iopadmap$primitive_example_design_2.ram_we.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap690$iopadmap$primitive_example_design_2.ram_addr_5.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap686$iopadmap$primitive_example_design_2.ibuf5_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap687$iopadmap$primitive_example_design_2.ram_addr_4.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap694$iopadmap$primitive_example_design_2.buft_out_p.C ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap695$iopadmap$primitive_example_design_2.mux1_sel_p.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap697$iopadmap$primitive_example_design_2.ibuf7_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap697$iopadmap$primitive_example_design_2.ibuf7_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap695$iopadmap$primitive_example_design_2.mux1_sel_p.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap696$iopadmap$primitive_example_design_2.ibuf13_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap696$iopadmap$primitive_example_design_2.ibuf13_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap694$iopadmap$primitive_example_design_2.buft_out_p.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap692$iopadmap$primitive_example_design_2.rst_n.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap695$iopadmap$primitive_example_design_2.mux1_sel_p.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap693$iopadmap$primitive_example_design_2.ibuf12_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap692$iopadmap$primitive_example_design_2.rst_n.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap691$iopadmap$primitive_example_design_2.ram_we.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap692$iopadmap$primitive_example_design_2.rst_n.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap689$iopadmap$primitive_example_design_2.ibuf6_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap691$iopadmap$primitive_example_design_2.ram_we.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap689$iopadmap$primitive_example_design_2.ibuf6_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap696$iopadmap$primitive_example_design_2.ibuf13_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap693$iopadmap$primitive_example_design_2.ibuf12_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap690$iopadmap$primitive_example_design_2.ram_addr_5.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap693$iopadmap$primitive_example_design_2.ibuf12_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap697$iopadmap$primitive_example_design_2.ibuf7_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap689$iopadmap$primitive_example_design_2.ibuf6_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap688$iopadmap$primitive_example_design_2.ibuf10_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap687$iopadmap$primitive_example_design_2.ram_addr_4.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap687$iopadmap$primitive_example_design_2.ram_addr_4.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap688$iopadmap$primitive_example_design_2.ibuf10_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap688$iopadmap$primitive_example_design_2.ibuf10_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap698$iopadmap$primitive_example_design_2.mux2_sel_p.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap694$iopadmap$primitive_example_design_2.buft_out_p.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:11.12-11.13" *)
  wire \$techmap662$auto$clkbufmap.cc:261:execute$656.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:10.12-10.13" *)
  wire \$techmap661$auto$clkbufmap.cc:261:execute$659.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:11.12-11.13" *)
  wire \$techmap661$auto$clkbufmap.cc:261:execute$659.O ;
  wire \$auto$clkbufmap.cc:294:execute$658 ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap698$iopadmap$primitive_example_design_2.mux2_sel_p.I ;
  wire \$auto$clkbufmap.cc:262:execute$657 ;
  wire \$abc$324$auto$memory_dff.cc:785:handle_rd_port_addr$50[0] ;
  wire \$abc$324$auto$rtlil.cc:2384:Not$55 ;
  (* keep = 32'h00000001 *)
  wire \$auto$memory_dff.cc:778:handle_rd_port_addr$44 ;
  (* keep = 32'h00000001 *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] \$auto$memory_dff.cc:780:handle_rd_port_addr$46 ;
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] \$auto$memory_dff.cc:785:handle_rd_port_addr$50 ;
  (* unused_bits = "1 2 3 4 5 6 7 8" *)
  wire [8:0] \$auto$memory_libmap.cc:1890:emit_port$56 ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:461.28-461.34" *)
  (* unused_bits = "0" *)
  wire \$techmap76\ram_inst.ram.0.0.C1DATA ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:498.14-498.27" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap76\ram_inst.ram.0.0.PORT_A1_RDATA ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:500.14-500.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap76\ram_inst.ram.0.0.PORT_A2_RDATA ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:499.14-499.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap76\ram_inst.ram.0.0.PORT_B1_RDATA ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:501.14-501.27" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17" *)
  wire [17:0] \$techmap76\ram_inst.ram.0.0.PORT_B2_RDATA ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap699$iopadmap$primitive_example_design_2.q_p.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap706$iopadmap$primitive_example_design_2.ibuf8_en.I ;
  (* src = "./rtl/primitive_example_design_2.v:22.10-22.19" *)
  wire Q_buff_in;
  (* src = "./rtl/primitive_example_design_2.v:20.18-20.25" *)
  wire acc_out;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap699$iopadmap$primitive_example_design_2.q_p.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap703$iopadmap$primitive_example_design_2.mux2_sel_n.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap705$iopadmap$primitive_example_design_2.ibuf16_en.EN ;
  (* src = "./rtl/primitive_example_design_2.v:15.21-15.32" *)
  (* src = "./rtl/primitive_example_design_2.v:15.21-15.32" *)
  wire clk_buf_out;
  (* src = "./rtl/primitive_example_design_2.v:19.10-19.20" *)
  wire dffnre_out;
  (* hdlname = "ff_inst1 D" *)
  (* src = "./rtl/primitive_example_design_2.v:49.15-49.66|./rtl/primitive_example_design_2.v:80.11-80.12" *)
  wire \ff_inst1.D ;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:49.15-49.66|./rtl/primitive_example_design_2.v:81.16-81.17" *)
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:49.15-49.66|./rtl/primitive_example_design_2.v:81.16-81.17" *)
  wire \ff_inst1.Q ;
  (* src = "./rtl/primitive_example_design_2.v:18.21-18.27" *)
  (* src = "./rtl/primitive_example_design_2.v:18.21-18.27" *)
  wire g_ibuf;
  (* src = "./rtl/primitive_example_design_2.v:17.24-17.38" *)
  (* src = "./rtl/primitive_example_design_2.v:17.24-17.38" *)
  wire i_buf_mux1_sel;
  (* src = "./rtl/primitive_example_design_2.v:17.39-17.53" *)
  (* src = "./rtl/primitive_example_design_2.v:17.39-17.53" *)
  wire i_buf_mux2_sel;
  (* src = "./rtl/primitive_example_design_2.v:13.16-13.25" *)
  (* src = "./rtl/primitive_example_design_2.v:13.16-13.25" *)
  wire [2:0] i_buf_out;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap704$iopadmap$primitive_example_design_2.ibuf0_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap705$iopadmap$primitive_example_design_2.ibuf16_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap706$iopadmap$primitive_example_design_2.ibuf8_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap707$abc$650$auto$blifparse.cc:515:parse_blif$655.Y ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap706$iopadmap$primitive_example_design_2.ibuf8_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap708$abc$650$auto$blifparse.cc:515:parse_blif$654.Y ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap705$iopadmap$primitive_example_design_2.ibuf16_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap704$iopadmap$primitive_example_design_2.ibuf0_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap700$iopadmap$primitive_example_design_2.obuft_oe.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap702$iopadmap$primitive_example_design_2.ibuf15_en.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:39.16-39.17" *)
  wire \$techmap701$iopadmap$primitive_example_design_2.q_n.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap702$iopadmap$primitive_example_design_2.ibuf15_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap701$iopadmap$primitive_example_design_2.q_n.C ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:37.16-37.17" *)
  wire \$techmap701$iopadmap$primitive_example_design_2.q_n.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap702$iopadmap$primitive_example_design_2.ibuf15_en.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap704$iopadmap$primitive_example_design_2.ibuf0_en.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap700$iopadmap$primitive_example_design_2.obuft_oe.EN ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap700$iopadmap$primitive_example_design_2.obuft_oe.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:26.16-26.17" *)
  wire \$techmap703$iopadmap$primitive_example_design_2.mux2_sel_n.O ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:38.16-38.17" *)
  wire \$techmap699$iopadmap$primitive_example_design_2.q_p.C ;
  (* src = "./rtl/primitive_example_design_2.v:16.10-16.17" *)
  wire lut_out;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:24.16-24.17" *)
  wire \$techmap703$iopadmap$primitive_example_design_2.mux2_sel_n.I ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:25.16-25.18" *)
  wire \$techmap698$iopadmap$primitive_example_design_2.mux2_sel_p.EN ;
  (* src = "./rtl/primitive_example_design_2.v:21.10-21.18" *)
  wire mux2_out;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap708$abc$650$auto$blifparse.cc:515:parse_blif$654.A ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap709$abc$650$auto$blifparse.cc:515:parse_blif$653.Y ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap709$abc$650$auto$blifparse.cc:515:parse_blif$653.A ;
  (* src = "./rtl/primitive_example_design_2.v:18.10-18.13" *)
  wire out;
  (* src = "./rtl/primitive_example_design_2.v:18.14-18.20" *)
  (* src = "./rtl/primitive_example_design_2.v:18.14-18.20" *)
  wire p_ibuf;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap710$abc$650$auto$blifparse.cc:515:parse_blif$651.Y ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [2:0] \$techmap710$abc$650$auto$blifparse.cc:515:parse_blif$651.A ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire [1:0] \$techmap711$abc$650$auto$blifparse.cc:515:parse_blif$652.A ;
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:95.27-95.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:95.27-95.31" *)
  wire [5:0] \ram_inst.addr ;
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:96.8-96.10" *)
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_2.v:61.27-61.116|./rtl/primitive_example_design_2.v:96.8-96.10" *)
  wire \ram_inst.we ;
  (* src = "./rtl/primitive_example_design_2.v:23.10-23.17" *)
  (* src = "./rtl/primitive_example_design_2.v:23.10-23.17" *)
  wire ram_out;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:13.13-13.14" *)
  wire \$techmap711$abc$650$auto$blifparse.cc:515:parse_blif$652.Y ;
  (* src = "./rtl/primitive_example_design_2.v:17.10-17.23" *)
  (* src = "./rtl/primitive_example_design_2.v:17.10-17.23" *)
  wire rst_i_buf_out;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:12.23-12.24" *)
  wire \$techmap707$abc$650$auto$blifparse.cc:515:parse_blif$655.A ;
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:10.12-10.13" *)
  wire \$techmap662$auto$clkbufmap.cc:261:execute$656.I ;
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:59.17-59.93" *)
  CARRY_CHAIN carry_chain_inst (
    .CIN(out),
    .COUT(acc_out),
    .G(g_ibuf),
    .O(\ff_inst1.D ),
    .P(p_ibuf)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$341$auto$blifparse.cc:362:parse_blif$342  (
    .C(\$auto$clkbufmap.cc:294:execute$658 ),
    .D(\ram_inst.we ),
    .E(1'h1),
    .Q(\$auto$memory_dff.cc:778:handle_rd_port_addr$44 ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:55.11-55.90" *)
  DFFRE ff_inst (
    .C(clk_buf_out),
    .D(mux2_out),
    .E(1'h1),
    .Q(Q_buff_in),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "./rtl/primitive_example_design_2.v:45.12-45.92" *)
  DFFNRE ffn_inst (
    .C(clk_buf_out),
    .D(lut_out),
    .E(1'h1),
    .Q(dffnre_out),
    .R(rst_i_buf_out)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$341$auto$blifparse.cc:362:parse_blif$343  (
    .C(\$auto$clkbufmap.cc:294:execute$658 ),
    .D(Q_buff_in),
    .E(1'h1),
    .Q(\$auto$memory_dff.cc:780:handle_rd_port_addr$46 [0]),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:10.11-10.70" *)
  DFFRE \$abc$341$auto$blifparse.cc:362:parse_blif$344  (
    .C(\$auto$clkbufmap.cc:294:execute$658 ),
    .D(\ff_inst1.D ),
    .E(1'h1),
    .Q(\ff_inst1.Q ),
    .R(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$650$auto$blifparse.cc:515:parse_blif$653  (
    .Y(mux2_out),
    .A({ i_buf_mux2_sel, acc_out, \ff_inst1.D  })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'h3e)
  ) \$abc$650$auto$blifparse.cc:515:parse_blif$651  (
    .Y(lut_out),
    .A({ i_buf_out[1:0], i_buf_out[2] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:25.38-25.69" *)
  LUT3 #(
    .INIT_VALUE(8'hac)
  ) \$abc$650$auto$blifparse.cc:515:parse_blif$654  (
    .Y(ram_out),
    .A({ \$auto$memory_dff.cc:778:handle_rd_port_addr$44 , \$abc$324$auto$memory_dff.cc:785:handle_rd_port_addr$50[0] , \$auto$memory_dff.cc:780:handle_rd_port_addr$46 [0] })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:17.38-17.69" *)
  LUT1 #(
    .INIT_VALUE(2'h1)
  ) \$abc$650$auto$blifparse.cc:515:parse_blif$655  (
    .Y(\$abc$324$auto$rtlil.cc:2384:Not$55 ),
    .A(\ram_inst.we )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/lut_map.v:21.38-21.69" *)
  LUT2 #(
    .INIT_VALUE(4'h9)
  ) \$abc$650$auto$blifparse.cc:515:parse_blif$652  (
    .Y(out),
    .A({ i_buf_mux1_sel, dffnre_out })
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_map_new_version.v:495.4-506.3|/home/cschai/github/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis3/brams_final_map_new_version.v:645.7-684.2" *)
  TDP_RAM18KX2 #(
    .INIT1(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT1_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2(16384'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .INIT2_PARITY(2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000),
    .READ_WIDTH_A1(32'h00000009),
    .READ_WIDTH_A2(32'sh00000001),
    .READ_WIDTH_B1(32'h00000009),
    .READ_WIDTH_B2(32'sh00000001),
    .WRITE_WIDTH_A1(32'h00000009),
    .WRITE_WIDTH_A2(32'sh00000001),
    .WRITE_WIDTH_B1(32'h00000009),
    .WRITE_WIDTH_B2(32'sh00000001)
  ) \ram_inst.ram.0.0  (
    .ADDR_A1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_A2(14'hxxxx),
    .ADDR_B1({ 5'h00, \ram_inst.addr , 3'h0 }),
    .ADDR_B2(14'hxxxx),
    .BE_A1(2'h0),
    .BE_A2(2'h0),
    .BE_B1({ 1'h0, \ram_inst.we  }),
    .BE_B2(2'hx),
    .CLK_A1(\$auto$clkbufmap.cc:294:execute$658 ),
    .CLK_A2(1'hx),
    .CLK_B1(\$auto$clkbufmap.cc:294:execute$658 ),
    .CLK_B2(1'hx),
    .RDATA_A1({ \$techmap76\ram_inst.ram.0.0.PORT_A1_RDATA [15:9], \$auto$memory_libmap.cc:1890:emit_port$56 [8], \$auto$memory_dff.cc:785:handle_rd_port_addr$50 [7:1], \$abc$324$auto$memory_dff.cc:785:handle_rd_port_addr$50[0]  }),
    .RDATA_A2({ \$techmap76\ram_inst.ram.0.0.PORT_A2_RDATA [15:1], \$techmap76\ram_inst.ram.0.0.C1DATA  }),
    .RDATA_B1(\$techmap76\ram_inst.ram.0.0.PORT_B1_RDATA [15:0]),
    .RDATA_B2(\$techmap76\ram_inst.ram.0.0.PORT_B2_RDATA [15:0]),
    .REN_A1(\$abc$324$auto$rtlil.cc:2384:Not$55 ),
    .REN_A2(1'hx),
    .REN_B1(1'h0),
    .REN_B2(1'h0),
    .RPARITY_A1(\$techmap76\ram_inst.ram.0.0.PORT_A1_RDATA [17:16]),
    .RPARITY_A2(\$techmap76\ram_inst.ram.0.0.PORT_A2_RDATA [17:16]),
    .RPARITY_B1(\$techmap76\ram_inst.ram.0.0.PORT_B1_RDATA [17:16]),
    .RPARITY_B2(\$techmap76\ram_inst.ram.0.0.PORT_B2_RDATA [17:16]),
    .WDATA_A1(16'hxxxx),
    .WDATA_A2(16'hxxxx),
    .WDATA_B1({ 15'bxxxxxxxx0000000, Q_buff_in }),
    .WDATA_B2(16'hxxxx),
    .WEN_A1(1'h0),
    .WEN_A2(1'h0),
    .WEN_B1(\ram_inst.we ),
    .WEN_B2(1'hx),
    .WPARITY_A1(2'hx),
    .WPARITY_A2(2'hx),
    .WPARITY_B1(2'hx),
    .WPARITY_B2(2'hx)
  );
  assign \$techmap76\ram_inst.ram.0.0.PORT_A2_RDATA [0] = \$techmap76\ram_inst.ram.0.0.C1DATA ;
  assign \$techmap76\ram_inst.ram.0.0.PORT_A1_RDATA [8:0] = { \$auto$memory_libmap.cc:1890:emit_port$56 [8], \$auto$memory_dff.cc:785:handle_rd_port_addr$50 [7:1], \$abc$324$auto$memory_dff.cc:785:handle_rd_port_addr$50[0]  };
  assign \$auto$memory_libmap.cc:1890:emit_port$56 [7:0] = { \$auto$memory_dff.cc:785:handle_rd_port_addr$50 [7:1], \$abc$324$auto$memory_dff.cc:785:handle_rd_port_addr$50[0]  };
  assign \$auto$memory_dff.cc:785:handle_rd_port_addr$50 [0] = \$abc$324$auto$memory_dff.cc:785:handle_rd_port_addr$50[0] ;
  assign \$auto$memory_dff.cc:780:handle_rd_port_addr$46 [6:1] = { \$auto$memory_dff.cc:780:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:780:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:780:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:780:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:780:handle_rd_port_addr$46 [7], \$auto$memory_dff.cc:780:handle_rd_port_addr$46 [7] };
  assign \$auto$clkbufmap.cc:262:execute$657  = \$iopadmap$clk ;
endmodule
