--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -a -s 2
-n 3 -fastpaths -xml SingleCoreProcessor.twx SingleCoreProcessor.ncd -o
SingleCoreProcessor.twr SingleCoreProcessor.pcf

Design file:              SingleCoreProcessor.ncd
Physical constraint file: SingleCoreProcessor.pcf
Device,package,speed:     xc7k70t,fbg676,C,-2 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: Default period analysis for net "clk_BUFGP" 

 116991150 paths analyzed, 5019 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   8.061ns.
--------------------------------------------------------------------------------

Paths for end point Core0/ID_NextPC[15]_dff_0_14 (SLICE_X49Y135.C1), 28965 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.061ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/ID_NextPC[15]_dff_0_14 (FF)
  Data Path Delay:      7.884ns (Levels of Logic = 11)
  Clock Path Skew:      -0.142ns (0.959 - 1.101)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/ID_NextPC[15]_dff_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y141.AMUX   Tshcko                0.316   Core0/REG_I[31]_dff_10<14>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X18Y178.A2     net (fanout=280)      2.093   Core0/REG_I[31]_dff_10<17>
    SLICE_X18Y178.A      Tilo                  0.043   Core0/uRF/Mmux_DoutD_957
                                                       Core0/uRF/Mmux_DoutA_952
    SLICE_X21Y172.D1     net (fanout=1)        0.613   Core0/uRF/Mmux_DoutA_952
    SLICE_X21Y172.CMUX   Topdc                 0.242   Core0/uRF/Mmux_DoutA_717
                                                       Core0/uRF/Mmux_DoutA_417
                                                       Core0/uRF/Mmux_DoutA_2_f7_16
    SLICE_X35Y150.D1     net (fanout=2)        1.156   Core0/ID_RegDA<25>
    SLICE_X35Y150.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ5
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X39Y133.A5     net (fanout=1)        0.738   Core0/uBranchCTRL/FlagZ5
    SLICE_X39Y133.A      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X39Y133.B5     net (fanout=2)        0.155   Core0/uBranchCTRL/FlagZ
    SLICE_X39Y133.B      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X45Y132.A2     net (fanout=15)       0.613   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X45Y132.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<1>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement16
    SLICE_X48Y130.B1     net (fanout=1)        0.626   Core0/uBranchCTRL/PCIncrement<1>
    SLICE_X48Y130.COUT   Topcyb                0.299   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X48Y131.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X48Y131.COUT   Tbyp                  0.054   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X48Y132.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X48Y132.COUT   Tbyp                  0.054   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X48Y133.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X48Y133.CMUX   Tcinc                 0.196   Core0/REG_PC[15]_dff_3<0>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor<15>
    SLICE_X49Y135.C1     net (fanout=1)        0.522   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<14>
    SLICE_X49Y135.CLK    Tas                  -0.008   Core0/ID_NextPC[15]_dff_0<13>
                                                       Core0/uBranchCTRL/Mmux_NextPC61
                                                       Core0/ID_NextPC[15]_dff_0_14
    -------------------------------------------------  ---------------------------
    Total                                      7.884ns (1.368ns logic, 6.516ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.974ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/ID_NextPC[15]_dff_0_14 (FF)
  Data Path Delay:      7.797ns (Levels of Logic = 11)
  Clock Path Skew:      -0.142ns (0.959 - 1.101)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/ID_NextPC[15]_dff_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y141.AMUX   Tshcko                0.316   Core0/REG_I[31]_dff_10<14>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X22Y181.A6     net (fanout=280)      1.821   Core0/REG_I[31]_dff_10<17>
    SLICE_X22Y181.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_857
                                                       Core0/uRF/Mmux_DoutA_857
    SLICE_X22Y169.C1     net (fanout=1)        0.828   Core0/uRF/Mmux_DoutA_857
    SLICE_X22Y169.CMUX   Tilo                  0.239   Core0/uRF/Mmux_DoutA_719
                                                       Core0/uRF/Mmux_DoutA_319
                                                       Core0/uRF/Mmux_DoutA_2_f7_18
    SLICE_X35Y150.D3     net (fanout=2)        1.129   Core0/ID_RegDA<27>
    SLICE_X35Y150.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ5
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X39Y133.A5     net (fanout=1)        0.738   Core0/uBranchCTRL/FlagZ5
    SLICE_X39Y133.A      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X39Y133.B5     net (fanout=2)        0.155   Core0/uBranchCTRL/FlagZ
    SLICE_X39Y133.B      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X45Y132.A2     net (fanout=15)       0.613   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X45Y132.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<1>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement16
    SLICE_X48Y130.B1     net (fanout=1)        0.626   Core0/uBranchCTRL/PCIncrement<1>
    SLICE_X48Y130.COUT   Topcyb                0.299   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X48Y131.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X48Y131.COUT   Tbyp                  0.054   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X48Y132.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X48Y132.COUT   Tbyp                  0.054   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X48Y133.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X48Y133.CMUX   Tcinc                 0.196   Core0/REG_PC[15]_dff_3<0>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor<15>
    SLICE_X49Y135.C1     net (fanout=1)        0.522   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<14>
    SLICE_X49Y135.CLK    Tas                  -0.008   Core0/ID_NextPC[15]_dff_0<13>
                                                       Core0/uBranchCTRL/Mmux_NextPC61
                                                       Core0/ID_NextPC[15]_dff_0_14
    -------------------------------------------------  ---------------------------
    Total                                      7.797ns (1.365ns logic, 6.432ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.875ns (data path - clock path skew + uncertainty)
  Source:               Core0/REG_I[31]_dff_10_17 (FF)
  Destination:          Core0/ID_NextPC[15]_dff_0_14 (FF)
  Data Path Delay:      7.698ns (Levels of Logic = 11)
  Clock Path Skew:      -0.142ns (0.959 - 1.101)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/REG_I[31]_dff_10_17 to Core0/ID_NextPC[15]_dff_0_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y141.AMUX   Tshcko                0.316   Core0/REG_I[31]_dff_10<14>
                                                       Core0/REG_I[31]_dff_10_17
    SLICE_X17Y172.A1     net (fanout=280)      1.868   Core0/REG_I[31]_dff_10<17>
    SLICE_X17Y172.A      Tilo                  0.043   Core0/uRF/Mmux_DoutA_959
                                                       Core0/uRF/Mmux_DoutA_959
    SLICE_X22Y169.D1     net (fanout=1)        0.684   Core0/uRF/Mmux_DoutA_959
    SLICE_X22Y169.CMUX   Topdc                 0.237   Core0/uRF/Mmux_DoutA_719
                                                       Core0/uRF/Mmux_DoutA_419
                                                       Core0/uRF/Mmux_DoutA_2_f7_18
    SLICE_X35Y150.D3     net (fanout=2)        1.129   Core0/ID_RegDA<27>
    SLICE_X35Y150.D      Tilo                  0.043   Core0/uBranchCTRL/FlagZ5
                                                       Core0/uBranchCTRL/FlagZ5
    SLICE_X39Y133.A5     net (fanout=1)        0.738   Core0/uBranchCTRL/FlagZ5
    SLICE_X39Y133.A      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/FlagZ7
    SLICE_X39Y133.B5     net (fanout=2)        0.155   Core0/uBranchCTRL/FlagZ
    SLICE_X39Y133.B      Tilo                  0.043   Core0/uBranchCTRL/Mmux_PCIncrement101
                                                       Core0/uBranchCTRL/Mmux_PCIncrement1011
    SLICE_X45Y132.A2     net (fanout=15)       0.613   Core0/uBranchCTRL/Mmux_PCIncrement101
    SLICE_X45Y132.A      Tilo                  0.043   Core0/uBranchCTRL/PCIncrement<1>
                                                       Core0/uBranchCTRL/Mmux_PCIncrement16
    SLICE_X48Y130.B1     net (fanout=1)        0.626   Core0/uBranchCTRL/PCIncrement<1>
    SLICE_X48Y130.COUT   Topcyb                0.299   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_lut<1>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X48Y131.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<3>
    SLICE_X48Y131.COUT   Tbyp                  0.054   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X48Y132.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<7>
    SLICE_X48Y132.COUT   Tbyp                  0.054   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X48Y133.CIN    net (fanout=1)        0.000   Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_cy<11>
    SLICE_X48Y133.CMUX   Tcinc                 0.196   Core0/REG_PC[15]_dff_3<0>
                                                       Core0/uBranchCTRL/Madd_PC[15]_PCIncrement[15]_add_15_OUT_xor<15>
    SLICE_X49Y135.C1     net (fanout=1)        0.522   Core0/uBranchCTRL/PC[15]_PCIncrement[15]_add_15_OUT<14>
    SLICE_X49Y135.CLK    Tas                  -0.008   Core0/ID_NextPC[15]_dff_0<13>
                                                       Core0/uBranchCTRL/Mmux_NextPC61
                                                       Core0/ID_NextPC[15]_dff_0_14
    -------------------------------------------------  ---------------------------
    Total                                      7.698ns (1.363ns logic, 6.335ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_26_22 (SLICE_X32Y154.A6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.026ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpA[32]_dff_16_5 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_26_22 (FF)
  Data Path Delay:      8.005ns (Levels of Logic = 5)
  Clock Path Skew:      0.014ns (1.101 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpA[32]_dff_16_5 to Core0/MEM_ExResult[31]_dff_26_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y142.CQ     Tcko                  0.223   Core0/EX_OpA[32]_dff_16<6>
                                                       Core0/EX_OpA[32]_dff_16_5
    DSP48_X1Y56.B5       net (fanout=17)       0.699   Core0/EX_OpA[32]_dff_16<5>
    DSP48_X1Y56.PCOUT0   Tdspdo_B_PCOUT_MULT   2.749   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y57.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y57.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y58.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y58.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y59.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y59.P20      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X32Y154.A6     net (fanout=1)        0.810   Core0/uALU/uMultiplier.auxRes<54>
    SLICE_X32Y154.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_26<23>
                                                       Core0/uALU/Res<22>
                                                       Core0/MEM_ExResult[31]_dff_26_22
    -------------------------------------------------  ---------------------------
    Total                                      8.005ns (6.496ns logic, 1.509ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.026ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpA[32]_dff_16_5 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_26_22 (FF)
  Data Path Delay:      8.005ns (Levels of Logic = 5)
  Clock Path Skew:      0.014ns (1.101 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpA[32]_dff_16_5 to Core0/MEM_ExResult[31]_dff_26_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y142.CQ     Tcko                  0.223   Core0/EX_OpA[32]_dff_16<6>
                                                       Core0/EX_OpA[32]_dff_16_5
    DSP48_X1Y56.B5       net (fanout=17)       0.699   Core0/EX_OpA[32]_dff_16<5>
    DSP48_X1Y56.PCOUT9   Tdspdo_B_PCOUT_MULT   2.749   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y57.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y58.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y58.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y59.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y59.P20      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X32Y154.A6     net (fanout=1)        0.810   Core0/uALU/uMultiplier.auxRes<54>
    SLICE_X32Y154.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_26<23>
                                                       Core0/uALU/Res<22>
                                                       Core0/MEM_ExResult[31]_dff_26_22
    -------------------------------------------------  ---------------------------
    Total                                      8.005ns (6.496ns logic, 1.509ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.026ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpA[32]_dff_16_5 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_26_22 (FF)
  Data Path Delay:      8.005ns (Levels of Logic = 5)
  Clock Path Skew:      0.014ns (1.101 - 1.087)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpA[32]_dff_16_5 to Core0/MEM_ExResult[31]_dff_26_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y142.CQ     Tcko                  0.223   Core0/EX_OpA[32]_dff_16<6>
                                                       Core0/EX_OpA[32]_dff_16_5
    DSP48_X1Y56.B5       net (fanout=17)       0.699   Core0/EX_OpA[32]_dff_16<5>
    DSP48_X1Y56.PCOUT1   Tdspdo_B_PCOUT_MULT   2.749   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y57.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y57.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y58.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y58.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y59.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y59.P20      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X32Y154.A6     net (fanout=1)        0.810   Core0/uALU/uMultiplier.auxRes<54>
    SLICE_X32Y154.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_26<23>
                                                       Core0/uALU/Res<22>
                                                       Core0/MEM_ExResult[31]_dff_26_22
    -------------------------------------------------  ---------------------------
    Total                                      8.005ns (6.496ns logic, 1.509ns route)
                                                       (81.1% logic, 18.9% route)

--------------------------------------------------------------------------------

Paths for end point Core0/MEM_ExResult[31]_dff_26_13 (SLICE_X41Y147.C6), 3842827 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.017ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_18_16 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_26_13 (FF)
  Data Path Delay:      7.841ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.962 - 1.103)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_18_16 to Core0/MEM_ExResult[31]_dff_26_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y149.AQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_18<19>
                                                       Core0/EX_OpB[32]_dff_18_16
    DSP48_X1Y56.A16      net (fanout=3)        0.512   Core0/EX_OpB[32]_dff_18<16>
    DSP48_X1Y56.PCOUT0   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y57.PCIN0    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_0
    DSP48_X1Y57.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y58.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y58.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y59.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y59.P11      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X41Y147.C6     net (fanout=1)        0.667   Core0/uALU/uMultiplier.auxRes<45>
    SLICE_X41Y147.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_26<13>
                                                       Core0/uALU/Res<13>
                                                       Core0/MEM_ExResult[31]_dff_26_13
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (6.662ns logic, 1.179ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.017ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_18_16 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_26_13 (FF)
  Data Path Delay:      7.841ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.962 - 1.103)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_18_16 to Core0/MEM_ExResult[31]_dff_26_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y149.AQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_18<19>
                                                       Core0/EX_OpB[32]_dff_18_16
    DSP48_X1Y56.A16      net (fanout=3)        0.512   Core0/EX_OpB[32]_dff_18<16>
    DSP48_X1Y56.PCOUT9   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y57.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_9
    DSP48_X1Y57.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y58.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y58.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y59.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y59.P11      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X41Y147.C6     net (fanout=1)        0.667   Core0/uALU/uMultiplier.auxRes<45>
    SLICE_X41Y147.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_26<13>
                                                       Core0/uALU/Res<13>
                                                       Core0/MEM_ExResult[31]_dff_26_13
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (6.662ns logic, 1.179ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.017ns (data path - clock path skew + uncertainty)
  Source:               Core0/EX_OpB[32]_dff_18_16 (FF)
  Destination:          Core0/MEM_ExResult[31]_dff_26_13 (FF)
  Data Path Delay:      7.841ns (Levels of Logic = 5)
  Clock Path Skew:      -0.141ns (0.962 - 1.103)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Core0/EX_OpB[32]_dff_18_16 to Core0/MEM_ExResult[31]_dff_26_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y149.AQ     Tcko                  0.259   Core0/EX_OpB[32]_dff_18<19>
                                                       Core0/EX_OpB[32]_dff_18_16
    DSP48_X1Y56.A16      net (fanout=3)        0.512   Core0/EX_OpB[32]_dff_18<16>
    DSP48_X1Y56.PCOUT1   Tdspdo_A_PCOUT_MULT   2.879   Core0/uALU/Mmult_uMultiplier.auxRes
                                                       Core0/uALU/Mmult_uMultiplier.auxRes
    DSP48_X1Y57.PCIN1    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes_PCOUT_to_Mmult_uMultiplier.auxRes1_PCIN_1
    DSP48_X1Y57.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes1
                                                       Core0/uALU/Mmult_uMultiplier.auxRes1
    DSP48_X1Y58.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes1_PCOUT_to_Mmult_uMultiplier.auxRes2_PCIN_9
    DSP48_X1Y58.PCOUT9   Tdspdo_PCIN_PCOUT     1.219   Core0/uALU/Mmult_uMultiplier.auxRes2
                                                       Core0/uALU/Mmult_uMultiplier.auxRes2
    DSP48_X1Y59.PCIN9    net (fanout=1)        0.000   Core0/uALU/Mmult_uMultiplier.auxRes2_PCOUT_to_Mmult_uMultiplier.auxRes3_PCIN_9
    DSP48_X1Y59.P11      Tdspdo_PCIN_P         1.077   Core0/uALU/Mmult_uMultiplier.auxRes3
                                                       Core0/uALU/Mmult_uMultiplier.auxRes3
    SLICE_X41Y147.C6     net (fanout=1)        0.667   Core0/uALU/uMultiplier.auxRes<45>
    SLICE_X41Y147.CLK    Tas                   0.009   Core0/MEM_ExResult[31]_dff_26<13>
                                                       Core0/uALU/Res<13>
                                                       Core0/MEM_ExResult[31]_dff_26_13
    -------------------------------------------------  ---------------------------
    Total                                      7.841ns (6.662ns logic, 1.179ns route)
                                                       (85.0% logic, 15.0% route)

--------------------------------------------------------------------------------

Hold Paths: Default period analysis for net "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM7 (RAMB36_X1Y30.ADDRARDADDRU2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_26_3 (FF)
  Destination:          CoreMem0/Mram_RAM7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.329ns (0.800 - 0.471)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_26_3 to CoreMem0/Mram_RAM7
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y141.DQ           Tcko                  0.100   Core0/MEM_ExResult[31]_dff_26<3>
                                                             Core0/MEM_ExResult[31]_dff_26_3
    RAMB36_X1Y30.ADDRARDADDRU2 net (fanout=34)       0.414   Core0/MEM_ExResult[31]_dff_26<3>
    RAMB36_X1Y30.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM7
                                                             CoreMem0/Mram_RAM7
    -------------------------------------------------------  ---------------------------
    Total                                            0.331ns (-0.083ns logic, 0.414ns route)
                                                             (-25.1% logic, 125.1% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM7 (RAMB36_X1Y30.ADDRARDADDRL2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_26_3 (FF)
  Destination:          CoreMem0/Mram_RAM7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.329ns (0.800 - 0.471)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_26_3 to CoreMem0/Mram_RAM7
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y141.DQ           Tcko                  0.100   Core0/MEM_ExResult[31]_dff_26<3>
                                                             Core0/MEM_ExResult[31]_dff_26_3
    RAMB36_X1Y30.ADDRARDADDRL2 net (fanout=34)       0.416   Core0/MEM_ExResult[31]_dff_26<3>
    RAMB36_X1Y30.CLKARDCLKL    Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM7
                                                             CoreMem0/Mram_RAM7
    -------------------------------------------------------  ---------------------------
    Total                                            0.333ns (-0.083ns logic, 0.416ns route)
                                                             (-24.9% logic, 124.9% route)

--------------------------------------------------------------------------------

Paths for end point CoreMem0/Mram_RAM7 (RAMB36_X1Y30.ADDRARDADDRU1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Core0/MEM_ExResult[31]_dff_26_2 (FF)
  Destination:          CoreMem0/Mram_RAM7 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.334ns (Levels of Logic = 0)
  Clock Path Skew:      0.329ns (0.800 - 0.471)
  Source Clock:         clk_BUFGP rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_26_2 to CoreMem0/Mram_RAM7
    Location                   Delay type         Delay(ns)  Physical Resource
                                                             Logical Resource(s)
    -------------------------------------------------------  -------------------
    SLICE_X23Y141.BQ           Tcko                  0.100   Core0/MEM_ExResult[31]_dff_26<3>
                                                             Core0/MEM_ExResult[31]_dff_26_2
    RAMB36_X1Y30.ADDRARDADDRU1 net (fanout=34)       0.417   Core0/MEM_ExResult[31]_dff_26<2>
    RAMB36_X1Y30.CLKARDCLKU    Trckc_ADDRA (-Th)     0.183   CoreMem0/Mram_RAM7
                                                             CoreMem0/Mram_RAM7
    -------------------------------------------------------  ---------------------------
    Total                                            0.334ns (-0.083ns logic, 0.417ns route)
                                                             (-24.9% logic, 124.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP" 

 1418 paths analyzed, 1418 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.206ns.
--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_20_12 (SLICE_X47Y118.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.206ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_20_12 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      7.799ns (Levels of Logic = 1)
  Clock Path Delay:     3.618ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_20_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X47Y118.SR     net (fanout=405)      6.817   reset_IBUF
    SLICE_X47Y118.CLK    Trck                  0.212   Core0/uRF/RegisterTable_20<15>
                                                       Core0/uRF/RegisterTable_20_12
    -------------------------------------------------  ---------------------------
    Total                                      7.799ns (0.982ns logic, 6.817ns route)
                                                       (12.6% logic, 87.4% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_20_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X47Y118.CLK    net (fanout=489)      1.062   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (0.769ns logic, 2.849ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_20_13 (SLICE_X47Y118.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.206ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_20_13 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      7.799ns (Levels of Logic = 1)
  Clock Path Delay:     3.618ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_20_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X47Y118.SR     net (fanout=405)      6.817   reset_IBUF
    SLICE_X47Y118.CLK    Trck                  0.212   Core0/uRF/RegisterTable_20<15>
                                                       Core0/uRF/RegisterTable_20_13
    -------------------------------------------------  ---------------------------
    Total                                      7.799ns (0.982ns logic, 6.817ns route)
                                                       (12.6% logic, 87.4% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_20_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X47Y118.CLK    net (fanout=489)      1.062   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (0.769ns logic, 2.849ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point Core0/uRF/RegisterTable_20_14 (SLICE_X47Y118.SR), 1 path
--------------------------------------------------------------------------------
Offset (setup paths):   4.206ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/uRF/RegisterTable_20_14 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      7.799ns (Levels of Logic = 1)
  Clock Path Delay:     3.618ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to Core0/uRF/RegisterTable_20_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.770   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X47Y118.SR     net (fanout=405)      6.817   reset_IBUF
    SLICE_X47Y118.CLK    Trck                  0.212   Core0/uRF/RegisterTable_20<15>
                                                       Core0/uRF/RegisterTable_20_14
    -------------------------------------------------  ---------------------------
    Total                                      7.799ns (0.982ns logic, 6.817ns route)
                                                       (12.6% logic, 87.4% route)

  Minimum Clock Path at Slow Process Corner: clk to Core0/uRF/RegisterTable_20_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.686   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.787   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.083   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X47Y118.CLK    net (fanout=489)      1.062   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (0.769ns logic, 2.849ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: Default OFFSET IN BEFORE analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_49_24 (SLICE_X5Y173.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.207ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_49_24 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Delay:     4.177ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_49_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X5Y173.SR      net (fanout=405)      1.159   reset_IBUF
    SLICE_X5Y173.CLK     Tremck      (-Th)    -0.140   Core0/WB_StoreData[31]_dff_49<27>
                                                       Core0/WB_StoreData[31]_dff_49_24
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.835ns logic, 1.159ns route)
                                                       (41.9% logic, 58.1% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_49_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y173.CLK     net (fanout=489)      1.422   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.177ns (0.854ns logic, 3.323ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_49_25 (SLICE_X5Y173.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.207ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_49_25 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Delay:     4.177ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_49_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X5Y173.SR      net (fanout=405)      1.159   reset_IBUF
    SLICE_X5Y173.CLK     Tremck      (-Th)    -0.140   Core0/WB_StoreData[31]_dff_49<27>
                                                       Core0/WB_StoreData[31]_dff_49_25
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.835ns logic, 1.159ns route)
                                                       (41.9% logic, 58.1% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_49_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y173.CLK     net (fanout=489)      1.422   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.177ns (0.854ns logic, 3.323ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point Core0/WB_StoreData[31]_dff_49_26 (SLICE_X5Y173.SR), 1 path
--------------------------------------------------------------------------------
Offset (hold paths):    -2.207ns (data path - clock path + uncertainty)
  Source:               reset (PAD)
  Destination:          Core0/WB_StoreData[31]_dff_49_26 (FF)
  Destination Clock:    clk_BUFGP rising
  Data Path Delay:      1.994ns (Levels of Logic = 1)
  Clock Path Delay:     4.177ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: reset to Core0/WB_StoreData[31]_dff_49_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    J8.I                 Tiopi                 0.695   reset
                                                       reset
                                                       reset_IBUF
    SLICE_X5Y173.SR      net (fanout=405)      1.159   reset_IBUF
    SLICE_X5Y173.CLK     Tremck      (-Th)    -0.140   Core0/WB_StoreData[31]_dff_49<27>
                                                       Core0/WB_StoreData[31]_dff_49_26
    -------------------------------------------------  ---------------------------
    Total                                      1.994ns (0.835ns logic, 1.159ns route)
                                                       (41.9% logic, 58.1% route)

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_StoreData[31]_dff_49_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y173.CLK     net (fanout=489)      1.422   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.177ns (0.854ns logic, 3.323ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP" 

 537 paths analyzed, 65 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  11.536ns.
--------------------------------------------------------------------------------

Paths for end point MemWData<12> (D13.PAD), 17 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 11.536ns (clock path + data path + uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_26_0 (FF)
  Destination:          MemWData<12> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.533ns (Levels of Logic = 3)
  Clock Path Delay:     3.978ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/MEM_ExResult[31]_dff_26_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y148.CLK    net (fanout=489)      1.223   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (0.854ns logic, 3.124ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/MEM_ExResult[31]_dff_26_0 to MemWData<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y148.AQ     Tcko                  0.223   Core0/MEM_ExResult[31]_dff_26<1>
                                                       Core0/MEM_ExResult[31]_dff_26_0
    SLICE_X7Y154.B3      net (fanout=21)       1.418   Core0/MEM_ExResult[31]_dff_26<0>
    SLICE_X7Y154.BMUX    Tilo                  0.148   Core0/Mmux_MemWriteData161
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X18Y142.A3     net (fanout=8)        1.174   Core0/Mmux_MemWriteData102
    SLICE_X18Y142.A      Tilo                  0.043   MemWData_12_OBUF
                                                       Core0/Mmux_MemWriteData83
    D13.O                net (fanout=2)        2.148   MemWData_12_OBUF
    D13.PAD              Tioop                 2.379   MemWData<12>
                                                       MemWData_12_OBUF
                                                       MemWData<12>
    -------------------------------------------------  ---------------------------
    Total                                      7.533ns (2.793ns logic, 4.740ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.433ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_51_2 (FF)
  Destination:          MemWData<12> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.431ns (Levels of Logic = 3)
  Clock Path Delay:     3.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_51_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y142.CLK    net (fanout=489)      1.222   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.854ns logic, 3.123ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_51_2 to MemWData<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y142.DQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_51<2>
                                                       Core0/WB_MemCTRL[2]_dff_51_2
    SLICE_X7Y154.B1      net (fanout=193)      1.316   Core0/WB_MemCTRL[2]_dff_51<2>
    SLICE_X7Y154.BMUX    Tilo                  0.148   Core0/Mmux_MemWriteData161
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X18Y142.A3     net (fanout=8)        1.174   Core0/Mmux_MemWriteData102
    SLICE_X18Y142.A      Tilo                  0.043   MemWData_12_OBUF
                                                       Core0/Mmux_MemWriteData83
    D13.O                net (fanout=2)        2.148   MemWData_12_OBUF
    D13.PAD              Tioop                 2.379   MemWData<12>
                                                       MemWData_12_OBUF
                                                       MemWData<12>
    -------------------------------------------------  ---------------------------
    Total                                      7.431ns (2.793ns logic, 4.638ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.416ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_51_1 (FF)
  Destination:          MemWData<12> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.414ns (Levels of Logic = 3)
  Clock Path Delay:     3.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_51_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y142.CLK    net (fanout=489)      1.222   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.854ns logic, 3.123ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_51_1 to MemWData<12>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y142.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_51<2>
                                                       Core0/WB_MemCTRL[2]_dff_51_1
    SLICE_X7Y154.B4      net (fanout=64)       1.298   Core0/WB_MemCTRL[2]_dff_51<1>
    SLICE_X7Y154.BMUX    Tilo                  0.149   Core0/Mmux_MemWriteData161
                                                       Core0/Mmux_MemWriteData1021
    SLICE_X18Y142.A3     net (fanout=8)        1.174   Core0/Mmux_MemWriteData102
    SLICE_X18Y142.A      Tilo                  0.043   MemWData_12_OBUF
                                                       Core0/Mmux_MemWriteData83
    D13.O                net (fanout=2)        2.148   MemWData_12_OBUF
    D13.PAD              Tioop                 2.379   MemWData<12>
                                                       MemWData_12_OBUF
                                                       MemWData<12>
    -------------------------------------------------  ---------------------------
    Total                                      7.414ns (2.794ns logic, 4.620ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<24> (A13.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 11.455ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_51_2 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.453ns (Levels of Logic = 3)
  Clock Path Delay:     3.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_51_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y142.CLK    net (fanout=489)      1.222   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.854ns logic, 3.123ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_51_2 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y142.DQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_51<2>
                                                       Core0/WB_MemCTRL[2]_dff_51_2
    SLICE_X4Y165.D5      net (fanout=193)      2.704   Core0/WB_MemCTRL[2]_dff_51<2>
    SLICE_X4Y165.D       Tilo                  0.043   N20
                                                       Core0/Mmux_MemWriteData34_SW0
    SLICE_X5Y151.A1      net (fanout=1)        0.795   N20
    SLICE_X5Y151.A       Tilo                  0.043   Core0/uRF/RegisterTable_6<19>
                                                       Core0/Mmux_MemWriteData34
    A13.O                net (fanout=2)        1.245   MemWData_24_OBUF
    A13.PAD              Tioop                 2.400   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      7.453ns (2.709ns logic, 4.744ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 11.071ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_51_0 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.069ns (Levels of Logic = 3)
  Clock Path Delay:     3.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_51_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y142.CLK    net (fanout=489)      1.222   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.854ns logic, 3.123ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_51_0 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y142.BQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_51<2>
                                                       Core0/WB_MemCTRL[2]_dff_51_0
    SLICE_X4Y165.D1      net (fanout=62)       2.320   Core0/WB_MemCTRL[2]_dff_51<0>
    SLICE_X4Y165.D       Tilo                  0.043   N20
                                                       Core0/Mmux_MemWriteData34_SW0
    SLICE_X5Y151.A1      net (fanout=1)        0.795   N20
    SLICE_X5Y151.A       Tilo                  0.043   Core0/uRF/RegisterTable_6<19>
                                                       Core0/Mmux_MemWriteData34
    A13.O                net (fanout=2)        1.245   MemWData_24_OBUF
    A13.PAD              Tioop                 2.400   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      7.069ns (2.709ns logic, 4.360ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 10.950ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_51_1 (FF)
  Destination:          MemWData<24> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      6.948ns (Levels of Logic = 3)
  Clock Path Delay:     3.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_51_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y142.CLK    net (fanout=489)      1.222   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.854ns logic, 3.123ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_51_1 to MemWData<24>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y142.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_51<2>
                                                       Core0/WB_MemCTRL[2]_dff_51_1
    SLICE_X4Y165.D4      net (fanout=64)       2.199   Core0/WB_MemCTRL[2]_dff_51<1>
    SLICE_X4Y165.D       Tilo                  0.043   N20
                                                       Core0/Mmux_MemWriteData34_SW0
    SLICE_X5Y151.A1      net (fanout=1)        0.795   N20
    SLICE_X5Y151.A       Tilo                  0.043   Core0/uRF/RegisterTable_6<19>
                                                       Core0/Mmux_MemWriteData34
    A13.O                net (fanout=2)        1.245   MemWData_24_OBUF
    A13.PAD              Tioop                 2.400   MemWData<24>
                                                       MemWData_24_OBUF
                                                       MemWData<24>
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (2.709ns logic, 4.239ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point MemWData<26> (A12.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (slowest paths): 11.441ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_51_2 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      7.439ns (Levels of Logic = 3)
  Clock Path Delay:     3.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_51_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y142.CLK    net (fanout=489)      1.222   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.854ns logic, 3.123ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_51_2 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y142.DQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_51<2>
                                                       Core0/WB_MemCTRL[2]_dff_51_2
    SLICE_X4Y165.A2      net (fanout=193)      2.811   Core0/WB_MemCTRL[2]_dff_51<2>
    SLICE_X4Y165.A       Tilo                  0.043   N20
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X4Y151.B2      net (fanout=1)        0.722   N24
    SLICE_X4Y151.B       Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A12.O                net (fanout=2)        1.190   MemWData_26_OBUF
    A12.PAD              Tioop                 2.407   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      7.439ns (2.716ns logic, 4.723ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 10.698ns (clock path + data path + uncertainty)
  Source:               Core0/WB_MemCTRL[2]_dff_51_1 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      6.696ns (Levels of Logic = 3)
  Clock Path Delay:     3.977ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to Core0/WB_MemCTRL[2]_dff_51_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.761   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.093   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y142.CLK    net (fanout=489)      1.222   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.977ns (0.854ns logic, 3.123ns route)
                                                       (21.5% logic, 78.5% route)

  Maximum Data Path at Slow Process Corner: Core0/WB_MemCTRL[2]_dff_51_1 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y142.CQ     Tcko                  0.223   Core0/WB_MemCTRL[2]_dff_51<2>
                                                       Core0/WB_MemCTRL[2]_dff_51_1
    SLICE_X4Y165.A6      net (fanout=64)       2.068   Core0/WB_MemCTRL[2]_dff_51<1>
    SLICE_X4Y165.A       Tilo                  0.043   N20
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X4Y151.B2      net (fanout=1)        0.722   N24
    SLICE_X4Y151.B       Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A12.O                net (fanout=2)        1.190   MemWData_26_OBUF
    A12.PAD              Tioop                 2.407   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      6.696ns (2.716ns logic, 3.980ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Offset (slowest paths): 10.696ns (clock path + data path + uncertainty)
  Source:               CoreMem0/Mram_RAM14 (RAM)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      6.676ns (Levels of Logic = 2)
  Clock Path Delay:     3.995ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Clock Path at Slow Process Corner: clk to CoreMem0/Mram_RAM14
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    R22.I                   Tiopi                 0.761   clk
                                                          clk
                                                          clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0        net (fanout=1)        1.901   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O         Tbccko_O              0.093   clk_BUFGP/BUFG
                                                          clk_BUFGP/BUFG
    RAMB36_X2Y29.CLKARDCLKL net (fanout=489)      1.240   clk_BUFGP
    ----------------------------------------------------  ---------------------------
    Total                                         3.995ns (0.854ns logic, 3.141ns route)
                                                          (21.4% logic, 78.6% route)

  Maximum Data Path at Slow Process Corner: CoreMem0/Mram_RAM14 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y29.DOADO0  Trcko_DOA             1.800   CoreMem0/Mram_RAM14
                                                       CoreMem0/Mram_RAM14
    SLICE_X4Y151.B5      net (fanout=4)        1.236   MemReadData<26>
    SLICE_X4Y151.B       Tilo                  0.043   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A12.O                net (fanout=2)        1.190   MemWData_26_OBUF
    A12.PAD              Tioop                 2.407   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      6.676ns (4.250ns logic, 2.426ns route)
                                                       (63.7% logic, 36.3% route)

--------------------------------------------------------------------------------

Fastest Paths: Default OFFSET OUT AFTER analysis for clock "clk_BUFGP"

--------------------------------------------------------------------------------

Paths for end point MemWData<26> (A12.PAD), 23 paths
--------------------------------------------------------------------------------
Offset (fastest paths): 3.650ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_49_2 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.117ns (Levels of Logic = 2)
  Clock Path Delay:     1.558ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_49_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X2Y141.CLK     net (fanout=489)      0.566   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.129ns logic, 1.429ns route)
                                                       (8.3% logic, 91.7% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_49_2 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y141.CQ      Tcko                  0.118   Core0/WB_StoreData[31]_dff_49<3>
                                                       Core0/WB_StoreData[31]_dff_49_2
    SLICE_X4Y151.B6      net (fanout=4)        0.288   Core0/WB_StoreData[31]_dff_49<2>
    SLICE_X4Y151.B       Tilo                  0.028   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A12.O                net (fanout=2)        0.353   MemWData_26_OBUF
    A12.PAD              Tioop                 1.330   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (1.476ns logic, 0.641ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.003ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_49_10 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.396ns (Levels of Logic = 3)
  Clock Path Delay:     1.632ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_49_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y167.CLK     net (fanout=489)      0.640   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.129ns logic, 1.503ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_49_10 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y167.CQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_49<11>
                                                       Core0/WB_StoreData[31]_dff_49_10
    SLICE_X4Y165.A5      net (fanout=2)        0.181   Core0/WB_StoreData[31]_dff_49<10>
    SLICE_X4Y165.A       Tilo                  0.028   N20
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X4Y151.B2      net (fanout=1)        0.376   N24
    SLICE_X4Y151.B       Tilo                  0.028   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A12.O                net (fanout=2)        0.353   MemWData_26_OBUF
    A12.PAD              Tioop                 1.330   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (1.486ns logic, 0.910ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------
Offset (fastest paths): 4.160ns (clock path + data path - uncertainty)
  Source:               Core0/WB_StoreData[31]_dff_49_26 (FF)
  Destination:          MemWData<26> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.559ns (Levels of Logic = 3)
  Clock Path Delay:     1.626ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/WB_StoreData[31]_dff_49_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X5Y173.CLK     net (fanout=489)      0.634   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (0.129ns logic, 1.497ns route)
                                                       (7.9% logic, 92.1% route)

  Minimum Data Path at Fast Process Corner: Core0/WB_StoreData[31]_dff_49_26 to MemWData<26>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y173.CQ      Tcko                  0.100   Core0/WB_StoreData[31]_dff_49<27>
                                                       Core0/WB_StoreData[31]_dff_49_26
    SLICE_X4Y165.A1      net (fanout=1)        0.344   Core0/WB_StoreData[31]_dff_49<26>
    SLICE_X4Y165.A       Tilo                  0.028   N20
                                                       Core0/Mmux_MemWriteData38_SW0
    SLICE_X4Y151.B2      net (fanout=1)        0.376   N24
    SLICE_X4Y151.B       Tilo                  0.028   MemWData_26_OBUF
                                                       Core0/Mmux_MemWriteData38
    A12.O                net (fanout=2)        0.353   MemWData_26_OBUF
    A12.PAD              Tioop                 1.330   MemWData<26>
                                                       MemWData_26_OBUF
                                                       MemWData<26>
    -------------------------------------------------  ---------------------------
    Total                                      2.559ns (1.486ns logic, 1.073ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------

Paths for end point MemAdd<1> (C16.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.668ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_26_1 (FF)
  Destination:          MemAdd<1> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.166ns (Levels of Logic = 1)
  Clock Path Delay:     1.527ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_26_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y148.CLK    net (fanout=489)      0.535   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.527ns (0.129ns logic, 1.398ns route)
                                                       (8.4% logic, 91.6% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_26_1 to MemAdd<1>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y148.DQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_26<1>
                                                       Core0/MEM_ExResult[31]_dff_26_1
    C16.O                net (fanout=30)       0.758   Core0/MEM_ExResult[31]_dff_26<1>
    C16.PAD              Tioop                 1.308   MemAdd<1>
                                                       MemAdd_1_OBUF
                                                       MemAdd<1>
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (1.408ns logic, 0.758ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Paths for end point MemAdd<3> (A18.PAD), 1 path
--------------------------------------------------------------------------------
Offset (fastest paths): 3.669ns (clock path + data path - uncertainty)
  Source:               Core0/MEM_ExResult[31]_dff_26_3 (FF)
  Destination:          MemAdd<3> (PAD)
  Source Clock:         clk_BUFGP rising
  Data Path Delay:      2.169ns (Levels of Logic = 1)
  Clock Path Delay:     1.525ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Clock Path at Fast Process Corner: clk to Core0/MEM_ExResult[31]_dff_26_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R22.I                Tiopi                 0.103   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.I0     net (fanout=1)        0.863   clk_BUFGP/IBUFG
    BUFGCTRL_X0Y0.O      Tbccko_O              0.026   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X23Y141.CLK    net (fanout=489)      0.533   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.525ns (0.129ns logic, 1.396ns route)
                                                       (8.5% logic, 91.5% route)

  Minimum Data Path at Fast Process Corner: Core0/MEM_ExResult[31]_dff_26_3 to MemAdd<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y141.DQ     Tcko                  0.100   Core0/MEM_ExResult[31]_dff_26<3>
                                                       Core0/MEM_ExResult[31]_dff_26_3
    A18.O                net (fanout=34)       0.742   Core0/MEM_ExResult[31]_dff_26<3>
    A18.PAD              Tioop                 1.327   MemAdd<3>
                                                       MemAdd_3_OBUF
                                                       MemAdd<3>
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (1.427ns logic, 0.742ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
reset       |    4.206(R)|      SLOW  |    2.208(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MemAdd<0>   |         9.707(R)|      SLOW  |         4.310(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<1>   |         8.501(R)|      SLOW  |         3.668(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<2>   |         9.386(R)|      SLOW  |         4.173(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<3>   |         8.496(R)|      SLOW  |         3.669(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<4>   |         9.154(R)|      SLOW  |         4.051(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<5>   |         8.596(R)|      SLOW  |         3.762(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<6>   |         9.334(R)|      SLOW  |         4.103(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<7>   |         8.696(R)|      SLOW  |         3.794(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<8>   |         9.208(R)|      SLOW  |         4.072(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<9>   |         8.862(R)|      SLOW  |         3.887(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<10>  |         8.742(R)|      SLOW  |         3.784(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<11>  |         8.695(R)|      SLOW  |         3.763(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<12>  |         8.749(R)|      SLOW  |         3.832(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<13>  |         8.979(R)|      SLOW  |         3.886(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<14>  |         9.209(R)|      SLOW  |         4.027(R)|      FAST  |clk_BUFGP         |   0.000|
MemAdd<15>  |         9.547(R)|      SLOW  |         4.239(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<0> |        10.999(R)|      SLOW  |         4.184(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<1> |        10.932(R)|      SLOW  |         4.070(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<2> |        11.003(R)|      SLOW  |         4.091(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<3> |        10.927(R)|      SLOW  |         4.252(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<4> |        10.991(R)|      SLOW  |         4.113(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<5> |        11.216(R)|      SLOW  |         4.107(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<6> |        10.751(R)|      SLOW  |         3.786(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<7> |        10.876(R)|      SLOW  |         3.994(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<8> |        10.762(R)|      SLOW  |         3.773(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<9> |        10.761(R)|      SLOW  |         3.725(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<10>|        10.746(R)|      SLOW  |         3.706(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<11>|        10.536(R)|      SLOW  |         3.715(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<12>|        11.536(R)|      SLOW  |         4.119(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<13>|        11.080(R)|      SLOW  |         4.146(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<14>|        11.196(R)|      SLOW  |         4.063(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<15>|        10.879(R)|      SLOW  |         4.074(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<16>|        10.595(R)|      SLOW  |         3.864(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<17>|        10.380(R)|      SLOW  |         3.898(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<18>|        10.598(R)|      SLOW  |         3.839(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<19>|        10.396(R)|      SLOW  |         3.889(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<20>|        11.150(R)|      SLOW  |         4.275(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<21>|        10.903(R)|      SLOW  |         4.111(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<22>|        10.930(R)|      SLOW  |         4.193(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<23>|        10.627(R)|      SLOW  |         4.154(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<24>|        11.455(R)|      SLOW  |         3.751(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<25>|        11.061(R)|      SLOW  |         3.713(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<26>|        11.441(R)|      SLOW  |         3.650(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<27>|        11.350(R)|      SLOW  |         3.874(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<28>|        11.166(R)|      SLOW  |         3.808(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<29>|        10.840(R)|      SLOW  |         3.886(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<30>|        11.185(R)|      SLOW  |         3.840(R)|      FAST  |clk_BUFGP         |   0.000|
MemWData<31>|        10.518(R)|      SLOW  |         3.774(R)|      FAST  |clk_BUFGP         |   0.000|
MemWE       |        10.746(R)|      SLOW  |         4.997(R)|      FAST  |clk_BUFGP         |   0.000|
PC<0>       |         9.247(R)|      SLOW  |         4.026(R)|      FAST  |clk_BUFGP         |   0.000|
PC<1>       |         9.582(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
PC<2>       |         9.613(R)|      SLOW  |         4.253(R)|      FAST  |clk_BUFGP         |   0.000|
PC<3>       |        10.526(R)|      SLOW  |         4.755(R)|      FAST  |clk_BUFGP         |   0.000|
PC<4>       |        10.663(R)|      SLOW  |         4.898(R)|      FAST  |clk_BUFGP         |   0.000|
PC<5>       |        10.771(R)|      SLOW  |         4.894(R)|      FAST  |clk_BUFGP         |   0.000|
PC<6>       |        10.651(R)|      SLOW  |         4.843(R)|      FAST  |clk_BUFGP         |   0.000|
PC<7>       |        10.178(R)|      SLOW  |         4.582(R)|      FAST  |clk_BUFGP         |   0.000|
PC<8>       |        10.134(R)|      SLOW  |         4.569(R)|      FAST  |clk_BUFGP         |   0.000|
PC<9>       |         9.915(R)|      SLOW  |         4.387(R)|      FAST  |clk_BUFGP         |   0.000|
PC<10>      |         9.971(R)|      SLOW  |         4.488(R)|      FAST  |clk_BUFGP         |   0.000|
PC<11>      |        10.190(R)|      SLOW  |         4.593(R)|      FAST  |clk_BUFGP         |   0.000|
PC<12>      |         9.934(R)|      SLOW  |         4.485(R)|      FAST  |clk_BUFGP         |   0.000|
PC<13>      |         9.729(R)|      SLOW  |         4.315(R)|      FAST  |clk_BUFGP         |   0.000|
PC<14>      |         9.798(R)|      SLOW  |         4.378(R)|      FAST  |clk_BUFGP         |   0.000|
PC<15>      |        10.151(R)|      SLOW  |         4.597(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.061|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 116993105 paths, 0 nets, and 14585 connections

Design statistics:
   Minimum period:   8.061ns{1}   (Maximum frequency: 124.054MHz)
   Minimum input required time before clock:   4.206ns
   Maximum output delay after clock:  11.536ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 25 12:37:45 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 779 MB



