DECL|ADC_RSTS|macro|ADC_RSTS
DECL|CRC_RSTS|macro|CRC_RSTS
DECL|CTIMER_RSTS|macro|CTIMER_RSTS
DECL|DMA_RSTS|macro|DMA_RSTS
DECL|DMIC_RSTS|macro|DMIC_RSTS
DECL|FLASH_RSTS|macro|FLASH_RSTS
DECL|FLEXCOMM_RSTS|macro|FLEXCOMM_RSTS
DECL|GINT_RSTS|macro|GINT_RSTS
DECL|GPIO_RSTS|macro|GPIO_RSTS
DECL|INPUTMUX_RSTS|macro|INPUTMUX_RSTS
DECL|IOCON_RSTS|macro|IOCON_RSTS
DECL|MRT_RSTS|macro|MRT_RSTS
DECL|PINT_RSTS|macro|PINT_RSTS
DECL|SCT_RSTS|macro|SCT_RSTS
DECL|SYSCON_RSTn_t|typedef|} SYSCON_RSTn_t;
DECL|USB_RSTS|macro|USB_RSTS
DECL|UTICK_RSTS|macro|UTICK_RSTS
DECL|WWDT_RSTS|macro|WWDT_RSTS
DECL|_FSL_RESET_H_|macro|_FSL_RESET_H_
DECL|_SYSCON_RSTn|enum|typedef enum _SYSCON_RSTn
DECL|kADC0_RST_SHIFT_RSTn|enumerator|kADC0_RST_SHIFT_RSTn = 0 | 27U, /**< ADC0 reset control */
DECL|kCRC_RST_SHIFT_RSTn|enumerator|kCRC_RST_SHIFT_RSTn = 0 | 21U, /**< CRC reset control */
DECL|kCT32B0_RST_SHIFT_RSTn|enumerator|kCT32B0_RST_SHIFT_RSTn = 65536 | 26U, /**< CT32B0 reset control */
DECL|kCT32B1_RST_SHIFT_RSTn|enumerator|kCT32B1_RST_SHIFT_RSTn = 65536 | 27U, /**< CT32B1 reset control */
DECL|kCT32B2_RST_SHIFT_RSTn|enumerator|kCT32B2_RST_SHIFT_RSTn = 65536 | 22U, /**< CT32B2 reset control */
DECL|kCT32B3_RST_SHIFT_RSTn|enumerator|kCT32B3_RST_SHIFT_RSTn = 67108864 | 13U, /**< CT32B3 reset control */
DECL|kCT32B4_RST_SHIFT_RSTn|enumerator|kCT32B4_RST_SHIFT_RSTn = 67108864 | 14U, /**< CT32B4 reset control */
DECL|kDMA_RST_SHIFT_RSTn|enumerator|kDMA_RST_SHIFT_RSTn = 0 | 20U, /**< DMA reset control */
DECL|kDMIC_RST_SHIFT_RSTn|enumerator|kDMIC_RST_SHIFT_RSTn = 65536 | 19U, /**< Digital microphone interface reset control */
DECL|kFC0_RST_SHIFT_RSTn|enumerator|kFC0_RST_SHIFT_RSTn = 65536 | 11U, /**< Flexcomm Interface 0 reset control */
DECL|kFC1_RST_SHIFT_RSTn|enumerator|kFC1_RST_SHIFT_RSTn = 65536 | 12U, /**< Flexcomm Interface 1 reset control */
DECL|kFC2_RST_SHIFT_RSTn|enumerator|kFC2_RST_SHIFT_RSTn = 65536 | 13U, /**< Flexcomm Interface 2 reset control */
DECL|kFC3_RST_SHIFT_RSTn|enumerator|kFC3_RST_SHIFT_RSTn = 65536 | 14U, /**< Flexcomm Interface 3 reset control */
DECL|kFC4_RST_SHIFT_RSTn|enumerator|kFC4_RST_SHIFT_RSTn = 65536 | 15U, /**< Flexcomm Interface 4 reset control */
DECL|kFC5_RST_SHIFT_RSTn|enumerator|kFC5_RST_SHIFT_RSTn = 65536 | 16U, /**< Flexcomm Interface 5 reset control */
DECL|kFC6_RST_SHIFT_RSTn|enumerator|kFC6_RST_SHIFT_RSTn = 65536 | 17U, /**< Flexcomm Interface 6 reset control */
DECL|kFC7_RST_SHIFT_RSTn|enumerator|kFC7_RST_SHIFT_RSTn = 65536 | 18U, /**< Flexcomm Interface 7 reset control */
DECL|kFLASH_RST_SHIFT_RSTn|enumerator|kFLASH_RST_SHIFT_RSTn = 0 | 7U, /**< Flash controller reset control */
DECL|kFMC_RST_SHIFT_RSTn|enumerator|kFMC_RST_SHIFT_RSTn = 0 | 8U, /**< Flash accelerator reset control */
DECL|kGINT_RST_SHIFT_RSTn|enumerator|kGINT_RST_SHIFT_RSTn = 0 | 19U, /**< Grouped interrupt (PINT) reset control. */
DECL|kGPIO0_RST_SHIFT_RSTn|enumerator|kGPIO0_RST_SHIFT_RSTn = 0 | 14U, /**< GPIO0 reset control */
DECL|kGPIO1_RST_SHIFT_RSTn|enumerator|kGPIO1_RST_SHIFT_RSTn = 0 | 15U, /**< GPIO1 reset control */
DECL|kIOCON_RST_SHIFT_RSTn|enumerator|kIOCON_RST_SHIFT_RSTn = 0 | 13U, /**< IOCON reset control */
DECL|kMRT_RST_SHIFT_RSTn|enumerator|kMRT_RST_SHIFT_RSTn = 65536 | 0U, /**< Multi-rate timer (MRT) reset control */
DECL|kMUX_RST_SHIFT_RSTn|enumerator|kMUX_RST_SHIFT_RSTn = 0 | 11U, /**< Input mux reset control */
DECL|kPINT_RST_SHIFT_RSTn|enumerator|kPINT_RST_SHIFT_RSTn = 0 | 18U, /**< Pin interrupt (PINT) reset control */
DECL|kSCT0_RST_SHIFT_RSTn|enumerator|kSCT0_RST_SHIFT_RSTn = 65536 | 2U, /**< SCTimer/PWM 0 (SCT0) reset control */
DECL|kUSB_RST_SHIFT_RSTn|enumerator|kUSB_RST_SHIFT_RSTn = 65536 | 25U, /**< USB reset control */
DECL|kUTICK_RST_SHIFT_RSTn|enumerator|kUTICK_RST_SHIFT_RSTn = 65536 | 10U, /**< Micro-tick timer reset control */
DECL|kWWDT_RST_SHIFT_RSTn|enumerator|kWWDT_RST_SHIFT_RSTn = 0 | 22U, /**< Watchdog timer reset control */
DECL|reset_ip_name_t|typedef|typedef SYSCON_RSTn_t reset_ip_name_t;
