// Seed: 2348941104
module module_0;
  always id_1 <= 1;
  wire id_2;
  reg id_3, id_4;
  assign id_1 = 1'b0;
  assign id_4 = 1;
  always id_3 <= #1 1;
  tri id_5, id_6;
  assign id_3 = 1;
  wire id_7;
  assign id_6 = !1 - id_1;
  assign id_5 = 1'h0;
endmodule
module module_1 (
    input tri1 id_0
    , id_7,
    input wor id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wand id_5
    , id_8
);
  wire id_9;
  module_0();
endmodule
