6033B87F	A Distributed Resource Reservation Scheme for Handover Failure Reduction
7C7D8C22	DBC&#8212;A Database Computer for Very Large Databases
80460D6C	On-Line Instruction-Checking in Pipelined Microprocessors
7F3996E6	Designing high-performance processors using real address prediction
76F2F167	Circuit-aware architectural simulation
7FAA88CF	Ring-connected networks and their relationship to cubical ring connected cycles and dynamic redundancy networks
6266D8F4	Digital VLSI architectures for beam-enhanced RF aperture arrays
76B2F933	Scheme86: a system for interpreting scheme
80CAC789	Specifying and verifying hardware for tamper-resistant software
04032935	On Large-Scale Hybrid Computing Architecture for Neocortical Models - With an Application in Realizing Cognizance Operations of the Visual Cortex
75D68C5C	Low-latency communication over ATM networks using active messages
81610269	Design and verification for dual issue digital signal processor
804D7B9A	On uniform one-chip VLSI design considerations for some discrete orthogonal transforms
7F9DB9D2	Pipelined adaptive DFE architectures using relaxed look-ahead
7D4F6269	A modular architecture for the real-time reconfigurability of GNSS receivers
7D7C9ABD	Evaluating the performance of a configurable, extensible VLIW processor in FFT execution
7F2049A3	Diagnostic application for development of custom ATCA Carrier Board for LLRF
80FE9D1D	Optimizing the Performance of Virtual Machine Synchronization for Fault Tolerance
780DF6E8	The Tron Project
62A57B33	Calculation of minimum number of registers in arbitrary life time chart
58F850BF	Mechanisms for unbounded, conflict-robust hardware transactional memory
8126B0B7	Active Safety in Autonomous Land Vehicle
8124810C	Real-Time Management of Hardware and Software Tasks for FPGA-based Embedded Systems
80A99592	Open Web: Seamless Proxy Interconnection at the Switching Layer
052CE7B1	The effect of the hardware sharing factor on the selection of an architectural style for real-time signal processing
810D69D2	On Using Lossy Compression for Repeatable Experiments during Silicon Debug
7E7E8E41	Predictive Load Balancing for Interconnected FPGAs
7F1C4254	Synthesis and comparison of low-power high-throughput architectures for SAD calculation
80668AA9	FPGA-based stochastic neural networks-implementation
7E9ABAC1	A low-power 64-point FFT/IFFT design for IEEE 802.11a WLAN application
8218A018	Frequency-domain intrachip communication schemes for CNN
8022ED4A	Application adaptive energy efficient clustered architectures
7A3F47BB	Impact of add/drop port utilization flexibility in DWDM networks [Invited]
7FC1FB16	High Speed 1-bit Bypass Adder Design for Low Precision Additions
7E3EA044	The soft error problem: an architectural perspective
7EB6411B	EvoCaches: Application-specific Adaptation of Cache Mappings
800821D5	Active/active replication for highly available HPC system services
7EAFBDD0	Bibliography of the TRON project (1984-1994)
7311E78A	Reducing code size with run-time decompression
7FD26690	Lisp on a reduced-instruction-set processor: characterization and optimization
8059AF6E	Visualizing object-oriented software in virtual reality
7E20A27B	A development system for self tuning machines
803DFD22	Multicast forwarding plane in future networks: Source routing has a competitive edge
7D1E5F28	Hybrid Hardware-Software Architecture for Reconfigurable Real-Time Systems
79F5F25C	Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures
767BC159	Centralized ARP proxy server over SDN controller to cut down ARP broadcast in large-scale data center networks
7787C14B	Deep Fisher Kernels -- End to End Learning of the Fisher Kernel GMM Parameters
7F650888	Programmable AND-CFAR signal detector design and its FPGA prototyping for FMCW radar systems
80E0AE00	Evaluating the use of register queues in software pipelined loops
7F845242	Regular iterative algorithms and their implementation on processor arrays
814CA873	A kernel-independent, pipelined architecture for real-time 2-D convolution
7F308011	Pipelined Range Reduction for Floating Point Numbers
7D5BBDEA	Theory and Implementation of an Analog-to-Information Converter using Random Demodulation
7D698E4D	Four metaphors of architecture in software organizations: finding out the meaning of architecture in practice
5CB0C093	Short vector code generation for the discrete Fourier transform
7CF29DD9	Architectures for hierarchical and other block matching algorithms
58C9A04B	Benchmarking hypercube hardware and software
7DF5C51D	Efficient architectures for operators
8048FC3F	Practical Implementation of a Middleware and Software Component Architecture Supporting Reconfigurability of Real-Time Embedded Systems
7D5B9655	An efficient algorithm for row minima computations on basic reconfigurable meshes
803E7D97	A systolic redundant residue arithmetic error correction circuit
8048903D	High-Level Synthesis of Scalable Architectures for IIR Filters Using Multichip Modules
8165DD36	Re-Engineering a Reverse Engineering Portal to a Distributed SOA
7F207C2F	Supporting highly-decoupled thread-level redundancy for parallel programs
7F3B0196	Hardware/software co-design for energy-efficient seismic modeling
6C2AF33C	Prototyping New ILP Architectures Using FPGAs
790DDCFF	Characterizing Architecturally Significant Requirements
5E7AB4F3	Survey of solutions for Peer-to-Peer MMOGs
7F7FA79D	Survey of Frameworks, Architectures and Techniques in Autonomic Computing
7EC71405	A Novel Architecture for Embedded Database Management System on Chip
7DC1FAC6	A scan-BIST environment for testing embedded memories
808EBEBB	Analysis and Modeling of Advanced PIM Architecture Design Tradeoffs
7EE253AE	Memory Performance and Scalability of Intel's and AMD's Dual-Core Processors: A Case Study
7E683BCE	Using graph patterns to extract scenarios
804E1F70	An optimized solution for mobile computing environment
7D121E0E	Compiling for energy efficiency on timing speculative processors
7D7E38BA	Service-Oriented Smart-Home Architecture Based on OSGi and Mobile-Agent Technology
7F150CC8	A configurable convolution chip with programmable coefficients
80C27638	Optimal algorithms for recovery point insertion in recoverable microarchitectures
7CEA1530	A service plane over the PCE architecture for automatic multidomain connection-oriented services
82214FC1	A Generic Architecture for Scalable and Highly Available Content Serving Applications in the Cloud
7FCA6870	Efficient Implementation of Galois Field Fixed Field Constant Multiplication
80077DBB	A Spectral Model for Process Studies of Rotating, Density-Stratified Flows
7E60ED5A	High-level scheduling model and control synthesis for a broad range of design applications
7FFB2B86	Modeling Product Line Architectures through Change Sets and Relationships
7D5AECB9	MAP - mining architectures for product line evaluations
7E86A5EF	Fault Tolerant Dual Basis Multiplier Over GF (2m)
7EA5C156	Neural Network Implementation Using CUDA and OpenMP
7EEDD394	Testing in Service-Oriented Environments
7EEE6E67	An abstraction-guided simulation approach using Markov models for microprocessor verification
7EFD9272	A wafer scale programmable systolic data processor
7FBEE2CD	Efficient Virtualization of High-Performance Network Interfaces
7E7D97B5	Expected Time for Obtaining Dependable Data in Real-Time Environment
7D063CDB	A delay model and speculative architecture for pipelined routers
5C9351A9	Testing, reliability, and interoperability issues in the CORBA programming paradigm
7F91CEBA	Multiple instruction streams in a highly pipelined processor
7B2E027D	Parallel scheduling of the PCG method for banded matrices rising from FDM/FEM
7E8E8D4B	AQuES: an agent-based query evaluation system
7CF826F2	A service based estimation method for MPSoC performance modelling
765B0C3A	Memory management challenges in the power-aware computing era
804FB114	Extending functional languages with stateful computations
80DDBC82	A fast motion estimator for real-time system
816585CF	Enhanced systolic arrays-a new idea
7E9E6661	A case study of the Architecture Business Cycle for an in-vehicle software architecture
7CF2E0DA	New systolic arrays for computation of the 1-D discrete wavelet transform
80F86D39	A rate-based prefiltering approach to blast acceleration
803B3573	From Software Architecture Analysis to Service Engineering: An Empirical Study of Methodology Development for Enterprise SOA Implementation
7EC47371	AMP: an autonomous multi-processor for image processing and computer vision
7DB966DF	DCT architectures for HDTV
7FCBDA98	A domain-specific software architecture for adaptive intelligent systems
7DE54F1D	Available paralellism in video applications
7EF19B0B	Dynamic frequency and voltage control for a multiple clock domain microarchitecture
7E859DF6	How to sort N items using a sorting network of fixed I/O size
7801FF29	Concern-driven design for a specification language supporting component-based software engineering
7FBA1A89	Multiprocessors and run‐time compilation
7E7473B0	Models for Advancing PRAM and Other ALgorithms into Parallel Programs For A Pram-on-chip Platform
7F2401C4	A hardware virtual machine for networked reconfiguration
7EEA036A	VLSI-implementable scheme for invariant object recognition
7E861B22	Nonnumeric search results on the EM-4 distributed-memory multiprocessor
7F262030	µsik " A Micro-Kernel for Parallel/Distributed Simulation Systems
7FE653B1	A new mobile agent architecture for wireless sensor networks
8150A9EA	Architectural synthesis: integrating multiple architectural perspectives
7D8FDAC4	iGPU: exception support and speculative execution on GPUs
80F3BBF1	Design of a hardware accelerator for real-time moment computation: a wavefront away approach
598E6EA2	Phylogenetic tree inference on PC architectures with AxML/PAxML
7828C575	Making components contract aware
59C12E1A	Automated Process Mapping for Cyber Intelligent Enterprise
7E7990DA	Highly scalable on-the-fly interleaved address generation for UMTS/HSPA+ parallel turbo decoder
7FC1D07A	A real-time programmable LDPC decoder chip for arbitrary QC-LDPC parity check matrices
80F657E4	Performance modeling for the ATAMM data flow architecture
7D228675	Scheduling of conditional process graphs for the synthesis of embedded systems
7CF04631	rePLay: A hardware framework for dynamic optimization
7D046A40	Convergence in reconfigurable embedded systems
7E99744D	An Operational Approach to Requirements Specification for Embedded Systems
7E6A063D	Key Issues in EA-Implementation: Case Study of Two Finnish Government Agencies
8050E9E7	Satisfying your dependencies with SuperMatrix
7FAEB625	Trust overlay networks for global reputation aggregation in P2P grid computing
7D8983F2	Parameterized physical compact thermal modeling
7C8049C1	Local storage systems for continuous data with heterogeneous timing requirements
7D449128	Random Routing of Tasks in Hypercube Architectures
7EC3F49B	A novel CORDIC-based array architecture for the multidimensional discrete Hartley transform
7130F72C	ALFRED: A Methodology to Enable Component Fault Trees for Layered Architectures
80483869	Graphical design tool for parallel programs with execution control based on global application states
80CDDEB1	A Novel SOA-Oriented Federate SLA Management Architecture
7CB56306	Slack-aware opportunistic monitoring for real-time systems
5E0E5DB2	Ontology integration for advanced manufacturing collaboration in cloud platforms
7DB863BA	Agile encoder architectures for strength-adaptive long BCH codes
5E00A890	Extensible Multi-Agent System for Heterogeneous Database Association Rule Mining and Unification
80A90745	A Low-Power High-Performance H.264/AVC Intra-Frame Encoder for 1080pHD Video
7F0C28E0	A mobile agent-based active network architecture
7D7CC26C	Subword sorting with versatile permutation instructions
78984981	EM/sup 3/: a taxonomy of heterogeneous computing systems
80575284	Hardware Support for Arithmetic Units of Processor with Multimedia Extension
7ED5101B	High-Performance Integer Factoring with Reconfigurable Devices
7F316850	An efficient lossless embedded compression engine using compacted-FELICS algorithm
5A13E688	Platforms for industrial cyber-physical systems integration: contradicting requirements as drivers for innovation
7B455D7E	Two‐phase trace‐driven simulation (TPTS): a fast multicore processor architecture simulation approach
79702CB2	Parallel database systems: open problems and new issues
7BA254ED	GPU Acceleration for Simulating Massively Parallel Many-Core Platforms
768F5AA5	Systolic structures: A notion and characterization
82435FB6	A tablet-class cloud architecture for remote execution and interactive data analysis
7CEAD083	ATM and fast Ethernet network interfaces for user-level communication
7DDC6D5C	Adaptability Evaluation of Software Architectures; A Case Study
6636C743	Fault Tolerance by Design Diversity: Concepts and Experiments
80E06AC6	The concepts of COMPAR- a compiler for massively parallel architectures
75CE6925	The explicit token store
5B4E3BA6	Vector Computer Architecture and Processing Techniques
8125AA83	Accommodation of the Bandwidth of Large Cache Blocks Using Cache/Memory Link Compression
780B1B25	Implementation of a high level language machine
7E6BF702	Improving the parallelism and concurrency in decoupled architectures
7FB88BB8	A Decentralized Fusion Algorithm Established in Geodetic Coordinate System for Naval Ships Cooperative Engagement
7F6AF0A6	A modified architecture for Optimal Normal Basis multiplication based on pre-computation
78271425	Exploring a Stack Architecture
7F365CBC	Privacy preservation in Location-Based Services (LBS) through Trusted Computing technology
7DA45442	A Real-Time-capable Hard-and Software Architecture for Joint Image and Knowledge Processing in Cognitive Automobiles
805C92DD	Architecture and algorithm for parallel execution of a join operation
80008EAE	On high-bandwidth data cache design for multi-issue processors
7F96BA4E	An Evaluation of the NSGA-II and MOCell Genetic Algorithms for Self-Management Planning in a Pervasive Service Middleware
7F860123	Architecture level design space exploration of superscalar processor for multimedia applications
7A5C4145	High-radix crossbar switches enabled by Proximity Communication
7D26839F	Model-Based Software Design and Adaptation
801D74E5	Biologically Inspired Network Systems: A Review and Future Prospects
7E5FF365	Multi-Sensor Configurable Platform for Automotive Applications
7A5E5F86	SNAP: parallel processing applied to AI
763BA603	Properties of Dynamically Dead Instructions for Contemporary Architectures
7E7D009B	Variability in Behavior of Command Agents with Human-Like Decision Making Strategies
10214838	RAINBOW: Architecture-Based Adaptation of Complex Systems
81620C2B	Conditional and iterative structures using a homogeneous static dataflow graph model
5A9D49D7	3-D WiRED: A Novel WIDE I/O DRAM With Energy-Efficient 3-D Bank Organization
7E90F7CB	Assessing optimal software architecture maintainability
7E0A7E2E	Software-controlled cache architecture for energy efficiency
7D11AE4B	Power efficient resource scaling in partitioned architectures through dynamic heterogeneity
770D6574	A computer architecture for real time image processing using VLSI
794DBFF0	HIGHER DIMENSIONAL HONEYCOMB NETWORKS
7213779A	Comparative performance study of SPEC INT 2006 benchmarks on nehalem, sandybridge and haswell microarchitectures
7D78EA4E	Behavior-to-placed RTL synthesis with performance-driven placement
7ED2C92B	Code placement in hardware/software co-synthesis to improve performance and reduce cost
7DE88226	Charge-mode parallel architecture for matrix-vector multiplication
7ACEA79F	A Kind of Survivability Evaluation Technique for Tactical Data Link Network
7AA682D5	An Augmented Capability Architecture to Support Lattice Security and Traceability of Access
8026BC3C	Autonomic Computing: A New Approach
810B6E8D	Adaptive Sampling for Efficient MPSoC Architecture Simulation
7513DDD1	MC64-ClustalWP2: A highly-parallel hybrid strategy to align multiple sequences in many-core architectures
7FB314B9	Architectural Patterns and Auto-Fusion Process for Automated Multisensor Fusion in SOA System-of-Systems
802367BE	A Low-Complexity Synchronization Based Cache Coherence Solution for Many Cores
7EC1EB91	Dynamic simulation of robot manipulators at high sampling rates
80CF21F7	Introspection-Based Fault Tolerance for COTS-Based High-Capability Computation in Space
812BBDD8	Benchmarking the task graph scheduling algorithms
791B6A93	Second Generation of Vector Supercomputers
80A6A366	A 64-bit Decimal Floating-Point Comparator
8050B926	Improving Energy Efficiency of Configurable Caches via Temperature-Aware Configuration Selection
7993A5A6	A synthesis environment for designing DSP systems
7EF48E2C	A software pipelining algorithm in high-level synthesis for FPGA architectures
7C2BB94F	From Monsoon to StarT-Voyager-university-industry collaboration in research
7E795C93	An eco-inspired energy efficient access network architecture for next generation cellular systems
59739DFF	Architecture for mixed criticality resource management in Internet of Things
7FBB7907	TRAIN: A Virtual Transaction Layer Architecture for TLM-based HW/SW Codesign of Synthesizable MPSoC
79ED41AD	A language and environment for architecture-based software development and evolution
7D759034	An ultra low power SIMD processor for wireless devices
116C30B5	The C.mmp multiprocessor
7BEAF51D	Re-considering product design: a practical “road-map” for integration of sustainability issues
812B2226	Hardware Implementation of Improved Montgomery Modular Multiplication Algorithm
80C0BAB2	Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization, and Test Scheduling
801A4614	Integration of CORBA services with a dynamic real-time architecture
812C24A2	A Comprehensive Framework for Enhancing Security in InfiniBand Architecture
807C30E4	Integrating and optimizing transactional memory in a data mining middleware
7EDFE6BE	Modeling Modern Micro-architectures using CASL
7B2DF802	Impact of on-chip network parameters on nuca cache performances
8061F9BC	The directory-based cache coherence protocol for the DASH multiprocessor
7CF5B73A	Reconfigurable Streaming Architectures for Embedded Smart Cameras
7DB1BE2B	New thinking about information technology security
7D92898A	The Mythical CCM: In Search of Usable (and Resuable) FPGA-Based General Computing Machines
5DED9979	Programming massively parallel processors
7FDD8400	Frequency interleaving as a codesign scheduling paradigm
8156E67B	C2Cfs: A Collective Caching Architecture for Distributed File Access
7DC530FE	SOC Test Architecture and Method for 3-D ICs
80A31524	Providing service guarantees in high-speed switching systems with feedback output queuing
809A838F	MPEG-compliant entropy decoding on FPGA-augmented TriMedia/CPU64
811FCF98	A fully distributed 10G-EPON-based converged fixed-mobile networking transport infrastructure for next generation broadband access
80EFEC33	Design and implementation of Reconfigurable Stream Processor in multimedia applications
7F6D5F2F	Estimation of Real-Time Software Code Size using COSMIC FSM
7314304E	Time-optimal visibility-related algorithms of meshes with multiple broadcasting
7F60BA7A	Multi agent based web service QoS management architecture
7F503746	Morphing Bus: A rapid deployment computing architecture for high performance, resource-constrained robots
7F8917E2	Generation of BPEL Customization Processes for SaaS Applications from Variability Descriptors
7AF31B50	On Generalized Twisted Cubes
7F780CB9	The midlifekicker microarchitecture evaluation metric
7DF3836B	Error-injection-based failure characterization of the IEEE 1394 bus
0664CAD2	Patterson~ "computer architecture a quantitative approach
815F544C	A Dynamically Reconfigurable Hardware Co-Processor for a Multi-Standard Wireless MAC Processor
7E4FC479	A taxonomy for computer architectures
7DBE1B18	Scaling Irregular Parallel Codes with Minimal Programming Effort
80F5D2C6	Data-aware DRAM refresh to squeeze the margin of retention time in hybrid memory cube
594F6CD8	Feedback-based dynamic voltage and frequency scaling for memory-bound real-time applications
7D11B5A5	A formal approach to software architecture of agent-base systems
7941D9D7	Directions and Issues in Architecture and Language
7FFC4A54	Architecture, Design, and Experimental Evaluation of a Lightfield Descriptor Depth Buffer Algorithm on Reconfigurable Logic and on a GPU
7EB33598	Optimal relay placement for cellular coverage extension
79A4D427	Adaptive bit truncation and restoration for baseband signal compression
804118EE	Fast, flexible, cycle-accurate energy estimation
774EB67D	Static Mapping of Real-Time Applications onto Massively Parallel Processor Arrays
7E919D41	A Flexible Parallel Hardware Architecture for AdaBoost-Based Real-Time Object Detection
7D176EC0	A parallel algorithm for side information generation in Distributed Video Coding
755129FD	Proteus: An open source dynamically reconfigurable system-on-chip with applications to digital signal processing
7ED8E70B	A Dynamic Hybrid Cache Coherency Protocol for Shared-Memory MPSoC
7FF0EB75	Decentralized Approach for Execution of Composite Web Services Using the Chemical Paradigm
7F55F0C8	Constrained Register Allocation in Bus Architectures
816FC5DA	Experimental Investigation of a Peer-to-Peer-Based Architecture for Emerging Consumer Grid Applications
736B441E	Computer vision on the MGAP
724F4987	A bit-streaming, pipelined multiuser detector for wireless communication receivers
76689EE8	Fault Tolerance Techniques for Array Structures Used in Supercomputing
7D3CAE4D	Evaluation of the Automatic Neighbor Relation Function in a Dense Urban Scenario
7F51A884	A high-throughput and memory efficient 2D discrete wavelet transform hardware architecture for JPEG2000 standard
7DF98074	On the power of the mesh with hybrid buses
7F8B4A02	Scalable Run-Time Correlation Engine for Monitoring in a Cloud Computing Environment
7D129D79	Behavior-based Robotics And The Reactive Paradigm A Survey
7E582D45	Performance evaluation of scheduling applications with DAG topologies on multiclusters with independent local schedulers
81135D44	Integrated Memory Controllers with Parallel Coherence Streams
802A42FD	Register constrained modulo scheduling
7F7FC2C4	Token ring reliability models
7F6B9FB3	Physical design alternatives for RISC workstation packaging
7D4695F2	A new classification acheme for autonomous software agent
7F44E608	Scalability investigation of Mat-Core processor
7D62784B	Personalisation in a System Combining Pervasiveness and Social Networking
7D2D48E3	Power efficient Networks on Chip
80BE2202	System architecture of an adaptive reconfigurable DSP computing engine
7D7CCD73	A Model for Timing Errors in Processors with Parameter Variation
7DEA4A1C	Compiler optimization on instruction scheduling for low power
7FBA3115	A heterogeneous reconfigurable baseband architecture for wireless LAN transceivers
7FD17B10	System Level Design Space Exploration for Multiprocessor System on Chip
7F27A4A1	Asynchronous problems on SIMD parallel computers
7ED87056	A Model-Driven Reverse Engineering Approach for Semantic Web Services Composition
7FFD3671	Mapping Algorithms for Multiprocessor Tasks on Multi-Core Clusters
7BEF4DC4	Advanced parallel processing with supercomputer architectures
771107CF	Using 2- and 212-dimensional seed filling in view lattice to accelerate volumetric rendering
7E4F3EF0	Micronetwork-based integration for SOCs: 673
80BDA24A	Analysis and simulation methods for performance evaluation of a multiple networked embedded architecture
775A7CE0	Organization of the Motorola 88110 superscalar RISC microprocessor
7EE332B5	A dual-rate LDPC decoder for china multimedia mobile broadcasting systems
803D0D59	The embedded communication system of underwater glider based on QNX
816C7D2A	Analysis of HPSS performance based on per-file transfer logs
7D29C735	Data Mediation Support for Triple Space Computing
7FBD5D13	A two-stage angle-rotation architecture and its error analysis for efficient digital mixer implementation
7E7AC2DB	Modeling of NAMD's Network Input/Output on Large PC Clusters
7BBAF932	WiMAX-based overlay conferencing service
07D56F3F	Evaluating Knowledge and Representation for Intelligent Control
7D3A2C02	What's inside the Cloud? An architectural map of the Cloud landscape
7EB77BAB	Service Interactions in CSCE Service Composition Environment
800E8809	Coherence controller architectures for SMP-based CC-NUMA multiprocessors
7E71F699	Parallel H.264/AVC Fast Rate-Distortion Optimized Motion Estimation by Using a Graphics Processing Unit and Dedicated Hardware
7EB4FB6F	xMAML: A Modeling Language for Dynamically Reconfigurable Architectures
7D173DE2	Uplink Capacity of 802.16j Mobile Multihop Relay Networks with Transparent Relays
7D5A59A9	An Approach for Comparison of Architecture Level Change Impact Analysis Methods and Their Relevance in Web Systems Evolution
7F1CA431	Exploring legacy systems using types
752B5A9D	Scaling photonic packet switches to a large number of ports [invited]
7DA4389D	Reducing write latencies for shared data in a multiprocessor with a multistage network
7DEDC37F	Highly compressed multi-pattern string matching on the cell broadband engine
80046239	Static energy reduction techniques for microprocessor caches
7874973D	xTCA-compliant PCIe hub/controller for Physics CODAC subsystems
7572D183	Floating-Point Fused Multiply-Add Architectures
7F76379C	Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform
6006CDD0	Large-scale antenna operation in heterogeneous cloud radio access networks: a partial centralization approach
765F029B	Computer Architecture Performance Evaluation Methods
7DAA2F18	Simulation Differences Between Academia and Industry: A Branch Prediction Case Study
7FDDF61C	Interconnections in Multi-Core Architectures: Understanding Mechanisms, Overheads and Scaling
802F5C77	A Service Oriented HLA RTI on the Grid
7F1D4355	Hardware-Efficient Prediction-Correction-Based Generalized-Voronoi-Diagram Construction and FPGA Implementation
7D148309	Systematic design of high-radix Montgomery multipliers for RSA processors
7FF5566E	System of Systems Architecture Generation and Evaluation using Evolutionary Algorithms
7BD8EC40	Low-power functionality enhanced computation architecture using spin-based devices
7D36E6A5	A model transformation approach for design pattern evolutions
7F9A220A	PUCC Architecture, Protocols and Applications
77FBEDF0	Time-predictable computer architecture
7774BB66	An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures
7D9F2738	Bitstream processing for embedded systems using C++ metaprogramming
7E4624A6	Dynamic Reconfiguration of Mixed-Domain Embedded Systems for Applications with Variable Performance Requirements
7FC6E0AF	MPEG macroblock parsing and pel reconstruction on an FPGA-augmented TriMedia processor
7F32C239	Statistical simulation: adding efficiency to the computer designer's toolbox
7D2E68B7	A scalable shared buffer ATM switch architecture
7B71900F	Adopting the Banked Register File Scheme for Better Performance and Less Leakage
81417DFF	Improving the Modifiability of the Architecture of Business Applications
7C94E69E	Modularization of Logical Software Architectures for Implementation with Multiple Teams
7D1E4398	Cool-Fetch: a compiler-enabled IPC estimation based framework for energy reduction
7D11EFDA	The Design and Evaluation of a Self-Organizing Superpeer Network
7E2DA054	Parallel extraction architecture for image moments of numerous objects
7FDF5A62	NETRA: a hierarchical and partitionable architecture for computer vision systems
7BCD831B	High-Density and High-Reliability Nonvolatile Field-Programmable Gate Array With Stacked 1D2R RRAM Array
7EBBE3C3	An open architecture for holonic cooperation and autonomy
7E0461C9	A Novel Efficient VLSI Architecture of 2-D Discrete Wavelet Transform
7D5B349A	MIMD programs on SIMD architectures
7674BC2E	The 82460GX server/workstation chip set
79241F0F	Architectural Knowlege Management Strategies: Approaches in Research and Industry
76EDCCC4	Initial results of the monolithically grown six-junction inverted metamorphic multi-junction solar cell
5FD2076F	A High Performance Architecture for PROLOG
7E05FECC	Cost effective reconfigurable architecture for stream processing applications
79DE43C5	Synthesis of Predictable Networks-on-Chip-Based Interconnect Architectures for Chip Multiprocessors
7E1064AB	Error-resilient low-power Viterbi decoders via state clustering
7D6D649C	A Study of an Infrastructure for Research and Development of Many-Core Processors
7D33DB9C	Turbo-decoder quantization for UMTS
59CFB682	An improved graph coloring based small cell discovery scheme in LTE hyper-dense networks
7F210932	A unified systolic array design for kernel functions of video compression
7DA3CE43	Towards a Component-Based Observation of MPSoC
58E0C56C	A novel approach for integrating security policy enforcement with dynamic network virtualization
7EBED1F1	A Component-Oriented Metamodel for the Modernization of Software Applications
807E5804	Control requirements for the design of production system architectures
7F49134C	An in-place architecture for the deblocking filter in H.264/AVC
5A54D183	Conceptual approach of a hierarchical cloud architecture for intelligent transport systems
7E3E65AE	Waveband switching networks with limited wavelength conversion
7E832E88	Biomorphic analog devices based on reaction-diffusion systems
804C890A	An architecture-based software reliability model
7A0E5903	Embedding graphs onto the Supercube
79CDCB0A	CASTLE: computer architecture self-testing and learning system
7E6A2A2B	Interaction of scaling trends in processor architecture and cooling
7FD15D79	The Design of a Novel Object-oriented Processor : OOMIPS
7DB3992D	Inducing topological maps from task-oriented perception and exploratory behaviors
7EC9416C	An architecture for QoS analysis and experimentation
76067AAB	Removal-Cost Method: An efficient voltage selection algorithm for multi-core platforms under PVT
7E60F626	Configurable multilayer CNN-UM emulator on FPGA
7F72C8B5	GUARD: GUAranteed Reliability in Dynamically Reconfigurable Systems
807487B7	The MGAP: a high performance, user programmable, multifunctional architecture for DSP
7DDF155E	Robot controller architecture for user friendly application deployment
7B33E673	Architecture, design, implementation
814A2B59	Benchmarks and performance analysis of decimal floating-point applications
7D9D7490	Tradeoff analysis and architecture design of a hybrid hardware/software sorter
7D29A176	Optimal loop scheduling for hiding memory latency based on two-level partitioning and prefetching
7F9EC523	A high performance SIMD processor for binary image processing
793F1980	Increasing Throughput of Multiprocessor Systems
7E21E788	Design and implementation of PROSYT: a distributed process support system
814653AA	On the spectrum efficiency of a cellular system based on multi-receiver, multiple access (MRMA)
6CA3F0A7	A Recovery Cache for the PDP-11
7D644974	Support for mobile computing in open distributed systems
59A39BF8	Operational vignette-based electric warship load demand
76250126	On Service Composition in Cloud Computing: A Survey and an Ongoing Architecture
7A88448C	VLIW-DLX simulator for educational purposes
805AE9A9	Construction of concrete verification models from C++
7F73ABBE	Verifying the performance of the PCI local bus using symbolic techniques
80821FC7	VLSI design of domain specific architecture
800A945F	Histogramming on a reconfigurable mesh computer
7DD756AD	Simulation and performance estimation for the Rewrite Rule Machine
765313AE	On the introduction of reconfigurable hardware into computer architecture education
7D4CE1A1	An evaluation of parallel optimization for OpenSolaris ® network stack
80D519FD	A model for multilevel security in computer networks
800B9D67	Extracting High-Level Functional Design from Software Requirements
7D9E323D	Architectural and application: the performance of the NEC SX-4 on the NCAR benchmark suite
7EC7BC0C	Orthogonal Instruction Encoding for a 16-bit Embedded Processor with Dynamic Implied Addressing Mode
791B964E	Architecture Design of the H.264/AVC Encoder Based on Rate-Distortion Optimization
7882DD27	Systolic VLSI arrays for the metric approach to pattern recognition
7CD98B3D	Using Cloud Computing to Implement a Security Overlay Network
70E157BC	Developing MiniApps on Modern Platforms Using Multiple Programming Models
811FEC61	Design and implementation of ubiquitous smart cameras
7DCB1CDB	Video Adaptation based on Affective Content with MPEG-21 DIA Framework
80A0FFD6	High-throughput VLSI architectures for the 1-D and 2-D discrete cosine transforms
7F525684	Storage constraint satisfaction for embedded processor compilers
7ED06C5E	Digit-pipelined direct digital frequency synthesis based on differential CORDIC
7DCE04C5	Harnessing ISA diversity: design of a heterogeneous-ISA chip multiprocessor
5E1D9365	A Gentle Introduction to Soar, an Architecture for Human Cognition.
7E7E068A	Exploiting DMA to enable non-blocking execution in Decoupled Threaded Architecture
7B3DCA4F	Applications Considerations in the System Design of Highly Concurrent Multiprocessors
7E6BEC1C	Towards energy-aware software-based fault tolerance in real-time systems
7EADABAB	Boosting mobile GPU performance with a decoupled access/execute fragment processor
7FBC7F32	Towards Hardware Support for Common Sensor Processing Tasks
7E2613A4	Specifying the semantics of machine instructions
7F354BCA	Inlining of mathematical functions in HP-UX for Itanium® 2
80A8D3A4	Intelligent support for activity management (ISAM): an architecture to support distributed supervisory control
7D9B9ED2	Efficient Overlay Architecture Based on DSP Blocks
8044F387	An experiment to improve operand addressing
806EB1FA	Requirements for integrating software architecture and reengineering models: CORUM II
72369C79	Distributed Parallel Computing with Low Cost Microcontrollers for High Performance Electric Vehicles
7E527F7C	Rapid design of discrete orthonormal wavelet transforms using silicon IP components
7E515BD5	Stereo vision IP design for FPGA implementation of obstacle detection system
80650ABA	Connective fault tolerance in multiple bus systems
80C77DB0	Applying Data Speculation in Modulo Scheduled Loops
80AAA55F	Flexible update management in peer-to-peer database systems
7F4AA6FB	Efficient realizations of analysis and synthesis filters based on the 2-D discrete wavelet transform
802B9195	Synchronized data distribution management in distributed simulations
7E4B9026	A high-performance reconfigurable VLSI architecture for vbsme in H.264
7DC7EE6C	Error-Resilient Motion Estimation Architecture
5E008A34	Advanced computer architectures : a design space approach
7F9BE110	An Introduction to Software Architecture
7D92D104	The digital signal processor Derby
815123A4	The SOBER Family Ciphers Reconfigurable Processing Architecture Design
7BAAA6F1	Fast controllers for data dominated applications
7EF925B5	Dataflow parallel database systems and LOGFLOW
800F3A9A	BIDDLE: a dataflow architecture for Lisp
7D40F5CC	The need for self-managed access nodes in grid environments.
7CF31482	Prioritizing verification via value-based correctness criticality
7F7EAA7D	The Choice of Mesh Structure in Computer Networks
7D81B548	/spl pi/-SPACE: a formal architecture description language based on process algebra for evolving software systems
81334D3F	Real world influences on software architecture - interviews with industrial system experts
7E3B85E9	A Polynomial Placement Algorithm for Data Driven Coarse-Grained Reconfigurable Architectures
5F642DDD	The realization of a data type architecture
7F7F7198	A system level approach in designing dual-duplex fault tolerant embedded systems
7E697608	A generic systolic array building block for neural networks with on-chip learning
7F6EB268	A Software Defined Radio Architecture for a Regenerative Onboard processor
76B72D3D	Complexity-based program phase analysis and classification
6B38CB72	Fault models and tests for two-port memories
7EED712C	Cost-efficiency code generation approach of software pipelining for FPGA architectures
7FB84D86	Parallel programming on the Convex MPP
5A252604	Formal Methods for Communication Protocol Specification and Verification
81316B39	Optimal resource allocation and reliability analysis for component-based software applications
7ADDA1BD	Microsystems a Microprocessor Architecture for a Changing World: The Motorola 68000
79532052	Simulations between two reconfigurable mesh models
7FA2FDEA	Competitive learning algorithms and neurocomputer architecture
7D258896	SMALL: a scalable multithreaded architecture to exploit large locality
7EB0996B	Associative processors and memories: a survey
78E1DB3C	Petri nets applied to the modelling and analysis of computer architecture problems
7EE89582	Frontiers of reverse engineering: A conceptual model
7FC4D1A9	As-If Infinitely Ranged Integer Model, Second Edition
771CC117	Communications overhead and the expected speedup of multidimensional mesh-connected parallel processors
8098D930	Generalised Parallel Bilinear Interpolation Architecture for Vision Systems
7EB95564	Credit Risk Modelling using Hardware Accelerated Monte-Carlo Simulation
7A3A6FD4	Real-Time Dynamic Guarantee in Component-Based Middleware
7DAB292A	Analysis of intrusion-tolerant architectures for Web Servers
83B29668	KVM, Xen and Docker: A performance analysis for ARM based NFV and cloud computing
5EC01FB9	Floating point FPGA architecture of PID controller
7F1DBA81	Indoor and outdoor location based services for portable wireless devices
7F6933F7	NSM: a distributed storage architecture for data-intensive applications
7623B101	Ultra low energy analog image processing using spin based neurons
7FAC5B7B	A parallel computing engine for a class of time critical processes
7C7B2900	Task-Based Programming for Seismic Imaging: Preliminary Results
7FFCEF51	A high-performance and energy-efficient architecture for floating-point based LU decomposition on FPGAs
7C1B4024	The value of a usability-supporting architectural pattern in software architecture design: a controlled experiment
7E2AF51E	Fractal Consistency: Architecting the Memory System to Facilitate Verification
7E299C73	WSRF-Based Distributed Visualization
80D876F3	Performance evaluation of a software architecture: a case study
79399444	An analysis and experimental approach to teaching data prefetching on CMP
8013C724	Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems
81260646	Evaluating In-Clique and Topological Parallelism Strategies for Junction Tree-Based Bayesian Network Inference Algorithm on the Cray XMT
757EF2A4	Pattern-Based Composition and Analysis of Virtually Synchronized Real-Time Distributed Systems
79A940E2	Software Defined Open Architecture Modem development at CMRE
7EC5683F	MANNA: a management architecture for wireless sensor networks
7D96F580	Planning with iFALCON: Towards A Neural-Network-Based BDI Agent Architecture
592CB86C	The Paradigm Shift to Multi-Cores: Opportunities and Challenges
7FE847BC	Performance evaluation of the Flow-Aware Networking (FAN) architecture under Grid environment
7E061174	Very high-speed Reed-Solomon decoders
802AD28C	AtomTracker: A Comprehensive Approach to Atomic Region Inference and Violation Detection
7EF0D746	MIFAS: Medical Image File Accessing System in Co-allocation Data Grids
7EF029E2	Evolving the Web-based distributed SI/PDO architecture for high-performance visualization
759C97E6	An architecture for dynamic resource adjustment in VSDNs based on traffic demand
7E721812	Sensor uncertainty management for an encapsulated logical device architecture: Part I - fusion of uncertain sensor data
7D07D869	Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering
7DE3624C	Unraveling the future of computing
762395BE	A resource oriented architecture for the Web of Things
8094A786	Exploiting Inherent Parallelisms for Accelerating Linear Hough Transform
7E4B9483	Software process model evolution in the SPADE environment
7DFD37C3	Coexistence of Wi-Fi and heterogeneous small cell networks sharing unlicensed spectrum
7EB4CE84	A reconfigurable approach to hardware implementation of neural networks
5D9D47FB	Nesting OpenMP and MPI in the Conjugate Gradient Method for Band Systems
7FA952C5	Thread Migration Prediction for Distributed Shared Caches
7E6773DA	The influence of the object-oriented language model on a supporting architecture
7E3F578F	Toward an environment for comprehending distributed systems
7F8C7692	Software evolution in componentware using requirements/assurances contracts
7F32D414	Source-Level Estimation of Energy Consumption and Execution Time of Embedded Software
760B541A	Special issue on specialized computer architecture simulators that see the present and may hold the future
7F1E58E4	Software architecture: foundations, theory, and practice
7F845226	Impact of Shared Instruction Memory on Performance of FPGA-based MP-SoC Video Encoder
7F45D420	Dynamic parallel media processing using speculative broadcast loop (SBL)
80ED8BAF	Comparison and evaluation of two catalytic migration approaches for the design of windowing-oriented register file structures
7DFD5984	Software Pipelining with Minimal Loop Overhead on Transport Triggered Architecture
7BDD2E0C	Towards Exploring Vast MPSoC Mapping Design Spaces Using a Bias-Elitist Evolutionary Approach
66F9803F	Decoupled vector architectures
7D52E8B2	Product-form solution techniques for the performance analysis of multiple-bus multiprocessor systems with nonuniform memory references
7D143154	Systolic array architecture for Gabor decomposition
7F793949	Flexible Attestation of Policy Enforcement for Sensitive Dataflow Leakage Prevention
5CD22AC7	On-Demand Dynamic Branch Prediction
7D2BFB5F	Hardware algorithms for determining similarity between two strings
7FB8DC83	Dynamic Strands: Collapsing Speculative Dependence Chains for Reducing Pipeline Communication
7D4E9CC6	Enabling Confidentiality of Data Delivery in an Overlay Broadcasting System
805DB0F4	Energy Efficient Hardware Architecture of LU Triangularization for MIMO Receiver
7DD94B30	Software engineering education in the era of outsourcing, distributed development, and open source software: challenges and opportunities
7DCFCBD4	Domain-specific interface generation from dataflow specifications
7EFA5E3C	Systematic development and exploration of service-oriented software architectures
7D988F84	Virtualizing Transactional Memory
819395E5	Critical path-based thread placement for NUMA systems
7EFEA3D3	A 50 MIPS multiprocessor chip for image processing
7DCC7DD0	A survey of architecture description languages
7E66B247	Teaching the Cache Memory System Using a Reconfigurable Approach
6C7162D9	Image processing on a SIMD/SPMD architecture: OPSILA
76750A10	Performance of multiple-bus interconnections for multiprocessors
7E48C879	A Timing Requirements-Aware Scratchpad Memory Allocation Scheme for a Precision Timed Architecture
8038F1B2	A Floating-Point Unit for 4D Vector Inner Product with Reduced Latency
7D1C7B54	Increasing the size of atomic instruction blocks using control flow assertions
803FE0FD	A fast ACSU architecture for Viterbi decoder using T-algorithm
7F60CA1B	Grid as Human&#146;s Assistant: A Logical Solution Provider for Physical Problems
764D83EC	A hybrid legal decision‐support system using both rule‐based and case‐based reasoning
098FDBD0	Architecture Design for Soft Errors
7D81242D	A dedicated circuit for real time motion estimation
7DB7C916	Attic: A Case Study for Distributing Data in BOINC Projects
8103722C	An effective memory-processor integrated architecture for computer vision
763AA8BE	Parallel processing techniques for FE analysis: Stiffnesses, loads and stresses evaluation
764C9D59	Tiptop: Hardware Performance Counters for the Masses
81084C3C	Comparison of Graph Clustering Algorithms for Recovering Software Architecture Module Views
7F974D9D	A multimicroprocessor architecture for real-time computation of a class of DFT algorithms
7D1B70B4	SysCellC: SystemC on Cell
7A70075E	On the verification of computer architectures using an architecture description language
7ED756DD	Optimal reconfiguration algorithms for real-time fault-tolerant processor arrays
7D43D467	A Fast VLSI Multiplier for GF(2 m )
80834D58	Architecture Implementation Using the Machine Description Language LISA
7EC004A7	A case for the VMEbus architecture in embedded systems education
785E9305	iWatcher: simple, general architectural support for software debugging
7E94079D	Pentium Pro Inside: I. A Treecode at 430 Gigaflops on ASCI Red, II. Price/Performance of $50/Mflop on Loki and Hyglac
8054FB58	A modular power-aware microsensor with >1000X dynamic power range
7F5F05A0	Large-Scale Semantic Concept Detection on Manycore Platforms for Multimedia Mining
7FD83643	Design and evaluation of a cache memory simulation program
80F2F4AE	A fast and effective dynamic trace-based method for analyzing architectural performance
5AE68C50	Vectorization of multigrid codes using SIMD ISA extensions
80306AE4	An efficient adaptive manipulation architecture for real time video coding in Frequency Domain
7D117B21	Tricks and traps of initiating a product line concept in existing products
7FCBF0A7	Investigating the Impact of the Cielo Cray XE6 Architecture on Scientific Application Codes
8102BFD7	A policy language for a pervasive computing environment
69719474	A study of loop unrolling for VLIW-based DSP processors
7D92AA8A	A flexible floating-point wavelet transform and wavelet packet processor
81535121	A WDM based virtual bus for universal communication and computing systems
751A4267	On optimal parallelization of arbitrary loops
8037CE1E	GEAR: A Good Enough Architectural Requirements Process
8103A445	A Future Internet Architecture Based on De-Conflated Identities
80B37ECE	Design space exploration for optimizing on-chip communication architectures
781DF366	aSOC: A Scalable, Single-Chip Communications Architecture
7F8D4BD9	Experimental Assessment of ABNO-Driven Multicast Connectivity in Flexgrid Networks
800D07DC	Partitioning strategies for modular neural networks
77DBE364	Using the Alfa-1 simulated processor for educational purposes
7EE61437	Compensation of Nonlinearities Using Neural Networks Implemented on Inexpensive Microcontrollers
7D1A5327	Low power gated bus synthesis using shortest-path Steiner graph for system-on-chip communications
7F6FE5EE	Simulation of computer architectures: simulators, benchmarks, methodologies, and recommendations
777BB2A2	A Reduced High-Level-Language Instruction Set
7EF6F15A	Systematic Design of RSA Processors Based on High-Radix Montgomery Multipliers
7DC19C02	Experiences with UPC on TILE-64 processor
7F4B6F40	Multiprocessor performance for real-time processing of video coding applications
7FA0A696	Instruction set design and optimizations for address computation in DSP architectures
7DC82F59	Context-aware architectures for building service-oriented systems
7C0DE849	Portable, Flexible, and Scalable Soft Vector Processors
58AB12DC	Assumption coverage under different failure modes in the time-triggered architecture
7F93FA04	Integration of Internet and telecommunications: an architecture for hybrid services
809BAD9D	A Prototype of Trusted Platform Functionality on Reconfigurable Hardware for Bitstream Updates
804E74F9	Style-based refinement of dynamic software architectures
7DC6AAF4	Ten autonomous mobile robots (and even more) in a route network like environment
7EEEAC6D	A Functional Model of SystemC-Based MPEG-2 Decoder with Heterogeneous Multi-IP-Cores and Hybrid-Interconnections Architecture
8038F5FA	Joint application mapping/interconnect synthesis techniques for embedded chip-scale multiprocessors
814F8E01	Mailbox switch: a scalable two-stage switch architecture for conflict resolution of ordered packets
80CFF497	A multiple loop feedback Gm-C bandpass filter for wavelet transform implementation
7DED07BD	Efficient parallel global garbage collection on massively parallel computers
7FB334EE	Design Exploration for FPGA-Based Multiprocessor Architecture: JPEG Encoding Case Study
7FFB8104	Interoperability among Heterogeneous Systems in Smart Home Environment
768E08B5	A design approach for ultrareliable real-time systems
75366006	Hardware realization of locally normalized cross correlation algorithm
8020F5DF	A hardware-efficient implementation of the fast affine projection algorithm
7F80A91C	The massively parallel genetic algorithm for RNA folding: MIMD implementation and population variation
0583A649	ROSES, a robot operating system expert scheduler: Methodological framework
806DEF24	Mapping ADLs into UML 2.0 Using a Meta ADL
816E1136	Accelerating Protein Sequence Search in a Heterogeneous Computing System
7E9C08C6	Analytical Design of Evolvable Software for High-Assurance Computing
7B8103DE	Using formal methods to reason about architectural standards
7DD1A5BE	Using magnetic diagnostics to extrapolate operational limits in elongated tokamak plasmas
7D93B61D	A Flexible Architecture for Navigation Control of a Mobile Robot
80BDAB40	The iLab Shared Architecture: A Web Services Infrastructure to Build Communities of Internet Accessible Laboratories
7F80AF94	REMiS: run-time energy minimization scheme in a reconfigurable processor with dynamic power-gated instruction set
7ECA6B73	HS-Scale: a Hardware-Software Scalable MP-SOC Architecture for embedded Systems
8119259D	A scalable semantic routing architecture for grid resource discovery
7DDB54A6	Detecting architectural mismatches in process algebraic descriptions of software systems
7FC15BEB	A novel VLSI architecture for full-search variable block-size motion estimation
7CCD57C7	An Optimization Framework for Cloud-Sensor Systems
758042DD	Teaching and teaching computer architecture: two very different topics: (some opinions about each)
7AB8CE59	Model driven software development: An overview
8126F0A6	First Prototype of a Genuine Power-Gatable Reconfigurable Logic Chip with FeRAM Cells
5A7E6502	A Modular Approach to Arithmetic and Logic Unit Design on a Reconfigurable Hardware Platform for Educational Purpose
81782EED	Reconfigurable platforms and the challenges for large-scale implementations of spiking neural networks
7669938F	A high-throughput interpolator for fractional motion estimation in high efficient video coding (HEVC) systems
7F674500	Gigabit I/O for Distributed-Memory Machines: Architecture and Applications
7DE832D5	Virtual machine based heterogeneous checkpointing
8054CDCA	Overview of the SpiNNaker System Architecture
7DC1A6AD	Real-time construction of three-dimensional occupancy maps
78587FC9	Load sharing in hypercube-connected multicomputers in the presence of node failures
68D5A58C	The U-Interpreter
810C8A1F	PETCAM—A Power Efficient TCAM Architecture for Forwarding Tables
805DCC3B	A Flexible Platform Framework for Rapid Transactional Memory Systems Prototyping and Evaluation
7D257BF1	Describing and Verifying Semantic Web Service Composition with MDA
804E26BD	A digital-serial silicon compiler
7F0A8830	An interactive electronic tutorial on the Web for computer organization and architecture
7780EB0C	The AMD Opteron Northbridge Architecture
806CE5CC	Architecture Design for the Large-Scale Software-Intensive Systems: A Decision-Oriented Approach and the Experience
80F734A8	A frequency modeling method of rubbertuators for control application in an IMA framework
7F7E56EC	Parallel Lattice Boltzmann Simulation for Fluid Flow on Multicore Platform
7FBEB622	Feature-oriented re-engineering using product line approach
813BA413	Architectural description with integrated data consistency models
80428DCC	DIVA: a reliable substrate for deep submicron microarchitecture design
7D0E826B	Growing discord: programming philosophy and hardware design
7FA08AC8	Efficient application representation for HASTE: Hybrid Architectures with a Single, Transformable Executable
7EF21C8B	Power-Efficient Hardware Architecture of K-Means Clustering With Bayesian-Information-Criterion Processor for Multimedia Processing Applications
7F2384E2	Large-scale experiment of co-allocation strategies for Peer-to-Peer supercomputing in P2P-MPI
814620FC	A configuration memory hierarchy for fast reconfiguration with reduced energy consumption overhead
78A1D8C8	Multichannel airborne ultrasonic ranging system based on the Piccolo C2000 MCU
751201E1	A Systematic Review on Architecting for Software Evolvability
7CF91D25	Storage Architecture for an On-chip Multi-core Processor
7DAFD07D	Advances in the dataflow computational model
7F905F2D	A Robust Channel Estimator for High-Mobility STBC-OFDM Systems
77AB6C74	Sorter Based Permutation Units for Media-Enhanced Microprocessors
7B980A52	Optimal software multicast in wormhole-routed multistage networks
7EB0BB65	Validation of approximate dependability models of a RAID architecture with orthogonal organization
80E0C97D	Energy-Aware Simulation for Wireless Sensor Networks
7FACEA52	Superscalar and superpipelined microprocessor design, and simulation: a senior project
7E04DF2B	Edge detection using fine-grained parallelism in VLSI
7FB0ECA9	Hardware-software co-design architecture for joint photo expert graphic XR encoder
5D664B47	Security vulnerabilities in modern web browser architecture
78FB2A00	Poster: mini-applications: vehicles for co-design
7E1BDA1C	Computer architectures for robot control: a comparison and a new processor delivering 20 real MFLOPS
805593F1	The anonymity service architecture
7732A021	An approach to documenting and evolving architectural design decisions
7DE7ECB7	A partial parallel algorithm and architecture for arithmetic encoder in JPEG2000
81632884	A Communication Model of Broadcast in Wormhole-Routed Networks on-Chip
7FE3CD20	Survey of Biological High Performance Computing: Algorithms, Implementations and Outlook Research
764557D8	Workload Prediction Using ARIMA Model and Its Impact on Cloud Applications’ QoS
73EF5623	Complementary Spintronic Logic With Spin Hall Effect-Driven Magnetic Tunnel Junction
0D321A46	Indoor Navigation Test Results using an Integrated GPS/TOA/Inertial Navigation System
6130AD0E	Cascaded GP models for data mining
7F0ACB5E	3D-Stacked Memory Architectures for Multi-core Processors
7D34735D	AMULET3i cache architecture
7DB55967	Real-Time Mentat programming language and architecture
7D7D04EA	A Reconfigurable Load Balancing Architecture for Molecular Dynamics
80CA30FA	Test patterns for ICs that are both secure and have very high coverage
75BA2A27	Profile-guided microarchitectural floorplanning for deep submicron processor design
7AAD3877	Parallel implementation of DNAm1 program on message-passing architectures
806A3D35	BitDew: A programmable environment for large-scale data management and distribution
80EE9608	Efficient parameter variation sampling for architecture simulations
7E0DC33F	Wire-Speed TCAM-Based Architectures for Multimatch Packet Classification
6E0A440A	High-level polymetric views of condensed run-time information
7EFDB7C6	WCET driven design space exploration of an object cache
805DE2C5	Power-performance efficiency of asymmetric multiprocessors for multi-threaded scientific applications
7F46C175	Power Token Balancing: Adapting CMPs to Power Constraints for Parallel Multithreaded Workloads
79D8EAF6	Establishing a smart grid node architecture and demonstrator in an office environment using the SOA approach
7E5BBE0A	Toward a polymorphic future internet: a networking science approach
78893799	Novel high-radix residue number system architectures
7D546FDC	NEX: Virtual Machine Monitor Level Single System Support in Xen
77DBF525	Flexible architecture microcomputer design
7CFD17EA	On MILS I/O Sharing Targeting Avionic Systems
7D8C1E22	Self-Aware Adaptation in FPGA-based Systems
7C67ED5B	A cost-effective clustered architecture
7D7D139E	Low overhead program monitoring and profiling
810FAD5D	An Event-Driven Approach for E-Services System Design
80B8C6F7	Low latency time CORDIC algorithms
792AAFEB	Evaluation of the CFA Test Programs Via Formal Computer Descriptions
7F499EF9	A methodology for control-dominated systems codesign
7F52401E	Glycerol fermentation by (open) mixed cultures: A chemostat study
7EAC7574	The design of a reconfigurable continuous-flow mixed-radix FFT processor
7B9B20A0	Revealing Service Commitments in Service-Oriented Enterprise Architecture
7AB70514	Visual analytics for neuroscience-inspired dynamic architectures
736F6FD2	RAMP: research accelerator for multiple processors - a community vision for a shared experimental parallel HW/SW platform
80BAD468	Structural manipulations of software architecture using Tarski relational algebra
7267A833	A highly-extensible, XML-based architecture description language
80485411	Architecture for a non-deterministic simulation machine
801F1727	A Low-Voltage Processor for Sensing Applications With Picowatt Standby Mode
70258678	A new memory-based FFT processor for VDSL transceivers
7D4FF336	BERRA: a research architecture for service robots
80573360	A Triplet-based Computer Architecture Supporting Parallel Object Computing
81639269	The Splash 2 processor and applications
15D6EF44	Predictive Cache Modeling and Analysis
7E88938A	Coarse and fine grain objects in a distributed persistent store
807B5AFD	An Efficient Data-Distribution Mechanism in a Processor-In-Memory (PIM) Architecture Applied to Motion Estimation
81538EC2	Synthesis of hardware models in C with pointers and complex data structures
80600E74	Understanding the performance of streaming applications deployed on hybrid systems
7F7EC1E0	A Relay Algorithm Based on Power Control and SINR Evaluation for Two-Hop OFDM Cellular Networks with Fixed Relay Stations
80CC2576	HPP Controller: A System Controller Dedicated for Message Passing
7F145F4B	Improved Architectures for a Floating-Point Fused Dot Product Unit
814F5676	Tighter WCET analysis of input dependent programs with classified-cache memory architecture
7BD2CB50	Efficient implementation of Jacobi algorithms and Jacobi sets on distributed memory architectures
7760A022	Dynamic Characteristics of Loops
7D32702D	Balancing reconfigurable data path resources according to application requirements
806813FC	Export entrepreneurship and trade structure in Latin America during good and bad times
80C44DBE	Optimization of Arithmetic Coding for JPEG2000
8587E74F	: A Cost-Effective Way to Implement Full Map Directory-Based Cache Coherence Protocols
7A5BD8BB	Montecito: a dual-core, dual-thread Itanium processor
8055D9A2	Research on New Industrial Ethernet Network Management and Internet Remote Control System
7819EBF8	A Data Flow Multiprocessor
7D1BCD8C	Development of a Testbench for Validation of DMT and DT2 Fault-Tolerant Architectures on SOI PowerPC7448
7E8817FE	A Case Study in Architectural Modelling: The AEGIS System
80B9D4FE	GridVideo: A Practical Example of Nonscientific Application on the Grid
77BA2449	An MPEG-2 to H.264/AVC intra-frame transcoder architecture with mode decision in transform domain
7E145981	Signal processing by pulse‐driven molecular arrays
80DF6CF0	A Self-Repairing Prefetcher in an Event-Driven Dynamic Optimization Framework
7E5127DE	An Adaptable Task Manager for Reconfigurable Architecture Kernels
806B4B9E	A Multi-core Supported Intrusion Detection System
7D3EB588	A network architecture for mobile computing
809C7105	An Evaluation Framework and Instruction Set Architecture for Ion-Trap Based Quantum Micro-Architectures
80106E6A	Refining instruction set architecture for high-performance multimedia processing in constrained environments
718969B8	An IEEE 1149.1 based test access architecture for ICs with embedded cores
7D55EDBE	Pipelined implementation of a real time programmable encoder for low density parity check code on a reconfigurable instruction cell architecture
5DE790CE	Designing ReDy Distributed Systems
7FC23F52	A Heterogeneous Lightweight Multithreaded Architecture
810852B9	Java- and CORBA-based network management
816123C6	CMOS architecture of synchronous pulse-coupled neural network and its application to image processing
7EE6C55F	Specification and management of QoS in imprecise real-time databases
75AA7FC9	T-Engine: the open, real-time embedded-systems platform
8147A713	A Taxonomy of Data Prefetching Mechanisms
7B36821A	Embedded computer architecture and automation
809BD8B3	A multiple-fault tolerant sorting network
7F6D4868	Application of an ontology in a transport domain
7F26A93F	An extended classification of inter-instruction dependency and its application in automatic synthesis of pipelined processors
7D1C4EA0	Software-defined internet of things for smart urban sensing
815D9DBA	Hardware-Efficient Architecture for Generalized Voronoi Diagram Construction Using a Prediction-Correction Approach
64078A62	A Reference Architecture for Social Media Intelligence Applications in the Cloud
7F1D78DA	Run-Time Scalable Systolic Coprocessors for Flexible Multimedia SoPCs
71C67A81	Validation and verification of temporal knowledge as an important aspect of implementing a temporal knowledge base system supporting organizational creativity
7F1A9BC7	Non-stalling counterflow architecture
80E4E0F9	ZONA — An adaptable NoC-based multiprocessor addressed to education on system-on-chip design
78608BC8	mPlatform: a reconfigurable architecture and efficient data sharing mechanism for modular sensor nodes
813CD423	Application of the Distributed Field Robot Architecture to a Simulated Demining Task
7EF56750	Quality of the Source Code for Design and Architecture Recovery Techniques: Utilities are the Problem
81291587	Six comparisons of firm-level and product-level data
79462147	An energy-efficient and scalable eDRAM-based register file architecture for GPGPU
815E0686	The TACO protocol processor simulation environment
7FAC9D82	Computer architecture for intelligent, real-time, numeric and symbolic processing
7DCD386C	The fresh breeze project: A multi-core chip supporting composable parallel programming
85C0302D	Measuring experimental error in microprocessor simulation
7D7F7F70	Storage architecture with integrity, redundancy and encryption
7FBE7B75	Is Data Distribution Necessary in OpenMP?
7F991256	Guiding and Regrouping People Missions in Urban Areas Using Cooperative Multi-Robot Task Allocation
75353F0F	Open Stack and Cloud Stack: Open Source Solutions for Building Public and Private Clouds
7D71FBA9	An Intelligent Architecture for Integrated Control and Asset Management for Industrial Processes
7E2EF18B	Optimized distributed processing of scaling factor in CORDIC
80C7DEBF	Task allocation with a cooperative plan for an emotionally intelligent system of multi-robots
586F4E6A	Fine-grain parallel processing on a commodity platform : a solution for the ATLAS second level trigger
79C88380	Recent advances and new avenues in hardware-level reliability support
7E5B8419	A middleware-based approach to supporting trust-based service selection
7D0C5D1C	Engineering parallel applications with tunable architectures
8416FA85	A research on SDN-based device-assisted network
7E2AA9FD	Variable-size multipacket segments in buffered crossbar (CICQ) architectures
7DF6F7A0	Interactive Ray Tracing on Reconfigurable SIMD MorphoSys
7D0D0623	Simulation points for SPEC CPU 2006
810B5F38	Architecture for Hierarchical Block Motion Estimation Using Variable Block Sizes
7EDAFF0F	Power efficient dynamic-range utilisation for DSP on FPGA
7CEB7231	Enhancing memory-level parallelism via recovery-free value prediction
7E95DF55	Agent-Oriented Middleware for Mobile eLearning Services
811A0857	Semantic Web in the context broker architecture
7E8D7520	Evaluating the memory overhead required for COMA architectures
809683DF	MDA-Based UI Modeling and Transformation of Spoken Dialog Systems
80B92564	The Alpha 21264 microprocessor architecture
7E25ED72	An ALU cluster with floating point unit for media streaming architecture with homogeneous processor cores
809B5198	Real-time road edge following for mobile robot navigation
7BD58130	Behavior Gaps and Relations between Operating System and Applications on Accessing DRAM
76090022	A network software architecture for large scale virtual environments
8149B354	IReNNS: A recurrent neural network with independent neurons and its application in bioinformatics
7E92F0B4	A REST-Based Approach to Integrate Enterprise Resources
805630F0	A hardware-accelerated novel IR system
80A23DF2	Studying the Applicability of the Scratchpad Memory Management Unit
7E6B4F32	Synthesis of pipelined memory access controllers for streamed data applications on FPGA-based computing engines
80A41EF9	Architectural adaptation for power and performance
7E9BF538	Reconfigurable Computing Cluster (RCC) Project: Investigating the Feasibility of FPGA-Based Petascale Computing
7F1A51CF	Support for evolving software architectures in the ArchWare ADL
7E44F554	SODA: a service-on-demand architecture for application service hosting utility platforms
802A4C4B	Input buffering requirements of a systolic array for the inverse discrete wavelet transform
7DE1D892	On the Robust Mapping of Dynamic Programming onto a Graphics Processing Unit
7F2D0ABB	Parallel Discrete Event Simulation of Molecular Dynamics Through Event-Based Decomposition
7F9A7E3A	FPGA implementation of a re-configurable FFT for multi-standard systems in software radio context
7E055491	Extending GridSim with an architecture for failure detection
7D717150	Genetic processing of the traveling salesman problem with the associative architecture AM/sup 3/
01DE6398	Solutions Relating Static and Dynamic Machine Code Measurements
5FA4737D	A pipeline architecture for traffic sign classification on an FPGA
76F9B485	Adaptive Algorithm and Tool Flow for Accelerating System C on Many-Core Architectures
7E91C853	A VLSI-friendly ART1 neural algorithm and its CMOS analog current-mode implementation
763F628A	Intel 8080 CPU Chip Development
809FC1CA	Embedding binary trees into crossed cubes
812DE447	Nanoelectronic architecture for Boolean logic
7E1D4FA0	Uniform execution environment for dynamic reconfiguration
7FD847E9	A semi-empirical model for maximal LINPACK performance predictions
80D98816	Signed Numbers Arithmetic Operation in Multi-Membrane
7F0C616C	VLSI algorithms, architectures, and implementation of a versatile GF(2/sup m/) processor
7ECE57FA	Compiler-directed leakage reduction in embedded microprocessors
7EC75EDC	An Abstraction Methodology for the Evaluation of Multi-core Multi-threaded Architectures
7F918517	Soar: an architecture for general intelligence
7E55F1EF	Architecting for large-scale systematic component reuse
7F1F2ABF	Applications of a real-time software framework for complex mechatronic systems
7FD04CC6	Energy Model of Networks-on-Chip and a Bus
7EC2718D	FedMi: A Federation Middleware for Integrating Heterogeneous Data Grids
7FFF9B5A	Design and Implementation of an Information Service for Cross-Grid Computing Environments
7D68D2F0	Merging traditional VLSI with photonics
71CF09CC	A series-stacked power delivery architecture with hot-swapping for high-efficiency data centers
7D38BB46	Dual standard re-configurable hardware interleaver for turbo decoding
7CECFA43	VOQ/sub SW/: a methodology to reduce HOL blocking in InfiniBand networks
7DA517C5	FPGA Implementation of Matrix Inversion Using QRD-RLS Algorithm
7FC47289	Dynamic Reconfigurable measurement system based on routing workflow
7EC1EED2	Fast cycle-accurate simulation and instruction set generation for constraint-based descriptions of programmable architectures
80015D14	Algorithm based fault tolerance versus result-checking for matrix computations
79709DC6	Nearest-Neighbor Mapping of Finite Element Graphs onto Processor Meshes
800703B4	Performance considerations on composite applications
79611EC6	An analysis technique for examining integration in a project support environment
7FD1414B	A 65 nm Gate-Level Pipelined Self-Synchronous FPGA for High Performance and Variation Robust Operation
79CDB3BC	A communication model and partitioning algorithm for streaming applications for an embedded MPSoC
5CF433A7	Changing paradigms for green cellular networks: The case of delay-tolerant users
8134294E	Microarchitectural support for precomputation microthreads
80E46FD3	VLSI Architecture for a Flexible Motion Estimation with Parameters
7D0DC2B2	Layered architecture revisited — Comparison of research and practice
7839D04D	Enabling Internet-of-Things services in the MobilityFirst Future Internet Architecture
7E12AB7A	An Integrated Development Environment for transparent fuzzy agents design: An application to automotive Electronic Stability Program
808E749F	An efficient pattern match architecture for production systems using content-addressable memory
7D67E80E	Architectural and compiler techniques for energy reduction in high-performance microprocessors
7D26AB83	Fast Secure Virtualization for the ARM Platform
80E33021	Explicit construction for reliable reconfigurable array architectures
77AEB0FD	Enhancing cell edge users performance in open access small cells networks: A Cross layer approach
809A3A3F	Design and Implementation of a Soft IP Generator for High-Speed Viterbi Decoders
803B9624	An efficient bandwidth allocation scheme for real-time control systems built upon the dual wireless LANs
80A4BD9C	Energy-Efficient Trace Reuse Cache for Embedded Processors
76E714D7	Communication and interface synthesis on a rapid protoyping hardware/software codesign system
7EC37C63	THROWS: an architecture for highly available distributed execution of Web services compositions
7E7B73E4	Availability of CAUTRA, a subset of the French air traffic control system
7E23009A	TCLA: A Triangular Cross-Layer Architecture for Wireless Sensor Networks
7EFF8A09	Analyzing the Network Traffic Requirements of Multiplayer Online Games
812A1D3F	A New Approach to Protect the OS from Off-line Attacks Using the Smart Card
7A3E478A	Low-power multiplierless DCT for image/video coders
758B2E76	Control-flow checking using watchdog assists and extended-precision checksums
7E1E7C2E	An approach for modeling and designing software architecture
80A0313A	Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW Architectures
7EC2DF40	A hierarchical design of an application-specific instruction set processor for high-throughput FFT
7AE77A72	Seismic imaging on novel computer architectures
7D1A31E0	An XML based access control architecture for pervasive computing
8007A322	Control Flow Optimization Via Dynamic Reconvergence Prediction
7EE9F96C	Dynamic fault tolerance in DCMA-a dynamically configurable multicomputer architecture
8078D72F	Low-level vision on warp and the apply programming model
80EA812B	MB-LITE: a robust, light-weight soft-core implementation of the MicroBlaze architecture
7EA8E69E	Floating-point division and square root implementation using a Taylor-series expansion algorithm
4AAF86ED	Software mitigations to hedge AES against cache-based software side channel vulnerabilities
7D1ACF53	Evolution of the PowerPC architecture
7EFBDEA3	A Design Approach to AMBA (Advanced Microcontroller Bus Architecture) Bus Architecture with Dynamic Lottery Arbiter
81530204	Confidence estimation for speculation control
7F14F3DF	Improved parallel architectural simulations on shared-memory multiprocessors
08BDC4AB	Final Evaluation of MIPS M/500
79A3E01D	Energy characteristic of a processor allocator and a network-on-chip
7FD8F771	Efficient Design and Performance Analysis for AMBA Bus Architecture Based System-on-Chip
7FDF08C1	Migrating real-time depth image-based rendering from traditional to next-gen GPGPU
7DEBE7CC	Tailoring quantum architectures to implementation style: a quantum computer for mobile and persistent qubits
80F2EA5A	An algorithmic transformation for FPGA implementation of high throughput filters
7F8FF93C	Denial-of-service attacks on battery-powered mobile computers
7BBB3548	A distributed VLSI architecture for efficient signal and data processing
7952F080	PHENIC: silicon photonic 3D-network-on-chip architecture for high-performance Heterogeneous many-core system-on-chip
7DF0F573	Reliability evaluation of hypercube multicomputers
7D99D243	Performance analysis of the FFT algorithm on a shared-memory parallel architecture
7EB5A6C1	Dynamic grid-based multicast group assignment in data distribution management
816C86A6	Design of optimal final adder for parallel multiplier
75D54096	Using Linda to compute spatial autocorrelation in parallel
7EA1A776	Complete System Power Estimation: A Trickle-Down Approach Based on Performance Events
7CEDEF02	PRISM-II compiler and architecture
80C2F4CC	An efficient hardwired router for a 3D-mesh interconnection network
73A69099	Environment perception using grid occupancy estimation with belief functions
7DADC496	FPGA vs. GPU for sparse matrix vector multiply
7F26D338	Event-driven gate-level simulation with GP-GPUs
7F90009E	DIA: A Complexity-Effective Decoding Architecture
7E0A7A44	An Optimal Linear-Time Algorithm for Interprocedural Register Allocation in High Level Synthesis Using SSA Form
7FCCE9B4	Taking ASCI supercomputing to the end game.
8111E721	Think: View-Based Support of Non-functional Properties in Embedded Systems
7D6A5A5C	An Architecture for Adaptive Algorithmic Hybrids
7FDAED2A	Performance analysis of parallel database sort operations in a heterogenous Grid Environment
75C2995E	A maximum pipelined CORDIC architecture for inverse kinematic position computation
7890ADD4	A CNN-inspired mixed signal processor based on tunnel transistors
80723607	Liszt: a domain specific language for building portable mesh-based PDE solvers
7E21BFC2	Applying a component-based software architecture to robotic workcell applications
7EA6D46F	Implementation of control methodologies on the computational architecture for the Utah/MIT hand
7F6FDAED	Toward a Cloud Architecture for Medical Imagery Grid applications : The Acigna-G Project
80F48122	Quality-driven systems
80EAC03A	Three-dimensional capacitance evaluation on a Connection Machine
807336C8	Next generation real-time RTI software
7D818913	A framework for automated performance bottleneck detection
7C887ED6	A hardware-driven profiling scheme for identifying program hot spots to support runtime optimization
80192F16	An Energy Efficient Layered Decoding Architecture for LDPC Decoder
80A0A9BF	An XML-message based architecture description language and architectural mismatch checking
7E66D466	A commerce broker of software components and its experience
7F166536	A COC Oriented Parallel Computing Strategy for Irregular Applications
5CE70338	Uniport: A Uniform Programming Support Framework for Mobile Cloud Computing
7FF41197	A Novel Service Composition Mechanism for the Future Optical Internet
80F7CF66	On adequate performance measures for paging
7EF3C318	Doppler Keystone Transform for SAR Imaging of Moving Targets
75B57560	Computer architecture for digital signal processing
80501DD6	Toward formalizing service integration glue code
7FBC09FF	A single-motion-vector/cycle-generation optical flow processor employing directional-edge histogram matching
7FE3202C	Microprocessor architecture design with ATLAS
7E7686D4	Dispersing proprietary applications as benchmarks through code mutation
7DC72123	Nyami: a synthesizable GPU architectural model for general-purpose and graphics-specific workloads
7D60322E	The architecture of GIS Crime Analysis System based on Trust Network Connect
76CDAC50	The semiconductor industry's nanoelectronics research initiative: motivation and challenges
8232639B	Design and verification of multi-rate distributed systems
7D0F5426	Performance evaluation and design trade-offs for network-on-chip interconnect architectures
80FCDFAF	Managing communication in integrated modular architectures
7D63CFEC	Reducing Instruction Fetch Cost by Packing Instructions into RegisterWindows
7D5F5365	Open Platform for Prototyping of Advanced Software Defined Radio and Cognitive Radio Techniques
5B618ED5	An automatic design space exploration framework for multicore architecture optimizations
81333348	3D data compression and encryption for bio-medical health care monitoring and management system
7936A2B3	Dynamic logic architecture based on piecewise-linear systems
7BDF7B7D	An interactive, visual simulator for the DLX pipeline
7CED895B	A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs
7B14EE9E	Cloud RAN for Mobile Networks—A Technology Overview
81644B13	Design of an iterative receiver for linearly precoded MIMO systems
80B69584	Lifting-based wavelet transform for images on modern CPU architectures
8077FD1D	Application-specific DSP architecture for fast Fourier transform
791F6DF2	Efficient diminished-1 modulo 2/sup n/ + 1 multipliers
7E16DA74	Learning Grid technologies in a project-based computer architecture course
80F88502	A Design Flow for Building Automation and Control Systems
80510E99	Hamilton cycles in Trivalent Cayley graphs
7D8ABCB9	Unscheduling, unpredication, unspeculation: reverse engineering itanium executables
7E2EC6A2	MPW implementation of integer-pixel motion estimation circuit for 1080HD video encoder
7F0CF846	Power-aware partitioned cache architectures
7D1803E8	Diagnosabilities of hypercubes under the pessimistic one-step diagnosis strategy
786A65A5	Kinetics of triclosan oxidation by aqueous ozone and consequent loss of antibacterial activity: Relevance to municipal wastewater ozonation
7D1098A8	A Novel Data-Parallel Coprocessor for Multimedia Signal Processing
799CB1C1	Reusable architectural decision models for quality-driven decision support: a case study from a smart cities software ecosystem
7D94459A	Towards context-aware security: an authorization architecture for intranet environments
7DF66F63	HeMPS - a framework for NoC-based MPSoC generation
7F1618F6	Discrete wavelet transform: data dependence analysis and synthesis of distributed memory and control array architectures
7EDE065C	A service oriented utility grid for data parallel remote sensing applications
7E2C793E	Performance analysis and simulation of the SOME-Bus architecture using message passing
7E443CAB	DSM perspective: another point of view
76DB86EC	Adaptive multivariate regression for advanced memory system evaluation: application and experience
7FB23EB0	Detecting inconsistencies between software architecture views
7DB0AF60	Qualified Analysis b/w ESB(s) Using Analytical Hierarchy Process (AHP) Method
7E001E21	Corpus-based static branch prediction
587CE084	Computer Architecture: Concepts and Evolution
7790F5EE	A Time and Space Efficient Net Extractor
7F98C5C1	A Generic Instruction Set Simulator API for Timed and Untimed Simulation and Debug of MP2-SoCs
8173B785	On the Index Coding Problem and Its Relation to Network Coding and Matroid Theory
5C4CFF98	From plasma to beefarm: Design experience of an FPGA-based multicore prototype
0D3926EB	The Design of a Polymorphous Cognitive Agent Architecture (PCAA)
7FE4D1AF	SoSE architecture principles for Net-Centric Multi-Int Fusion Systems
80CF0C33	A Low-Power and SEU-Tolerant Switch Architecture for Network on Chips
7D086CED	Communication-centric SoC design for nanoscale domain
80930B08	Implementing logical synchrony in integrated modular avionics
813BB968	Transformation of Scientific Algorithms to Parallel Computing Code: Single GPU and MPI Multi GPU Backends with Subdomain Support
81483970	Low Complexity Architecture Design of H.264 Predictive Pixel Compensator for HDTV Application
8132B40A	Recent Developments in High Performance Computing for Remote Sensing: A Review
7AEAB6D5	Shared memory aware MPSoC software deployment
8027D1D4	Survey on signaling techniques for cognitive networks
7E0F126C	A New Computer Architecture Using a New Program Driving Method
81311315	PIOUS: a scalable parallel I/O system for distributed computing environments
7F8B13F0	Scalable VLSI architecture for K-best lattice decoders
59A54CD1	MaXCept -- Decision Support in Exception Handling through Unstructured Data Integration in the Production Context: An Integral Part of the Smart Factory
79226926	Special computer architectures for image analysis
7FF21332	SSOR Preconditioned Conjugate Gradient Algorithm in Dynamic SMP Clusters with Communication on the Fly
7EB29113	Two's complement computation sharing multiplier and its applications to high performance DFE
7A24CB60	A fast selection algorithm for meshes with multiple broadcasting
814EC2FE	Tolerating multiple failures in RAID architectures with optimal storage and uniform declustering
81280216	Trading for COTS components in open environments
769B1152	Lifetime reliability: toward an architectural solution
8026F73F	Advanced instruction set architectures for reducing program memory usage in a DSP processor
7D2CC626	Instruction code mapping for performance increase and energy reduction in embedded computer systems
8256461F	System level performance of uplink transmission in split-PHY processing architecture with joint reception for future radio access
816CDECA	A prototype for interprocess communication support, in hardware
5E243452	File system-independent block device support for storage class memory
7A09570A	A survey of mitigation techniques against Economic Denial of Sustainability (EDoS) attack on cloud computing architecture
780EF0CF	Securing Trustworthy Three-Tier Grid Architecture with Spam Filtering
815D0CBD	Reducing configuration overhead with goal-oriented programming
7E3308EE	SP/sup 2/A: enabling service-oriented grids using a peer-to-peer approach
7F3821A7	A simulation study of two-level caches
8158C7D2	Desynchronizing Synchronous Programs by Modes
7E309BD2	Requirements specification for apps in medical application platforms
81A21389	Analysing Cache Effects in Distribution Sorting
7F8647B0	Peer-to-peer architecture case study: Gnutella network
7F47EA74	A High-Performance Three-Engine Architecture for H.264/AVC Fractional Motion Estimation
8002DF53	Power and Area Efficient Design of Network-on-Chip Router through Utilization of Idle Buffers
80CD8F52	Achieving Programming Model Abstractions for Reconfigurable Computing
7E4BFAC1	Mapping parallel computations onto distributed systems in Paralex
7DFFF0F2	The national science foundation and its quest for tomorrow’s academic leaders
7CFB8574	Construction and use of linear regression models for processor performance analysis
7E07689A	Experimental Study of Multithreading to Improve Memory Hierarchy Performance of Multi-core Processors for Scientific Applications
8048DFD6	Dynamic Provisioning of a Parallel Workflow Management System
7E34F024	Using contexts to manage system complexity
844320E4	Development, integration, and test architecture for a software-based hardware-agnostic Fault Tolerant Flight Computer
7E10AAA7	Efficient controlling of End-devices in a JXTA-based P2P platform and its application to online learning
7FCF6769	A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel
7DE78583	The Arithmetic Operators You Will Never See in a Microprocessor
7CEC5847	Accelerating Smith-Waterman on Heterogeneous CPU-GPU Systems
7FB722F9	Efficient mapping of cepstrum algorithms on a reconfigurable CORDIC system
7E9529CB	A Pattern-Driven Process Model for Quality-Centered Software Architecture Design--A Case Study on Usability-Centered Design
813139A5	Coping with Complexity of Testing Models for Real-Time Embedded Systems
80B8D61C	A low power radix-4 dual recoded integer squaring implementation for use in design of application specific arithmetic circuits
7D043A43	Agility and Architecture: Can They Coexist?
7E525E95	Compilation-based software performance estimation for system level design
5ECD8D3B	Fault-tolerance through reconfiguration of VLSI and WSI arrays
81231514	High throughput VLSI architecture of a fast mode decision algorithm for H.264/AVC intra prediction
7FDD2458	An efficient VLSI implementation for the 1D convolutional discrete wavelet transform
799AE976	Evaluation of load sharing in HARTS with consideration of its communication activities
7E3D7321	Developing next generation ADLs through MDE techniques
809451BB	I/O Device Virtualization in the Multi-core era, a QoS Perspective
80EE8E04	Memory-Aware Optimal Scheduling with Communication Overhead Minimization for Streaming Applications on Chip Multiprocessors
81790CB2	Subcube allocation in hypercube computers
808123E9	Accelerating SPICE Model-Evaluation using FPGAs
7F4296F3	A novel implementation of cost-effective parallel-pipelined 8x8 DCT processor
7DFEDB88	An architecture for Web-enabled engineering applications based on lightweight high performance CORBA
7F49571D	Register assignment for software pipelining with partitioned register banks
808BD611	Analyzing Software Evolvability
7F54D27D	Rehabilitative TeleHealthCare for post-stroke outcome assessment
810577F8	Hardware bottleneck evaluation and analysis of a software PC-based router
74E99AFA	iTREE: Intelligent Traffic and Resource Elastic Energy Scheme for Cloud-RAN
75D47801	The Architecture of SM3: A Dynamically Partitionable Multicomputer System
7BD9D88E	The 65-nm 16-MB Shared On-Die L3 Cache for the Dual-Core Intel Xeon Processor 7100 Series
7D1AC296	A gracefully degradable declustered RAID architecture with near optimal maximal read and write parallelism
861CA13C	Enriching communication methods for composable mobile systems
7D927495	ArchStudio 4: An Architecture-Based Meta-Modeling Environment
7DE86CF1	TMOES: a CORBA service middleware enabling high-level real-time object programming
80E13995	A behavioral architecture for strategy execution in the RoboFlag game
81434F3A	Lightweight DMA management mechanisms for multiprocessors on FPGA
7D0FDA80	Exploring Wakeup-Free Instruction Scheduling
7F5D1F74	On the Design of Flexible Real-Time Schedulers for Embedded Systems
7DB365D6	Design of signed powers-of-two coefficient perfect reconstruction QMF Bank using CORDIC algorithms
811A74BB	Software Architecture Analysis Based on Statechart Semantics
763F3D13	A Systematic Evaluation of Emerging Mesh-like CMP NoCs
7E0EAA8A	A new supervised local modelling classifier based on information theory
7C1C1CE1	Software defined satellite networks: Benefits and challenges
7F42947B	Implementation and evaluation of a heterogeneous multicore SoC
7DC45A1B	Towards a VHDL-based synthesis of a wavelet transform processor
7E0AC262	On-line training of recurrent neural networks with continuous topology adaptation
7E103B38	Performance evaluation of instruction scheduling on the IBM RISC System/6000
7E506FAD	Autonomic virtual resource management for service hosting platforms
8056F71A	Modeling and Simulating a Software Architecture Design Space
77F065EC	Compiler-assisted energy optimization for clustered VLIW processors
800E489C	Magnetic Cellular Automata Wire Architectures
759DB9E2	MipsIt: a simulation and development environment using animation for computer architecture education
7D224D17	Low-Latency Virtual-Channel Routers for On-Chip Networks
5B4D74AE	An Overview of Cache Optimization Techniques and Cache-Aware Numerical Algorithms
803ED61F	Constructing parallel paths between two subcubes
816BAF29	A common architecture for the DWT and IDWT
781F2CEF	CMA: Chip multi-accelerator
7E9DB6F8	A Multi-layered Control Architecture for Self-Management in Adaptive Automotive Systems
7F4B6F21	Precomputation-based sequential logic optimization for low power
80C5B99F	A gigabit ethternet switch based Software Radio platform for Gbps wireless communications
7CFE3CFF	Fault and energy-aware communication mapping with guaranteed latency for applications implemented on NoC
7E99D26B	A RISC architecture to explore HW/SW parallelism in HW/SW codesign
79630D72	System Considerations in the Design of the Am29000
7EECC3A0	Holistic Design of Multiple-Core Architectures
811C9E74	A pipelined VLSI with module structure design for discrete wavelet transforms
00F651D0	9.6 New Technologies for Molecular Dynamics Simulations
813DCA1E	Exposing data-level parallelism in sequential image processing algorithms
7EDDAA2A	A Framework for Network State Management in the Next-Generation Internet Architecture
7D9D8038	Efficient Use of Processing Cores on Heterogeneous Multicore Architecture
7E5160C4	An Architecture for Multimedia Connection Management
836004B1	Exploring Embedded Symmetric Multiprocessing with Various On-Chip Architectures
7D856E4A	Architecture Level Energy Modeling and Optimization for Multi-Ported Giga-Hz Physical Register File
77369C25	Low power programmable architecture for periodic activity monitoring
767B82FC	The XTREM power and performance simulator for the Intel XScale core: Design and experiences
7F588E51	Redundancy Mining for Soft Error Detection in Multicore Processors
8112E4C4	Implementation of a floating-point matrix-vector multiplication on a reconfigurable architecture
80616310	The Synchronization Power of Coalesced Memory Accesses
7E9C40FD	Addressing Resource Fragmentation in Grids through Network-Aware Meta-scheduling in Advance
771BEC79	Linear algebra on high performance computers
82008177	RcUBe: Real-time reconfigurable radio framework with self-optimization capabilities
7E1DAB15	Hardware Particle Swarm Optimization Based on the Attractive-Repulsive Scheme for Embedded Applications
724B5D02	Stencils and Problem Partitionings: Their Influence on the Performance of Multiple Processor Systems
7E46E9C5	Flexible and abstract communication and interconnect modeling for MPSoC
7CA71553	A hardware/software codesign method for a general purpose reconfigurable co-processor
7E624140	A 3D Spatio-Temporal Motion Estimation Algorithm for Video Coding
80449162	A multicore-enabled multirail communication engine
76FA004F	Active learning through multimedia
7FE54630	Decentralized Execution of Composite Service in MANETs
77321DB1	Scalable architecture of alert notification as a service
801789FC	User-centric design space exploration for heterogeneous network-on-chip platforms
7D658035	Microarchitectural dl/dt control
79D4D9F9	High-throughput programmable cryptocoprocessor
7DCE785B	Analysis of performance limitations in multithreaded multiprocessor architectures
7C89C506	Computer architecture: A quantitative approach (2nd edition)
7B471F03	Structural redocumentation: a case study
809807B9	Cache-coherent distributed shared memory: perspectives on its development and future challenges
7E4C2F9D	An Incremental Algorithm for Test Generation in Illinois Scan Architecture Based Designs
7D785F33	Exploring constructive cascade networks
77188D74	A message passing coprocessor for distributed memory multicomputers
7E498A16	Algorithms and architectures for dynamic programming on Markov chains
7947FF05	Floating point micropipeline performance
78169FFD	Computing architectures for DFT-based HF-band energy detection
8061DCB7	Implementing the Dependable Operating System Architecture on the IA-32 Architecture
7F88218F	Genetic Approach to Software Architecture Synthesis with Work Allocation Scheme
7F8A7ADA	Experience with performing architecture tradeoff analysis
79FA3861	Software-Based Self-Testing of Symmetric Shared-Memory Multiprocessors
59383EF6	Flexible input transform architecture for HEVC encoder on FPGA
7F08F6D2	A multiprocessor system for real time robotic control: Design and applications
7DD30717	Fast and memory efficient VLSI architecture for output probability computations of HMM-based recognition systems
7DB0F120	Distribution of patches within vulnerable systems: a distributed model
7D53E526	PowerFITS: Reduce Dynamic and Static I-Cache Power Using Application Specific Instruction Set Synthesis
7ED21D4E	MPU: a N-tuple matching processor
805C764E	Flexible and Efficient Instruction-Grained Run-Time Monitoring Using On-Chip Reconfigurable Fabric
7F995DB0	Automatic parallelization and scheduling of programs on multiprocessors using CASCH
81680F6E	Spiking neuron models of the medial and lateral superior olive for sound localisation
758811CC	A single-chip multiprocessor
80E0DCDC	Design of a Configurable Embedded Processor Architecture for DSP Functions
7F9A4CE4	A Reconfigurable Processing Unit for Digital Circuit Testing using Built-In Self-Test Techniques
80DA4EA5	A Fast and Robust Content-based Publish/Subscribe Architecture
7E540938	Enhancing Performance Sustainability of Fault Tolerant Routing Algorithms in NoC-Based Architectures
7D697ED6	Quality-Driven Extraction of a Component-based Architecture from an Object-Oriented System
7E80BA4B	The ManArray TM embedded processor architecture
7FB1F2D7	A Lightweight Sanity Check for Implemented Architectures
8384C34A	A new software-based service provision approach for vehicular cloud
8109AE1A	Service discovery in a DOM-based middleware architecture
723FC12C	Requirements for and Design of a Processor with Predictable Timing
804DF192	Patterns Transform Architectures
8129C8C5	AIDE - A Tool for Computer Architecture Design
7DC2B25E	Generation and calibration of compositional performance analysis models for multi-processor systems
7DA29492	An Experimental Evaluation of the Parallel I/O Systems of the IBM SP and Intel Paragon Using a Production Application
7F5E91D7	Information Service Architecture for International Multimodal Logistic Corridor
7E7F0D4F	H.264 fractional motion estimation refinement: A real-time and low complexity hardware solution forhd sequences
800B0A40	Cache coherence in a multiport memory environment
7E36E5FC	A Hierarchical Architecture for Computer-Based Message Systems
7DF5D5D6	A Fully Pipelined and Dynamically Composable Architecture of CGRA
7DF5D5D5	Generalizing a Model of Software Architecture Design from Five Industrial Approaches
7F6D68EF	Object testing in ITEE
7E9C57DF	Hybrid annihilation transformation (HAT) for pipelining QRD-based least-square adaptive filters
7F643CF1	The ETCA data-flow functional computer for real-time image processing
803519F2	High-performance VLSI architecture of adaptive decision feedback equalizer based on predictive parallel branch slicer (PPBS) scheme
7D4CB60E	Experience using an expert system to assist an architect in designing for modifiability
7F85D408	Structural way of thinking as applied to productivity
8078651C	Design of cache memories for multi-threaded dataflow architecture
7DAC4E90	An active networking approach to service customization
7F04B418	System design methodologies for a wireless security processing platform
8178F62A	A SOA-Driven Content Discovery and Retrieval Platform
80F685D5	Industrial perspectives on architecture level change impact analysis in Web systems evolution
7F44CAE2	Dataflow: A Complement to Superscalar
7A475623	Systolic Multipliers for Finite Fields GF(2 m )
7F7EEED5	Effective instruction scheduling techniques for an interleaved cache clustered VLIW processor
804E9E28	Resilient Architectures via Collaborative Design: Maximizing Commodity Processor Performance in the Presence of Variations
7D9A48E8	The concurrent graph: basic technology for irregular problems
7FBFAD5E	Comparison of VLSI architectures for a WLAN OFDM transmitter with interpolation filters
7D89B01F	Extending ATAM to assess product line architecture
811E395F	Reunion: Complexity-Effective Multicore Redundancy
7D464E1D	VLSi architecture design for algebraic soft-decision Reed-Solomon decoding
7F2BA89A	Keecle: Mining key architecturally relevant classes using dynamic analysis
7F5532E3	Virtual machine monitors: current technology and future trends
7B8584DA	Computing based on the physics of nano devices—A beyond-CMOS approach to human-like intelligent systems
718D8C16	Early experience with an internet broadcast system based on overlay multicast
812B6F3A	A low complexity real-valued kernel DHT-based OFDM modulator/demodulator design
819AD706	Optimal Performance Prediction of ADAS Algorithms on Embedded Parallel Architectures
8069748E	A delay-aware topology-based design for Networks-on-Chip applications
7FC988AB	Hardware resource allocation for hardware/software partitioning in the LYCOS system
7E3DB16C	Exploiting FPGA-Based Architectures and Design Tools for Problems of Reconfigurable Computations
7C9322E4	Teaching computer architecture using an architecture description language
80108980	Retargetable binary utilities
806F0D05	A dynamically adaptive DSP for heterogeneous reconfigurable platforms
7DDA7B49	Many-core key-value store
7F7BBA58	Scaling with Design Constraints: Predicting the Future of Big Chips
7D1D3473	On the evaluation of JavaSymphony for cluster applications
7D28E789	Design of a HW/SW communication infrastructure for a heterogeneous reconfigurable processor
7D7EA54B	Hypercube multiprocessors with bus connections for improving communication performance
8090E566	Architecture, Development and Testing of Home Care Biomedical System
7A6AA0BA	Formal verification of fault tolerance using theorem-proving techniques
76A728D7	NSCC: Self-Service Network Security Architecture for Cloud Computing
7ECA3AC7	Architecture and performance of a multicomputer type digital signal processing system 'NOVI'
72EF7E92	Shape driven kernel adaptation in Convolutional Neural Network for robust facial trait recognition
8050C204	Radix-4 vectoring CORDIC algorithm and architectures
7DE1E6DC	Fast Parallel Markov Clustering in Bioinformatics Using Massively Parallel Graphics Processing Unit Computing
768A2FE7	The architecture of replica: A special-purpose computer system for active multi-sensory perception of 3-dimentional objects
7DBEB912	The Impact Of Code Density On Instruction Cache Performance
7D4D1F78	Incomplete block-factorization preconditioners for solving three-dimensional elliptic difference equations on systolic processors
800698A9	A Low Complexity Heuristic for Design of Custom Network-on-Chip Architectures
7F684F41	All-To-All Broadcast in Hexagonal Torus Networks On-Chip
7CA278EB	Scheduling of Recursive and Dynamic Data-Flow Graphs Using Stream Rewriting
7D82D78B	An FPGA-based accelerator for cortical object classification
796E58BD	Ultra-Scalable CPU-MIC Acceleration of Mesoscale Atmospheric Modeling on Tianhe-2
7C23FAAA	Parallel Spatial–Spectral Hyperspectral Image Classification With Sparse Representation and Markov Random Fields on GPUs
7E8F2134	Fault Handling in FPGAs and Microcontrollers in Safety-Critical Embedded Applications: A Comparative Survey
7F4D5E52	Research and Design of a Remote Visualization Parallel Program Performance Analysis Tool
7D01304D	On the limits of program parallelism and its smoothability
7EFC9E58	YAPI: application modeling for signal processing systems
7B2740D7	A QoS broker based architecture for efficient Web services selection
7E84F798	Multiple scan chains for power minimization during test application in sequential circuits
7DE24B04	Fast Communication Architecture Exploration of Processor Pool-Based MPSoC via Static Performance Analysis
7FD7FDC8	Low energy motion estimation via selective aproximations
7E4C5F5C	Real time 3D rendering patch processing using an embedded SIMD computer architecture
7F7CA3FB	A versatile generator of instruction set simulators and disassemblers
7E44CFED	Attribute-based refinement of software architectures
7F25104D	Reconfigurable implementation of recursive DCT kernels for reduced quantization noise
7F14BC6E	An Efficient Pass-Parallel Architecture for Embedded Block Coder in JPEG 2000
7F9D85BF	ECube: An Efficient Architecture for Analyzing Time-Varying Spectra
80C4FCB0	The prospect of 3D-IC
80FD47F3	Towards Seamless Adaptation: An Agent-Oriented Approach
7DB28D4C	Affinity-driven system design exploration for heterogeneous multiprocessor SoC
7FF87085	Neural networks on silicon: the mapping of hardware faults onto behavioral errors
7F44524D	Power and energy reduction via pipeline balancing
7D4B6231	A distributed parallel estimation architecture for cooperative vehicle formation control
8007F27B	A linear array processor with dynamic frequency clocking for image processing applications
7FBBF51A	Memory Data Flow Modeling in Statistical Simulation for the Efficient Exploration of Microprocessor Design Spaces
7F24930B	A modular object oriented image understanding environment
7DD21E5F	High performance integrated network communications architecture (INCA)
7DF9EE85	Mesh-connected trees: a bridge between grids and meshes of trees
769B8F8F	A Novel Architecture for Inter-FPGA Traffic Collision Management
7D60EDE7	Simplicity versus accuracy in a model of cache coherency overhead
5E2272A8	Exploiting streams in instruction and data address trace compression
7F3F6225	The case for elastic operating system services in fos
7B450D90	CNN based high performance computing for real time image processing on GPU
79DB9DC6	Combining a performance estimation methodology with a hardware/software codesign flow supporting multiprocessor systems
7D1D347C	A DT-CNN data-flow implementation
7FC67EA8	QUKU: A FPGA Based Flexible Coarse Grain Architecture Design Paradigm using Process Networks
816818AF	Efficient interpolration architecture for soft-decision Reed-Solomon decoding by applying slow-down
7DF5274B	Automatic Layer-Based Generation of System-On-Chip Bus Communication Models
7A08FFB1	Communication effect basic linear algebra computations on hypercube architectures
7EB1E9B1	A New Autonomous Component Carrier Selection Scheme for Home eNB in LTE-A System
7EFA37CC	Detecting phases in parallel applications on shared memory architectures
73304A6B	Quartz: a QoS architecture for open systems
5C5F0AD9	Computer architecture: a quantitative approach (third edition)
7EBB2561	The use of nanoelectronic devices in highly parallel computing systems
800EA3E1	COSMOS: a codesign approach for communicating systems
7F6126E3	Application of spectrum sharing type cognitive radio technologies within a single network operator
786981C4	A survey of web resources for teaching computer architecture
7DFD202F	Design, implementation and validation of a generic and reconfigurable protocol stack framework for mobile terminals
8057F87E	SEAS: a system for early analysis of SoCs
7D1432AE	Cheat-proof playout for centralized and distributed online games
0190F1C2	Correct Communication in Multi-core Processors.
7ED13D02	CUDA-Based Jacobi's Iterative Method
800AF408	Real time executive kernel and fault management tools
7EEBB8AA	The Application Research of e-Government Procurement in China Based on Business Component Framework
7E078C82	Hardware/software-based diagnosis of load-store queues using expandable activity logs
7F71FE45	An Architecture for A Synthetic Vacuum Cleaner
81329643	Adaptive Compensation of RF Front-End Nonidealities in Direct Conversion Receivers
60C0FC88	Algorithmic partial analog-to-digital conversion in mixed-signal array processors
7F62F6A1	CONDOR: an architecture for controlling the Utah-MIT dexterous hand
7F4A1976	Predicting real-time behaviour for data flow computations
7E8A3BA9	Formalizing certain tasks for processor architecture verification
812B4753	FLASH: foresighted latency-aware scheduling heuristic for processors with customized datapaths
7E006D35	Viper: virtual pipelines for enhanced reliability
80036E68	Floorplan-aware automated synthesis of bus-based communication architectures
7E86B76B	Hardware architecture for a modular autonomous underwater vehicle STARFISH
7FEF3144	A class of code compression schemes for reducing power consumption in embedded microprocessor systems
7D7AB7E8	Runahead execution: An effective alternative to large instruction windows
77F007CC	A security architecture for fault-tolerant systems
745C2BAD	Data-type dependent cache prefetching for MPEG applications
807736C4	Adaptive bus model for distributed multimedia stream in mobile computing environments
7D7F2423	Power comparison of an asynchronous and synchronous network on chip router
7D263A94	Split Private and Shared L2 Cache Architecture for Snooping-based CMP
80459519	System-Level Virtualization and Mobile IP to Support Service Mobility
820871B7	Improving the performance of a distributed computing system through inconsistent caches
7ED19833	Low Computational Complexity, Low Power, and Low Area Design for the Implementation of Recursive DFT and IDFT Algorithms
7D5B664E	Modeling aspects of human memory for scientific study.
59042D45	A Novel Design for a Memristor-Based or Gate
7F32B04A	A Flexible Grid Computation Platform Based on WSRF.NET and Condor
7D0B97A2	A compile-time scheduling heuristic for interconnection-constrained heterogeneous processor architectures
7E8711E9	An integer linear programming based approach for parallelizing applications in on-chip multiprocessors
7F1EA6E2	Cost/performance tradeoff of n-select square root implementations
80B0332D	Modeling parallel computers as memory hierarchies
7FAF9473	A Low-Level Image Processing Algorithms Accelerator Platform
761C751A	Measurement and Evaluation of Alternative Computer Architectures
7F956287	A parallel algorithm for large-scale linear programs with a special structure
8159C371	Taxonomy and Survey of Location Management Systems
7C7259F9	High-frequency Direct Digital Frequency Synthesizer design with non-uniform sine-weighted Digital-to-Analog Convertor
763BF8E5	A weakly infinite-dimensional space whose product with the irrationals is strongly infinite-dimensional
7F889CB7	Active replication in Delta-4
7F5A790E	Radix-16 signed-digit division
7D878A20	A Virtualized Harvard Architectural Approach to Protect Kernel Code
7F09B371	The Refresh Efficiency on Difference Processor Cache Architecture
8128F249	Case Study of Efficient Parallel Memory Access Programming for the Embedded Heterogeneous Multicore DSP Architecture ePUMA
76FE671F	Programming in Vienna Fortran
8133015B	Differential Power Processing for Increased Energy Production and Reliability of Photovoltaic Systems
7E23C835	Fault-Tolerance with Graceful Degradation in Quality: A Design Methodology and its Application to Digital Signal Processing Systems
7780B6D2	Impact of Hierarchical Memory Systems On Linear Algebra Algorithm Design
815BB512	Heterogeneous Architecture-Based Software Reliability Estimation: Case Study
75ED344E	A novel low power and high speed Wallace tree multiplier for RISC processor
7E60C73E	Thermal Switching Error Versus Delay Tradeoffs in Clocked QCA Circuits
7E51F00A	REESE: a method of soft error detection in microprocessors
7D5A87AA	Model Based Development of Quality-Aware Software Services
8174FA3D	Reflex Autonomicity in an Agent-Based Security System :: The Autonomic Access Control System
7D7FB655	Impact of Aspect-Oriented Programming on Software Performance: A Case Study of Leader/Followers and Half-Sync/Half-Async Architectures
7CFDE135	Compiler processor tradeoffs for DISVLIW architecture
80514EF6	Improving SIMT Efficiency of Global Rendering Algorithms with Architectural Support for Dynamic Micro-Kernels
7DD30521	A new reconfigurable modem architecture for 3G multi-standard wireless communication systems
00BA24B2	Towards pB+Trees in the Field: Implementation Choices and Performance
7FF0F64B	A B2B conversational architecture for semantic Web services based on BPIMS-WS
7D12EA86	Validation of New Theses on Off-the-Shelf Component Based Development
817A356E	Design and implementation of a NoC supporting priority-based communications for many-core SoCs
7FA9F070	Devices on the desk area network
80B2C7DD	A high throughput H.264/AVC intra-frame encoding loop architecture for HD1080p
80E83BF9	Implementation and evaluation of a satisfaction/altruism based architecture for multi-robot systems
7D03D3F7	Design of floating point units for interval arithmetic
7608E824	HP scalable computing architecture
7D886757	Embedded software in real-time signal processing systems: design technologies
7E508C16	Reconfiguration algorithm for fault-tolerant arrays with minimum number of dangerous processors
80F1DF20	Development of a Methodology, Software -- Suite and Service for Supporting Software Architecture Reconstruction
76D88F8D	Latency Hiding and Performance Tuning with Graph-Based Execution
6422CA1A	Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification
7E6AF373	Matrix Multiplication Using Quantum-Dot Cellular Automata to Implement Conventional Microelectronics
80FACC3A	Power-performance simulation and design strategies for single-chip heterogeneous multiprocessors
813CA1CF	A software-implemented fault injection methodology for design and validation of system fault tolerance
5A997163	Development of a Multi-DOF Robotic Controller for Academic Purposes
81E9BBCF	The new DAQ system for WASA at COSY
75F50A5D	The Bulk Multicore architecture for improved programmability
80B8AE39	Intelligent Multi-Agent Based Information System of Business Process Management
800BB91B	On-chip Vector Coprocessor Sharing for Multicores
7E17F82B	PFC: Transparent Optimization of Existing Prefetching Strategies for Multi-Level Storage Systems
7F0F6437	Generating test-cases from an object-oriented model with an artifical-intelligence planning system
7F290BDB	Variable Utility in Multi-robot Task Allocation Systems
8026F887	Learning Object Virtualization Allowing for Learning Object Assessments and Suggestions for Use
7B73B773	Implementation-independent model of an instruction set architecture in VHDL
7DC1AE3A	Immunotronics - novel finite-state-machine architectures with built-in self-test using self-nonself differentiation
80F140B1	A system architecture for reconfigurable trusted platforms
81314B39	Synthesis of Instruction Sets for Pipelined Microprocessors
7CE37421	The TX1 32-bit microprocessor: performance analysis, and debugging support
76063427	Towards visual reflexion models
74EFC450	An efficient timing model for hardware implementation of multirate dataflow graphs
7DF409D2	A Probabilistic-Based Design Methodology for Nanoscale Computation
7DE654C7	An Architecture for Adaptive Collaboration Support Guided by Learning Design
801E7176	Collective communication in wormhole-routed massively parallel computers
7919A59F	Modeling and evaluation of hardware/software designs
80E30DAA	Program comprehension during software maintenance and evolution
7F82CA79	An Approach To Portable Parallel Programs
804D2D6E	Support for aspectual modeling to Multiagent system architecture
7E29FCE0	An Optimized Parallel FFT Algorithm on Multiprocessors with Cache Technology in Linux
8148E917	An analysis of the double-precision floating-point FFT on FPGAs
77301D0F	VLSI Design for SVM-Based Speaker Verification System
803B522C	HDTV1080p H.264/AVC Encoder Chip Design and Performance Analysis
7EF5D1D2	A general architecture for load balancing in a distributed-memory environment
7D9307B4	A software-based interactive system on BZK.SAU.FPGA10.1 micro computer design for teaching computer architecture and organization
7D107774	Orthogonal graphs for the construction of a class of interconnection networks
755B249F	Validating trace-driven microarchitectural simulations
7D5BDCE1	An approach to the adaptation of estimated cost parameters in the COSYMA system
7CFA3DC0	Quality-of-service routing for supporting multimedia applications
8127027E	Performance Analysis of Sequence Alignment Applications
7F935018	Applying case reuse and rule-based reasoning (RBR) in object-oriented application framework documentation: Analysis and design
809BBF6B	Scalable space/time-shared stream-processing on the run-time reconfigurable PCA architecture
7E0DDDE9	Intelligent Platform Management Controller for Low Level RF control system ATCA Carrier Board
7D7A2A4D	Dynamically reconfigurable hybrid optical / electrical networks for high-bandwidth data centers
7CF0B87D	How the JSDL can exploit the parallelism?
7D8625D8	Understanding the performance of concurrent error detecting superscalar microarchitectures
7E41D8CF	Stability optimization of embedded 8T SRAMs using Word-Line Voltage modulation
7EAEE947	An Evaluation Mechanism for QoS Management in Wireless Systems
7995F4BB	Reconfigurable computing systems
801F2725	Modular microfactory system for gas sensor assembly
7EC9FCFC	A RNS Montgomery multiplication architecture
7EF9F21A	A decoupled access/execute architecture for efficient access of structured data
7A7E9642	Reconfigurable Pipeline Systems
7D0E7BCB	Efficient Implementation of the Simplex Method on a CPU-GPU System
7F504041	Impact of NoFPGA IP router architecture on link bandwidth
7D866A8F	Optimal software multicast in wormhole-routed multistage networks
7D019CBA	Fast and Accurate Multiprocessor Architecture Exploration with Symbolic Programs
792B1AB2	KNoCEmu: High Speed FPGA Emulator for Kilo-node Scale NoCs
82254554	Effective elasticity for data centers interconnection in multi-domain WAN: Information modelling and routing
80582955	Hardware-Efficient Systolic-Like Modular Design for Two-Dimensional Discrete Wavelet Transform
7FC92DB1	Approximate-Timed Transactional Level Modeling for MPSoC Exploration: A Network-on-Chip Case Study
7E3BF685	Parallel Cyclic Convolution Based on Recursive Formulations of Block Pseudocirculant Matrices
7F021ABD	An efficient disk-array-based server design for a multicast video streaming system
806DB6BB	On the Hardware Reduction of z-Datapath of Vectoring CORDIC
809069F3	High Performance Computing for Embedded System Design: A Case Study
7EB91FEF	Research on Pervasive simulation based on grid and pervasive computing technology
7CEB31BA	Using idle disks in a cluster as a high-performance storage system
814C47AC	A High Bit Rate Serial-Serial Multiplier With On-the-Fly Accumulation by Asynchronous Counters
80DCD1A3	Hardware architecture for AVS entropy encoder
7D3CD9BF	A Framework for Heuristic Scheduling for Parallel Processing on Multicore Architecture: A Case Study With Multiview Video Coding
7F7812E0	An access mechanism for Grid GARUDA
7D762089	Parallelizing Protocol Processing on SMT Processor Efficiently: A FSM Decomposition Approach
81C7D494	GA Based Placement Optimization for Hybrid Distributed Storage
80BE0539	Effect of layer 2 connection setup on performance of SIGMA
7EE5FFE6	Concurrent VLSI architectures for vector quantization
7EB06D0D	Fault-tolerant modular convolvers
7FA1E542	An OS interface for active routers
7FD1D8E3	A hybrid genetic algorithm for constrained hardware-software partitioning
75D84148	A Frequency Domain Processor for Real-Time CDVS Keypoints Extraction
58B5B757	Design of a tokenless architecture for parallel computations using associative dataflow processor
80EE550E	The performance of the CORBA dynamic invocation interface and dynamic skeleton interface over high-speed ATM networks
7D2D5A9E	Spatial Sampling and Regression Strategies
73B16DC8	Securi CAD by Foreseeti: A CAD Tool for Enterprise Cyber Security Management
7F99677D	A Generic Scalable Architecture for Min-Sum/Offset-Min-Sum Unit for Irregular/Regular LDPC Decoder
59134E17	Cloud Services for Mapping Flood Areas Susceptible
7DA6B079	Mapping array communication onto FIFO communication - towards an implementation
816B514C	WSPeer - an interface to Web service hosting and invocation
7FBE0979	Experimental Demonstration of Impairment-Aware PCE for Multi-Bit-Rate WSONs
7DBCAB02	Relational views for program comprehension
7E272148	System-level performance analysis for designing on-chip communication architectures
7F69877B	A Roadmap for Autonomous Fault-Tolerant Systems
80B44010	Design trade-offs in floating-point unit implementation for embedded and processing-in-memory systems
8000DB2C	A Fast Intra MB Mode Decision Method for the MPEG-2 to H.264 Transcoder
7FA56D73	Minimal TCB Code Execution
7E5B7250	A Lightweight Iterative Compilation Approach for Optimization Parameter Selection
7FF58DFE	Believable Social and Emotional Agents.
81183911	FTRAID: A Fat-tree Based Parallel Storage Architecture for Very Large Disk Array
7AFB19A4	Hierarchical blocking and data flow analysis for numerical linear algebra
76193446	Challenges and trends in processor design
5927D185	A Reconfigurable Multiclass Support Vector Machine Architecture for Real-Time Embedded Systems Classification
5D3689B3	Design a low latency arbiter for on chip communication architecture
7EAD414A	Dynamic Flow Reconfiguration Strategy to Avoid Communication Hot-Spots
7D085DBF	Proactive H-PCE architecture with BGP-LS update for multidomain elastic optical networks [Invited]
800F003C	Creating HW/SW co-designed MPSoPC's from high level programming models
815591BE	Low-Power Filtering Via Minimum Power Soft Error Cancellation
7E7E62F6	Grid Virtualization Engine: Design, Implementation, and Evaluation
7C64D193	Concepts and requirements for a cloud-based optimization service
7E47896F	The Architecture of Communication Channel for Custom Computing Machine Node
71C4FFDB	Semantic investigation of a control-flow subset of BPMN 2.0
7EDC562B	FPGA Design and Implementation of a Real-Time Stereo Vision System
7D31EDC8	FPGA-based weblab infrastructures guidelines and a prototype implementation example
7E45A7E6	A high performance lattice architecture of 2D discrete wavelet transform for hierarchical image compression
79F8B7B0	GUARDS: a generic upgradable architecture for real-time dependable systems
7E97F033	Software efficient implementation of GMSK modem for an automatic identification system transceiver
63C91A67	Benefits of Node Architecture Flexibility and Hitless Re-Grooming in Transport Networks
7E66A3A0	Linguistic support for heterogeneous parallel processing: a survey and an approach
7D59567A	Microarchitecture-Independent Workload Characterization
7FEB9B22	Functional abstraction driven design space exploration of heterogeneous programmable architectures
7B5CAAC1	Distributed prognostic health management with gaussian process regression
80300ED0	50 Years of CORDIC: Algorithms, Architectures, and Applications
7D749873	Safe integration of new concerns in a software architecture
80B8DFA8	Performance of FPGA implementation of bit-split architecture for intrusion detection systems
774A9196	Engineering dynamic real-time distributed systems: architecture, system description language, and middleware
7E752235	A Mixed-Level Virtual Prototyping Environment for Refinement-Based Design Environment
6D8AC68D	Some Systolic Array Developments in the United Kingdom
79AAFBF7	Product-line architectures in industry: a case study
810E280C	Development of the Retargetable Tool Suite for Embedded Software
7D088A01	Guided Probabilistic Checksums for Error Control in Low Power Digital-Filters
7E94F311	A study of meta-scheduling architectures for high throughput computing: Pull versus Push
8032D980	Kernel services approach to fault-masking in real-time applications
7E41678D	Virtual Machine Resource Management for High Performance Computing Applications
5F263D16	Decomposing legacy programs: a first step towards migrating to client-server platforms
7EDDB8B7	A real-time processor for the Hough transform
80A7FD64	Architectural support for translation table management in large address space machines
7EB88079	Aspect-Oriented Parallel Discrete Optimization on the Cohesion Desktop Grid Platform
8088A37E	Post-silicon Validation Procedure for a PWL ASIC Microprocessor Architecture
7E324EA4	Scalable Limited Channel Feedback for Downlink Coordinated Multi-Cell Transmission
7E8D7B23	A 1.4 MHz 0.21 mW MPEG-2/4 AAC single chip decoder
8088FEE3	Quantum communication for wireless wide-area networks
7BFEA1BF	Merrimac: Supercomputing with Streams
5C9A8C49	Modeling video-based anomaly detection using deep architectures: Challenges and possibilities
7E7B3D54	The emergence of cellular computing
78A7DBEA	Optimized hardware architecture for implementing IEEE 754 standard double precision floating point adder/subtractor
80FE1965	Workload, Performance, and Reliability of Digital Computing Systems.
810CCCAB	Garp: a MIPS processor with a reconfigurable coprocessor
7F7515FF	A survey of parallel numerical methods for initial value problems for ordinary differential equations
7CEC2300	A well-structured modified Booth multiplier design
7EFD634E	A Real-Time Large Disparity Range Stereo-System using FPGAs
7DE658B5	On Line Testing of Single Feedback Bridging Fault in Cluster Based FPGA by Using Asynchronous Element
7F2883CA	Bridging the HLA: problems and solutions
5FB4A49B	Successive cancellation decoding of polar codes using stochastic computing
8084667C	A P2P Sensor Framework for Collaborative Robots Manipulation
7F7E36C5	An O(log 2 N)-latency SISO with application to broadband turbo decoding
803F9F1D	The case for the precision timed (PRET) machine
7EAED150	Design of a fault-tolerant COTS-based bus architecture
7C95A4E3	An Approach to Dynamically Adapting Distributed System Architecture
808999EB	On applying coordinated atomic actions and dependable software architectures for developing complex systems
78F79FC5	VM Placement Algorithms for Hierarchical Cloud Infrastructure
7D7BA5F0	Cellular vs. Network MIMO: A comparison including the channel state information overhead
8090A926	The Impact of the Model-Driven Approach to Software Engineering on Software Engineering Education
7A859108	Using Sequence Diagrams to Detect Communication Problems between Systems
811B9B5F	The Grid Observatory
82FB415A	A heterogeneous system architecture for low-power wireless sensor nodes in compute-intensive distributed applications
5E552F59	Accurate Segmentation of Cervical Cytoplasm and Nuclei Based on Multiscale Convolutional Network and Graph Partitioning
7DB9C718	The Realization of the 1GHz Negative Logarithmic Function Based on the 0.35um AMS Technology
7CF1B90D	Navigating Core Assisted Helper Threaded Prefetching
7567004D	A 9-ns HIT-delay 32-kbyte cache macro for high-speed RISC
76B6805E	Design of High-Speed Energy-Efficient Masking Error Immune PentaMTJ-Based TCAM
8132B421	Software Engineering for the Next Internet
5C533A7D	Code optimizers and register organizations for vector architectures
80B6A0F3	DREAM: a practical product line engineering using model driven architecture
7C74A109	An architectural blueprint for a pluggable version control system for software (evolution) analysis
803D49DF	A formal high level synthesis approach for DSP architectures
81047516	Last-Touch Correlated Data Streaming
5D173F89	Reconfigurable network accelerator for wireless sensor nodes
7FAD8F40	On the implementation of JavaSymphony
7A61AB74	Digital optical computing
78E5E113	BSArc: blacksmith streaming architecture for HPC accelerators
7D99FF74	A new approach to control flow checking without program modification
78ECD41F	Fine Grained Resource Reservation in Open Grid Economies
7E1F5A4D	A new NoC architecture based on partial interconnection of mesh networks
80C12DAE	Applying concept formation methods to object identification in procedural code
790D68A7	Architecture and Physical Implementation of a Third Generation 65 nm, 16 Core, 32 Thread Chip-Multithreading SPARC Processor
800E0875	Bounding worst-case data cache behavior by analytically deriving cache reference patterns
7E794C0B	Scalable supernode selection in peer-to-peer overlay networks
812008AC	Reconciling requirements and architectures with the CBSP approach in an iPhone app project
813CDCEA	A holistic approach to network-on-chip synthesis
7D03CF91	Symphony - A Java-Based Composition and Manipulation Framework for Computational Grids
7D9E2BA4	Algorithm independent data flow mapping on a unified VLSI architecture
7670FFC3	ACM president's letter: computer architecture: some old ideas that haven't quite made it yet
7E6130D7	ALFA: a static data flow architecture
7E6DFFA3	Efficient Highly-Parallel Decoder Architecture for Quasi-Cyclic Low-Density Parity-Check Codes
6B6F212F	Multi-sweep Algorithms for the Symmetric Eigenproblem
69646CEB	Optical fiber solution for mobile fronthaul to achieve cloud radio access network
80A89F05	The Plastic Cell Architecture for dynamic reconfigurable computing
7E411668	Decoding architectures for Projective Geometry based LDPC codes
79466FDD	A remark on A -weakly infinite-dimensional spaces
7F13C028	Fixed-point optimization utility for C and C++ based digital signal processing programs
7EAD2F75	Performance analysis of affinity clustering on transaction processing coupling architecture
800C7CA6	A Technology of Agent-Cache Used in Mobile Computing Environment
8030D02F	Task management in MPSoCs: an ASIP approach
7C4BA2C3	A Cellular Network Architecture With Polynomial Weight Functions
8174DFEE	Honey, I shrunk the Beowulf!
7FBA626E	Verification of JavaSpaces TM Parallel Programs
7ED64D89	Processor architecture design for smart cameras
814A6B92	Performance and scalability analysis on client-server workflow architecture
7E6FAD49	Modeling and Analysis for Web Services Composition Based on Dynamic Software Architecture
80480322	A tool-supported approach to testing UML design models
7ED625E2	A scalable architecture for SIP infrastructure using content addressable networks
802F284F	Using Wavelet Domain Workload Execution Characteristics to Improve Accuracy, Scalability and Robustness in Program Phase Analysis
7EFC7B63	DCT algorithms for VLSI parallel implementations
81593BC3	A Web-Based Remote Visualization System in Network Computing Service
7E5A1D57	Software Architecture: An Executive Overview.
80524A9F	Characterizing the performance of algorithms for lock-free objects
7F955C9E	An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications
80BF3F7D	An Ultra Low Power System Architecture for Sensor Network Applications
7D14F8D7	A VLSI architecture for two-dimensional Radon transform computations
8128BB3C	Quantum-Dot Cellular Automata Serial Decimal Adder
816C1C97	A dynamically reconfigurable architecture for embedded systems
80F3525D	Using Architecturally Significant Requirements for Guiding System Evolution
7DEF4474	Expedited response compaction for scan power reduction
7EB53BF4	Data Partitioning and Placement Schemes for Matrix Multiplications on a PIM Architecture
7FF371A6	Reliability optimization models for fault-tolerant distributed systems
7F3B155E	Reconfigurable Model-Based Test Program Generator for Microprocessors
5F194B2E	Low power STT MRAM cell with asymmetric drive current vertical GAA select device
808042AF	Throughput optimization via cache partitioning for embedded multiprocessors
81275548	A Combined Decimal and Binary Floating-Point Multiplier
766D5737	An investigation of descriptor oriented architecture
7F8E9CBA	An overview of microcode-based and FSM-based programmable memory built-in self test (MBIST) controller for coupling fault detection
7DF9DB6B	Accuracy of memory reference traces of parallel computations in trace-drive simulation
79DD27ED	Modified RSA public key algorithm
80D53393	A divide-and-conquer method of solving tridiagonal systems on hypercube massively parallel computers
7D7F49E5	Robust on-chip bus architecture synthesis for MPSoCs under random tasks arrival
8135DB7E	A fresh look at programming-in-the-large
802BF9DA	Sustainable Network Resource Management System for Virtual Private Clouds
7E8B9262	Estimating execution time for parallel tasks in heterogeneous processing (HP) environment
8043731E	Using ER models for microprocessor functional test coverage evaluation
81542364	On improving performance and energy profiles of sparse scientific applications
7DFD602E	Just-in-Time Instruction Set Extension - Feasibility and Limitations for an FPGA-Based Reconfigurable ASIP Architecture
7F40F698	Architecture and circuit techniques for low-throughput, energy-constrained systems across technology generations
7E900860	Exploiting Narrow Accelerators with Data-Centric Subgraph Mapping
80818F3E	A Platform Based on CORBA for Open Networked Measurement System
7F376796	Extended Analysis of Resource Assignment in Modern Chip Multiprocessors
81194A31	Finding inconsistency for UML-based composition at program level
7AC9D563	Interconnection networks: physical design and performance analysis
80A9B366	Reconfigurable processing with field programmable gate arrays
7E00880A	A parallelizing compilation method for the map-oriented machine
80D5C4AD	Benefits and Challenges of Cloud Technologies for 5G Architecture
7FA46525	A systematic approach to exploring embedded system architectures at multiple abstraction levels
81563572	Performance of synchronous and asynchronous schemes for VLSI systems
81DFFB7E	Environment Virtualized Distributed Storage System Deployment and Effectiveness Analysis
7EB6E218	Unified systolic arrays for computation of the DCT/DST/DHT
7F59FB6C	Parabolic synthesis methodology implemented on the sine function
8158647B	Software analysis for security
7E2EA50A	Using the compiler to improve cache replacement decisions
7E99901D	A Network Architecture for Providing Micro-Mobility in MPLS/GMPLS Networks
7D752C71	Design rules for Quantum-dot Cellular Automata
7F2E4A2D	Formal verification of a TDMA protocol start-up mechanism
7F04839E	A Reconfigurable Architecture for Wireless Communication Systems
7F3A6073	A very-high resolution VLSI Loser-Take-All (LTA) circuit for neural networks and fuzzy systems
8072BC59	Recurrent and non-recurrent dynamic network paradigms: a case study
7E29F3BD	Architectures for personalized multimedia
80EB0CB1	Low-latency VLSI architecture of a 3-input floating-point adder
7D232257	Improving Data Access Performance with Server Push Architecture
605A5C4C	The self organizing neural network algorithm: adapting structure for optimum supervised learning
7E14ADD5	A scalable analog architecture for neural networks with on-chip learning and refreshing
815EB418	Can hardware performance counters be trusted?
7D6D18FB	The Energy Endoscope: Real-Time Detailed Energy Accounting for Wireless Sensor Nodes
814DFECE	A polynomial algorithm for gateway generation from formal specifications
816F5AAC	Improving the evolutionary architecting process for embedded system product lines
809802D9	SmartCase: A Smart Home Environment in a Suitcase
7EA8749A	Issues and experiences of CORBA-based management agents
8146C5E5	Application service provision through the grid: business models and architectures
7CFC35A3	A recursive-divide architecture for multiplication and division
7739C74E	SDN-based concept of QoS aware heterogeneous wireless network operation
59637976	Tutorial paper: Parallel architectures for model predictive control
7EEAA66C	An adaptive and fault tolerant wormhole routing strategy for k-ary n-cubes
5EEE5D1B	A programmer's view of computer architecture with assembly language examples from the MIPS RISC architecture
08695784	Fault-Tolerant Systems
7FF014EC	Improving model accuracy using optimal linear combinations of trained neural networks
7EE6E8E9	VLSI-friendly algorithm for real-time spike sorting in Brain Machine Interface applications
7F8A9550	Towards migrating legacy real-time systems to multi-core platforms
7136A259	Compiler Techniques for the Superthreaded Architectures
81C299E9	A mobile cloud middleware for data storage and integrity
81004720	Design of instruction stream buffer with trace support for X86 processors
6EDAE95A	A Project for Developing a Linear Algebra Library for High-Performance Computers
7CD11CBF	Instruction set selection for ASIP design
7EFD84EB	Designing electronic engines with electronic engines: 40 years of bootstrapping of a technology upon itself
793A5929	A data-driven VLSI array for arbitrary algorithms
7F968983	On the use of a UML-Based HW/SW Co-Design Platform for reconfigurable cryptographic systems
7B5DDCAE	Artificial neural networks for molecular sequence analysis
7ECA4FA3	Efficient FPGA Implementation of 2-D DWT for 9/7 Float Wavelet Filter
7EBA723A	A Requirements-Driven and Collaborative Decision Support Approach for Evaluating the Viability of Candidate Implementation Technologies
813717AE	Dynamic addressing memory arrays with physical locality
75B43FC7	Characterizing User Behavior in Mobile Internet
7E55C07C	A New Embedded Coprocessor for Clifford Algebra Based Software Intensive Systems
7E52B675	Code optimization for code compression
78F2B81B	Design and implementation of Wishbone bridge for an iSLIP based NoC
7DBE147D	A Specialized Processor Suitable for AdaBoost-Based Detection with Haar-like Features
7DE804A7	A 12 bit 1 GS/s Dual-Rate Hybrid DAC With an 8 GS/s Unrolled Pipeline Delta-Sigma Modulator Achieving > 75 dB SFDR Over the Nyquist Band
5D7AA865	Uplink capacity and user association for cooperative heterogeneous cellular networks
80330F36	Microarchitectural innovations: boosting microprocessor performance beyond semiconductor technology scaling
7FF264E5	Multi-Mesh-an efficient topology for parallel processing
80A8EE6C	Enhanced region scheduling on a program dependence graph
7EB6852A	Exploiting Structural Duplication for Lifetime Reliability Enhancement
7E748F51	Large-Scale Distributed Storage System for Business Provenance
7D686391	Checkpoint processing and recovery: an efficient, scalable alternative to reorder buffers
7D15FB10	Software estimation using a generic-processor model
7EC071E7	Parallel robot control using speculative computation
75FC453C	Comments on "A Massive Memory Machine"
7807A796	A survey of new reconfigurable architectures for implementing FIR filters with low complexity
7FEFF23C	Facilitating Software Architecting by Ranking Requirements Based on their Impact on the Architecture Process
7D2B0C2D	Synthesis Algorithm for Application-Specific Homogeneous Processor Networks
80F8C9B1	An extensible infrastructure for benchmarking Multi-core Processors based systems
7EB9E76C	Zesto: A cycle-level simulator for highly detailed microarchitecture exploration
5E20258E	A novel dual multiplier floating point multiply accumulate architecture
7CEB526F	Combinatorial model and aspect-oriented extension of architecture description language
80F55CAE	Ultra low-power space computer leveraging embedded seu afitigation
7760D372	Machines and models for parallel computing
7E8B77F0	Building an information system from the Web
7E7BA8A7	An architecture for automated scene understanding
7E27F6E5	Low cost architecture for JPEG2000 encoder without code-block memory
7707A39F	Quantum computer simulation using the CUDA programming model
7F1F56E8	Differential power analysis and differential fault attack resistant AES algorithm and its VLSI implementation
7AB52AD6	Line (Block) Size Choice for CPU Cache Memories
7F9BB835	Kepler + MeDICi Service-Oriented Scientific Workflow Applications
7D683704	Trojan: a high-performance simulator for shared memory architectures
7F0D5C9B	Vision servers and their clients
596BB37F	On-chip network based embedded core testing
803B9EDC	Constructing reconfigurable software for machine control systems
2E763AD7	Implementation of production systems on message passing computers : techniques, simulation results and analysis
7F49179D	On the architectural requirements for efficient execution of graph algorithms
7D2C4CB4	Elastic collaboration for automotive supplier networks
8090577A	Fast QAP solving by ACO with 2-opt local search on a GPU
59286187	Envelope Tracking of an RF High Power Amplifier With an 8-Level Digitally Controlled GaN-on-Si Supply Modulator
7D2DDEAD	An efficient implementation of 1-D median filter
7F2B0E76	The IBM Yorktown simulation engine
7D094B98	Applying software product-line architecture
7D4D2F37	Performance of generalized multi-layered perceptrons and layered arbitrarily connected networks trained using the Levenberg-Marquardt method
80249047	Runtime Aggregation of Recursion Relations
7E718F7C	An Approach of Agent-Based Architecture for Autonomic Network Management
7FF64433	Attention shifts during action sequence recognition for social robots
8171527E	Representing abstract architectures with axiomatic specifications and activation conditions
7CECAD4D	Improving the hardware utilization efficiency of partially parallel LDPC decoder with scheduling and sub-matrix decomposition
7EEE4809	Efficient Implementation of Symmetric Multistage Repackable Networks
817614C2	Behavioral consistency of C and Verilog programs using bounded model checking
8015C89C	A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm
7E50AE27	An improved method for CNN-based detection of symmetry axis in black and white images
7E2F11F6	Parallelization of a dynamic unstructured algorithm using three leading programming paradigms
80457853	Coming Attractions in Program Understanding II: Highlights of 1997 and Opportunities in 1998
6DB7B466	The Danger of Architectural Technical Debt: Contagious Debt and Vicious Circles
7FE737B1	On programmable memory built-in self test architectures
7D9D988F	PRESS: a clustered server based on user-level communication
7E8C661E	Falkon: a Fast and Light-weight tasK executiON framework
7FC747FF	Low-Latency Successive-Cancellation Polar Decoder Architectures Using 2-Bit Decoding
7AA905A0	Register Caching for Stencil Computations on GPUs
810A6E7A	A fast bipolar-valued inner product processor chip for associative memory networks
7F108782	On implementing large fault-tolerant binary tree architecture in WSI
801D91F4	Techniques for Modeling Human Performance in Synthetic Environments: A Supplementary Review
803EEDE1	Automatic Processor Customization for Zero-Overhead Online Software Verification
7DB3F69D	A tool for partitioning and pipelined scheduling of hardware-software systems
6A8FB3F2	FODAcom: an experience with domain analysis in the Italian telecom industry
8081FD96	Modeling architectural improvements in superscalar processors
7F666BAC	Memory traffic and data cache behavior of an MPEG-2 software decoder
7835A6E5	Exploiting a new level of DLP in multimedia applications
80C65048	A new ATM congestion control scheme for shared buffer switch architectures
7E376089	An Economic Model for Software Architecture Decisions
7DE05418	Componentware and composable software architecture
7FE798E9	Supporting End-to-End Resource Virtualization for Web 2.0 Applications Using Service Oriented Architecture
803BFF40	System-level design: orthogonalization of concerns and platform-based design
7FE9955E	Variable precision arithmetic circuits for FPGA-based multimedia processors
7FBA894F	CONFETTI : A reconfigurable hardware platform for prototyping cellular architectures
7D55B50B	A Pipelined Memory-efficient Architecture for Ultra-long Variable-size FFT Processors
7FDE634A	Energy-Adaptive Dual-Field Processor for High-Performance Elliptic Curve Cryptographic Applications
7FF68AE6	Constructing end-to-end paths for playing media objects
7FFEF40F	NACS: Nodes Accessing Control Strategy for Wireless Mesh Networks
7E35346F	Design Space Exploration and Performance Analysis for the Modular Design of CVS in a Heterogeneous MPSoC
7DD5D88F	A Monitoring Framework of WS-Resource Properties in WS-GRAM
7D222A09	Datawave: a single-chip multiprocessor for video applications
804D2063	Customizing parallel formulations of backpropagation learning algorithm to neural network architectures: a summary of result
7D3F41D4	Hardware architecture design of video compression for multimedia communication systems
8102DA89	Practical software reuse: an interim report
7E9B2D86	SSD: an affordable fault tolerant architecture for superscalar processors
7D1F328F	Extending the Inter-Domain PCE Framework for Authentication and Authorization in GMPLS Networks
7DF1F78B	A lock-free multi-threaded algorithm for the maximum flow problem
7D488216	Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management
7EAB3692	Distributed agent architecture for port automation
815BC635	Implementation and analysis of path history in dynamic branch prediction schemes
7FDD7E9D	Development of an Embedded CPU-Based Instrument Control Unit for the SIR-2 Instrument Onboard the Chandrayaan-1 Mission to the Moon
82FD35CC	Hardware task migration module for improved fault tolerance and predictability
7E490D3E	Design of software architecture for NC engraving machine based on embedded linux
80AD3850	A unified architecture for the computation of B-spline curves and surfaces
7795D7F8	A model for variation- and fault-tolerant digital logic using self-assembled nanowire architectures
7ABE725D	SIMDE: An educational simulator of ILP architectures with dynamic and static scheduling
7E7583A9	An AOCA-based VLSI architecture for non-recursive 2D discrete periodized wavelet transform
78FDF103	A Novel Dual-Core Architecture for the Analysis of DNA Microarray Images
7DC03762	Automated formal verification of processors based on architectural models
81736CFA	The future of wires
7FEDAD4C	Recent Advances on GPU Computing in Operations Research
7ED4A15D	Applying Web-based Networking Protocols and Software Architectures for providing adaptivity, personalization, and remotization features to Industrial Human Machine Interface Applications
7FFE818F	Cortical architectures on a GPGPU
7E6FA664	Design tradeoffs and experience with Motorola PowerPC migration tools
7DAAD410	Change Propagation Analysis Using Domain Information
8019520D	Improving data availability for a cluster file system through replication
7EBCBC7B	An approach to incremental design of distributed embedded systems
5ED3DC55	Supporting Dynamic Software Architectures: From Architectural Description to Implementation
7E75B7B6	An architecture line structure for command and control software
7DAA3328	Using Enterprise Architecture Models for System Quality Analysis
85B5CF7C	Application specific VLSI processor design for parametric speech synthesis
7FC8B661	F-Model: Model of Modular Robot Based on Functional Component
807189ED	A Credential-Based Data Path Architecture for Assurable Global Networking
7F0F710F	Enhancing Trusted Platform Modules with Hardware-Based Virtualization Techniques
5FA22BC0	A collaborative distributed multi-agent reinforcement learning technique for dynamic agent shortest path planning via selected sub-goals in complex cluttered environments
7B117D9D	High-performance computer architecture and algorithm simulator
7807C153	A Formal Approach to Software Architectures
80796269	Clustered Decoupled Software Pipelining on Commodity CMP
7FED62BA	Hardware/software partitioning with integrated hardware design space exploration
80495931	Dimensioning the heterogeneous multicluster architecture via parallelism analysis and evolutionary computing
8088C88E	Teraflops supercomputer: architecture and validation of the fault tolerance mechanisms
79475E65	Applying multimedia to medical imaging
810E07F2	High performance elliptic curve GF(2/sup k/) cryptoprocessor architecture for multimedia
805BB7B6	ISEGEN: an iterative improvement-based ISE generation technique for fast customization of processors
80DC1913	A Parallel Implementation of the 2D Wavelet Transform Using CUDA
7D001228	Trace-driven optimization of networks-on-chip configurations
803CE0A5	Fuzzy rule based neuro-dynamic programming for mobile robot skill acquisition on the basis of a nested multi-agent architecture
7E5FA3AB	Debug support strategy for systems-on-chips with multiple processor cores
811E50E2	A Systematically Designed Binary Array Processor
7E53073B	Enhancing Multiprocessor Architecture Simulation Speed Using Matched-Pair Comparison
7DD541B2	MiniGhost : a miniapp for exploring boundary exchange strategies using stencil computations in scientific parallel computing.
5CCBA677	Parallel and Distributed Computing Architectures and Algorithms for Fault-Tolerant Sonar Arrays
77E93788	Configurable parallel memory architecture for multimedia computers
7D5B2760	Task scheduling for reliable cache architectures of multiprocessor systems
80C1B67A	GPU Accelerating for Rapid Multi-core Cache Simulation
7F226A8F	A time-constrained architecture for cognition
80F1B5C1	Partial task assignment of task graphs under heterogeneous resource constraints
8014763F	A new robot control system with open architecture
7AFF6A54	Applying MVC data model on hadoop for delivering the business intelligence
7F8256F7	Checking subsystem safety properties in compositional reachability analysis
75E1CA89	A Versatile Mechanism to Move Data in an Array Processor
80110DA0	Fault containment in a reconfigurable Multi-Processor System-on-a-Chip
7FEBB711	Performance Evaluation of TriBA -- A Novel Scalable Architecture for High Performance Applications
7CE8BBB3	Zero-overhead loop controller that implements multimedia algorithms
793F5E47	Using the General Intensional Programming System (GIPSY) for Evaluation of Higher-Order Intensional Logic (HOIL) Expressions
7D6481BC	Dynamic processor self-scheduling for general parallel nested loops
7D5F942A	On quantum and classical computing with arrays of superconducting persistent current qubits
801D9D0F	Sliced Message Passing: High Throughput Overlapped Decoding of High-Rate Low-Density Parity-Check Codes
788874DA	Modeling, Detection, and Diagnosis of Faults in Multilevel Memristor Memories
77766439	The case for re-configurable backhaul in cloud-RAN based small cell networks
7C4F0799	Optimal simulation of linear multiprocessor architectures on multiply-twisted cube using generalized Gray Codes
81547E03	GPULib: GPU Computing in High-Level Languages
815980E4	ADAM: Administration and deployment of adhoc mesh networks
811F9263	Comparison of the experimental and simulation results for distributed virtual environments applications framework
77F42C6E	Software Configurable Processors
7D93B2DA	Acquiring experiences with object-based and process-centered CASE environment architectures for configuration management systems
7FFCECDA	Implementation of a Dynamic Fault-Tolerance Scaling Technique on a Self-Adaptive Hardware Architecture
7D81BB5E	Flexible Rollback Recovery in Dynamic Heterogeneous Grid Computing
7DCCB3D9	A hybrid cognitive-reactive multi-agent controller
7D8F078A	Modeling and simulation of finite state machine Memory Built-in Self Test architecture for embedded memories
81316314	A Service-oriented Networked Numerical Control System for resource sharing
7EEDCB01	Configurable links for runtime adaptive on-chip communication
813EB901	Mobile security agents for network traffic analysis
7EFDEE56	Code layout optimizations for transaction processing workloads
81436B84	A multi-processor architecture to control a sensor based multi-jointed robotic appendage
8040BE75	An autonomic architecture to manage Ubiquitous Computing networks and applications
7E87041D	An analysis of decision-centric architectural design approaches
80F59643	Abstract communication model for distributed systems
815CCB1C	Model-based early termination scheme for H.264/AVC inter prediction
7B65FCF4	A register file and scheduling model for application specific processor synthesis
80007488	Measurement of memory access contentions in multiple vector processor systems
7FDA6E19	Solving Dynamic and Irregular Problems on SIMD Architectures with Runtime Support
7C24493D	A floating-point processor for fast and accurate sine/cosine evaluation
7F3DE61D	Resource-Definition Policies for Autonomic Computing
5F56DC73	A neurobiologically inspired model of personality in an intelligent agent
7F6609D9	An evaluation of thread migration for exploiting distributed array locality
8111AAEC	An architecture and compiler for scalable on-chip communication
77C188B7	PAQCS: Physical Design-Aware Fault-Tolerant Quantum Circuit Synthesis
781312E4	Integrated Test-Architecture Optimization and Thermal-Aware Test Scheduling for 3-D SoCs Under Pre-Bond Test-Pin-Count Constraint
7ECD2D1D	A parallel real time implementation of stereo matching
7D9EADFF	Providing fault tolerance for active vision systems in real-time
7E13ADAA	SAWAN: a survivable architecture for wireless LANs
7AB76EA8	Aggregated-Proof Based Hierarchical Authentication Scheme for the Internet of Things
7D22CACB	A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter
7A194255	Marine pharmacology in 2007–8: Marine compounds with antibacterial, anticoagulant, antifungal, anti-inflammatory, antimalarial, antiprotozoal, antituberculosis, and antiviral activities; affecting the immune and nervous system, and other miscellaneous mechanisms of action
7EC96573	Exploring Java code generation based on formal specifications in RTPA
807395BD	A Search Service for Software Components Based on a Semi-Structured Data Representation Model
8154B459	Interactive Generalized Semi Markov Process Model for Evaluating Arbitration Schemes of SoC Bus Architectures
7EADE99D	A Cache Architecture for Extremely Unreliable Nanotechnologies
7EE5C73D	Inter-partition Information Flow Control for High-Assurance Embedded Systems
7E4DBC3B	An approach to software architecture evaluation with the 4+1 view model of architecture
8175FC10	Assessing the benefits of fine-grain parallelism in dataflow programs
804C4CA3	Smart Memories: a modular reconfigurable architecture
7D103336	A New Metric for Automatic Program Partitioning
7E237F60	A scalable virtual programmable real-time testbed for rapid multimedia service creation and evaluation
7E67F66F	Hybrid CMOS/nanodevice circuits for high throughput pattern matching applications
7FB3CE0C	The Chimaera reconfigurable functional unit
7DDE9A0F	Energy-aware Mapping for Tree-based NoC Architectures by Recursive Bipartitioning
7EB454A2	The Morphable Nanoprocessor Architecture: Reconfiguration at Runtime
7F9FC2D5	A new hardware-efficient algorithm and architecture for computation of 2-D DCTs on a linear array
801BD8F7	Characteristics of New Requirements in the Presence or Absence of an Existing System Architecture
5EDA8261	Real-time speech compression with a VLSI vector quantization processor
77C866FE	Enhanced Evaluation of the Interdomain Routing System for Balanced Routing Scalability and New Internet Architecture Deployments
80908E2C	A Configurable Motion Estimation Architecture for Block-Matching Algorithms
7DC2C12D	Switch scheduling in the multimedia router (MMR)
6E465D13	CSO: cross stratum optimization for optical as a service
7F500FCF	Full adder-based arithmetic units for finite integer rings
81FA1A9B	System synthesis using behavioural descriptions
78C93785	Run-Time Monitoring-Based Evaluation and Communication Integrity Validation of Software Architectures
7DEDA7B0	Writing Portable Applications that Dynamically Bind at Run Time to Reconfigurable Hardware
7D43BF76	High-Speed Interpolation Architecture for Soft-Decision Decoding of Reed–Solomon Codes
72BD1480	Containers and Clusters for Edge Cloud Architectures -- A Technology Review
80174CF1	The parallel I/O architecture of the high-performance storage system (HPSS)
7DB8C945	A reconfigurable application specific instruction set processor for convolutional and turbo decoding in a SDR environment
7DFE0A7C	Network Interface Sharing Techniques for Area Optimized NoC Architectures
7D34FCFB	Fault Tolerant Computer Architecture
62C3A6F2	Overlay interconnection for end-user applications and wireless sensor networks in MANETs
7EDF9FC3	A first approach to the closed-form specification and analysis of an autonomic control system
750B8B1C	LaboREM—A Remote Laboratory for Game-Like Training in Electronics
79CF9D7B	Power- and complexity-aware issue queue designs
799C4D99	ATCA data acquisition system for gamma-ray spectrometry
76443EC9	MobiCacher: Mobility-aware content caching in small-cell networks
7F2BEDC9	SESAME: a Scalable and ExtenSible Architecture for Multimedia Entertainment
7F785D01	Efficient memory-based FFT processors for OFDM applications
7E825EB9	Software implementation of synchronous programs
7B72122B	${\ssr HLS}\hbox{-}{\ssr pg}$ : High-Level Synthesis of Power-Gated Circuits
7E9313EA	REAL-a virtual laboratory built from software components
80124785	A parallel architecture for hardware face detection
8139B902	Variability Management in Aspect-Oriented Architecture Description Languages: An Integrated Approach
75F73E9E	Application of data flow concepts to a multigrid solver for the Euler equations
8122B23D	Reverse State Reconstruction for Sampled Microarchitectural Simulation
7A2233FA	A microprogramming simulator for instructional use
7BFBAF9B	Adapting Radix Sort to the Memory Hierarchy
7FBC4A34	A Theoretical Analysis of Joint Manifolds
80155BDB	Proxy-Based Wireless Data Access Algorithms in Mobile Hotspots
7EE301EE	Optimizing Scheduling and Intercluster Connection for Application-Specific DSP Processors
814E3AB2	Handling zero in diminished-1 modulo 2 n + 1 subtraction
76CCDF11	Array-based analog computation
78B35AEA	STORM: A Simple Traffic-Optimized Router Microarchitecture for Networks-on-Chip
811C82A0	Decentralized control of discrete event systems using prioritized composition with exclusion
80EA6DB4	Internet-Router Buffered Crossbars Based on Networks on Chip
7B97B0B5	Architectures and Control of Submodule Integrated DC–DC Converters for Photovoltaic Applications
7FC14ECF	Speculative dynamic vectorization
80218EAC	Performance Prediction Model for Service Oriented Applications
7A29B9DE	Errata on Measuring Experimental Error in Microprocessor Simulation
7C354EB5	Baring it all to software: Raw machines
8156DC9B	Quantifying the Analyzability of Software Architectures
7E4B7B68	Making the World Wide Space happen: New challenges for the Nexus context platform
7644F802	On Developing New Models, with Paging as a Case Study
5A970AA6	Multithreaded computer architecture : a summary of the state of the art
7F6CF993	A software engineering approach and tool set for developing Internet applications
7FBCD669	Architecture recovery of Web applications
7E853D23	Managing distributed objects in peer-to-peer systems
753394DE	POSC—a partitioning and optimizing SISAL compiler
7CFB95E2	Assuring Information Quality for Designing a Web Service-Based Disaster Management System
81088F62	GPMB—software pipelining branch-intensive loops
7F02F044	Hardware support to operations of relational algebra
7F459453	Let's enforce a simple visualization rule in Software Architecture
7F08146B	A technical comparison of the existing approaches to support collaboration in non-collaborative applications
78EFA573	Operating system sensitive device driver synthesis from implementation independent protocol specification
7B698F69	Design for dependability in emerging technologies
7C365CBA	ConformalALU: A Conformal Geometric Algebra Coprocessor for Medical Image Processing
7E7FF626	Automation of grid service code generation with AndroMDA for GT3
7E872A90	Architectural support for register allocation in the presence of aliasing
7EA9CD4C	Analysis of the Subsume Relation between Software Architecture Testing Criteria
7F8CE901	An MPEG4 Simple Profile Decoder on a Novel Multicore Architecture
7EE719F8	Exploiting an event-based infrastructure to develop complex distributed systems
7EC65893	Architectural View in Software Development Life-Cycle Practices
7D93A84D	Block-level parallel processing for scaling evenly divisible frames
59EFAE23	Hybrid Architectures for Evolutionary Computing Algorithms
7E07B802	Simulink-based MPSoC design flow: case study of Motion-JPEG and H.264
7B08A55C	Survey on VANET security challenges and possible cryptographic solutions
7E65175F	Requirements driven software evolution
5AB1FCB1	Evaluation of data-center architectures for virtualized Network Functions
80B90775	Tight bounds for prefetching and buffer management algorithms for parallel I/O systems
7DFD825D	A SIP-based home automation platform: an experimental study
5ECC9EE1	Polymorphous Computing Architecture (PCA) Kernel-Level Benchmarks
8128D22F	The performance potential of fine-grain and coarse-grain parallel architectures
8075ECAE	Ultra-fine grain FPGAs: A granularity study
80F43EED	Abstract Description of System Application and Hardware Architecture for Hardware/Software Code Generation
7EF43227	Geometric data structures on a reconfigurable mesh, with applications
7F632A91	ORB: an on-chip optical ring bus communication architecture for multi-processor systems-on-chip
7E6E2E80	A three level cache structure
75A66DD1	Real-time software for the COMPASS tokamak plasma control
7EF00979	A large-grain data flow architecture utilizing multiple levels of parallelism
80D0712D	Automated Bus Generation for Multiprocessor SoC Design
7B2D3890	An adaptive chip-multiprocessor architecture for future mobile terminals
7F6FC543	A new design technique for column compression multipliers
7D643D25	Architecture and Application of PLATO, A Reconfigurable Active Network Platform
7DE47C46	GPU Accelerated Solver of Time-Dependent Air Pollutant Transport Equations
7F997443	SimSnap: fast-forwarding via native execution and application-level checkpointing
8075CF4C	Use of Constructivism and Collaborative Teaching in an ILP Processors Course
7F33C602	Formally Composing Components in Product Line Context
665A3054	An evaluation of system-level fault tolerance on the Intel hypercube multiprocessor
7A126412	An analysis of hard to predict branches
11A0BCE4	Multiprocessor Performance Debugging and Memory Bottlenecks
8032EA16	Design methods of multithreaded architectures for multicore microcontrollers
81223A4C	A Scenario-Based Architecture Evaluation Framework for Network Enabled Capability
7CF0AC03	Improved Low-Complexity Algorithm for 2-D Integer Lifting-Based Discrete Wavelet Transform Using Symmetric Mask-Based Scheme
7EF49934	Design of low-cost and high-throughput linear arrays for DFT computations: algorithms, architectures, and implementations
7D0B5379	Benchmark characterization for experimental system evaluation
80AB15ED	FPGA prototyping of digital RF transmitter employing Delta Sigma modulation for SDR
80E95892	Performance Evaluation of the Dual-Core Based SGI Altix 4700
7F423E65	A look into the future of nanoelectronics
7D6B4507	Covert and Side Channels Due to Processor Architecture
7A91E776	Future architecture of flight control systems
7F9CE0DF	A Sparsity-Enforcing Method for Learning Face Features
80939633	An FPGA implementation of 30Gbps security module for GPON systems
7BA80CD2	Efficient code generation for horizontal architectures: Compiler techniques and architectural support
78907879	Mapping neural networks onto message-passing multicomputers
7CFEE63A	A Cost-Effective, High Bandwidth Server I/O network Architecture for Cluster Systems
5A54E483	Preliminary Analysis of the Cell BE Processor Limitations for Sequence Alignment Applications
814DD11D	A Green Computing Based Architecture Comparison and Analysis
7D5C63AC	Implementation of an 8-Core, 64-Thread, Power-Efficient SPARC Server on a Chip
7D418BC2	An Architectural Comparison of Dataflow Systems
7FACBDF3	Scalable performance scheduling for hardware-software cosynthesis
8178913B	Constructing an Autonomic Computing Infrastructure Using Cougaar
7E483BA7	Floating-point exponential functions for DSP-enabled FPGAs
76612601	SCTP based protocol architecture for multihomed thin client
7F6F7677	Reliability analysis of a fault-tolerant multi-bus multiprocessor system
8095C1A0	Prototype AdvancedTCA Carrier Board with three AMC bays
75F87E92	Computer architecture simulation using a register transfer language
79623E70	CULZSS-bit: a bit-vector algorithm for lossless data compression on GPGPUs
75D0A295	A Method for Detecting Abnormal Program Behavior on Embedded Devices
803CD4AB	An Empirical Study of Software Architects' Concerns
7D31846C	The Alpha 21264: a 500 MHz out-of-order execution microprocessor
8206BFC7	Testing methods for quaternary content addressable memory using charge-sharing sensing scheme
803A7428	Just-in-Time Renaming and Lazy Write-Back on the Cell/B.E.
7D7B0617	The Usefulness of Architectural Knowledge Management Practices in GSD
8011C171	Topologically-aware overlay construction and server selection
7DF8CB62	A neural architecture for computing acoustic-phonetic invariants
7D96FDC4	An architecture for a nondeterministic distributed simulator
7C756224	Performance analysis of IEEE defined LDPC codes under various decoding algorithms and their implementation on a reconfigurable instruction cell architecture
7A370203	Using parallel computing for the display and simulation of the space debris environment
7E9161D3	A Generalized Proposal to Support Development and Reuse of Practical Educational Scenarios in LMSs
7B956F42	A residue arithmetic implementation of the FFT
80D80DCA	Vertical interconnects squeezing in symmetric 3D mesh network-on-chip
78683963	HFirst: A Temporal Approach to Object Recognition
76F5C34B	Performance evaluation of the PowerPC 620 microarchitecture
75667443	Decoupled access/execute computer architectures
8128EFC7	Analyzing Relation between Software Architecture Testing Criteria on Test Sequences
7F3F6380	ATTILA: a cycle-level execution-driven simulator for modern GPU architectures
7E32FA80	FRAME for achieving performance portability within heterogeneous environments
7D1B3198	Min-Sum Decoder Architectures With Reduced Word Length for LDPC Codes
80FD6BD7	Wire-driven microarchitectural design space exploration
8088CA64	On the performance of GPU public-key cryptography
8327B21E	Efficient distribution of Triggered Synchronous Block Diagrams on asynchronous platforms
7A6486BC	Implementation studies for a VLSI Prolog coprocessor
816E06B0	Algorithm-based low-power/high-speed Reed-Solomon decoder design
780F5991	Kilo-instruction processors: overcoming the memory wall
8080E093	Asynchronous computing and communication architecture toward energy efficient wireless sensor networks
7BD924AF	Performance and Scalability Analysis of Teraflop-Scale Parallel Architectures Using Multidimensional Wavefront Applications
7E205454	Study on Cloud Storage System Based on Distributed Storage Systems
77319095	A survey of highly parallel computing
816C5FD0	Hardware-Efficient Image-Based Robotic Path Planning in a Dynamic Environment and Its FPGA Implementation
807938C7	A software radio architecture for CDMA IS-95-based dual mode mobile terminals
810ED070	Entering the petaflop era: The architecture and performance of Roadrunner
7F96CFA5	IP Integration Overhead Analysis in System-on-Chip Video Encoder
7EB642D5	A Context Sharing Message Broker Architecture to Enhance Interoperability in Changeable Environments
7D2D2FDE	A Quantitative Study of Memory System Interference in Chip Multiprocessor Architectures
775C8E83	Computer architecture in the 1990s
7804424F	Cost-efficiency FFT using hardware-reduction and dynamic current scaling approaches
7ECB57E4	Layered analytic performance modelling of a distributed database system
7EA65A5A	Software pipelining for Jetpipeline architecture
8082363B	A Scalable Wavelet Transform VLSI Architecture for Real-Time Signal Processing in High-Density Intra-Cortical Implants
7E9A901A	Industrial evaluation of DRAM tests
7E65B5E2	Fine-Grained Energy Estimation and Optimization of Embedded Operating Systems
7EC4BFF8	A New Look at Nonlinear Time Series Prediction with NARX Recurrent Neural Network
7FF56AAC	VLSI architectures for soft-decision decoding of Reed-Solomon codes
79632960	A survey on resource allocation strategies in cloud computing
7DE6CD9D	Enhancing software DSM for compiler-parallelized applications
7EE734F3	The Domain-Specific Software Architecture Program
80F53DDE	Introducing SB-CoRLA, a schema-based constructivist robot learning architecture
7EAE06FC	System management in the BlueGene/L supercomputer
8175A8F0	ARES-architecture reinforcing superscalar
7DDEC14B	Automatic code generation for multi-microblaze system with syndex
77C17D2D	A note on RNS architectures for the implementation of the diagonal function
7EBFD5CA	An Efficient Adaptive High Speed Manipulation Architecture for Fast Variable Padding Frequency Domain Motion Estimation
80B979D0	Exact High Level WCET Analysis of Synchronous Programs by Symbolic State Space Exploration
7CFDFAA1	LOADER: A Location-Aware Distributed Virtual Environment Architecture
7EFCC5D3	A framework for automated software partitioning and mapping for distributed multiprocessors
7F3077AF	Dependability evaluation of software fault-tolerance
7CEF4610	2-D arithmetic Fourier transform using the Bruns method
03E18531	ECE/CS 757: Advanced Computer Architecture II
7CE766AC	Programming high-performance reconfigurable computers
7FF3FF3D	An Analysis Model for Knowledge Grid and Flows
7E8634BA	Quality-Driven Proactive Computation Elimination for Power-Aware Multimedia Processing
7DC3C34D	Intelligent End-To-End Resource Virtualization Using Service Oriented Architecture
7E60BE66	A reconfigurable systolic array SoC design for multicarrier wireless applications
80CABE78	Safe Automotive Software Development
7A0DE76E	Performance evaluation of a decoded instruction cache for variable instruction length computers
7C138D26	Hypernet: A Communication-Efficient Architecture for Constructing Massively Parallel Computers
817635AC	Fast Prolog with an extended general purpose architecture
7EE48565	Middleware Architectures for Distributed Embedded Systems
7D34F406	Realtime phase-based optical flow on the GPU
7F9BAC2B	Skiplist-based concurrent priority queues
810EB5A9	Architecture of a programmable systolic array
81415720	A Regular Layout for Parallel Adders
7A0488C2	Application level fault tolerance in heterogeneous networks of workstations
76CBEF39	Integrating vision and audition within a cognitive architecture to track conversations
7A2D3ED5	Architectural requirements of parallel scientific applications with explicit communication
7F594293	Minimizing Energy Consumption for High-Performance Processing
7E4D9EF0	Analysing the behaviour of distributed software architectures: a case study
7D89273E	Composition Semantics for Component-Based Embedded Software
8043BB79	Coordinating multiagent applications on the WWW: a reference architecture
7E83D2AB	Automatic design pattern detection
774CB0BC	An architecture for computing Zech's logarithms in GF(2/sup m/)
7F7502AB	A Flexible Scheme for Scheduling Fault-Tolerant Real-Time Tasks on Multiprocessors
8099FF2A	Static data-flow analysis of synchronous programs
801CE8C5	A configurable processor network for document management
7D74E457	Parallel and distributed simulation from many cores to the public cloud
7E6DC878	High-performance VLSI architecture for the Viterbi algorithm
7F9CC249	A Computer Aided Grading System for Subjective Tests
7FD1D52F	A case for low-complexity MP architectures
80C2BF4F	Automatic generation of decomposition based matrix inversion architectures
7DA44E4A	Program Compression Based on Arithmetic Coding on Transport Triggered Architecture
7D728B4E	I/O overhead and parallel VLSI architectures for lattice computations
810CF506	Design and evaluation of an instruction cache for reducing the cost of branches
801D40B4	Autonomic computing - panacea or poppycock?
7DD5F9EB	A Design of the Architecture of Geospatial Information Collaborative Service in Spatial Data Grid Environment
5AF0837A	Pipelined implementations of polar encoder and feed-back part for SC polar decoder
80229043	Non-Instruction Fetch-Based Architecture Reduces Almost 100 Percent of the Dynamic Power and Energy
813F1CAD	Towards an Open Dependable Operating System
804ACD2C	VLSI architecture for motion estimation using the block-matching algorithm
816CBD09	A formal approach to system level design: metamodels and unified design environments
7FB2FEF2	Secure software architectures
806040F4	Design and implementation of an ASIC-based sensor device for WSN applications
7B296C6F	A contribution to the adoption of software product lines in the development of mobile learning applications
7F9D589A	Automatic building of executable models from abstract SoC architectures made of heterogeneous subsystems
7D2ADFA7	Improving code density using compression techniques
80357C28	FITS: framework-based instruction-set tuning synthesis for embedded application specific processors
8003CAD6	GOOFI: generic object-oriented fault injection tool
80E794F7	Networks on Silicon: Combining Best-Effort and Guaranteed Services
7DA62D05	Architecture Synthesis Methodology for Run-Time Reconfigurable Systems
7D9C0A4A	High efficiency architecture of ESCOT with Word-Level pass concurrent context modeling scheme for SVC
7D5FC4A5	Power breakdown analysis for a heterogeneous NoC platform running a video application
811ED59D	Semantics-Driven Introspection in a Virtual Environment
7FBA6288	A novel approach for detecting heap-based loop-carried dependences
7FE323BC	Cache coherent shared memory hypercube multiprocessors
7EE78342	A practical architecture for reliable quantum computers
80CD0856	Virtual process design techniques for intelligent manufacturing
7FAAB9E0	SOI Framework for the Efficient Management of Complex Resource-Intensive Applications on Constrained Devices
809159D7	On NBTI Degradation Process in Digital Logic Circuits
7DC97A8D	An integrated design environment for application specific integrated processor
7DDB44C0	Architecture analysis tools to support evolution of large industrial systems
80D1F26D	Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platforms
78BBB579	International Symposium on Computer Architecture (ISCA 2004)
7F084C79	A Lazy Scheduling Scheme for Improving Hypercube Performance
7B9507E4	Low complexity multidimensional CDF 5/3 DWT architecture
7D621268	Towards Scalable Application Checkpointing with Parallel File System Delegation
7F41AF65	A multiagent architecture for solving combinatorial optimization problems through metaheuristics
7F201484	Evaluation of scheduling policies in a Mobile Grid architecture
7FBA4A8D	FEMMINA real-time, radio-frequency echo-signal equipment for testing novel investigation methods
810BA29E	A Framework for Classifying Peer-to-Peer Technologies
81519DC6	A parallel program execution model supporting modular software construction
7D42DBAC	High-Performance Architecture of Elliptic Curve Scalar Multiplication
8027F3D0	The Four Major Challenges of Engineering Adaptive Software Architectures
78DC4DB2	Coplanar Full Adder in Quantum-Dot Cellular Automata via Clock-Zone-Based Crossover
7D388471	Establishing relationships between specification size and software process effort in CASE environments
7D2DDBB1	Microarchitecture support for dynamic scheduling of acyclic task graphs
7F44D9C8	Customizable pervasive applications
758DF91F	Architecture Support for Tightly-Coupled Multi-Core Clusters with Shared-Memory HW Accelerators
5BD6B336	Video on Demand Hosted in Private Cloud: Availability Modeling and Sensitivity Analysis
7E21496F	Pyramid Architecture for 3840 X 2160 Quad Full High Definition 30 Frames/s Video Acquisition
7D8DC6A6	Nonvolatile and Robust Design of Content Addressable Memory Cell Using Magnetic Tunnel Junction at Nanoscale Regime
7D7F42BA	Decentralized Electronic Mail
7F037BF5	Integrity S2: a fault-tolerant Unix platform
81016A24	An object-oriented implementation of a computer network architecture
7D3A526E	Floating-point fused multiply-add: reduced latency for floating-point addition
81386283	Coarse grain reconfigurable architectures
7F26D231	Qthreads: An API for programming with millions of lightweight threads
61B38EF1	The Morphware Stable Interface: A Software Framework for Polymorphous Computing Architectures
7572F77F	Portable Execution Time Analysis Method
7DAEAF16	Dynamically heterogeneous cores through 3D resource pooling
7F9D68BD	On-chip dynamic signal sequence slicing for efficient post-silicon debugging
7C58E786	Improved composite confidence mechanisms for a perceptron branch predictor
7F248163	A decoupled KILO-instruction processor
7FA13BF8	Parallel reconstruction of neighbor-joining trees for large multiple sequence alignments using CUDA
8118A6A5	Articulated Pose Estimation in a Learned Smooth Space of Feasible Solutions
76916321	Machines for lattice gauge theory
7FD176D6	A reconfigurable IDCT architecture for universal video decoders
7DC93791	Fast efficient simulation of write-buffer configurations
8145CB1F	Improving SMT performance scheduling processes
803D3AC4	The SYNTHESIS environment for component-based software development
7C4A0BD9	G-Sense: a scalable architecture for global sensing and monitoring
752960E7	A fully parallel algorithm for implementing path expressions
76BFE451	Depth-Reliability-Based Stereo-Matching Algorithm and Its VLSI Architecture Design
72DD1973	Multiple Bus Architectures
805ACF29	Ontology-based resource allocation in distributed systems using director facilitator agents
806881EC	Compiling for EDGE Architectures
8176E4BE	ATM inside a multimedia server
7E6C0ADC	A microserver view of HTMT
7E87BC6D	The 4+1 View Model of architecture
81200FA1	Active Node supporting Context-aware Vertical Handover in Pervasive Computing Environment with Redundant Positioning
7DE32DF5	Intelligent control and decision-making demonstrated on a simple compass-guided robot
7E0102C9	A configurable IP core for inverse quantized discrete cosine and integer transforms with arbitrary accuracy
7D8E3C7D	Circuit retiming applied to decomposed software pipelining
804F67D6	End of Year Report for Parallel Vision Algorithm Design and Implementation
804A2AB8	A processor allocation strategy using cube coalescing in hypercube multicomputers
7DA7EE1F	FPGA Implementation for Direct Kinematics of a Spherical Robot Manipulator
7D64547B	Communication Architectures for Run-Time Reconfigurable Modules in a 2-D Mesh on FPGAs
80185ACD	Predicting the SEU error rate through fault injection for a complex microprocessor
7C9D4CF4	Server-Directed Collective I/O in Panda
7EA34C99	Performance analysis of systems with multi-channel communication architectures
7F0EA0B5	Multitoroidal Interconnects For Tightly Coupled Supercomputers
768611BA	ATCA digital controller hardware for vertical stabilization of plasmas in tokamaks
7DBB92AF	Estimation of Execution times on Heterogeneous Supercomputer Architectures
7EF2705D	Pseudo-Random Number Generation on GP-GPU
816AAA76	Instruction-set-extension exploration using decomposable heuristic search
814A95ED	Hardware design of a low complexity, parallel interleaver for WiMax duo-binary turbo decoding
777B7FC6	The impact of scaling on a multimedia connection architecture
7FDBBF8F	Program structuring for effective parallel portability
7D587F92	SOA Integration Modeling: An Evaluation of How SoaML Completes UML Modeling
7481838F	Performance analysis of multiprocessor architectures via analytical simulation
80FB96F2	The timely computing base model and architecture
7D956857	An AADL-Based Modeling Method for ARINC653-Based Avionics Software
806CC8F1	ATM network interface architectures for low latency
81850398	A class of parallel algorithms for computation of the manipulator inertia matrix
8089C34D	Speed versus Accuracy Trade-Offs in Microarchitectural Simulations
80C269CE	Core Network Interface Architecture and Latency Constrained On-Chip Communication
7A1103F2	Parallel discrete event simulation with Erlang
7F32D113	A VLSI chip for the winograd/Prime factor algorithm to compute the discrete Fourier transform
7E0229EA	Genie: An environment for partitioning and mapping in embedded multiprocessors
7E5397FB	Software Assisted Transact Cache to Support Efficient Unbounded Transactional Memory
7EE806EF	Virtual Hardware Byte Code as a Design Platform for Reconfigurable Embedded Systems
7F1B5E73	On the Memory Access Patterns of Supercomputer Applications: Benchmark Selection and Its Implications
75AD2DDB	Industrial experience using rule-driven retargetable code generation for multimedia applications
7ECB146D	Version information support for software architecture recovery
7DE2BB36	Instruction prefetching using Basicblock prediction
7FAE742E	De-interleaved direct down-conversion receiver for SDR applications
7F9258E2	Design of a Reversible ALU Based on Novel Programmable Reversible Logic Gate Structures
798FDD15	Survey on special purpose computer architectures for AI
7D60B882	Path Grammar Guided Trace Compression and Trace Approximation
7F1CB571	Efficient conditional operations for data-parallel architectures
7E87A86F	Highly efficient high-speed/low-power architectures for the 1-D discrete wavelet transform
7EB5014B	High Throughput DA-Based DCT With High Accuracy Error-Compensated Adder Tree
8088ABB6	An extendable MIPS-I processor kernel in VHDL for hardware/software co-design
5F2FE642	Improving Internet routing scalability with AS landmarks
7E2B6E8D	Defect tolerance on the Teramac custom computer
7E51108A	Design of a Massively Parallel Processor
7D7B358D	Programming Real-Time Autofocus on a Massively Parallel Reconfigurable Architecture Using Occam-pi
7D3DE394	Low-Latency Successive-Cancellation List Decoders for Polar Codes With Multibit Decision
7CC9DC15	A parallel object-oriented total architecture: A–NET
7FA83223	A Compiler-Microarchitecture Hybrid Approach to Soft Error Reduction for Register Files
7A1CFBB9	Underdesigned and Opportunistic Computing in Presence of Hardware Variability
7D0B96FE	Toward embedded qualitative simulation: a specialized computer architecture for QSim
7D633A5D	Square meshes are not optimal for convex hull computation
80B98280	Architecting as a Risk- and Cost Management Discipline
7B72CA58	PerfPred: A web‐based tool for exploring computer architecture design space
80734D0B	Cost-effective branch prediction by combining hedging and filtering
77499421	Multi-speaker/speaker-independent architectures for the multi-state time delay neural network
7D9EA383	An architecture for providing information anytime, anywhere and on any device-an ontological approach
7CF1A31D	Bus-based COMA-reducing traffic in shared-bus multiprocessors
7EFBE34C	A Unified System-Level Modeling and Simulation Environment for MPSoC design: MPEG-4 Decoder Case Study
8103E60E	A Predictive Shutdown Technique for GPU Shader Processors
7A39EC8F	Rigorous system level modeling and analysis of mixed HW/SW systems
7E8EC57C	BitSNAP: dynamic significance compression for a low-energy sensor network asynchronous processor
7BE3515F	Are single-chip multiprocessors in reach?
7D4E7FFD	Client-side enhancements using portable interceptors
8090E219	High Performance Autoassociative Neural Network Using Network on Chip
8165EC3E	Distributed Skyline Retrieval with Low Bandwidth Consumption
8096817E	Hardware design of a 2-D motion estimation system based on the Hough transform
7E69F9E5	A reconfigurable MAC architecture implemented with mixed-V t standard cell library
7D42B0FC	Architecture requirements for commercializing Grid resources
7EDFF9FF	Modeling Power Consumption of NAND Flash Memories Using FlashPower
800334A9	An Architecture for Distributed Search and Data-Mining in Condition Monitoring Applications
7D1B02A9	Optimized FPGA implementations of demanding PLC programs based on hardware high-level synthesis
7DABA965	Transparent Reputation Management for Composite Web Services
7E1A9375	Fault-tolerant networks based on the de Bruijn graph
5E562A8D	Trusted Computing — Special Aspects and Challenges
7DDF2977	Low cost and flexible processor-based controller for timing signal generation in PDP
7F08DEB0	QMotor 3.0-an object oriented system for PC control program implementation and tuning
7FC476CC	A floating-point CORDIC based SVD processor
811F05A0	New cache designs for thwarting software cache-based side channel attacks
7FA000C6	Cetra: A trace and analysis framework for the evaluation of Cell BE systems
586219BA	Live demonstration: A dynamically adaptable image processing application running in an FPGA-based WSN platform
7F27B0FB	Semantic grep: regular expressions + relational abstraction
8034AB82	An Approach to Testing Based Component Composition
7D812C8F	Parallel programmable algorithm and architecture for real-time motion estimation of various video applications
7EF53C51	Message-based efficient remote memory access on a highly parallel computer EM-X
7D4427C0	An assessment of reuse technology after ten years
76182B12	Direct-execution computer architecture
7F545C4A	Architecture, the backbone of robotic systems
7EFA250C	Architectures for Fast Transcoding of H.264/AVC to Quality-Scalable SVC Streams
813FB060	Using a user-level memory thread for correlation prefetching
7BDB4EED	Using narrative as a motivating device to teach binary arithmetic and logic gates
843570F7	A fast finite field multiplier architecture for high-security cryptographic applications
771FCF1E	Research on adjustable autonomy architecture for unmanned surface vehicle
7E4851A2	DiCo-CMP: Efficient cache coherency in tiled CMP architectures
7D232B17	Leadership and management in software architecture
7EC30800	Adaptive unanimous voting (UV) scheme for distributed self-diagnosis
810331F1	The design and evaluation of a high performance SMALLTALK system
7F94D404	Positional adaptation of processors: application to energy reduction
7F85A0F3	The SecretBlaze: A Configurable and Cost-Effective Open-Source Soft-Core Processor
7E30D5BA	A Concept Graph Based Knowledge Model for Software Architecture
80834110	High-performance fpga-based floating-point adder with three inputs
8156A07D	What designers of bus and network architectures should know about hypercubes
8125226E	A novel algorithm for accurate logarithmic number system subtraction
7D2D8BAD	Design of Self-organizing Bio-inspired Systems
7D3FF11A	On quality attribute based software engineering
8161A0F5	An Adaptive Architecture for Personalized Search ?Engine in Ubiquitous Environment with Peer to Peer Systems
807595D1	Infrastructure for automatic dynamic deployment of J2EE applications in distributed environments
7CFF1112	Predicated static single assignment
816D64FE	A modular system architecture for autonomous robots based on blackboard and publish-subscribe mechanisms
7D7A0AA4	A new speculative addition architecture suitable for two's complement operations
7F9BBCD1	Some architectural and compilation issues in the design of hierarchical shared memory multiprocessors
7D24F4B3	Layered Self-Healing Software Architecture of AUV Based on Micro-Reboot
7D4558CC	Highly parallel architectures and algorithms for speech analysis
7E68345C	A network architecture for multiuser networked games on demand
80939E19	A Handoff Scheme Using Movement Prediction in Radio over Fiber Indoor Network at 60 GHz
7D8D566A	VisoMT: A Collaborative Multithreading Multicore Processor for Multimedia Applications With a Fast Data Switching Mechanism
7E1E5D05	Toward Real-Time Distributed Intelligent Control: A Survey of Research Themes and Applications
7A854273	Distributed data base management: Some thoughts and analyses
17F67851	Delivering Affordable Fault-tolerance to Commodity Computer Systems.
7E78621A	The future trend of employing distributed architecture form
80CFD512	Analysis of macro-dataflow dynamic scheduling on nonuniform memory access architectures
7F736B51	Handwritten Numeral Databases of Indian Scripts and Multistage Recognition of Mixed Numerals
7E064D2C	Exploiting cache in multimedia
807D25F6	A Novel System on Chip (SoC) Test Solution
7D9A5B30	Real-time video processing framework for functional testing of the DTV/STB devices based on heterogeneous multi-core platform
7DFBF85C	A Real Time and Low Cost Hardware Architecture for Video Abstraction System
7F8C6532	A simplified computational kernel for trellis-based decoding
7F2DBA02	A methodology to evaluate memory architecture design tradeoffs for video signal processors
80D52DCA	A low-power processor architecture optimized for wireless devices
7FD8C774	Program execution control for communication on the fly in dynamic shared memory processor clusters
7D892EA5	An efficient and reconfigurable architecture for RC5
7E01B1B9	Low-latency and Energy-efficient Monitoring Interconnect for Hierarchical-agent-monitored NoCs
75E569F7	3D beamforming for capacity improvement in macrocell-assisted small cell architecture
766F2D25	A uniform optimization technique for offset assignment problems
8002AA7B	A Tool for Enterprise Architecture Analysis of Maintainability
8081E767	Component-based architecture for simulation of transmission systems
79BC4847	HART: A Hybrid Architecture for Ray Tracing Animated Scenes
7E009AF8	Online task remapping strategies for fault-tolerant Network-on-Chip multiprocessors
7EF31C9C	VLSI architectures for block matching algorithms using systolic arrays
7D476C4E	SPECIAL SECTION ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS - Non-uniform random number generation through piecewise linear approximations
7FBD3E37	The software framework SMARTSOFT for implementing sensorimotor systems
7EA855EC	Bandwidth- and Latency-Aware Peer-to-Peer Instant Friendcast for Online Social Networks
7FB23E69	Address Code and Arithmetic Optimizations for Embedded Systems
7F142F60	New method for dispatching waiting logical processors in virtual machine system
812CD091	Validation & verification of intelligent and adaptive control systems
7E58D8D6	A dual-field modular division algorithm and architecture for application specific hardware
7F8C9E28	Extended RT-Component Framework for RT-Middleware
806874E3	Classification and performance evaluation of simultaneous multithreaded architectures
7FF6EE92	Software architecture in realtime systems
7FBC40F9	Software Trace Cache
7D56F4E8	Reducing TLB and memory overhead using online superpage promotion
7E3A0B01	A Novel Session Recovery Mechanism for Cluster-based Signaling Architecture for Conferencing in MANETs
7A6AD99A	Quantifying and coping with parametric variations in 3D-stacked microarchitectures
7FE7686F	Exploring the Design Space of Future CMPs
7753507B	An open platform for reconfigurable control
7DE7092E	Mapping of a Real-Time Object Detection Application onto a Configurable RISC/Coprocessor Architecture at Full HD Resolution
7F4C4D2A	A multicasting ATM switch architecture
841E969D	Towards Efficient Dissemination and Filtering of XML Data Streams
7E5CCD57	A Functional Composition Framework for Autonomic Network Architectures
757C32DC	Offline program re-mapping to improve branch prediction efficiency in embedded systems
7B080094	Architectural support for performance tuning: a case study on the SPARCcenter 2000
7868D5E2	Processes in KaffeOS: isolation, resource management, and sharing in java
7E724D00	Exploring speculative parallelism in SPEC2006
78196700	Teaching real time OSs with DORITOS
76FF6621	Digital Trust - Trusted Computing and Beyond: A Position Paper
802352A1	A Research Agenda for Service-Oriented Architecture (SOA): Maintenance and Evolution of Service-Oriented Systems
7F087DFC	Custom wide counterflow pipelines for high-performance embedded applications
8032D473	System-on-Chip Architecture Design for Intelligent Sensor Networks
80FA6B99	Implementation of an SDR system using graphics processing unit
7DDB2AA7	A Graph Based Approach to Supporting Reconfiguration in Wireless Sensor Networks
6CC92D7D	Processor Scheduling for Linearly Connected Parallel Processors
7D03D112	Using an open-source IEEE 802.21 implementation for network-based localized mobility management
7D9216B6	Adding Agility to Architecture Tradeoff Analysis Method for Mapping on Crystal
7E173224	Memory Optimized Re-gridding for Non-uniform Fast Fourier Transform on FPGAs
7D929289	An activity-based architecture for intelligent vehicle navigation
812C0477	Network engineering towards efficient resource on-demand in grid computing
846EBA9D	A novel approach based on commonsense knowledge representation and reasoning in open world for intelligent ambient assisted living services
7EF24157	Compiler-directed design space exploration for caching and prefetching data in high-level synthesis
811AA7A3	Integration of Coordination Architecture and Behavior Fuzzy Learning in Quadruped Walking Robots
7C80B7FB	Trends in the development of nontraditional computer architectures
80184766	Ecosystems for the development of multi-core and many-core SoC models
7DB5A014	PEWs: a decentralized dynamic scheduler for ILP processing
7DF9359F	ATAM-HW: Extending ATAM for Explicitly Incorporating Hardware-Related Trade-Off Decisions
809F032B	Standardizing the performance assessment of reconfigurable processor architectures
7D8F75E8	Implementing a portable Multi-threaded Graph Library: The MTGL on Qthreads
7DCCDC3C	Performance modeling for virtual network based service provisioning
7F3D2FB0	Architecture-based runtime software evolution
8104C29B	Effective software design and development for the new graph architecture HPC machines.
83854286	Hybrid and Extensible Architecture for Cloud Infrastructure Deployment
784EDF34	Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck
7E4797C2	Implementation Details and Safety Analysis of a Microcontroller-based SIL-4 Software Voter
7F8FE46A	Non-Inclusion Property in Multi-Level Caches Revisited
77A0E29D	Processor allocation in a multi-ring dataflow machine
7E8D8AC8	Computational advantages of a two-level hybrid control architecture
751CB388	The University of Manchester MU5 project
7F408F07	Analysis of Space-Space-Space Clos-Network Packet Switch
7DE6978B	Locating performance problems in massively parallel executions
7F4A321F	Context-based model for mobile electronic medical records
7ED633BA	Access control infrastructure for on-demand provisioned virtualised infrastructure services
7D2A3A71	RSA encryption using extended modular arithmetic on the Quicksilver COSM adaptive computing machine
80580D74	Low Power Non-Recursive Decimation Filters
80387971	A Hybrid Computational Grid Architecture for Comparative Genomics
80EFE7D7	Network-integrated load-management collaborative computing for smart distribution system operations
7D43001A	Power aware microarchitecture resource scaling
7D863485	Model-Based Verification and Estimation Framework for Dynamically Partially Reconfigurable Systems
815BCA35	Enterprise model-based software architecture with server component integration
77E6955D	Storage concepts in a software-reliability-directed computer architecture
7C9EB7E6	Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches
7F475A1B	Fault Tolerance Techniques for the Merrimac Streaming Supercomputer
6208FF80	Micro-architecture estimation of the useless power consumption of a high-performance processor
81525957	Iterative design method for video processors based on an architecture design language and its application to ELA deinterlacing
7E46627F	A generalized architecture for the one-dimensional discrete cosine and sine transforms
7F3E151D	Directions in modelling large-scale software architectures
5CCF814F	Comparison of branch prediction schemes for superscalar processors ICEEC 2004
7D0F9700	Improving stability of SIGMA handoff
8097F2A2	Distributed execution and cyber-physical design of Baggage Handling automation with IEC 61499
80669E5D	A Process Splitting Transformation For Kahn Process Networks
803F71A3	Design and implementation of a generic 2D orthogonal discrete wavelet transform on FPGA
815BE050	Dynamic process partitioning and migration for irregular applications
75F8FA00	An ultra-low power hardware accelerator architecture for wearable computers using dynamic time warping
7E7BCD9C	MAPGrid: A New Architecture for Empowering Mobile Data Placement in Grid Environments
811C7EB4	Performance Impact of Unaligned Memory Operations in SIMD Extensions for Video Codec Applications
77A82328	Evolutionary architecting of embedded automotive product lines: An industrial case study
81003DD3	Vacuum packing: extracting hardware-detected program phases for post-link optimization
7E3F4129	A Design-for-Test Implementation of an Asynchronous Network-on-Chip Architecture and its Associated Test Pattern Generation and Application
80E27212	GRIDCOLE: a Grid Collaborative Learning Environment
7E53AC5B	Design and implementation of efficient Reed-Solomon decoders for multi-mode applications
7D760995	Teaching hardware/software system codesign using CAD tools: a case study in image synthesis
803AABF1	A Flexible Virtual Platform for Computational and Communication Architecture Exploration of DMT VDSL Modems
80A10DEB	Performance of IEEE 802.11 wireless LAN implemented on software defined radio with hybrid programmable architecture
7D80A508	A simulation-based comparison of two reflective memory approaches
7EF55C69	A Generalized Trusted Virtualized Platform Architecture
8148C227	Microarchitecture of HaL's CPU
5E7989FE	Software integration in global software development: Success factors for GSD vendors
7D1E504A	InTeRail: a test architecture for core-based SOCs
772CC0FC	Embra: fast and flexible machine simulation
7D535DB6	A distributed control architecture of high-speed networks
7C351F80	Achieving dependability in software-defined networking — A perspective
7518A3E8	Supercomputers for Superproblems: An Architectural Introduction
80742FFD	A Proposed Pipelined-Architecture for FPGA-Based Affine-Invariant Feature Detectors
7D467F30	Streaming I/O for imaging applications
80228A01	A low power lookup technique for multi-hashing network applications
6BF2D66E	A configurable CMOS memory platform for 3D-integrated memristors
7DD8D312	A survey on throughput-efficient architectures for IEEE P1619 for shared storage media
7D08AA99	Definition and analysis of hardware- and software-fault-tolerant architectures
8090351B	SPARTA: multiple signal processors for high-performance robot control
815185E3	Design Issues and Implementations for Floating-Point Divide–Add Fused
800BE93E	Computing with nanoscale memory: Model and architecture
7F4EB4C7	A flexible and overlapped QC-LDPC decoder
7DD3A392	Hierarchical Load Testing Architecture using Large Scale Virtual Clients
7ED2C24D	An architecture and implementation to support large-scale data access in scientific simulation environments
809D67D7	Hardware Based Scale- and Rotation-Invariant Feature Extraction: A Retrospective Analysis and Future Directions
7E045A38	Reducing off-chip memory access costs using data recomputation in embedded chip multi-processors
7DBC268D	CRAC: a Grid Environment to Solve Scientific Applications with Asynchronous Iterative Algorithms
7E2CC0B8	Probabilistic counter updates for predictor hysteresis and bias
7F2F988B	A high-troughput radix-4 log-MAP decoder with low complexity LLR architecture
80AE947C	A low complexity architecture for complex discrete wavelet transform
7D8DD9C5	A Tool for Annotating Services with Domain Specific Semantics
80C73F4D	Sorting with linear speedup on a pipelined hypercube
76939EB8	Analysis of SDN Contributions for Cloud Computing Security
7DB307CA	Approach based patterns for system-of-systems reconfiguration
7D6C71E2	Branch prediction for network processors
7DD2D02F	Component-based software engineering: technologies, development frameworks, and quality assurance schemes
7EDDAA78	Fault-tolerant system dependability-explicit modeling of hardware and software component-interactions
8028E0E2	The ULTRAVIS system
79910992	Real-time stereo vision system using semi-global matching disparity estimation: Architecture and FPGA-implementation
5E713032	Optimizing Total Energy–Mass Flux (TEMF) Planetary Boundary Layer Scheme for Intel’s Many Integrated Core (MIC) Architecture
7A94F7FA	Performance analysis of the simultaneous optical multi-processor exchange bus
5CC47653	A case study of cache performance in ICN — Various combinations of transmission behavior and cache replacement mechanism
7C03C4E7	Chip multithreaded consistency model
7E071403	Systolic Architecture for Computational Fluid Dynamics on FPGAs
6C2B8005	Targeting Dynamic Compilation for Embedded Environments
7F13E3EE	HiPER: a compact narrow channel router with hop-by-hop error correction
7DC8BEF1	Design of a high-throughput IDPC decoder for DVB-S2 using local memory banks
785C8FE4	Games as motivation in computer design courses: I/O is the key
7D23F373	Analysis and architecture design of lifting based DWT and EBCOT for JPEG 2000
7F28A353	Miss reduction in embedded processors through dynamic, power-friendly cache design
78CD56F8	Towards higher disk head utilization: extracting free bandwidth from busy disk drives
7C123A0F	MASSC: a generic architecture for multiapplication smart cards
82256451	Improving content delivery efficiency through multi-layer mobile edge adaptation
7C8C0A90	Fourier analysis and expanding phenomena in finite fields
80EAD0C8	Analysis of All to All Broadcast on multi mesh of trees using genetic algorithm
7D0C2264	Towards Autonomic Service Provisioning Systems
7F152627	Scaling and Self-repair of Linux Based Services Using a Novel Distributed Computing Model Exploiting Parallelism
80B946E1	Ensembles of novel visual keywords descriptors for image categorization
7DD34D46	Computer Architecture Techniques for Power-Efficiency
802A1FDC	Performance evaluation of service management algorithms for distributed search engines
7EF020D7	A model-driven approach to rapid service introduction
7F25F520	Conjoined Irregular Topology and Routing Table Generation for Network-on-Chip
7FC705FD	Cascaded broadcasting for test data compression
80654E88	Privacy Based Access to Parlay X Location Services
7B3B808A	Reversible logic for supercomputing
7F3730DA	The x-Kernel: an architecture for implementing network protocols
7D1B2EAB	Hardware Support For Large Atomic Units in Dynamically Scheduled Machines
5BE64557	Parallel Implementation of Self-Organizing Map on the Partial Tree Shape Neurocomputer
7E74BD8E	Understanding consistency maintenance in service discovery architectures in response to message loss
8177B860	Discovery, monitoring and management in smart spaces composed of low capacity nodes
7ED633A3	Transformation of UML Models into Formal RTPA Specifications
7FEAF36C	Flash-Aware High-Performance and Endurable Cache
7F464D82	System Level Assertion-Based Verification Environment for PCI/PCI-X and PCI-Express
7DA8ACE5	A neural-network architecture for syntax analysis
7D74443D	An efficient dynamically reconfigurable on-chip network architecture
80BD0D01	Tool support for traceable product evolution
7F47A55D	Incremental Reflexion Analysis
5C994C6E	Collaborative Infrastructure for On-Demand Crowdsourced Tasks
8111D259	Static scheduling for out-of-order instruction issue processors
80FC85D4	SystemC implementation of mat-core: A matrix core extension for general-purpose processors
80E9AB4A	Analysis of a multiple bus multiprocessor
786FC724	Why Computer Architecture Matters: Memory Access
7E6E4155	An implementation of distributed database computer which supports local area network
80EE5FAB	A cellular system for pattern recognition using associative neural networks
7DA71DD9	Simulating and compiling a hypothetical microprogrammed architecture with projects for computer architecture and compiler design
7DFF5886	A dual-core programmable decoder for LDPC convolutional codes
816019DC	FMC: an approach towards architecture-centric system development
7EAE3D97	Visual Content Description System IP core
7CFD6704	Modeling and Reasoning about Design Alternatives of Software as a Service Architectures
7E73F9D8	Active software replication through a three-tier approach
7F785389	A 32-bit superscalar microprocessor G/sub MICRO//400 for embedded systems
807D80BD	GTCS: a Greedy Task Clustering and Scheduling algorithm for distributed memory processor architecture
7D41EF62	Online Estimation of Architectural Vulnerability Factor for Soft Errors
7D15AD9D	Designing Heterogeneous Embedded Network-on-Chip Platforms With Users in Mind
7EE9A54D	Convergence of high-speed powerline communication and WiMedia UWB for multimedia home networks
8344AD1A	Theory and development of cross-layer techniques for localization in environments with Extreme Emitter Densities
7E4EF4FE	Combinations of weak classifiers
7DA64AE6	Computer animation in mobile phones using a motion capture database compressed by polynomial curve-fitting techniques
7D446236	An Application-Specific Design Methodology for On-Chip Crossbar Generation
7E3F2EB2	Accelerating MatLab code using GPU: A review of tools and strategies
7AAC3ACA	A computer architecture laboratory course using programmable logic
7EBE7DDD	Protocol selection and interface generation for HW-SW codesign
5C82F832	High speed bit-level pipelined architectures for redundant CORDIC implementation
7CD392CE	CAM 2 : a highly-parallel two-dimensional cellular automaton architecture
76E2BFA8	FlowBroker: Market-driven multi-domain SDN with heterogeneous brokers
7663B0C2	Performance simulation of an Alpha microprocessor
763FE5DA	COTSon: infrastructure for full system simulation
7EFD3334	The Canonical Decomposition Fuzzy Comparative Methodology for Assessing Architectures
7F4389AD	Instrument interface standards for interoperable ocean sensor networks
7E81E038	A continuous flow mixed-radix FFT architecture with an in-place algorithm
7E81A064	The use of data dependence graphs in the design of bit-level systolic arrays
8092FE33	A multiple LID routing scheme for fat-tree-based InfiniBand networks
7D0790F4	A Framework for Supporting the Software Architecture Evaluation Process in Global Software Development
7F55F7CE	Radix-2 Decimation in Time (DIT) FFT implementation based on a Matrix-Multiple Constant multiplication approach
7FCD91A2	A Novel Unified Architecture for Public-Key Cryptography
7C0DF4A1	New Systolic Algorithm and Array Architecture for Prime-Length Discrete Sine Transform
770A0EF3	Optimization and Performance Modeling of Stencil Computations on Modern Microprocessors
7E29F71A	Accelerating the Execution of Matrix Languages on the Cell Broadband Engine Architecture
800F543E	Concurrent Replication of Parallel and Distributed Simulations
7FFB0954	Two-level caching of composite object views of relational databases
5A3E6918	Accelerating Rabin Karp on a Graphics Processing Unit (GPU) using Compute Unified Device Architecture (CUDA)
7CFA4056	A scaled DCT architecture with the CORDIC algorithm
7DB5F2E3	An Architecture for Web Based and Distributed Telecommunication Network Management System
82F51506	Designing computer systems with MEMS-based storage
75AB6DF7	The Garp architecture and C compiler
7D1654C9	A behavior-based intelligent control architecture with application to coordination of multiple underwater vehicles
841B0D34	Area and power savings via buffer reorganization in asymmetric 3D-NoCs for heterogeneous 3D-SoCs
811ED8C4	Cluster-level simultaneous multithreading for VLIW processors
7EF017EE	BugNet: Continuously Recording Program Execution for Deterministic Replay Debugging
7835A672	Hardware compilation for FPGA-based configurable computing machines
7FC29C04	Performance modeling and estimation along an MPSoC flow
7F61A67F	A Scalable Space–Time Multi-plane Optical Interconnection Network Using Energy-Efficient Enabling Technologies [Invited]
7D3ECD7C	Reliability prediction and sensitivity analysis based on software architecture
7ECAE553	Novel task migration framework on configurable heterogeneous MPSoC platforms
7D07EB20	Space-optimal linear processor allocation for systolic arrays synthesis
77D51629	A VLSI algorithm for the optimal detection of a curve
7E5E92EB	Architecture exploration of NAND flash-based multimedia card
7DDC5F87	The Danger of Interval-Based Power Efficiency Metrics: When Worst Is Best
7DEA5ADD	Mars Reconnaissance Orbiter in-flight anomalies and lessons learned: An update
7809F04E	The DARPA image understanding benchmark for parallel computers
75E74522	DSP processors hit the mainstream
7DF404F3	Realizing Arbitrary-Precision Modular Multiplication with a Fixed-Precision Multiplier Datapath
76B8ED47	Compiling and Optimizing for Decoupled Architectures
804E8AE0	Synthesis of β-amino alcohol derivatives from phenols in presence of phase transfer catalyst and lipase biocatalyst
80EEEDE6	A Reconfigurable Platform for Cognitive Networks
7D43C324	Performance evaluation of a novel Dimension Order Routing algorithm for Mesh-of-tree based Network-on-Chip architecture
7D2BCD07	A Peer-to-Peer File Resource Sharing System for Mobile Devices
7D42B9BF	A complexity-effective simultaneous multithreading architecture
80523B64	GraphStep: A System Architecture for Sparse-Graph Algorithms
801FA10B	Automatic construction of Hierarchical Federations Architecture
7F76C896	Implementing the grayscale wave metric on a cellular array processor chip
5C794C4F	HyperFlex: An SDN virtualization architecture with flexible hypervisor function allocation
809F144C	Control-flow checking using watchdog assists and extended-precision checksums
7BC9C783	A hybrid architecture for programmable computing and evolutionary learning
7E73CB69	Resource Scheduling in Desktop Grid by Grid-JQA
809F315D	A human organization analogy for self-* systems
80442287	Power-efficient flexible processor architecture for embedded applications
7C494054	Coupling Multicomponent Models with MPH on Distributed Memory Computer Architectures
7D93117E	Fine-grain multi-thread processor architecture for massively parallel processing
78D7AD84	MATIA: a programmable 80 /spl mu/W/frame CMOS block matrix transform imager architecture
7D32EAE0	Partial Reconfiguration Applied in an On-line Evolvable Pattern Recognition System
782A6467	Parallel DNS algorithms on unstructured grids
7E429A3F	An Evaluation of the Suitability of FPGAs for Embedded Vision Systems
800020A8	Multiagent Systems: A Survey from a Machine Learning Perspective
7F3EE90A	Out-of-order access to vector elements in order to reduce conflicts in vector processors
76B17A09	Coding Last Level STT-RAM Cache for High Endurance and Low Power
7F7F13B4	Control strategy improvement for a parallel power distribution architecture based on fuel cells and supercapacitors
81757BAE	A router architecture for real-time communication in multicomputer networks
7D497ACE	Cooperative sensor networks for voltage quality monitoring in smart grids
7DE2E2E2	On software tools and stack architectures for wireless network experiments
80985478	Interprocedural Compilation of Irregular Applications for Distributed Memory Machines
7F27EC23	Application-specific architectures for field-programmable VLSI technologies
5F8C53DF	Power-efficient RMA SAR imaging using pipelined Non-uniform Fast Fourier Transform
80AB7C6F	A GPU based simulation of multilayer spiking neural networks
75DABEC5	A Novel Framework for Privacy Preserving in Location Based Services
7F8C5DB4	Composable Resource Sharing Based on Latency-Rate Servers
7F4BEDA4	An auto-tuning framework for parallel multicore stencil computations
76D99C7A	Visual Modeling Editor and Ontology API-Based Analysis for Decision Making in Enterprises - Experience and Way Ahead
7FAC5D16	A projection based real-time system for edge detection
7FC549EA	Process scheduling for performance estimation and synthesis of hardware/software systems
810BC0A3	A signature match processor architecture for network intrusion detection
7F7B6A26	Cost-Aware Wireless Data Broadcasting
8000197D	Queue Management in Network Processors
7F7FD761	A pipelined memory architecture for high throughput network processors
7AEE5A7C	Parallel volume ray-casting for unstructured-grid data on distributed-memory architectures
7AC5F456	Web-based training on computer architecture: the case for JCachesim
80FC9BB7	A case-study application of RTCA DO-254: design assurance guidance for airborne electronic hardware
5B3E8D13	Multi-configuration simulation algorithms for the evaluation of computer architecture designs
7FC713E4	Issues in the design of a scalable shared virtual environment for the Internet
8136AE36	Elastic wave propagation modeling on emulated digital CNN-UM architecture
8076390B	Performability studies of hypercube architectures
7E80DB01	Efficient algorithms to embed Hamiltonian Paths and Cycles in faulty crossed cubes
8102A449	Peer-to-peer support for massively multiplayer games
80993428	Architecture for quality of service guarantee using Finite Time Response-HTTP
801E189D	Concurrent architectures for two-dimensional recursive digital filtering
7BBAAEC3	A unified systolic architecture for artificial neural networks
77D1AB2F	Characterizing the Performance of Security Functions in Mobile Computing Systems
7946BFCC	A Reciprocal and Extensible Architecture for Multiple-Target Tracking in a Smart Home
7D82229A	An FPGA implementation of dynamic reconfigurable lifting-based wavelet packet processor for real-time scalable audio coding
7E5411C2	Non-determinism and overcount on modern hardware performance counter implementations
7CE8EA36	Customization of application specific heterogeneous multi-pipeline processors
5A13F948	Managing Identities in Cloud Computing Environments
7FBE2BD2	Hybrid technology multithreaded architecture
7DBC71F9	Complex digital signal processing over finite rings
7F9BFEFB	A Hybrid FPGA/Coarse Parallel Processing Architecture for Multi-modal Visual Feature Descriptors
80D944B4	Agent based Control for Microgrids
836FD730	Compiling For Coarse-Grained Reconfigurable Architectures Based On Dataflow Execution Paradigm
8110A6BA	A CMOS general-purpose sampled-data analog processing element
7F518271	A Unified Addressing Schema for Hexagonal and Honeycomb Networks with Isomorphic Cayley Graphs
7E7CAE9A	DDM-a cache-only memory architecture
7ECA2A97	Technology-based architectural analysis of operand bypass networks for efficient operand transport
806339DE	Reliable cluster computing with a new checkpointing RAID-x architecture
7F689497	Process variation aware thread mapping for chip multiprocessors
7D1C4E46	Evaluating the Effect of Huge Page on Large Scale Applications
77B4F46D	Fine-grained hardware/software methodology for process migration in MPSoCs
7E651184	Cognac: A Framework for Documenting and Verifying the Design of Cobol Systems
8020487D	On submesh allocation for mesh multicomputers: a best-fit allocation and a virtual submesh allocation for faulty meshes
7EFB0DC4	Array Processing Using Alternate Arithmetic - A 20 Year Legacy
7EA176A9	System-on-a-chip bus architecture for embedded applications
7CD126B2	A 50-MHz CMOS geometrical mapping processor
7F84A5C0	NanoFabrics: spatial computing using molecular electronics
7DFCE844	Integrating Reservations and Queuing in Remote Laboratory Scheduling
79DCD524	The Xerox Star: a retrospective
7A4D5897	SON Coordination for parameter conflict resolution: A reinforcement learning framework
7F11C210	SystemC-AMS SDF model synthesis for exploration of heterogeneous architectures
7F236524	A Model of Resource Reservation in Grid
8130C2E9	High-performance floating-point VLSI architecture of a lifting-based wavelet processor
7D9447A0	MPSoC bus architecture optimization under performance constraints for multiple applications
5D1DA000	Wave Interference Functions for Neuromorphic Computing
69F9EEBA	Multi-agent based intrusion detection architecture
7D9C717E	Operating System Structures for Multiprocessor Systems on Programmable Chip
7FB166C1	Proximity-Aware Resource Discovery Architecture in Peer-to-Peer Based Volunteer Computing System
7E4AD057	Ensuring data security and integrity with a fast stable storage
5F81E62C	Infrastructure Management Support in a Multi-agent Architecture for Internet of Things
729B23D5	Using Intra-Line Level Pairing for Graceful Degradation Support in PCMs
7EAE0605	Enhanced mesh-connected computers for image processing applications
7D736A6D	Integrating a new cluster assignment and scheduling algorithm into an experimental retargetable code generation framework
80114A7C	Architecting complex embedded systems: An industrial case study
8167CDDC	Novel Reversible Multiplier Architecture Using Reversible TSG Gate
7E6728EF	Maintaining good performance in disk arrays during failure via uniform parity group distribution
7B91BCA6	Optimizing software performance for IP frame reassembly in an integrated architecture
7F2DF593	Variant Comparison - A Technique for Visualizing Software Variants
806DA297	Non-contiguous linear placement for reconfigurable fabrics
7CEC086D	An introduction to millimeter-wave mobile broadband systems
5A68F794	A context saving fault tolerant approach for a shared memory many-core architecture
75F930F7	Obtaining ground-truth software architectures
79C58D02	Method manipulation in an object-oriented processor
7D247583	The latency hiding effectiveness of decoupled access/execute processors
7FDC62C3	On the Performance of a New Relay Selection Scheme in Multihop Cellular Networks
7DB17F12	Time domain numerical simulation for transient waves on reconfigurable coprocessor platform
7D7CB772	Isolating short-lived operands for energy reduction
7F5462D0	Enhancing an Application Server to Support Available Components
7EDA574E	Management of Networked Sensing Devices
8066D45D	Service oriented computing to Self-Learning production system
809E56B5	Improving Multiprocessor Performance with Coarse-Grain Coherence Tracking
8025008D	High speed implementation of matrix inversion algorithms in orthogonal systolic architectures
809735A3	Modeling diverse and complex interactions enabled by middleware as connectors in software architectures
8050EC89	Automatic synthesis of data-flow systems using high level codesign tool. Application to vision processors
7F109744	A framework for evaluating design tradeoffs in packet processing architectures
809CCA16	A Case Study for Fault Tolerance Oriented Programming in Multi-core Architecture
7D51EC1B	Matrix factorization derivation and analysis of computational complexity of a new radix-2 DFT algorithm
8100624F	The GridPort toolkit: a system for building Grid portals
7EB1FE8E	Decision Support for Dynamic Adaptation of Business Systems Based on Feature Binding Analysis
80030F46	A new approach to fuzzy-neural system modeling
7D8E5DAB	Experiences from the design, deployment, and usage of the UCSB MeshNet testbed
7D5A5AB4	Design Flow of a Dedicated Computer Cluster Customized for a Distributed Genetic Algorithm Application
8015A6CF	A Meta-ontology for Architecture Description Languages and MDA Platforms
7E7521F0	Analyzing Checkpointing Trends for Applications on the IBM Blue Gene/P System
7A26E7D2	Augmenting manycore programmable accelerators with photonic interconnect technology for the high-end embedded computing domain
7D85BA37	A cube-connected cycles architecture with high reliability and improved performance
5CD9A534	A new call admission control scheme based on pattern prediction for mobile wireless cellular networks
76222293	Why not innovations in computer architecture?
7DA89812	Removing architectural bottlenecks to the scalability of speculative parallelization
754729AF	Implementing E-transactions with asynchronous replication
80217090	Self-checking self-repairing computer nodes using the Mirror Processor
7F68BD61	PipeRench: a co/processor for streaming multimedia acceleration
7DCCD2BA	Performance characterization and cache-aware core scheduling in a virtualized multi-core server under 10GbE
771908D7	Memory latency effects in decoupled architectures with a single data memory module
7F9E43D2	Experiences in System Architecture Evaluation: A Communication View for Architectural Design
5C52352C	Towards an Intelligent Tutoring System for Situation Awareness Training in Complex, Dynamic Environments
7D53C401	Multi Layer Cyber Attack Detection through Honeynet
814F7D7F	Sequence detection for binary ISI channels using signal-space partitioning
7DD59E9D	Performance analysis and design methodology for a scalable superscalar architecture
809A66F3	Hades-towards the design of an asynchronous superscalar processor
79B18BDB	Design and Implementation of a Runtime System for Parallel Numerical Simulations on Large-Scale Clusters
7EB12BB6	Reconstructing software architecture for J2EE web applications
7EF832DD	A single chip processor architecture for video rate two-dimensional digital filtering
80EA2D4B	TiNy threads: a thread virtual machine for the Cyclops64 cellular architecture
81701DE9	Performance Overview of the Offset Time Emulated OBS Network Architecture
7F2DD359	Service Level Management in Global Enterprise Services: from QoS Monitoring and Diagnostics to Adaptation, a Case Study
7E095FEA	Strengthening OV-6a Semantics with Rule-Based Meta-models in DEVS/DoDAF based Life-cycle Architectures Development
7DBBA52B	Register write specialization register read specialization: a path to complexity-effective wide-issue superscalar processors
7D415374	Modeling behavioral patterns of concurrent objects using Petri nets
794EC943	Architectural tradeoffs in the design of MIPS-X
6B600D44	Optimised Predecessor Data Structures for Internal Memory
7DD38AFA	A secure and reliable bootstrap architecture
817176D3	The differential CORDIC algorithm: Constant scale factor redundant implementation without correcting iterations
7D93E783	Defining a Self-Healing QoS-based Infrastructure for Web Services Applications
7F077B63	Lifting based discrete wavelet transform architecture for JPEG2000
7755A285	Axiomatic Specifications in Firmware Development Systems
7F328B1A	An efficient architecture for loop based data preloading
7B841C92	Mitigating the Effects of Process Variation in Ultra-low Voltage Chip Multiprocessors using Dual Supply Voltages and Half-Speed Units
7E841145	A Cross-Domain Multiprocessor System-on-a-Chip for Embedded Real-Time Systems
7D69BDFA	An architecture of a matrix-vector multiplier dedicated to video decoding and three-dimensional computer graphics
7ED92018	The TLB slice-a low-cost high-speed address translation mechanism
7E43FB57	An exploratory review of software agents
810B8CF8	A Workshop on Analysis and Evaluation of Enterprise Architectures
758E1611	Programmable Optoelectronic Multiprocessors And Their Comparison With Symbolic Substitution For Digital Optical Computing
8098F90F	VLSI architectures for the implementation of the Wigner distribution
808D8A24	Integer multiplication with overflow detection or saturation
7E70F08F	RoboArch: A component-based tool proposal for developing hardware architecture for mobile robots
7FA78812	An Efficient FFT Engine With Reduced Addressing Logic
7EB6E8D4	A cognitive policy management framework for DoD
7E7CFAA6	Factory automation systems: Evolution and trends
7E19B4A5	Experimental demonstration of SIP and P2P hybrid architectures for consumer grids on OBS testbed
7FBDAB6C	A study of deadline scheduling for client-server systems on the Computational Grid
7CFAB2BD	On the VLSI design of a pipeline Reed-Solomon decoder using systolic arrays
7E9B2D47	From neuroprosthetics to implanted FES control architecture
80CDC7AF	The TINA initiative (intelligent networks)
802C3E2D	SenSay: a context-aware mobile phone
68EBAD8E	A Survey of Advanced Microprocessors and HLL Computer Architectures
7AB7F773	Breaking the energy barrier in fault-tolerant caches for multicore systems
7DF5305D	Revision of a microcontroller course for a mixed student body
7B560440	Emerging nonvolatile memory (NVM) technologies
8077C2C9	Architecture synthesis of high-performance application-specific processors
7E165CC2	Motivation in software architecture and software project management
7E3B47D7	A yield model for the evaluation of topologically constrained chip architectures
81211DB2	The role of representation in computer architecture
7D5478DD	SOPC-Based Architecture for Discrete Particle Swarm Optimization
7ECA1893	HARTS: a distributed real-time architecture
7E9A50A9	Extending UML to Guide Design Pattern Reuse
8163B9D3	Collective communication: theory, practice, and experience
76D0D188	PARALLEL DECOMPOSITION METHODS FOR THE SOLUTION OF ELECTROMAGNETIC SCATTERING PROBLEMS
8017402B	A High-Performance 2-D Inverse Transform Architecture for the H.264/AVC Decoder
58642DF3	An architectural overview of the programmable multimedia processor, TM-1
7F1D0973	Fast timing analysis for hardware-software co-synthesis
7D3062AB	Behavioral-level test vector generation for system-on-chip designs
7A554C2C	A Systolic Design Rule Checker
7DFB0C92	Software Architecture Visualization: An Evaluation Framework and Its Application
7D174AB8	Expert system for redundancy and reconfiguration management
7F04553D	An overview of pyramid machines for image processing
7D7E471C	On the effective use of a cache memory simulator in a computer architecture course
7E773D13	Evolving and managing trust in grid computing systems
7C903C94	Implementing set-theoretic relational-query functions using highly parallel index-processing hardware
8048F158	Applying GPU and POSIX thread technologies in massive remote sensing image data processing
8164D439	A packaging system for heterogeneous execution environments
7A6BB17C	A simulation tool for teaching CPU design and microprogramming concepts
8174B6DF	Time reversed filtering in real-time
729F7A09	An evolvable hardware FPGA for adaptive hardware
7E288C15	Simulating SiScape: A Parallel CMP Architecture
75E15774	Cellular processing tools for high-performance simulation
80B2E6D5	Service-Oriented Information Visualization for Smart Environments
7E14FFA6	Software Architecture Reconstruction: Practice Needs and Current Approaches
8038714D	Intel virtualization technology
0F8DF123	Dynamic Programming and Transitive Closure on Linear Pipelines.
8000F486	CIM: A Reliable Metric for Evaluating Program Phase Classifications
7AD30751	Microcomputers in Industrial Control Applications
8128AF9B	Heuristic-based architecture generation for complex computer system optimisation
7ED13D66	Study on the Multi-pipeline Reconfigurable Computing System
7D9FF65C	Using Register Lifetime Predictions to Protect Register Files against Soft Errors
814214B7	Managing Variability in Software Product Lines
7F6F28AD	Managed portal appliance: an experiment in extending the reach of Web applications
80B6E5AF	CloudSEC: A Cloud Architecture for Composing Collaborative Security Services
80C995E3	A distributed Canny edge detector and its implementation on FPGA
80ABD479	A version of MASM portable across different UNIX systems and different hardware architectures
813A2B1F	Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases
7DD79318	Multithreaded vector architectures
808CA19C	3WPS :a 3D web-based process visualization framework
800E6D65	Pipelined Execution of Critical Sections Using Software-Controlled Caching in Network Processors
7F73533F	Software Component Technologies: Javabeans And Activex
7D432B5F	Impact of process variations on multicore performance symmetry
7D24EEDE	A hybrid systems approach to computer-aided control engineering
7E0487F6	Reducing leakage in a high-performance deep-submicron instruction cache
755ED2D5	A PDP-8 emulator program
7F9A1DFF	Code Transformations for TLB Power Reduction
5D80EB81	Wavelet analysis for microprocessor design: experiences with wavelet-based dI/dt characterization
812B5C9F	Component replacement in a long-living architecture: the 3RDBA approach
7DE32742	I 2 CRF: Incremental interconnect customization for embedded reconfigurable fabrics
7ED6EF48	A BISR Architecture for Embedded Memories
79B9E989	Virtual memory in contemporary microprocessors
7DEF531F	Two-Level Variability Analysis for Business Process with Reusability and Extensibility
81067773	Microarchitecture-level leakage reduction with data retention
8108A4A0	Understanding the design trade-offs among current multicore systems for numerical computations
5B4485F9	Categorization of Multilevel-Cell Storage-Class Memory: An RRAM Example
80CC69CA	Performance evaluation of exception handling in I/O libraries
7FAEB878	Estimating implementation bounds for real time DSP application specific circuits
7EEFC726	A modular and flexible architecture for real-time image template matching
7DAAE58F	Applying adaptive virtual queue to improve the performance of the assured forwarding service
7674703D	Migrating Industrial Systems towards Software Product Lines: Experiences and Observations through Case Studies
7A36EB5E	Experimental Analysis of Textual and Graphical Representations for Software Architecture Design
7FAB2F80	Mapping semantics of CORBA IDL and GIOP to open core protocol for portability and interoperability of SDR waveform components
7E136636	Side-channel vulnerability factor: a metric for measuring information leakage
81DF2A23	SiNUCA: A Validated Micro-Architecture Simulator
10EA9B1B	Static Extraction of Object-Oriented Runtime Architectures
80A6AD43	Intelligent system architectures - comparison by translation
75282C12	An improved conditional branching scheme for a single instruction computer architecture
808555CB	Experiences Building a Standards-Based Service Description Repository
78851517	Multitenant SaaS model of cloud computing: Issues and solutions
81007523	Pipes: linguistic support for ordered asynchronous invocations
8136B381	Energy efficient processing of location based query in Wireless Sensor Networks
7BBD73BF	SDN orchestration of OpenFlow and GMPLS flexi-grid networks with a stateful hierarchical PCE [invited]
826A39CB	The TOP500 List and Progress in High-Performance Computing
7F9CBD96	Supporting systolic and memory communication in iWarp
80E5A442	A Very Fast Simulator for Exploring the Many-Core Future
7F88C437	Early 21st Century processors
8070ABCC	The System-Level Simplex Architecture for Improved Real-Time Embedded System Safety
7FD21BA0	CHIPPER: A low-complexity bufferless deflection router
7F0B08AC	POEMS: end-to-end performance design of large parallel adaptive computational systems
8107AF93	Fully-pipelined efficient architectures for FPGA realization of discrete Hadamard transform
75B68337	Embedded system design with ada as the system design language
7EA862C1	A new coordinated scheduling algorithm in distributed bandwidth broker QoS architecture
7E95F902	Fast allocation of processes in distributed and parallel systems
7DB89273	Design-for-debug in hardware/software co-design
7DF12FE7	Probabilistic modeling of nanoscale adder
7D61A4FD	Hardware software codesign of a safety-critical embedded computer system for an automatic endoscope
802F67AB	Fault Management in Functionally Distributed Transport Networking for Large Scale Networks
8018EC3A	Loupe: Verifying Publish-Subscribe Architectures with a Magnifying Lens
80E363EB	Aladdin: a Pre-RTL, power-performance accelerator simulator enabling large design space exploration of customized architectures
810A86AD	Low Cost and Memoryless CAVLD Architecture for H.264/AVC Decoder
7D9BEF9D	Efficient scalable architectures for Viterbi decoders
7E6D7AA9	Architectural advances in the VLSI implementation of arithmetic coding for binary image compression
806F6E31	Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures
7E2E5F7E	Configuring scientific applications in a heterogeneous distributed system
7F19F828	Nanoelectronic Circuits for Stochastic Computing
8136E0B7	Performance characterization of the Pentium Pro processor
806BCEF4	On High-Performance Parallel Fixed-Point Decimal Multiplier Designs
5C711DC9	Advanced Computer Architecture: Parallelism,Scalability,Programmability
79EBB29C	WebMIPS: a new web-based MIPS simulation environment for computer architecture education
7E4CD444	The method to choose architectural approaches in the software architecture design phase
802AF589	An empirical study of visual labs
7E580385	A Hybrid Approach for Mapping Conjugate Gradient onto an FPGA-Augmented Reconfigurable Supercomputer
7E4FD1A0	Energy-efficient hybrid wakeup logic
7DA930E4	Software synthesis in the ESL methodology for multicore embedded systems
7DE1500B	A methodology for architecture-level reliability risk analysis
7927B50F	PVS-NoC: Partial Virtual Channel Sharing NoC Architecture
7D5F3DA7	PARSA: a parallel program software development tool
809834A9	Design and development of an open architecture CNC controller for milling machine retrofitting
81DBEA40	ATCA Advanced Control and Data Acquisition Systems for Fusion Experiments
755D61FA	AGM: a dataflow database machine
7F6CC1F8	Island-Based Adaptable Embedded System Design
7A8A259D	A Versatile Emulator for the Aging Effect of Non-volatile Memories: The Case of NAND Flash
795E6987	The VALI (Variable Language Interpreter)
7F97E1AE	SPMOS-Based Intrusion Detection Architecture
7DAF0647	Swapped (OTIS) Networks Built of Connected Basis Networks Are Maximally Fault Tolerant
77C47AEA	An active learning environment for intermediate computer architecture courses
8158F6B8	The effect of speculative execution on cache performance
835AD6EC	3D-stacked many-core architecture for biological sequence analysis problems
7E61159F	Optimal video placement for hierarchical video-on-demand systems
800D7726	Simulating the DASH architecture in HASE
7F1545FF	The Impact of Performance Asymmetry in Emerging Multicore Architectures
7B8C5566	Actors: a model of concurrent computation in distributed systems
8111F96A	From membranes to systems: Self-configuration and self-replication in membrane systems
813F9A8D	Scalable stochastic processors
6E9FD784	Synthesis and analysis of an industrial embedded microcontroller
7FA2796F	Prototyping of automotive control systems in a time-triggered environment using flexray
7D229814	Arithmetic unit design for neural accelerators: cost performance issues
80D63B81	Energy Measurement Library (EML) Usage and Overhead Analysis
5C1691B8	Empirical Results for Application Landscape Complexity
7FCA2C0A	Fast 2D convolution using reconfigurable computing
7F4747CB	Concurrent Online Test Architecture for Multiple Controller Blocks with Minimum Fault Latency
7ED4B7B1	Correlation-based branch prediction
6CAA1033	Automatic generation of microarchitecture simulators
8158C971	Dynamic I/O Reconfiguration for a NFS-Based Parallel File System
776DE389	Improving SIMD code generation in QEMU
7D74E3FB	Quantifying and reducing the effects of wrong-path memory references in cache-coherent multiprocessor systems
771494A0	Embedding expert knowledge and hypothetical data bases into a data base system
7E1AA30E	A Novel System-Level On-Chip Resource Allocation Method for Manycore Architectures
802FB30A	High-performance systolic arrays for band matrix multiplication
806C47ED	Ideograph/ideogram: framework/hardware for eager evaluation
7EC7B94B	Triplet-based architecture and its process migration mechanism
80153147	A distributed memory multiprocessor based on dataflow synchronization
7FDB9840	Hardware Architecture for High-Performance Regular Expression Matching
7B3681A3	Expanding design space for complex embedded systems with HLD-methodology
7DC35D11	A hierarchical distributed data mining architecture
8072F088	Another CDFA Based Multi-Pattern Matching Algorithm and Architecture for Packet Inspection
7CEA5944	A blackboard architecture for data-intensive information fusion using locality-sensitive hashing
7DDAA971	Autonomic Position Management
5D634FCE	Class of Service in the High Performance Storage System
5A7E0097	An efficient logic emulation system
7EF1B9D8	Efficient implementation for MD5-RC4 encryption using GPU with CUDA
7E5CDD71	Symbolic Crosschecking of Data-Parallel Floating-Point Code
7E94A791	Information routing and reliability issues in distributed sensor networks
7D8E66A9	Trading Accuracy for Power with an Underdesigned Multiplier Architecture
7F09C84D	Viterbi decoder for high-speed ultra-wideband communication systems
7ED75923	Perceptual Reasoning for Perceptual Computing
645927C2	Dynamic architectures and architectural styles for distributed programs
7CBA622B	A Synthetic Instruction Mix for Evaluating Microprocessor Performance
801DB5B4	Interweave Neural Networks with Evolutionary Algorithms, Cellular Computing, Bayesian Learning and Ensemble Learning
7CE69B34	High-radix residue arithmetic bases for low-power DSP systems
8137D93A	A Thread Speed Control Scheme for Real-Time Microprocessors
7E4DECF1	Design and analysis of efficient reconfigurable wavelet filters
7F0F9653	Implementation of the PIPE processor
7E2F4167	Yet Another Simple Processor (YASP) for Introductory Courses on Computer Architecture
80A8989A	Extending the entry consistency model to enable efficient visualization for code-coupling grid applications
7D0FEB81	Benchmark-based design strategies for single chip heterogeneous multiprocessors
7E1E7BB8	Metropolitan Active Space: Introducing Context-Aware Services in GSM Networks
80E0E283	An active reconfigurable circuit board
7852255C	Wafer-scale integration and two-level pipelined implementations of systolic arrays
7E2E0502	Protocol Adaption of NAC in Mobile Telecommunication Networks
7DFA669B	Bit-level concurrency in real-time geometric feature extractions
7D7CBF10	A Look-Ahead Task Management Unit for Embedded Multi-Core Architectures
7D8BD23F	System-level power-aware design techniques in real-time systems
803EF250	The CLARAty architecture for robotic autonomy
7DFC3C7E	Systolic array implementation of Euclid's algorithm for inversion and division in GF(2/sup m/)
7C49DAB3	P2P-Based Service Distribution over Distributed Resources
7ED46BDD	An efficient implementation of PRACH generator in LTE UE transmitters
8076CF02	Error Reporting Logic
7D8163DA	An analog associative memory chip for VQ image compression
7FEBD2B1	Low area FSM-based memory BIST for synchronous SRAM
7E2A3A01	Trace-driven workload simulation method for Multiprocessor System-On-Chips
7E3D0BC9	A hierarchical simulation framework for application development on system-on-chip architectures
7E6BD47A	Investigating scaling behaviour of monte carlo codes for dense matrix inversion
7FBA5749	Prophetic branches: a branch architecture for code compaction and efficient execution
72AC919D	Effect of architecture configuration on software reliability and performance estimation
7FD8DE34	End-to-end model driven policy based network management
801F1A5E	Dynamic Dispatching Mechanism for Differentiated Services in Cloud Clusters
752031DA	Optimal synthesis of algorithm-specific lower-dimensional processor arrays
7BDC0F03	A note on the energy-aware mapping for NoCs
8001C375	A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design
7FC1E1D3	Implementation of Emotional Learning for Cognitive Tutoring Agents
758C14FA	Modelling and solving the multiperiod inventory-routing problem with stochastic stationary demand rates
7E73B750	A configurable algorithm for parallel image-compositing applications
8148AA6F	Domain-specific modeling languages for configuring and evaluating enterprise DRE system quality of service
7D6F0269	Extending the SIMPPL SoC architectural framework to support application-specific architectures on multi-FPGA platforms
7EC2984F	Designing a fault-tolerant architecture for real-time distributed control system
7FEB31F7	A methodology for architecture exploration and performance analysis using system level design languages and rapid architecture profiling
7D974E89	The nonuniform distribution of instruction-level and machine parallelism and its effect on performance
7DACA970	Experimental implementation of neural network controller for robot undergoing large payload changes
7F1FAB82	A new residue arithmetic error correction scheme
7DD805AA	Networks on Chips: from research to products
779FABD2	An Efficient Parallel Algorithm for the Solution of Large Sparse Linear Matrix Equations
8137D9FF	A framework for automatic dynamic data mapping
7D2A0D89	Volume rendering algorithms for three-dimensional ultrasound imaging: Image quality and real-time performance analysis
7E52000E	An analysis of FPGA-based custom computers for DSP applications
7E88E715	Scalable Architectures for Design of Reversible Quaternary Multiplexer and Demultiplexer Circuits
76A59DDE	SSDExplorer: A Virtual Platform for Performance/Reliability-Oriented Fine-Grained Design Space Exploration of Solid State Drives
7E540E30	Simulating essential pyramids
80DA41F7	Endeavors: a process system integration infrastructure
7F32E9C1	A Method to Increase Services Availability on Web-based Inter-Enterprise Service Delivery Platforms
7F74E21C	CryptoScan: A Secured Scan Chain Architecture
7F6D762E	Fetch-Criticality Reduction through Control Independence
7E24DB8F	Behavioral synthesis for FPGA-based computing
7CF626EE	Processor-memory co-exploration driven by a Memory-Aware Architecture Description Language
79AC1164	The Cell Matrix: an architecture for nanocomputing
7F29C888	A design space exploration framework for reduced bit-width Instruction Set architecture (rISA) design
806E25D7	Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures
75A03BE7	An Automatic Deployment Mechanism on Cloud Computing Platform
80DD5D7E	An integrated circuit/architecture approach to reducing leakage in deep-submicron high-performance I-caches
7F939D67	An Architecture for Real Time Data Acquisition and Online Signal Processing for High Throughput Tandem Mass Spectrometry
7A543A8E	Computer Architecture Software-Based Simulation: Computer Architecture Software-Based Simulation
80D9241B	A parallel relaxation architecture for handwritten character recognition
7F074695	Visual Software Architecture Description Based on Design Space
5834AA86	Using OWL in a Pervasive Computing Broker
80EFA286	A performance and cost analysis of applying superscalar method to mainframe computers
7E53DDC6	Time-predictable chip-multiprocessor design
7A4417BB	(Re)Designing Data-Centric Data Centers
7E4ADF34	Secure Key Management of Mobile Agent System Using TPM-Based Technology on Trusted Computing Platform
80CF8F4D	The fast Fourier transform as a test case for a systolic data flow machine
7E636ECF	NEW MADELEINE: a Fast Communication Scheduling Engine for High Performance Networks
7B1C7C5E	Generating multiple correlated probabilities for MUX-based stochastic computing architecture
75E84F2C	Parallelism in Lisp
7F08C19D	Social context: Supporting interaction awareness in ubiquitous environments
7CE56954	COSYN: hardware-software co-synthesis of embedded systems
79B74161	A scalable machine learning online service for big data real-time analysis
7D0023BB	Data Dependent Control Statements Conversion on SIMD Image Co-Processor
7DC16B47	A toolkit for applying a migration strategy: a case study
7EDC5BC8	Comparative Evaluation of the State-of-the Art on Approaches to Software Adaptation
7DDD4232	Arbitrary bit permutations in one or two cycles
7AE889E2	Optimizing Sorting with Genetic Algorithms
7789DFC4	Gem5v: a modified gem5 for simulating virtualized systems
798A753F	Proactive Hierarchical PCE based on BGP-LS for Elastic Optical Networks
802FF7A5	An environment for automated performance evaluation of J2EE and ASP.NET thin-client architectures
805B2535	Automatically characterizing large scale program behavior
7F3B9855	A conceptual model for context-aware dynamic architectures
7E139B85	GUI application for ATCA-based LLRF Carrier Board management
80211E38	Modelling Threshold Secret Sharing Schemes in Ad Hoc Networks
8140F954	Using Models to Improve the Availability of Automotive Software Architectures
7F91E845	Gather-arrange-scatter: Node-level request reordering for parallel file systems on multi-core clusters
7FDC2450	An architecture-based approach for component-oriented development
7F0D6FB1	A Classification of Scripting Systems for Entertainment and Serious Computer Games
80788F68	Enabling a Uniform Programming Model Across the Software/Hardware Boundary
7D6BF647	Weaving Atomicity Through Dynamic Dependence Tracking
80D2E18A	Rapid prototyping using object-oriented modeling and testbed simulation for complex real-time systems
77F6436A	LISP on a reduced-instruction-set-processor
801EE6EC	The impact of synchronization in message passing while scaling multi-core MPSoC systems
713238A2	Augmenting the Optimal Selection Theory for Superconcurrency
8091E93A	Automated design of finite state machine predictors for customized processors
815E04D8	Accelerating the Extraction of Representative Behaviors of Programs with Dynamic Binary Translation
7E735701	Design and implementation of transport stream demultiplexer in HDTV decoder SoC
800485A1	An Efficient TLM/T Modeling and Simulation Environment Based on Conservative Parallel Discrete Event Principles
7FDDD206	A Software Defined Radio Receiver Architecture for UWB Communications and Positioning
752044B0	Low Latency $GF(2^{m})$ Polynomial Basis Multiplier
7AC88D26	An FPGA-based experimental evaluation of microprocessor core error detection with Argus-2
7CFF74AB	Supporting Efficient Execution in Heterogeneous Distributed Computing Environments with Cactus and Globus
7C3560AE	A cognitive model of human thinking
785DCF33	iWarp: a 100-MOPS, LIW microprocessor for multicomputers
811C271E	A systematic approach to building high performance software-based CRC generators
803F6DEB	ATCA Fast Data Acquisition and Processing System for JET Gamma-Ray Cameras Upgrade Diagnostic
5A8A0F9D	A pragmatic approach to systolic design
7FE68CF4	Energy efficient CMOS microprocessor design
7DA4F532	PerHPC: Design and Implement Personal High Performance Computing Platform Using Cloud Computing Technology
7D669E02	Optimization of sparse matrix–vector multiplication on emerging multicore platforms
7F7962A2	An adaptive vector quantizer based on the Gold-Washing method for image compression
80904BAF	Using a parallel CFD code for evaluation of clusters and MPPs
7F94CEDF	A survivability framework for the NGMN: Inspirations from the Human Immune System
7E82D1A0	Design-for-Test of Asynchronous Networks-on-Chip
7DABE508	8-Bit Asynchronous Wave-Pipelined RSFQ Arithmetic-Logic Unit
7E82068C	Modelling Heterogeneous DSP-FPGA Based System Partitioning with Extensions to the Spinach Simulation Environment
7F7E7187	A novel architecture for fast 2D IDCT decoders, with reduced number of multiplications
8143278C	Flexible folded FIR filter architecture
798341EF	A Graph Model for Fault-Tolerant Computing Systems
7F7BCA02	A Case for Alternative Nested Paging Models for Virtualized Systems
7635CA31	Architecture for the next generation system management tools
80FD6121	A VLSI architecture for object recognition using tree matching
804CA85C	Lurking in the Shadows: Identifying Systemic Threats to Kernel Data
7E2BBB12	Common principles of image acquisition systems and biological vision
7637BEE0	3D Convolutional Neural Networks for Human Action Recognition
785CE3D7	A Self-organized Agent-based architecture for Power-aware Intrusion Detection in wireless ad-hoc networks
8152BCD9	Implementation issues of the two-level residue number system with pairs of conjugate moduli
7B56CBB7	High-Speed Polynomial Multiplication Architecture for Ring-LWE and SHE Cryptosystems
706A2CE7	Interprocessor Traffic Scheduling Algorithm for Multiple-Processor Networks
7D48C343	Bit-serial VLSI implementation of delayed LMS adaptive FIR filters
73396079	Comparison between MLP and RBF network in improving CHEMFET sensor selectivity
83F14970	A multi-level secure file sharing server and its application to a multi-level secure cloud
7C676784	Design and VLSI implementation of an access processor for a decoupled architecture
815C3F4C	ATCA Carrier Board with IPMI supervisory circuit
79960EF2	Integrating decision management with UML modeling concepts and tools
7EB8F974	Systolic block Householder transformation for RLS algorithm with two-level pipelined implementation
7DB941F7	Is it possible to decorate graphical software design and architecture models with qualitative Information?-An experiment
812A2669	Packaging quality of service control behaviors for reuse
7D5C6CAD	Requirements for a layered software architecture supporting cooperative multi-user interaction
7D0A7485	Computer Simulator: An Educational Tool for Computer Architecture
7DAE77B1	Clean-slate design of next-generation optical access
77F60B0D	Performance of reconfigurable architectures for image-processing applications
42E018F9	Applying Internet of Things for personalized healthcare in smart homes
7F0D8746	A processor architecture defense against buffer overflow attacks
7D597C27	Kernel-level caching for optimizing I/O by exploiting inter-application data sharing
7EC59452	UniX Process, Merging Unified Process and Extreme Programming to Benefit Software Development Practice
7DF7B791	Computer vision signal processing on graphics processing units
752E4DB2	An architecture for software defined wireless networking
5A8F2548	The design and description of computer architectures
7FB2B0AB	A Free Market Architecture for Coordinating Multiple Robots
80DAE251	Toward a security architecture for smart messages: challenges, solutions, and open issues
79C3F27D	"The Golden Age of Software Architecture" Revisited
7B1609EF	ARGO: aging-aware GPGPU register file allocation
804F66BE	Overcoming the limitations of conventional vector processors
000AE783	A Beowulf-Style Cluster Processing Concept for Large Volume Imaging Spectroscopy Data
816F9C90	ANT-on-YARDS: FPGA/MPU hybrid architecture for telecommunication data processing
7B367E09	A 160 mV Robust Schmitt Trigger Based Subthreshold SRAM
7782FB58	On the design of a new CPU architecture for pedagogical purposes
7F252562	Improved Design of High-Performance Parallel Decimal Multipliers
7C5B383F	Evaluation of a Multicore-Optimized Implementation for Tomographic Reconstruction
7DBAEE4E	Improving the Usability of E-Commerce Applications using Business Processes
7D4972CA	Partitioned schedules for clustered VLIW architectures
7DF35E84	The Future of Integrated Circuits: A Survey of Nanoelectronics
7AB2FFAD	AVICA: an access-time variation insensitive L1 cache architecture
7FF66001	Data diverse fault tolerant architecture for component based systems
78BF4637	Low-latency architectures for high-throughput rate Viterbi decoders
7F4A86EC	Software-cooperative power-efficient heterogeneous multi-core for media processing
8172A51E	Exploring locking & partitioning for predictable shared caches on multi-cores
7F49EB2F	A context-aware security architecture for emerging applications
59E8B23A	An efficient architecture solution for low-power real-time background subtraction
7E56133B	Fault-tolerant and deadlock-free routing in 2-D meshes using rectilinear-monotone polygonal fault blocks
807482F5	GPU-ABiSort: optimal parallel sorting on stream architectures
7E1695E1	The educational range of visual simulations of the Little Man Computer architecture paradigm
7D786221	Radar signal processing using pipelined optical hypercube interconnects
7FAD8AD4	Rapidly Selecting Good Compiler Optimizations using Performance Counters
7DCB9C62	Time series forecasting using massively parallel genetic programming
7FDDAB2C	Subblock-Based BPE Scheme to Conquer Mismatch in Memory Access Pattern
7E1738F7	Construction of the cyclic block-type LDPC codes for low complexity hardware implementation
7D5511CE	Wattch: a framework for architectural-level power analysis and optimizations
8078E4E0	Efficient Multi-Input/Multi-Output VLSI Architecture for Two-Dimensional Lifting-Based Discrete Wavelet Transform
80F650FB	Architectural studies of games engines — The quake series
7E03675D	Integrating feature modeling with the RSEB
7D635F59	Implementation and ESL Verification of New Earliest-Deadline-First Scheduler for Video Streaming over Wireless Networks
7E20436E	Stochastic computing: embracing errors in architectureand design of processors and applications
7DA2D400	Smart Spaces and Smart Objects Interoperability Architecture (S3OiA)
5D6EB2B7	Middleware approaches for wireless sensor networks based on current trends
7A48C3E8	Mathematical Microprocessor Software: A x Comparison
796ECC9A	Receiving message prediction method
7EECE0F2	Architectural views through collapsing strategies
7D1FB591	UAV Communications: Integrating a Real-World Scenario with Computer Architecture
7D7CD3DA	The Impulse memory controller
7FD39D05	Increased FPGA capacity enables scalable, flexible CCMs: an example from image processing
7FC8253C	Formal Analysis of Architectural Policies of Self-Adaptive Software by Bigraph
7DBD54E3	A novel and efficient routing architecture for multi-FPGA systems
81516ED0	A real-time configurable shader based on lookup tables
81112C28	Loosely coupling ontological reasoning with an efficient middleware for context-awareness
58AC749D	DMA-aware memory energy management
80EE0CA4	Performance estimations of clustered workflow architectures
7E7F7EDC	A Tailorable Collaborative Learning System That Combines OGSA Grid Services and IMS-LD Scripting
7E133C3C	On WDM-ATM network architectures
7DB849F9	Program balance and its impact on high performance RISC architectures
7D894C45	Thread scheduling based on low-quality instruction prediction for simultaneous multithreaded processors
76CC8125	WS-Net: a Petri-net based specification model for Web services
838C9F62	Design and Verification of Heterogeneous Streaming Parallel Mechanisms on Kepler CUDA
7E1E3A08	JSDESLib: a library for the development of discrete-event simulation tools of parallel systems
7D0129A7	Memristor-based reservoir computing
7E9B1AB0	Effects of resource saturation in real-time computing on data flow architectures
7C74DA26	Cohesion: a hybrid memory model for accelerators
7DEC4C5E	Mapping schemes for sequential image processing algorithms
80571A06	Evaluating FTRE's for dependability measures in fault tolerant systems
7D590475	Application Mapping to a Hardware Platform through Automated Code Generation Targeting a RTOS: A Design Case Study
76280750	Picosecond multistage interconnection network architecture for optical computing
58E2C306	Data processing system having a pyramidal array of processors
7F4E02D7	Containing the Nanometer “Pandora-Box”: Cross-Layer Design Techniques for Variation Aware Low Power Systems
80E8E74E	Time sensitive architectures: a reflective approach
7EDB3778	Multiskewing-a novel technique for optimal parallel memory access
773AB112	The GPU Computing Era
7EC3AF3B	Comparing Benchmarks Using Key Microarchitecture-Independent Characteristics
75213AD4	Characterizing and representing workloads for parallel computer architectures
80E3A946	A framework for routing and resource allocation in network virtualization
09F5AA56	Maximum pipelining of array operations on static data flow machine
7DF4399B	A Systematic Literature Review of Approaches to Reengineering for Multi-Channel Access
7E430DCA	Teaching nanotechnology by introducing crossbar-based architecture and quantum-dot cellular automata
79DE2E59	FIWARE Lab: Managing Resources and Services in a Cloud Federation Supporting Future Internet Applications
7F7324E9	Parallel implementation of multidimensional transforms without interprocessor communication
7EA3291C	The store-load address table and speculative register promotion
8073CB16	A programmable processor for cryptography
7F36FDD7	A Model-Driven Architecture Approach to the Efficient Identification of Services on Service-Oriented Enterprise Architecture
7F297C4D	Digit pipelined discrete wavelet transform
5F4F40A5	A utility-based resource allocation scheme in cloud-assisted vehicular network architecture
8004A725	Programming environments for transputer-based architectures
764D5E07	Multiprocessor execution of functional programs
7BCDD9A0	Bisectional fault-tolerant communication architecture for supercomputer systems
80BF88E5	A 1000 FPS at 128×128 vision processor with 8-bit digitized I/O
80855693	Subsethood-product fuzzy neural inference system (SuPFuNIS)
7D9363A5	A Practical Architecture of Cloudification of Legacy Applications
7BAD23B8	Speeding up power estimation of embedded software
7DE9020A	Tree-like hierarchical model for distributed micro-security system
7F11103B	A shared information system architecture for integrating risk management tools: a case study
77AE1C33	Architecting for the Cloud: A Systematic Review
73F2C96F	A resonant switched-capacitor converter with GaN transistors for series-stacked processors with 99.8% power delivery efficiency
7BD4C9A7	2-Dimensional systolic architecture for H.264/AVC variable block size motion estimation
80E2D2D2	Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip
7E0DA1F4	Symmetric Multiprocessing on Programmable Chips Made Easy
806B339B	Teaching computer organization and architecture with hands-on experience
7FBD8AD6	High performance fault-tolerant digital neural networks
03F2E3DE	Migrating an MVS mainframe application to a PC
7D1D29E5	An Optimized Cell BE Special Function Library Generated by Coconut
780A910B	Structured machine design: An ongoing experiment
58B8F3E2	Clustering-based time-domain inter-cell interference coordination in dense small cell networks
80F30EE4	EPGA and rapid prototyping technology use in a special purpose computer for molecular genetics
8069FAE2	Using a software architecture description language to model the architecture and run-time performance of a federate
80FB7EDB	Combining Agents and Ontologies to Support Task-Centred Interoperability in Ambient Intelligent Environments
7DDF969F	System Integration of Tightly-Coupled Reconfigurable Processor Arrays and Evaluation of Buffer Size Effects on Their Performance
7F19C826	A New e-Learning Architecture for the Automatic Assessment of Network Services
595A31E9	Event-Driven Production Control based on Sensor Events
810B592D	Distributed regression: an efficient framework for modeling sensor network data
7DA3A485	RAP: a real-time communication architecture for large-scale wireless sensor networks
8067AE54	Rectangularly Multi-Module Memory System with Table-Based Dynamic Addressing Scheme
7ED64896	Dynamic modeling of inter-instruction effects for execution time estimation
80E3A411	A unified view for vector rotational CORDIC algorithms and architectures based on angle quantization approach
78EAD989	Code Compression for VLIW Embedded Systems Using a Self-Generating Table
7558415D	Systolic Gaussian Normal Basis Multiplier Architectures Suitable for High-Performance Applications
7D2382C6	SEU Simulation Framework for Xilinx FPGA: First Step towards Testing Fault Tolerant Systems
7D100AF6	Analysing parametrised designs by non-standard interpretation
80E7EBC0	A system design/scheduling strategy for parallel image processing
80C459DD	Hardware Containers for Software Components: A Trusted Platform for COTS-Based Systems
81452953	Empirical performance assessment using soft-core processors on reconfigurable hardware
833B0A8A	A multi-bin constant throughput CABAC decoder for HEVC
7A833021	Hardware-software co-design for heterogeneous multiprocessor sensor nodes
7C4609AD	From visual to logical formalisms for SoC validation
7EF1E5F7	Compilation of I/O communications for HPF
7EA9F6C2	Exploiting microarchitectural redundancy for defect tolerance
7FC4ABC4	Performance analysis of service-oriented architectures with multi-factor sensitivity analysis
60365208	Hierarchical test access architecture for embedded cores in an integrated circuit
7D322453	Testing a Distributed System: Generating Test Sequences without Potential Controllability and Observability Problems
7D6A1177	A multi-threading architecture for multilevel secure transaction processing
7F069837	Network virtualization and resource description in software-defined wireless networks
7E6926BD	A Scalable FPGA-based Multiprocessor
8039B0DF	Coarse-grain pipelining on multiple FPGA architectures
75DCC307	Hector: a hierarchically structured shared-memory multiprocessor
80C55D05	SmashGuard: A Hardware Solution to Prevent Security Attacks on the Function Return Address
80AAEC04	Automatic thumbnail extraction for DVR based on production technique estimation
8134F9CC	Decentralized Reconfiguration of a Flexible Transportation System
7DF014E4	Networking Aspects for the Security of Game Input
7EE9AFE5	Highly scalable parallel parametrizable architecture of the motion estimator
5CCADCB7	Memristor panic — A survey of different device models in crossbar architectures
5ECF4C57	SIM-OPT: A computational architecture to address valuable business aspects of research & development pipeline management
5CFC1F65	Agent-based Control of Multiple Satellite Formation Flying
7658380A	Computer architecture course database: implementation and status report
7FA7B3A4	Exploring High-Dimensional Topologies for NoC Design Through an Integrated Analysis and Synthesis Framework
816FC5ED	Using physical and simulated fault injection to evaluate error detection mechanisms
79AA9D8F	Suppression of seed bruchid (Callosobruchus maculatus F.) development and damage on cowpea (Vigna unguiculata (L.) Walp.) with Zanthoxylum zanthoxyloides (Lam.) Waterm. (Rutaceae) root bark powder when compared to neem seed powder and pirimiphos-methyl.
59FC9122	The Promise of Distributed Computing and the Challenges of Legacy Systems
591E86C0	The architecture of a network level intrusion detection system
7562376F	A Transformational Model of VLSI Systolic Design
7FB23869	Dynamic thermal management via architectural adaptation
815D0C2D	Communication Centric Architectures for Turbo-Decoding on Embedded Multiprocessors
5B67BD5C	A 16-Bit Architecture of Advanced Encryption Standard for Embedded Applications
76D35C7C	Multiprocessor cache design considerations
7F40B35D	A web service based gateway architecture for wireless sensor networks
7E0E0FCB	Scheduling and monitoring of internally structured services in Cloud federations
7F784629	Optimising Heterogeneous 3D Networks-on-Chip
803FF89D	Multiobjective optimization and evolutionary algorithms for the application mapping problem in multiprocessor system-on-chip design
7C1E3EF5	A proposal for an architectural approach which apparently solves all known software-based internal computer security problems
7DF9D32C	TRAM: a tool for requirements and architecture management
7EFB83B4	HDL based FPGA interface library for data acquisition and multipurpose real time algorithm processing
7D5BA7EB	Impacts of imperfect channel estimation and multipath fading on forward-link performance in CDMA distributed antenna systems
80485905	Exploiting software pipelining for network-on-chip architectures
7FC722B6	Dynamic hammock predication for non-predicated instruction set architectures
765D0FF2	Dynamic computer structures for manifold utilization
805C46D8	Lessons from FTM: an experiment in design and implementation of a low-cost fault tolerant system
7DE77F66	A simple latency tolerant processor
8050689F	Prototype Implementation of a Goal-Based Software Health Management Service
7DBE6F3A	Accelerating architectural exploration using canonical instruction segments
7F554DBD	Reducing waiting costs in user-level communication
7FAA4DBB	An optimal index reshuffle algorithm for multidimensional arrays and its applications for parallel architectures
810D86AB	Automatic generation of fault-tolerant CORBA-services
5ED52ABB	Evaluation of context management architectures: The case of context framework and context broker
7952F212	An integrated approach to enterprise computing architectures
80B90E1A	Rapid prototyping of communications protocols using a new parallel language
815EE68A	Exploiting intellectual properties with imprecise design costs for system-on-chip synthesis
7F6F3626	High-Performance Mixed-Precision Linear Solver for FPGAs
7D0D1D76	Exploiting loop-level parallelism with the Shift Architecture
7DB7BAD5	Cellflow: A Parallel Application Development Environment with Run-Time Support for the Cell BE Processor
7F38A853	Systematic synthesis of DSP data format converters using life-time analysis and forward-backward register allocation
7E9E27ED	Fine-grain visualization algorithms in dataflow environments
5E3D8248	The Importance of Architecture in DoD Software
76D3946F	The reconstruction of Konrad Zuse's Z3
8015ACF4	Schedulability Analysis and Optimization for the Synthesis of Multi-Cluster Distributed Embedded Systems
817356D4	A new computationally adaptive formulation of block-matching motion estimation
7A7A201E	The MLCA: A Solution Paradigm for Parallel Programmable SoCs
812375EA	Survey of Dynamically Reconfigurable Network-on-Chip
5C27A7A2	Computer Architecture; A Designer's Text Based on a Generic RISC
7FA00D03	Performance Evaluation of Clusters with ccNUMA Nodes - A Case Study
799284A4	An improved Toom's algorithm for linear convolution
7D16DCA7	Implementing block cipher on embedded multiprocessors platform
80AC1570	Quantitative evaluation of the register stack engine and optimizations for future Itanium processors
8168C8C7	Vista for a general purpose computer vision system
80CA1E65	A hardware accelerator for maze routing
7FBA597D	A cross-layer approach to heterogeneity and reliability
81202A7C	A Reed-Solomon decoder with the efficient recursive cell architecture for DVD application
7D554C89	The White Dwarf: a high-performance application-specific processor
772AC645	A fractional sample rate conversion filter for a software radio receiver on FPGA
7ED853C4	A Practical Approach for Bus Architecture Optimization at Transaction Level
7EE22742	Test Power Reduction by Blocking Scan Cell Outputs
7DB67C62	Agency Architecture for Teacher Intervention in Robotics Classes
70D7A082	VLSI architecture for hierarchical mesh-based motion estimation
80056842	QuickSilver distributed file services: an architecture for horizontal growth
75C7783D	Contention is no obstacle to shared-memory multiprocessing
81C929A1	A Parallel-Access Mapping Method for the Data Exchange Buffers Around DCT/IDCT in HEVC Encoders Based on Single-Port SRAMs
7DB0E169	With evolution for revolution: managing FEDERICA for future Internet research
79CB3271	Mapping of neural networks on the honeycomb architecture
7832B4FC	Creating architectures with building blocks
7E387450	Communicating Software Architecture using a Unified Single-View Visualization
7F8BD1C5	RRED: robust RED algorithm to counter low-rate denial-of-service attacks
7B35C76C	The Titan Graphics Supercomputer architecture
7F7FFB14	Integrated Software Architecture Management and Validation
8168446A	Exploiting fine-grained parallelism through a combination of hardware and software techniques
7FBAE323	A hybrid local-global approach for multi-core thermal management
7E1FD630	An experimental study of optimizing bioinformatics applications
808DE9D5	Enabling Dynamic Co-evolution of Models and Runtime Applications
7F20E3D1	A quantitative framework for automated pre-execution thread selection
80775794	Asynchronous Computing in Sense Amplifier-Based Pass Transistor Logic
80A02FF7	A low energy high speed Reed-Solomon decoder using Decomposed Inversionless Berlekamp-Massey Algorithm
777DAF24	Agile Condor: A scalable high performance embedded computing architecture
7F17CC8C	A high throughput FPGA implementation of a bit-level matrix product
7F527AD4	A fast additive normalization method for exponential computation
7E63AC27	Speeding up program execution using reconfigurable hardware and a hardware function library
7FA4D79E	A microprogramming logic
75791E5E	From Archi Torture to Architecture: Undergraduate Students Design and Implement Computers Using the Multimedia Logic Emulator.
760FBC20	Declustered disk array architectures with optimal and near-optimal parallelism
815A79DC	A refined data addressing and processing scheme to accelerate volume raycasting
80EF4633	Extending Enterprise Architecture with Mobility
7EA59B2C	CoDesign: a highly extensible collaborative software modeling framework
7DFB7FFF	Establishing a software architecting environment
8042743C	Analyzing Scalability of Deblocking Filter of H.264 via TLP Exploitation in a New Many-Core Architecture
7A15997A	MPSoC architecture for H.264/AVC intra prediction chain on SoCLiB platform and FPGA technology
80363C65	Design of easily testable VLSI arrays for discrete cosine transform
7E8E3FF3	Representing Security Goals, Policies, and Objects
80FB24F4	An efficient location cache scheme for hierarchical database architecture in PCS networks
79690F2A	The grid-DBMS: towards dynamic data management in grid environments
7E1BB9CB	A high-throughput LDPC decoder architecture for high-rate WPAN systems
803936E6	Communication Architectures for Dynamically Reconfigurable FPGA Designs
814D4BFF	A use-case driven method of architecture recovery for program understanding and reuse reengineering
7A2ED717	Compiler transformations for high-performance computing
7A865ED7	A low-cost memory interface for high-throughput accelerators
7ED4E8A5	Exploring New Architectures in Accelerating CFD for Air Force Applications
7E1DDD8C	Cellular DBMS — Architecture for biologically-inspired customizable autonomous DBMS
7175DA0D	An Architecture Framework for Collective Intelligence Systems
7D4F8F82	Performance Evaluation of a Novel CMP Cache Structure for Hybrid Workloads
788700AD	System design of full HD MVC decoding on mesh-based multicore NoCs
80CA0C61	DMDC: Delayed Memory Dependence Checking through Age-Based Filtering
761A53C5	CORBA delays in a software-defined radio
7E937C53	HYPER: an interactive synthesis environment for high performance real time applications
806EBEAD	Image Analysis Using Mathematical Morphology
814D0A26	A flexible IO scheme for grid workflows
59A4E66F	Cellular automata machines
79A0E6F1	Software support in hardware
78AE80C9	Process variation in near-threshold wide SIMD architectures
7DF12327	A novel VLSI architecture of lum interpolator of H.264 decoder
80F1524E	Reconfigurable processing: the solution to low-power programmable DSP
77D99361	Novel Shared Multiplier Scheduling Scheme for Area-Efficient FFT/IFFT Processors
7DBC74C1	Using Model-Driven Engineering to generate QoS Monitors from a formal specification
7EE51055	Argus: Low-Cost, Comprehensive Error Detection in Simple Cores
7D3D77E0	Function computation via subspace coding
7EDF51CA	Application programmer interface for the EPRI Distribution Engineering Workstation
7C0B4247	Extending volunteer computing through mobile ad hoc networking
7EFAC068	Implementation techniques and an object group service for CORBA-based applications in the field of parallel processing
810B99BD	Runtime Adaptation in Reconfigurable System-on-Chips
7E70D874	Real-time implementations of Hough Transform on SIMD architecture
7E594784	A distributed I/O architecture for HARTS
80D929DF	A flexible VLSI architecture for full-search block-matching motion-vector estimation
7F723637	Current and future trends in artificial intelligence architectures and programming languages
80CDFE70	Atom-Aid: Detecting and Surviving Atomicity Violations
7E78678E	Event-related optimization for a class of resource location with admission control
7D6FD323	METRIC: tracking down inefficiencies in the memory hierarchy via binary rewriting
6BC37E98	Towards Cache-Optimized Multigrid Using Patch-Adaptive Relaxation
7E733FD3	Optimized 8-level turbo encoder algorithm and VLSI architecture for LTE
7986E1E4	5G Multi-RAT LTE-WiFi Ultra-Dense Small Cells: Performance Dynamics, Architecture, and Trends
7FD7CB63	Algorithm-architecture co-design of soft-output ML MIMO detector for parallel application specific instruction set processors
7FB44821	FSF: A Real-Time Scheduling Architecture Framework
7CFDF57B	Acceleration of spiking neural networks in emerging multi-core and GPU architectures
7FFC483B	Software implications of virtual instruction set computers
7BAC33BE	A Hardware Framework for Yield and Reliability Enhancement in Chip Multiprocessors
7EFB45FF	Architecture-Driven Synthesis of Reconfigurable Cells
7FF81B31	Secure Embedded Processing through Hardware-Assisted Run-Time Monitoring
7D80E72E	Non-uniform Optimal Subband Beamforming: An Evaluation on Real Acoustic Measurements
8130E08D	Lightweight self-organizing frameworks for metacomputing
7EF5ED38	Challenges and Opportunities in Many-Core Computing
80564E44	Cost-conscious strategies to increase performance of numerical programs on aggressive VLIW architectures
5A83318F	Event life time in detection of sequences of events
811A4CD9	Application of a communication interface between agents and the low level control
7DBF24A7	Quantifying software architectures: an analysis of change propagation probabilities
7E0C8C58	Low-power multiplierless DCT architecture using image correlation
7832E162	Parameterizable VLSI architectures for the full-search block-matching algorithm
7CF071C3	An architectural model for service-based flexible software
7944A807	Fine-Grain Compilation for Pipelined Machines
7958815D	Exploring Large-Scale CMP Architectures Using ManySim
8132DDDF	Improving Fine-Grained Irregular Shared-Memory Benchmarks by Data Reordering
810FAC9E	High Performance 16K, 64K, 256K complex points VLSI Systolic FFT Architectures
7D536711	Accelerating HMMer on FPGAs using systolic array based architecture
79F8DDC0	UMC-Scan Test Methodology: Exploiting the Maximum Freedom of Multicasting
7F3835F3	Self-*Storage: Brick-based storage with automated administration
7D2A93B7	Integration of Coordination Mechanisms in the BITE Multi-Robot Architecture
7F3D5BE4	Implementation of a K-best based MIMO-OFDM detector algorithm
7FC4EC5E	Modeling architecture based development in UML
810DDDF9	A Reconfigurable Distributed Computing Fabric Exploiting Multilevel Parallelism
7EB6B221	A Layered, Codesign Virtual Machine Approach to Modeling Computer Systems
69BACA9D	LIRAC: using live range information to optimize memory access
74CB5F14	Exploring the power consumption of different motion estimation architectures for video compression
7AFB6F59	Taking Advantage of Hybrid Systems for Sparse Direct Solvers via Task-Based Runtimes
7DA08687	Building a cognitive radio network testbed
8059D201	Automatic validation of deployed J2EE components using aspects
09006270	A new architecture for adaptive digital logic
7C39BDC5	Architecting ultra-large-scale green information systems
7D7B291D	Design and implementation of the blue gene/P snoop filter
8131A456	Error correction for multi-level NAND flash memory using Reed-Solomon codes
76FC0E7F	Amdahl multiple-domain architecture
80268771	A framework for self-configuring devices using TR-069
80882CB7	Integrating Agile Software Development and Enterprise Architecture Management
7DF4B64A	Implementing optimizations at decode time
7F0E5E64	Exploring the design space of an optimized compiler approach for mesh-like coarse-grained reconfigurable architectures
7D2827B6	Thread Relocation: A Runtime Architecture for Tolerating Hard Errors in Chip Multiprocessors
7E6EDBA7	DBTIM: An Advanced Hardware Assisted Full Virtualization Architecture
77A62073	TELEMAC: An efficient hydrodynamics suite for massively parallel architectures
7DB7AA5C	Storage performance-metrics and benchmarks
7D254890	Verification of Distributed Real-Time Computer Network Architecture Associated With Off-The-Shelf and Dedicated Technologies
8044F0B0	Transition phase classification and prediction
7E232F80	Teaching performance evaluation of multiprocessor architectures with Mathcad and MathConnex
7D5B0787	Virtualization of Computing Resources in RCS for Multi-task Stream Applications
8174BA42	Spyder: a reconfigurable VLIW processor using FPGAs
7DD1D29F	Performance analysis of inter cluster communication methods in VLIW architecture
7E4A7965	Continuum computer architecture for nano-scale and ultra-high clock rate technologies
806AF7E0	Towards a User-Oriented Framework for Web Service Discovery, Reuse and Evolution
7DFF18C9	Embedded Database Architecture for Multi-RAT Data Handling in Handheld Devices
7DC4415A	A new bit-serial architecture of rank-order filter
7EA07B7A	A High Performance Routing Engine
80AE88F1	Interconnect and Thermal-aware Floorplanning for 3D Microprocessors
6091FB5C	VLSI architecture and design for high performance adaptive video scaling
7DF8E27C	Common Architecture Design of Novel Recursive MDCT and IMDCT Algorithms for Application to AAC, AAC in DRM, and MP3 Codecs
7F2F11C2	Area-Power Efficient Lifting-Based DWT Hardware for Implantable Neuroprosthetics
7F71EBF5	A novel architecture for a high-performance network processing unit: Flexibility at multiple levels of abstraction
788D2CC6	The RUNES Middleware for Networked Embedded Systems and its Application in a Disaster Management Scenario
7F4DED93	Power dependence of feedback amplifiers on opamp architecture
7F25C28F	A framework for dynamic energy efficiency and temperature management
7EDEC49F	High-speed hardware architectures of the Whirlpool hash function
80878D81	Benchmarking the Connection Machine 2
76DD331A	Compilers for instruction-level parallelism
80DA6ADD	Bandwidth Sensitive Co-allocation Scheme for Parallel Downloading in Data Grid
79DD54FF	On a Class of Multistage Interconnection Networks
80C50249	An integrated architecture for adaptive image stabilization in zooming operation
7EAD4E60	Modeling requirements with goals in virtual university environment
7D2B5ADF	Evaluating On-Chip Interconnection Architectures for Parallel Processing
7DF6D835	Decoupling Binary-Level Dynamic Test Generation from Specific Architecture Details
7CFBB5B8	An efficient and low power architecture design for motion estimation using global elimination algorithm
7EF19AAB	A generic multi-unit architecture for codesign methodologies
7EE00CE7	Programming Highly Parallel Reconfigurable Architectures for Public-Key Cryptographic Applications
75FEF05E	Video analytics using beyond CMOS devices
5C4C7019	Low complexity hardware implementation of quantization and CAVLC for H.264 encoder
75524077	A low-power 65-nm ASIC implementation of background subtraction
7E5E4FE3	A Survey of the Use and Documentation of Architecture Design Rationale
7D4998AA	A Fast VLSI Design of SMS4 Cipher Based on Twisted BDD S-box Architecture
7F2EAE82	Adaptive software cache management for distributed shared memory architectures
7AAD758E	Instruction scheduling for clustered VLIW architectures
7D270227	Core architecture optimization for heterogeneous chip multiprocessors
79CE7A60	Embedding FPGA overlays into configurable Systems-on-Chip: ReconOS meets ZUMA
80004E24	The Massively Parallel Processor
086A292D	Performance evaluation of the pipe computer architecture
7DEC702F	Cache design for eliminating the address translation bottleneck and reducing the tag area cost
6357FA87	Real-Time Multiprocessor Architecture for Sharing Stream Processing Accelerators
6D9BDAE2	Adapting the SPEC 2000 benchmark suite for simulation-based computer architecture research
7EC5AB4A	Microcoded Architectures for Ion-Tap Quantum Computers
7E41A3CC	APE: fast and secure active networking architecture for active packet editing
7FEA9F6C	Abstractions for software architecture and tools to support them
769172CE	A 256-kb 9T Near-Threshold SRAM With 1k Cells per Bitline and Enhanced Write and Read Operations
5D639724	A Hybrid Network Architecture for Data Centers
80D8E766	Cooperative prefetching: compiler and hardware support for effective instruction prefetching in modern processors
7D8A1E76	A comparison of two pipeline organizations
7F0A988A	Vertical integration of system-on-chip concepts in the digital design curriculum
7F06B2FD	Toolchain for Programming, Simulating and Studying the XMT Many-Core Architecture
8095D292	Real-Time FPGA-Based Hardware-in-the-Loop Simulation Test Bench Applied to Multiple-Output Power Converters
5C84F34F	A configurable wavelet processor for biomedical applications
7CBAAC0A	Reflections on the memory wall
7F590085	Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures
7E3811D0	Cluster-based Placement for multilevel hierarchical FPGA
7EE261EC	An Energy-Efficient Processor Architecture for Embedded Systems
7D886D53	A Multipath Background Network Architecture
7ECBC480	New Architecture and Algorithm for Webserver Cluster Based on Linux Virtual Server
7CFFB9CA	Power efficient data path synthesis of sum-of-products computations
7DA282AA	Embedded control problems, Thumb, and the ARM7TDMI
7D1EF0E2	Promises and challenges of evolvable hardware
5CF541E0	First version of a data flow procedure language
70E5F71C	How to run C++ applications on a bare PC?
7ECE708A	A Simple Central Processing Unit with Multi-Dimensional Logarithmic Number System Extensions
7DFB053B	Developing an open knowledge discovery support system for a network environment
7D7547F8	A component based services architecture for building distributed applications
80AC73B9	Constructing Self-Adaptive Systems Using a KAOS Model
811D9AC8	RRPSS: An architecture for rapid reconstruction of pervasive service composition
7FF0BDFB	User-centric virtual cell design for Cloud Radio Access Networks
7E857259	New Hardware Architecture Design for Intra Prediction in H.264/AVC High Profile
79642AB3	Hierarchical, modular discrete-event modelling in an object-oriented environment
7E248B6E	Error analysis and reduction for angle calculation using the CORDIC algorithm
8130F011	Introducing distribution into applications: a reflective approach for transparency and dynamic fine-grained object allocation
8007F696	An efficient architecture model for systematic design of application-specific multiprocessor SoC
7A02BE8C	Failure analysis of a network-on-chip for real-time mixed-critical systems
7E675A52	Open distributed control and measurement system based on an abstract client-server architecture
7DAD63C5	An environment for the development of microcode for pipelined architectures
7C03540D	A Markov model for multibus multiprocessor systems under asynchronous operation
7E4EF61F	Novel Visualisation and Analysis of Natural and Complex Systems Using Systemic Computation
7FB5EFE2	Heuristic Synthesis of Microprogrammed Computer Architecture
7E261B8C	An efficient and flexible bit-level systolic array for inner product computation
75914B91	Flux, sorting, and supercomputer organization for AI applications
7E0A960C	Recursive partitioning multicast: A bandwidth-efficient routing for Networks-on-Chip
7C9E60B0	Trends in shared memory multiprocessing
7E50951A	Polyphony in architecture
7DFD0D9D	SD-based computation sharing programmable FIR filter for software radio
815854F1	The Promise of High-Performance Reconfigurable Computing
7B4E114B	Billion-Transistor Architectures
79124278	Growth and oil production of argan in the Negev Desert of Israel
8083E0DD	A Hardware-Efficient Frequency Domain Correlator Architecture for Acquisition Stage in GPS
77AFF84A	Multiplexer based two variables DAA
7EF1F1CF	Three-dimensional Integrated Circuit Design
801EBD26	SORMSYS: Towards a Resource Management Platform for Self-Organizing Large Scale Distributed Systems
7D449484	VLSI architectures for multidimensional transforms
756418B6	The Postroom Computer
7B65DD22	Design of the IBM RISC System/6000 floating-point execution unit
7F402452	Towards an extensible weblab architecture
7F8C71B1	High-speed architectures for parallel long BCH encoders
80405A6E	Software Architecture Relevance in Open Source Software Evolution: A Case Study
7D2D4E5E	A multithreaded communication engine for multicore architectures
7F3FBBD3	Flexible LDPC decoder architecture for high-throughput applications
80701D88	Reconfigurable Circuit design using evolvable hardware chip for illumination tolerant image enhancement
7E29493F	SAGE: An Approach to Evaluate the Impact of SOA Governance Policies
7E37AA47	Re-thinking Grid Security Architecture
7DD58F94	A Fault-Tolerant Layer for Dynamically Reconfigurable Multi-processor System-on-Chip
7FA395F1	Design of a modular architecture for autonomous robot
7F51FC54	Power reductions in unrolled CORDIC architectures
814183AF	Architectures for Fast Modular Multiplication
80F7A21D	The ReAl Computer Architecture
7926902A	Value prediction in VLIW machines
7F823315	An efficient pipelined fast and multiplier-less 2-D IDCT for image/video decoding
7D52878A	Enterprise IT trends and implications for architecture research
80F843E1	Decentralized supervisory control: a new architecture with a dynamic decision fusion rule
7DF56761	The 5ns peaking time transimpedance front end amplifier for the silicon pixel detector in the NA62 Gigatracker
7F6F22AD	A systolic architecture of a Sequential Monte Carlo-based equalizer for frequency-selective MIMO channels
817434CE	Area-efficient Reed-Solomon decoder design for 10-100 Gb/s applications
740DF01F	Towards the Next Generation Service Oriented Enterprise Architecture
75C0930B	Toolset for nano-reconfigurable computing
7D930FE5	System design for a long-line quantum repeater
80CD974C	A Parallel Interest Matching Algorithm for Distributed-Memory Systems
7CCC3D8B	Revisiting Central Limit Theorem: Accurate Gaussian Random Number Generation in VLSI
7F3EC62B	Wireless over cable for energy-efficient femtocell systems
815767DB	CASM: a VLSI chip for approximate string matching
81431DE3	An ADL for Functional Specification of IA32
802EF66B	Design and implementation of reconfigurable processor for problems of combinatorial computations
754F9148	A web-based little man computer simulator
590FEE39	HiPER-P: An Efficient, High-Performance Router for Multicomputer Interconnection Networks
7E329705	FPGA based DPA-resistant Unified Architecture for Signcryption
794ADFEC	Software environment for a multiprocessor DSP
7F17F369	Localizing Loads Execution in a Data Cache Distributed Processor Architecture
5D43EF0C	Building expert systems
7DB70367	Analysis Of Computation-Communication Issues In Dynamic Dataflow Architectures
7F327405	High speed F p multipliers and adders on FPGA platform
7F29FFCD	Scalable RTI-based parallel simulation of networks
7F94D5E0	A caching strategy to reduce network impacts of PCS
766C517C	Research Progress of UniCore CPUs and PKUnity SoCs
5BCC9ABD	DESIGN ENHANCEMENT AND INTEGRATION OF A PROCESSOR-MEMORY INTERCONNECT NETWORK INTO A SINGLE-CHIP MULTIPROCESSOR ARCHITECTURE
75589F57	BIGhybrid -- A Toolkit for Simulating MapReduce in Hybrid Infrastructures
857DB29B	Electrical balance isolation for flexible duplexing in 5G mobile devices
7EAAF59E	Architecture-driven self-adaptation and self-management in robotics systems
7F0521A0	An Overlapped Block Motion Compensation Hardware for Frame Rate Conversion
7D839C33	A Study on Holonic Control Architecture for Intelligent Car
79B8378A	An application classification guided cache tuning heuristic for multi-core architectures
804C3DA5	Key research problems in NoC design: a holistic perspective
8069E9D6	Instruction fetch deferral using static slack
80FA8AC7	Hardware-efficient steering matrix computation architecture for MIMO communication systems
7F250781	A pipelined LMS adaptive FIR filter architecture without adaptation delay
803B709F	An Efficient Shared Memory Based Virtual Communication System for Embedded SMP Cluster
8102E41F	A Fault Detection Mechanism for SOA-Based Applications Based on Gauss Distribution
815A265C	P 2 E-DWT: A parallel and pipelined efficient VLSI architecture of 2-D Discrete Wavelet Transform
7E06A4FD	A hybrid processing element based reconfigurable architecture for hashing algorithms
7EDC65B5	The energy efficiency of IRAM architectures
803B2A71	A new reinforcement learning vehicle control architecture for vision-based road following
80D7AA17	Benefiting from Data Mining Techniques in a Hybrid Peer-to-Peer Network
7B4C9B20	The MasPar MP-1 As a Computer Arithmetic Laboratory
7DA93CF9	Behavioral analysis of software architectures using LTSA
7E66C93D	A low ROM distributed arithmetic implementation of the forward/inverse DCT/DST using rotations
7D7B632E	Implementation of PCE-based management and control plane for heterogeneous optical networks
7CFEA22C	Modelling and Image Processing of Constriction and Proliferation in the Gastrulation Process of Drosophila melanogaster
7D56650B	Compositional specification of event-based software architectural styles
8063ADB1	OSSIE/GNU Radio Generic Component
7FED58CE	Reliable fail-safe systems
811104E4	A proposed FPGA-based parallel architecture for matrix multiplication
7F44D79F	DART: A Programmable Architecture for NoC Simulation on FPGAs
5F572D40	StagedDB: Designing Database Servers for Modern Hardware
0B48193A	Introducing the high-level-language computer architecture
7F478129	Software services and software maintenance
7E4CC055	Efficient Transient-Fault Tolerance for Multithreaded Processors Using Dual-Thread Execution
7F316149	Optimizing Partial Reconfiguration of Multi-context Architectures
80F2ECA0	Measuring Experimental Error in Microprocessor Simulation
7B00060A	Some parallel sorts on a mesh-connected processor array and their time efficiency
7DCF9E5C	Finite state vector quantization with multipath tree search strategy for image/video coding
5B35BE24	Middleware for Constructing Decentralized Control in Self-Organizing Systems
7C445E5A	An approach to the design of microprogram assists
81773EBF	A Hybrid Approach for Consistency Management in Large Scale Systems
7F91B474	Design and test of a real-time floating point LPC vocoder
5B958A4E	Preliminary security requirements for SecureCore hardware
5A0E1B99	Generalized parallel CRC computation on FPGA
7F927A7E	Making Contention-Tolerant Crossbar Switch Scalable
7E2AB452	Hardware/software co-design architecture for thermal management of chip multiprocessors
7E2C33A6	Energy reduction for STT-RAM using early write termination
8154E0A9	Budgeted region sampling (BeeRS): do not separate sampling from warm-up, and then spend wisely your simulation budget
7ED36E57	Handling dynamic frequency changes in statically scheduled cycle-accurate simulation
7DBA6218	IRMA: real-time, distributed process management using Schemer
80973A68	An evaluation of bottom-up and top-down thread generation techniques
802F9B52	Architecture Reconstruction of J2EE Applications: Generating Views from the Module Viewtype
7E8A897F	FPGA Design and Implementation Issues of Artificial Neural Network Based PID Controllers
7FE478C9	Mobile Agent Based Middleware Using Publish/Subscribe Mechanism in Wireless Sensor Networks
7DDA282E	A Study of Dynamic Branch Predictors: Counter versus Perceptron
7E702B56	A deterministic globally asynchronous locally synchronous microprocessor architecture
7E75D97E	Attribute-Driven Design of Incremental Learning Component of a Ubiquitous Multimodal Multimedia Computing System
816A9A23	Packet-switched on-chip interconnection network for system-on-chip applications
7BDEC936	Performance of three dataflow computers
61579AD6	Generalization of orthogonal multiprocessor for massively parallel computation
7A16115D	DaDianNao: A Machine-Learning Supercomputer
6C78CAA7	FPGA based network intrusion detection using content addressable memories
7D64151C	Task decomposition based on output parallelism
7F84EC48	VLSI architecture design of MPEG-4 shape coding
7FE77DF4	Fair scheduling for input buffered switches
7FE54EAA	The Design of a Cycle Accurate Multi-core Architecture Performance Simulator
807ABCEA	Multiple instruction issue in the NonStop Cyclone processor
7F347EE9	A Service-Oriented Analysis and Modeling Using Use Case Approach
803E45AD	Mathematically modelling the effects of pacing, finger strategies and urgency on numerical typing performance with queuing network model human processor
7EF3CE12	A reconfigurable baseband processor for wireless OFDM synchronization sub-system
5C84863A	A computer architecture to support the operation of virtual organisations for the chemical development lifecycle
7EAC12FD	An approach to architectural analysis of product lines
7E573667	Algorithm/Architecture Co-Design of 3-D Spatio–Temporal Motion Estimation for Video Coding
59E1C070	A cloud-based approach for Gene Regulatory Networks dynamics simulations
7D3636D0	Tool Support for Component-Based Software Architectures
5ABE9B35	Teaching computer architecture in introductory computing: why? and how?
7D373674	Hardware Architecture of a Parallel Pattern Matching Engine
7E7A50FB	Reduced-latency scheduling scheme for min-max non-binary LDPC decoding
808811F3	Design of A Double-Precision Floating- Point Multiply-Add-Fused Unit with Consideration of Data Dependence
7DABA605	Power Savings in Embedded Processors through Decode Filer Cache
7D131906	High-speed double precision computation of nonlinear functions
780078AB	A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS
7CF56B2E	Differential FCM: increasing value prediction accuracy by improving table usage efficiency
7D273A80	Reconfigurable vector register windows for fast matrix computation on the orthogonal multiprocessor
747E4973	Object-Scene Convolutional Neural Networks for event recognition in images
80B2028A	The issue of error sensitivity in neural networks
7EF7DE20	Sim-X: parallel system software for interactive multi-experiment computational studies
7E51DA71	A serial-parallel architecture for two-dimensional discrete cosine and inverse discrete cosine transforms
7646D86C	Network management and monitoring for cloud systems
5F68BE8E	User association scheme in Cloud-RAN based small cell network with wireless virtualization
7CDDE327	Disruptive prefetching: impact on side-channel attacks and cache designs
7F95220D	Towards Peer-to-Peer Based Distributed Simulations on a Grid Infrastructure
76608C9B	Distributed Agent-Based Social Simulations: An architecture to simulate complex social phenomena on highly parallel computational environments
807449E4	Exploring Intentional Modeling and Analysis for Enterprise Architecture
7F061EE0	Collaborative Multimedia Collection for Enriching and Visualizing 3D Underwater Sites
7D161C12	Supporting secure collaborative computing in grid environments
7E0A8436	Browsing and searching software architectures
800D6026	A presetting location strategy for personal communication using hierarchical location database
7EDE8199	Toward the software realization of a GSM base station
78523566	Towards Behavioral Reflexion Models
7E9679D1	The AdapLib Library for Execution of Adaptive Devices: Architecture and Use
61C70CE8	Performance analysis and optimization of search and selection algorithms for highly parallel associative memories
76BBA873	In-operation network planning
7F37B6C6	Uplink interference protection and fair scheduling for power efficient OFDMA networks
7D06D55F	Efficient mapping of advanced signal processing algorithms on multi-processor architectures
7FB25AFF	A Novel Low-Voltage Low-Power Programming Method for NAND Flash Cell by Utilizing Self-Boosting Channel Potential for Carrier Heating
8053F1EF	Hybrid LZA: a near optimal implementation of the leading zero anticipator
7FCB238F	A complete and scalable architecture for 3D model-based vision
7938E161	High-radix Montgomery modular exponentiation on reconfigurable hardware
608411FF	A Refresh-Less eDRAM Macro With Embedded Voltage Reference and Selective Read for an Area and Power Efficient Viterbi Decoder
7D72BB05	Toward a generalized architecture for unmanned underwater vehicles
59074C16	Advanced performance features of the 64-bit PA-8000
76CA3AE8	Electronics brain design for advanced microspacecraft
7DA9B0B7	Dominion: An Architecture-Driven Approach to Generating Efficient Constraint Solvers
7595D7D9	A simulation study of a parallel processor with unbalanced loads
5D7BFDE8	Enabling Department-Scale Supercomputing
788DD7BD	Architectural considerations for CPU and network interface integration
8076305B	Exploiting unbalanced thread scheduling for energy and performance on a CMP of SMT processors
7E152C0C	Wrong-path instruction prefetching
83595ED6	A system engineering approach for reusable software
7FBC33AE	Chip implementation of a coarse-grained reconfigurable architecture supporting floating-point operations
7FB9221C	Rosetta: semantic support for model-centered systems-level design
81179C57	Implementation and performance analysis of non-blocking collective operations for MPI
7E3A1BEC	The JEDI event-based infrastructure and its application to the development of the OPSS WFMS
7E82BC8E	High-performance polynomial GCD computations on graphics processors
7F5A4461	Satellite role in emergency services
7E49053F	JavaSymphony: a system for development of locality-oriented distributed and parallel Java applications
80954B8A	A systemic computation platform for the modelling and analysis of processes with natural characteristics
814D7A29	Finding optimum parallel coprocessor design for genus 2 hyperelliptic curve cryptosystems
10CA6909	Sigint Application for Polymorphous Computing Architecture (PCA): Wideband DF
76F0D0E9	Integrated resource assignment and scheduling of task graphs using finite domain constraints
805D2BD1	Network processors: a perspective on market requirements, processor architectures and embedded S/W tools
793C9383	pRoot: An Adaptable Wireless Sensor-Actuator Hardware Platform
7E38E862	Agents for Enriched Services (AES): A generic agent - Based adaptation framework
7CEED01D	Model of integration and management for robotic functional components inspired by the human neuroregulatory system
74E0C223	A customizable component for low-level communication software
7D1502D7	A parallel color-based particle filter for object tracking
7864D937	Media architecture: general purpose vs. multiple application-specific programmable processor
7FFDE36E	Scaling to the end of silicon with EDGE architectures
5E40E7F2	Thermal-aware clustered microarchitectures
7BE54086	Structured Data Access Mechanisms for a Decoupled Computer Architecture
7E0326FD	Optimal mapping of feedforward neural networks onto multiple bus architectures
7FB8C396	Architecture of fault-tolerant multiprocessor workstations
8165B915	Associative nets: a graph-based parallel computing model
814E5BD8	Interacting the Edutella/JXTA peer-to-peer network with Web services
7F6B43BB	A constraint architectural description approach to self-organising component-based software systems
7D9DAC25	A unified task-based dependability model for hypercube computers
7CD4FF0D	The design and implementation of a parallel unstructured Euler solver using software primitives
7EAC4CB2	Training of a leaning agent for Navigation-inspired by brain-Machine interface
77939327	Downlink performance of a relay-enhanced mobile WiMAX networks
80E8D01D	The Architecture of an Integrated Local Network
7ED610C5	A verified platform for a gate-level electronic control unit
800B588C	Implementation of page management in Mome, a user-level DSM
808C7A69	Communications directed by bound types in Linda: presentation and formal model
7DF08828	Execution cache-based microarchitecture for power-efficient superscalar processors
7F93F9F0	A 10 ns hybrid number system data execution unit for digital signal processing systems
7D01FC11	OSA-a topological algorithm for constructing two-layer neural networks
7D46E6D2	Instruction usage and the memory gap problem
8097FA64	Prediction of performance and processor requirements in real-time data flow architectures
7692D754	Quantitative Analysis of Hardware Support for Real-Time Operating Systems
788D35E1	A Search Architecture for Grid Software Components
7DB66D9F	Reconfigurable architecture for video applications
790A28D8	Ring, torus and hypercube architectures/algorithms for parallel computing
81376DE2	Domain-retargetable reverse engineering. III. Layered modeling
7D5C3BE4	A Hybrid Shared Memory/Message Passing Parallel Machine
7F1D7C12	From description to simulation to architecture: an approach to service-driven system development
7E5743EA	An Automated Mapping of Timed Functional Specification to a Precision Timed Architecture
806973F5	Partitioning: An Essential Step in Mapping Algorithms Into Systolic Array Processors
7E45F372	Methodology and Toolset for ASIP Design and Development Targeting Cryptography-Based Applications
7E5C7354	A new course on supercomputers and parallel architectures
7F3FC351	Layout conscious approach and bus architecture synthesis for hardware/software codesign of systems on chip optimized for speed
7F48A9CE	An infrastructure for robotic applications as cloud computing services
7E078896	Mapping requirements to reusable components using Design Spaces
75B7003C	Platform 2012, a many-core computing accelerator for embedded SoCs: performance evaluation of visual analytics applications
7F6E266D	A reconfigurable data-driven multiprocessor architecture for rapid prototyping of high throughput DSP algorithms
7FA27C8B	Algorithm-based low-power transform coding architectures
7D31190D	Relative localization and mapping combining multidimensional scaling and Levenberg-Marquardt optimization
8213A0D1	Dynamic and virtualized stackable active stateful PCEs with BGP-LS for optical network virtualization and multi tenancy
806E451F	Spatial multiplexing over a line-of-sight millimeter-wave MIMO link: A two-channel hardware demonstration at 1.2Gbps over 41m range
5D0BBC54	Computer arithmetic structures for quantum cellular automata
805388F2	Trimaran: An Infrastructure for Research in Instruction-Level Parallelism
7D40369C	High performance Haar Wavelet transform architecture
76F3CCA4	A Fast Architecture for H.264/AVC Deblocking Filter Using a Clock Cycles Saving Process
7E341553	NUDA: a non-uniform debugging architecture and non-intrusive race detection for many-core
7EFE8E4B	Accurate Rotations Based on Coefficient Scaling
7EA470A3	A sliding memory plane array processor
7D59EC79	A unified software radio architecture
815038E0	Analysis of boundary control for boost and buck-boost converters in distributed power architectures with constant-power loads
8137B2DB	The flask security architecture: system support for diverse security policies
7CEC4313	A Landscape of the New Dark Silicon Design Regime
7D43C56A	A structure trainable neural network with embedded gating units and its learning algorithm
7D39F4D6	Energy-aware partitioning for on-chip bus architecture using a multi-objective genetic algorithm
7E667C15	Building a 2D-compatible multilayer neural network
5D2AA169	Nuclei segmentation via sparsity constrained convolutional regression
7AD00A37	Not only oxidized R-(+)- but also S-(-)-limonene is a common cause of contact allergy in dermatitis patients in Europe
7EAFA866	A case study in porting a production scientific supercomputing application to a reconfigurable computer
7DC4A40F	Automated sequence for testing the functionality of the compact FieldPoint 2020 controller
7DE3DED4	Single-ISA heterogeneous multi-core architectures: the potential for processor power reduction
7D2474E2	Rapid scheduling of efficient VLSI architectures for next-generation HSDPA wireless system using Precision C synthesizer
6B3B24B3	Low-power parallel tree architecture for full search block-matching motion estimation
808974E2	AMULET3: a high-performance self-timed ARM microprocessor
7D21CA44	Sustainable (re-) configurable solutions for the high volume SoC market
7A0B5EE6	A Fast Integral Image Computing Hardware Architecture With High Power and Area Efficiency
7787E473	On the architecture of a big data classification tool based on a map reduce approach for hyperspectral image analysis
7DBB6393	MULTIGRAPH: an architecture for model-integrated computing
7F094B74	Hardware-based synchronization framework for heterogeneous RISC/Coprocessor architectures
8094EFE2	Instruction set extension exploration in multiple-issue architecture
7F1306F0	Another Look into the Future of Information Processing, 20 Years Later
7D2F5C47	VLSI architectures for video compression
7E55D482	Dynamic binary translation for accumulator-oriented architectures
80AD7668	Towards a Generic Payment Framework for Internet Media-on-Demand Services Based on RTSP
7DE6645B	Konrad Zuse's legacy: the architecture of the Z1 and Z3
7D2BCFCA	New Developments in Ontology-Based Policy Management: Increasing the Practicality and Comprehensiveness of KAoS
8129C857	Architectural overview of the SPEAKeasy system
8091DBE0	Scaling parallel programs for multiprocessors: methodology and examples
7FA7B4C4	Reconfigurable parallel inner product processor architectures
5BC96201	Message Dispatch on Pipelined Processors
80088B36	Advanced Information Processing System (AIPS)-based fault tolerant avionics architecture for launch vehicles
6F52EA14	A fault detection service for wide area distributed computations
089A4D7F	Polymorphous Computing Architectures
7DBAC9C8	Sequence alignment with GPU: Performance and design challenges
7D603CAF	Supervised and Unsupervised Learning by Using Petri Nets
7AFC05E6	Protease inhibitors and in vitro protein digestibility of defatted seed cakes of akashmoni and karanja.
7B4E108C	Recent extensions to the SimpleScalar tool suite
7D645989	A Web-based computer architecture course database
5C09348E	Discrete Wavelet Transform: Architectures, Design and Performance Issues
80A54B6D	Learning and tuning fuzzy logic controllers through reinforcements
7F8EC837	Power supply induced common cause faults-experimental assessment of potential countermeasures
8061BEBA	A prototypical platform for architecture oriented development
7E2071AD	Specification and verification of an object request broker
7D8FF163	A Supportability Framework
7935E122	A Sampling Method Focusing on Practicality
7AA8CA85	A software-based self-test and hardware reconfiguration solution for VLIW processors
5DDDCE25	Design space exploration for efficient computing in Solid State drives with the Storage Processing Unit
7D7DDD11	Adaptive Allocation of Software and Hardware Real-Time Tasks for FPGA-based Embedded Systems
7BBD4DE6	Performance analysis of interconnection networks of a modified model for synchronous multiprocessors
815CB442	MBMF: A framework for macroprogramming data-centric sensor network applications using the Bird-Meertens Formalism
7F0B5C1E	ReMan: A pro-active reputation management infrastructure for composite Web services
7F19F72B	Dynamically Reconfigurable NoC with Bus Based Interface for Ease of Integration and Reduced Design Time
73F4BD74	Digital Enterprise Architecture - Transformation for the Internet of Things
77B2C273	Reduced instruction set computer architecture
806D5ECD	Acceleration of computation speed for elastic wave simulation using a Graphic Processing Unit
7F6823BC	Architecture of a highly reliable systolic correlator array
847259B4	Parallel and Scalable Short-Read Alignment on Multi-Core Clusters Using UPC++
5F08558B	Performance evaluation of resilience using service relocation for GMPLS networks
7A7B90C6	A model and methodology for hardware-software codesign
8127F546	A novel, batch modular learning approach for ECG beat classification
77644AB9	Early Experiences with Algorithm Optimizations on Clusters of Playstation 3's
7D7AD83B	Principal features of the VOLTAN family of reliable node architectures for distributed systems
7D15CB49	Load Sharing Based on PSO Algorithm for Isolated Distributed Stream Servers
7E56F931	Architecture of the Pentium microprocessor
709A75D0	Platform independent architecture for distributed measurement systems
759F47D7	Improving Performance of Mobile Agent Based Intrusion Detection System
7E7DF105	Software architecture synthesis for retargetable real-time embedded systems
7EFF0C6E	Keyframe-based real-time camera tracking
813F7522	Novel Mastrovito Multiplier over GF(2m) Using Trinomial
81671D75	VisualJVM: A Visual Tool for Teaching Java Technology
807F58C9	Characterizing maintainability concerns in autonomic element design
7AC0A027	Enhancements and applications of the SimpleScalar simulator for undergraduate and graduate computer architecture education
7D4AD180	Transforming real-valued sequences: fast Fourier versus fast Hartley transform algorithms
78FE1E15	FPGA Implementation of Orthogonal Matching Pursuit for Compressive Sensing Reconstruction
7EDF3670	An all binary sub-pixel motion estimation approach and its hardware architecture
7FA29A24	A content-addressable memory architecture for image coding using vector quantization
80DB22EF	An assessment approach to analyzing benefits and risks of product lines
7FE34BAF	Design of SSCMP with Arbiter and Shared Data Memory Interrupt
80DC3F4D	Low-Power VLSI Implementation of the Inner Receiver for OFDM-Based WLAN Systems
7980582C	Memory requirements for balanced computer architectures
7DBDC9CC	Supporting Dynamic Service Updates in Pervasive Applications
771DCB38	Xetal-Pro: an ultra-low energy and high throughput SIMD processor
7F2B9BCE	DACA: Dynamic Anti-Cheating Architecture for MMOGs
7F06A9B2	Limits on voltage scaling for caches utilizing fault tolerant techniques
7CBE590C	High-speed data converters for communication systems
80746000	Integer Factorization Based on Elliptic Curve Method: Towards Better Exploitation of Reconfigurable Hardware
788BE8D5	A cloud-based web crawler architecture
7B23FC87	Security and privacy challenges in industrial internet of things
80281653	Designing logic circuits for probabilistic computation in the presence of noise
7C7A9C00	SFA-based cloud federation monitoring system for integrating physical resources
7D836743	A single-specification principle for functional-to-timing simulator interface design
7FEA9673	Design and Implementation of an Integrity Measurement System Based on Windows Trusted Computing Platform
7D4B8705	A modular fast simulation framework for stream-oriented MPSoC
79F4CA87	Emerging Research Architectures
7EC54464	Optimizing Resources of an FPGA-based Smart Camera Architecture
813124B0	Automatic Synthesis of Multiprocessor Systems from Parallel Programs under Preemptive Scheduling
78D023F4	An educational environment for teaching a course in computer architecture and organization
77EFA660	Approximate compressed sensing: ultra-low power biosignal processing via aggressive voltage scaling on a hybrid memory multi-core processor
7E8C4C23	Exploiting Hierarchical Identity-Based Encryption for Access Control to Pervasive Computing Information
7F998740	Leveraging the Rate-Delay Trade-Off for Service Differentiation in Multi-Provider Networks
7A7D3C34	Affective communication: towards the personalisation of a museum exhibition
7DB2D112	Compiling for EPIC architectures
7DFB8446	Message adaptor code generation
7ECF128B	CODACS prototype: a platform-processor for CHIARA programs
7D8381E1	PPMB: a partial-multiple-bus multiprocessor architecture with improved cost-effectiveness
7AB383F6	Array architectures for iterative algorithms
80D1BE89	Modeling groupware supporting synchronous collaboration with heterogeneous single- and multi-user devices
7E9D142D	Learning microelectronics through technology and research
7D200970	I-Cluster: the execution sandbox
7F200E44	A Method for Service Center Architecture Based on Industry Standards
0CEC3A65	Architectures and Applications for Scalable Quantum Information Systems
7D75AB75	CMP Thread Assignment Based on Group Sharing L2 Cache
752404B4	Failure-tolerant parallel programming and its supporting system architecture
7CF7A7C7	iVISA: a framework for flexible layout block-level storage system
7CEE5417	Algorithms for search trees on message passing architectures
840987F5	Refereed paper: Trusted system concepts
7884E827	An Example of a Hierarchical System Model Using SEAM and its Formalization in Alloy
81196311	A Multi-Agent Systems Approach to Autonomic Computing
79CEF813	A Massively Parallel, Energy Efficient Programmable Accelerator for Learning and Classification
5D38CC45	Introducing network-aware scheduling capabilities in OpenStack
8171E24A	Design and Implementation of an Ultra Low Power RSA Coprocessor
80AE045F	Improving Device Driver Reliability through Decoupled Dynamic Binary Analyses
754B891A	Nano-scale computational architectures with spin wave bus
7E0B03DB	Performance of an OLTP application on Symmetry multiprocessor system
5D6A3445	DICES: A dynamic adaptive service-driven SDN architecture
80309D1D	Efficient migration mechanism for computing units based on mobile agent in distributed simulation system
7D2A3E71	Early Performance Evaluation of Dawning 5000A and DeepComp 7000
78D27FF0	Function distribution in computer system architectures
7F290ADC	EDACs and test integration strategies for NAND flash memories
7C65408A	Computer Architectures for Pictorial Information Systems
80E6D96E	Constructing adaptive software in distributed systems
7E3DEA3E	Smart sensor architecture customized for image processing applications
7EDB11E7	An architectural co-synthesis algorithm for distributed, embedded computing systems
7FDA6243	Debugging Distributed-Shared-Memory Communication at Multiple Granularities in Networks on Chip
7E859401	A lightweight and energy-efficient architecture for wireless sensor networks
75ECEF38	A Multi-Resolution Fast Filter Bank for Spectrum Sensing in Military Radio Receivers
7845AF9D	ERI sorting for emerging processor architectures
80779DD6	Architectural support for the efficient generation of code for horizontal architectures
7D843183	Reverse architecting: an industrial experience report
75F009B2	An evolved cellular system architecture incorporating relay stations
7807AA9F	Strategies for mapping algorithms to mediaprocessors for high performance
7FBE8F55	Eliciting Business Architecture Information in Enterprise Architecture Frameworks Using VMOST
7734FFEA	Design and specification of microprogrammed computer architectures
75D5592F	Trends in small cell enhancements in LTE advanced
7CFB9046	LIGHTNING network and systems architecture
814A8C3C	Promises and perils of porting software visualization tools to the web
80483C30	A practical approach for reconciling high and predictable performance in non-regular parallel programs
7DF647CC	A layered design methodology of cluster system stack
7FD3F164	Usage Tracking Components for Service-Oriented Middleware Systems
7D56D968	A parallel algorithm for 2-D DFT computation with no interprocessor communication
5C58224D	Processor Capacity Reserves for Multimedia Operating Systems
77240600	Architecture description languages for programmable embedded systems
77EC92B4	Using the SimOS machine simulator to study complex computer systems
7EDE2F7D	An architectural design decision-centric approach to architectural evolution
7F1D8C2C	DSP architecture optimization in Matlab/Simulink environment
7FFAE644	SSCP: An OSGi-based communication portal for Smart Space
7FF52720	Experimental demonstration of a service oriented labeled optical burst switching network with SIP based service plane
800A430C	Dynamic pipeline design of an adaptive binary arithmetic coder
7D111E8B	Pruning the Design Space for Just-in-Time Processor Customization
7E27F972	Designing a system for cooperative work on the World-Wide Web: experiences with the BSCW system
758BD4C9	!Warp-anatomy of a parallel computing system
7DC80F78	Reducing register ports for higher speed and lower energy
802A591D	Ranking Metrics and Search Guidance for Learning Object Repository
807A308F	A novel evolutionary TSK-subsethood model and its parallel implementation
7DC0B4A1	Chameleon: a software infrastructure for adaptive fault tolerance
7D361E15	Concepts of parallelism in an introductory computer architecture courses with FPGA laboratories
10754C8F	An Integrated Architecture for Ad Hoc Grids
7F11F0A4	Automatic verification of instruction set simulation using synchronized state comparison
807C5E0B	A framework for DRE middleware, an application to DDS
7A26B2E1	A bit-level systolic array for median filter
7DF39BB4	Microarchitectural power modeling techniques for deep sub-micron microprocessors
78C900C9	Reducing the cost of branches
5B374619	A Parallel Plug-in Programming Paradigm
813ABC7E	A general predictive performance model for wavefront algorithms on clusters of SMPs
1125B519	Integration of Cyber Situational Awareness into System Design and Development
7CBA8049	Building real computer systems
732B9A68	Development of a robot with a sense of self
77EB4C79	Double Circular Caching Scheme for DRAM/PRAM Hybrid Cache
7B5572C5	Accelerating HMMER on FPGA using parallel prefixes and reductions
73C28804	A Dynamic Allocation Algorithm for Physical Carrier Resource in BBU Pool of Virtualized Wireless Network
8003F136	Image processing using one-dimensional processor arrays
802DCB7F	ACTion: combining logic synthesis and technology mapping for MUX based FPGAs
7D53EE5A	Experiences with Semantic Wikis for Architectural Knowledge Management
79761039	An operating systems course using stand alone computers
77990D2A	Prism = methodology + process-oriented environment
80A9E2CD	Network-based distributed planning for design and manufacturing
7998CEC3	New frontiers: self-assembly and nanoelectronics
75A0886E	Cloud radio access network (C-RAN): a primer
7FBCC7EF	Analysis and optimization of fault-tolerant embedded systems with hardened processors
81620E0A	A new fault-tolerant and congestion-aware adaptive routing algorithm for regular Networks-on-Chip
77421A2C	A design environment for addressing architecture and compiler interactions
8097767A	Design Diverse-Multiple Version Connector: A Fault Tolerant Component Based Architecture
7DB9A4D5	An investigation of static versus dynamic scheduling
7FF7FDAE	A fast single-chip implementation of 8192 complex point FFT
7ADFB009	A Reference Architecture for High-Availability Automatic Failover between PaaS Cloud Providers
7FB61E0C	On the scheduling algorithm of the dynamically trace scheduled VLIW architecture
811BC3BD	A pyramid-based front-end processor for dynamic vision applications
5ADFDD9F	Survivor: An Approach for Adding Dependability to Legacy Workflow Systems
806D4C80	Parallel FFT computation with a CDMA-based network-on-chip
7A27CFC7	Performance analysis of a parallel logic simulation machine
7EA3E216	Inter-cell interference management for next-generation wireless communication systems
80555B3D	Designing the fuzzy adaptive cache swapper for MDVM system
7F59EE85	Mission-Driven Robotic Intelligent Sensor Agents for Territorial Security
7F7C47ED	A holistic approach to enable perceptive, instrumental and ubiquitous smart eHealth
7F7249A8	Valuing product attributes in Vickrey auctions when market substitutes are available.
7E6F9056	The CIM Metrics Model: Introducing flexible data collection and aggregation for performance management in CIM
80244EB4	A Framework for Stream Programming on DSP
7EFD055F	On the real-time computation of DFT and DCT through systolic architectures
7FD4AB8A	Optimizing Compiler for the CELL Processor
58B74499	Energy-aware configuration of small cell networks
8042D488	Constructive architecture compliance checking — an experiment on support by live feedback
804A3818	Data-aware platform realization of videotext extraction for content integration
7DDDAD9E	Teleimmersion and Visualization with the OptIPuter
80AF958F	A new RSA encryption architecture and hardware implementation based on optimized Montgomery multiplication
80DEE179	GPU-CPU multi-core for real-time signal processing
805EFE7F	Design of the Simulator for Teaching Computer Architecture and Organization
7EB0F64A	Design and Implementation of a Sort-Free K-Best Sphere Decoder
7E7BE2FD	Dynamic Lottery Bus Arbiter for Shared Bus System on Chip: A Design Approach with VHDL
808E4863	Efficient encoder design for JPEG2000 EBCOT context formation
807FAC0B	Predicate-aware scheduling: a technique for reducing resource constraints
7EDB7747	Performance Analysis of a New Architecture for Mobility Support in IP Networks
7DCDA90A	Exploiting an event-based system to develop a distributed e-commerce infrastructure
7F0DA9C4	A scalable architecture for discrete wavelet transform
7F8C633B	Integer multiplication and division on the HP Precision Architecture
6EC3ADFF	On an Optimally Fault-Tolerant Multiprocessor Network Architecture
7611AD60	A Tool for Managing Software Architecture Knowledge
7E3A1157	Modeling, design, and performance analysis of a parallel hybrid data/command driven architecture system and its scalable dynamic load balancing circuit
803B429F	Global elimination algorithm and architecture design for fast block matching motion estimation
60596B2B	Evaluation of the Gini‐index for Studying Branch Prediction Features
7EA0606F	Low-overhead diskless checkpoint for hybrid computing systems
7E608632	Metric-driven analysis and feedback systems for enabling empirically guided software development
8173DACE	An architecture for exporting environment awareness to mobile computing applications
7EE8CB18	A Modulo Scheduling Algorithm for a Coarse-Grain Reconfigurable Array Template
7D9A79CD	A Flexible High Speed Star Network Based on Peer to Peer Links on FPGA
7A9D4579	Bi-i: a standalone ultra high speed cellular vision system
80E962DA	Design and Implementation of a Novel Embedded Real-Time Kernel Based on Hybrid Architecture
7FD02296	The computer as von Neumann planned it
7E57B628	A network on chip architecture and design methodology
7D3D20C4	Memory accesses reordering for interconnect power reduction in sum-of-products computations
58BA453D	Software Design Reviews Using the Software Architecture Analysis Method: A Case Study
807F61BC	Virtual checkpoints: architecture and performance
7E4500F4	The emerging paradigm shift in storage system architectures
807F61BD	Reconfigurable nodes for future networks
7F9BC0AE	XMPP message-based MVC architecture for event-driven real-time interactive applications
7E5C9491	VHDL system-level specification and partitioning in a hardware/software co-synthesis environment
8265B821	Admission control strategy in LTE-A and WLAN integrated network
812FBF18	An architecture for DOA estimation for broad-band sources
7D3E8DDB	Quality Assessment of Mission Critical Middleware System Using MEMS
7D57B8EE	Speeding Up Homomorpic Hashing Using GPUs
7E3890AA	Prototyping N-body simulation in Proteus
7DA5B9DB	Hardware realization of a novel Automatic Censored Cell Averaging CFAR detection algorithm using FPGA
83EACE1F	Framework for a Selection of Custom Instructions for Ht-MPSoC in Area-performance Aware Manner
7F9F6E56	The Honeywell Experimental Distributed Processor &#8211; an Overview
7F2B3B0B	Interfaces and Communication Protocols in ATCA-Based LLRF Control Systems
8038A425	Barra: A Parallel Functional Simulator for GPGPU
7581F0A3	Networking layer for unifying distributed smart home entities
803DBB80	SRAM Interleaving Distance Selection With a Soft Error Failure Model
7DAEA482	Tensor Deep Stacking Networks
78F1787E	Authentication handover and privacy protection in 5G hetnets using software-defined networking
7F4636FD	Configuration-level hardware/software partitioning for real-time embedded systems
7E570E43	Using non-volatile memory to save energy in servers
79DFFAB1	Real-time Person Tracking in High-resolution Panoramic Video for Automated Broadcast Production
7F360689	SAP: design of a systolic array processor for computation in vision
7F879BFA	Global Software Enterprise: A New Software Constructing Architecture
80E5CE2A	Scientific rigour, an answer to a pragmatic question: a linguistic framework for software engineering
7A59E427	Hardware Support for Advanced Data Management Systems
78872799	New unified PON-RAN access architecture for 4G LTE networks
7F462022	Free dimensions-an effective approach to achieving fault tolerance in hypercubes
7C8616BB	Architecture support for accelerator-rich CMPs
7E1E7FB5	A new approach to designing electronic systems for operation in extreme environments: Part I - The SiGe Remote Sensor Interface
7E885058	Achieving High Performance with FPGA-Based Computing
7B7D18CC	A holistic approach to computer system design education based on system simulation techniques
7F8BE424	Customized Exposed Datapath Soft-Core Design Flow with Compiler Support
80AD7505	Integer-pel Motion Estimation specific instructions and their hardware architecture for ASIP
7D9D94AA	AS Tree Selection for Inter-Domain Multipoint MPLS Tunnels
7FBE67CA	Self-federating an aviation simulation using HLA: is it feasible?
8157CB96	On the use of recurrent neural networks to design symmetric ciphers
80EF8E5F	Impact of configurability and extensibility on IPSec protocol execution on embedded processors
7D832B11	Analysis and evaluation of system integration models for human-system interaction in UbiComp environments
7F26C01D	A case for asymmetric-cell cache memories
7A371CED	A multilevel computing architecture for embedded multimedia applications
7E58F99D	A Policy-based Management Framework for Pervasive Systems using Axiomatized Rule-Actions
7E7913D0	Source-level execution time estimation of C programs
5D1AC40F	Selecting Computer Architectures by Means of Control-Flow-Graph Mining
7E76A209	GIST: Grid Services Conversation Language
5F6E60FF	Bi-directional signaling for dynamic TDD with decentralized beamforming
7EE388A8	On the design automation of the memory-based VLSI architectures for FIR filters
7EBB3C0B	Energy reduction in queues and stacks by adaptive bitwidth compression
7ECFCC84	The Stanford Dash multiprocessor
7D0C5887	A Data Streams Speculation Technique for Shared-Memory Multi-core DSPs
7EF09F29	Store Vulnerability Window (SVW): Re-Execution Filtering for Enhanced Load Optimization
7F3E8648	Towards architectural information in implementation (NIER track)
80CEE3A8	A power estimation methodology for systemC transaction level models
814E02C3	Design of quantum-dot cellular automata circuits using cut-set retiming
801AD26D	Simple COMA node implementations
7F980122	Chip design of portable speech memopad suitable for persons with visual disabilities
80933683	A concurrent test architecture for massively parallel computers and its error detection capability
7F7E40F8	A novel method for improving the operation autonomy of SIMD processing elements
7CF72002	A new concept for hardware acceleration of database code
7CEADFE8	Security architecture for federated cooperative information systems
7F4CEA9E	A Case Study of Data Grid and GIS Technology for E-science Application
815E38BF	Flexible communication support for dynamically reconfigurable FPGAS
812F65AE	A synthesizable on-chip wormhole router
810E3FB4	Dynamo + Astro: An Integrated Approach for BPEL Monitoring
774826F5	Phase-change memory: An architectural perspective
7E117E57	What computer architecture can learn from computational intelligence-and vice versa
800B2757	The design of an Autonomic Element for managing emerging networks and services
81177CE6	A Discrepancy-Computationless RiBM algorithm and its architecture for BCH decoders
78328DCE	On the use of GP-GPUs for accelerating compute-intensive EDA applications
7D9EDEFD	Towards Reconfigurable Embedded Medical Systems
803548C7	A General Model for Virtual Machines Resources Allocation in Multi-tier Distributed Systems
801A5C90	Binary Mesh Partitioning for Cache-Efficient Visualization
5967A2DF	Atomic stream computation unit based on micro-thread level parallelism
81507A05	Evaluation of the communication latency over real-time channel in HARTS
80B2559B	Aggregating resource reservations over multiple routing domains
7D94208F	The SPOSAD Architectural Style for Multi-tenant Software Applications
5C598B3A	A Survey of Bio‐Inspired and Other Alternative Architectures
80135B10	The Yorktown Simulation Engine: Introduction
7CFBA196	Automatic architecture refinement techniques for customizing processing elements
7C2938AC	Architecture Fault Modeling with the AADL Error-Model Annex
798DE7D0	Architectural Efficiency Measures: An Overview of Three Studies
7EC7551C	Kestrel: a programmable array for sequence analysis
810CE0BB	The Gradient Model Load Balancing Method
812F1F86	Retargetable assembly code generation by bootstrapping
7EAD8F70	An Accurate Analysis of the Effects of Soft Errors in the Instruction and Data Caches of a Pipelined Microprocessor
7F0762FA	Harnessing horizontal parallelism and vertical instruction packing of programs to improve system overall efficiency
815469FC	SACAM: The Software Architecture Comparison Analysis Method
7F200BA3	Performance analysis of embedded systems in the virtual component co-design environment
7E43B38B	Low-voltage on-chip cache architecture using heterogeneous cell sizes for high-performance processors
81417453	Grid Memory Service Architecture for High Performance Computing
7DBDBFC8	Server Side C-DASH: Ubiquitous Hardware/Software Codesign Environment
7F681290	Fault tolerant data flow modeling using the generic modeling environment
7D3EE8CD	ABE: an environment for engineering intelligent systems
8117A21E	A Novel Highly Scalable Architecture with Partially Distributed Pipeline and Hardware/Software Instruction Encoding
75567EFD	Structural methods for the synthesis of speed-independent circuits
7DC3A9D8	Work in progress - the integration of hardware area courses in the Computer Engineering Program at UnicenP
7598DEA5	Analysis of a variant hypercube topology
81244D4D	Boosting beyond static scheduling in a superscalar processor
812BA2CB	Experimental Evaluation of Emerging Multi-core Architectures
7D25E2F1	Maintaining Consistency and Bounding Capacity of Software Code Caches
7E20BA0B	An instruction redundancy removal method on a transport triggered architecture processor
802306C3	Optical interprocessor communication protocols
7D67ECD1	SIERA: a unified framework for rapid-prototyping of system-level hardware and software
7BA2DF67	Temperature-aware wireless network-on-chip architecture
8155FA11	e-Business schema in Grid environment
77DE5A28	SHAD: A Human-Centered Security Architecture for the Plan B Operating System
625C6298	NGNaaS: NGNs as cloud computing services
7DAA1C8F	Enhanced Scaling-Free CORDIC
7D85FD88	A fully pipelined programmable real-time (3/spl times/3) image filter based on capacitive threshold-logic gates
79C478C7	NM2H: Design and Implementation of NoSQL Extension for HDFS Metadata Management
7DF38951	Processor architectures for ontogenesis
806AF1B2	A special function unit for database operations (SFU-DB): design and performance evaluation
7DFD496F	Transactional memory: architectural support for lock-free data structures
80D49C76	Defect tolerance in QCA-based PLAs
812BA172	Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000
7670A98A	Dynamic protocol stacks in smart camera networks
7FD40BDB	Use IRAM for rasterization
7FC218D2	An MILP-Based Performance Analysis Technique for Non-Preemptive Multitasking MPSoC
7D25E2F6	Multilevel optimization of pipelined caches
7FFA976D	Distributed S-Net: Cluster and Grid Computing without the Hassle
7DC5364A	Three High Performance Architectures in the Parallel APMC Boat
82FA31E0	Low Latency Polynomial Basis Multiplier
78BB7A48	Exploring real-time traffic simulation with massively parallel computing architecture
7E5C5090	Generating efficient custom FPGA soft-cores for control-dominated applications
8076C2D9	Compositional Memory Systems for Multimedia Communicating Tasks
7E030A35	Mapping control intensive kernels onto coarse-grained reconfigurable array architecture
71846706	A flexible data-interlacing architecture for full-search block-matching algorithm
7DE26BD9	The ABACUS architectural approach to computer-based system and enterprise evolution
7FF3422F	A sensitivity-based training algorithm with architecture adjusting for madalines
8170EBC5	Computation Error Analysis in Digital Signal Processing Systems With Overscaled Supply Voltage
803BF0D1	A VHDL-AMS based spiking neuron model
7D6F5EF7	On the Consistency of Soft-State Based Service Registration
7FB6000B	Inverting X: an architecture for a shared distributed window system
7FD5BE17	High Speed and Area-Efficient Multiply Accumulate (MAC) Unit for Digital Signal Prossing Applications
7E7CCFCC	Linked list cache coherence for scalable shared memory multiprocessors
80CDF9B7	Progress in robot road-following
805CD8CE	Helix: The Architecture of the XMS Distributed File system
0D9193DC	Preventing Misuse of Operator Privilege (PMOP)
78F14063	OUTRIDER: efficient memory latency tolerance with decoupled strands
813020B8	A system-level simulation framework for evaluating task migration in MPSoCs
7E05A6DA	A methodology for guided behavioral-level optimization
7D80527C	A survey of dynamically adaptable protocol stacks
7CEC9C7D	The protection of information in computer systems
80EDC1E0	Speculative multithreaded processors
810E17C3	Preserving Architectural Choices throughout the Component-based Software Development Process
7D92B993	Online organization of chaotic cell assemblies. A model for the cognitive map formation?
7E6C7A94	Low-power architectures for compressed domain video coding co-processor
80A1C180	Simplified Multi-Ported Cache in High Performance Processor
7F718335	SMART: a neurocomputer using sparse matrices
80A54A0E	Object-oriented Simulation Of Capability Based Architectures
7C6B5FCF	Exploiting Rateless Codes in Cloud Storage Systems
7DC8DBAC	Bandwidth-based upper bounds on the scalability of micro-grained network machines
81CFE679	General architecture, implementation and performance of the digital feedback control in RFX
80DB2480	Effective compilation support for Variable Instruction Set Architecture
7872B99D	Digital VLSI Implementation of Piecewise-Affine Controllers Based on Lattice Approach
7F175B74	Supporting Change Propagation in the Maintenance and Evolution of Service-Oriented Architectures
09CA7BCA	Compiling a Mechanical Nanocomputer Adder
7EACF1F9	Automated Techniques for Synthesis of Application-Specific Network-on-Chip Architectures
80D3F07A	Columbus - reverse engineering tool and schema for C++
7E7BB75D	What is the best multi-stage architecture for object recognition?
808FC0E8	Prophet: A Speculative Multi-threading Execution Model with Architectural Support Based on CMP
7F8E3D87	COSMOD-RE: Supporting the Co-Design of Requirements and Architectural Artifacts
7DE749E4	A unified DCT/IDCT architecture for VLSI implementation
7DE4F5F3	Harnessing clouds for e-learning: New directions followed by UNED
764E9844	Some thoughts on data flow architectures
7D188E65	Neural networks training using genetic algorithms
7E02ED2F	Power analysis of bipartition and dual-encoding architecture for pipelined circuits
80E96930	Performance prediction and evaluation of parallel processing on a NUMA multiprocessor
7E4950B9	Specifying frameworks and design patterns as architectural fragments
7D5169F9	A CMOS Low-Power Digital Polar Modulator System Integration for WCDMA Transmitter
80D2E8C9	Video image processing with the Sonic architecture
80523B89	A prototype of a social and economic based resource allocation system in grid computing
81599101	Optimal routing in the shuffle-exchange networks for multiprocessor systems
8078BCE1	Predicting inter-thread cache contention on a chip multi-processor architecture
81639B9F	Motion Feature and Hadamard Coefficient-Based Fast Multiple Reference Frame Motion Estimation for H.264
7FD6CF32	Integrated quality of service for multimedia communications
80DA87D2	FPGA-Based Multigrid Computation for Molecular Dynamics Simulations
7574D54D	Academia-industry joint R&D of VLSIs dedicated to smart appliances
7E25BFFC	Generating an efficient broadcast sequence using reflected Gray codes
7FD1D407	Wireless Sensor Network: A Pervasive Technology for Earth Observation
808C6A6D	Microprogrammed enhancements to higher level languages - an overview
7E41BB5E	Cube-4—a scalable architecture for real-time volume rendering
7EBF3888	Reusable strategies for software agents via the subsumption architecture
73670183	Dynamic resource allocation with management objectives—Implementation for an OpenStack cloud
7C8386DD	A VLSI architecture for a pel recursive motion estimation algorithm
7527631C	Towards a System for Controlling Client-Server Traffic in Virtual Worlds using SDN
78F80B0F	Optimal Implementation of Continuous Data Protection (CDP) in Linux Kernel
7F4B90FB	Very long instruction word architectures for digital signal processing
7506299E	SIMPil: an OE integrated SIMD architecture for focal plane processing applications
8029B031	Automatic Prefetch and Modulo Scheduling Transformations for the Cell BE Architecture
7DE083FB	Mapping neural nets onto a massively parallel architecture: a defect-tolerance solution
7EBAA972	The Boomeranged Software Architect
7F4C8645	Cache designs for energy efficiency
816AFC4F	WITS: A Wireless Sensor Network for Intelligent Transportation System
7E786A9C	A framework for software architecture refactoring using model transformations and semantic annotations
811CC4F5	Home network middleware architecture for supporting both dynamic reconfiguration and real-time services
80A0743D	Maximizing Resource Utilization by Slicing of Superscalar Architecture
80EF25E0	Optimizing array-intensive applications for on-chip multiprocessors
7E268F5E	A Latency-Aware Partitioning Method for Distributed Virtual Environment Systems
5F45A70D	Software defined network for multi-tenancy resource sharing in backhaul networks
7FB08D37	High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement
5D9703D5	Approaches to Legacy System Evolution.
79E1EA3A	Software-Defined Network Exchanges (SDXs): Architecture, services, capabilities, and foundation technologies
80EE8A89	Matching micro-kernels to modern applications using fine-grained memory protection
80989177	FPGA-Based Implementation of a Serial RSA Processor
7F101E5D	The DOG gateway: enabling ontology-based intelligent domotic environments
7EB56AB9	Selection of Proper Neural Network Sizes and Architectures—A Comparative Study
7D774BDE	Improving Reconfigurable Hardware Energy Efficiency and Robustness via DVFS-Scaled Homogeneous MP-SoC
7F1708FA	Architecture framework for business components
7DEFD978	Phoenix: A Relational Storage Component for the Cloud
804C7D43	APRIL: a processor architecture for multiprocessing
7F67EBBF	A system to demonstrate the bistability in molecules for application in a molecular QCA cell
7C4BB8C3	Introduction to neural networks for intelligent control
7DEE0AD0	Automated configuration of distributed applications from reusable software architectures
810903DA	Comparative performance evaluation of cache-coherent NUMA and COMA architectures
80A9BEAA	A Two Level Architecture for High Throughput DCT-Processor and Implementing on FPGA
81410B6E	Hot spot contention and message combining in the simple serial synchronized multistage interconnection network
7F0971F4	Compilers and Computer Architecture
7ADB3C7D	XVCL: XML-based variant configuration language
7E3C3A5C	Design of an optimal test access architecture using a genetic algorithm
782A8740	Large-Scale Video Classification with Convolutional Neural Networks
7FC824BB	Reverse Engineering in the World of Enterprise SOA
8086C810	StarMX: A framework for developing self-managing Java-based systems
80817FB0	Scientific Application Acceleration with Reconfigurable Functional Units
7AADE2AA	High throughput and low power dissipation in QCA pipelines using Bennett clocking
7F9EC7FE	Optimisation Process for Maintaining Evolvability during Software Evolution
7DB5E533	X-Tree: A tree structured multi-processor computer architecture
807EE1E8	Parallel DSP implementation of wavelet transform in image compression
68680A87	Modeling of services and their collaboration in enterprise cloud bus (ECB) using UML 2.0
8073FD5D	A single-chip narrow-band frequency-domain excisor for a Global Positioning System (GPS) receiver
76D3402A	Design of area efficient Reed Solomon decoder
7DFADC75	Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy
7EEF4D65	Elastic history buffer: a low-cost method to improve branch prediction accuracy
7F5B4731	Assessing architectural complexity
80D87189	Multiagent network security system using FIPA-OS
7C75BA5D	Extending parallelism to memory hierarchies in massively parallel systems
7DEA2C20	Simulation of learning and planning by a novel architecture for cognitive technical systems
80C35726	A Novel Architecture and Peer Selection Mechanism for Decentralized-Trackerless BitTorrent Using Dynamic Overlays
7724C5A6	Read, use, simulate, experiment and build: an integrated approach for teaching computer architecture
7D94AC13	An efficient technique of instruction scheduling on a superscalar-based multiprocessor
5F169F91	An object framework for teaching ALU component design in architecture courses
813E0711	Compiler-directed early load-address generation
7E530AB8	Routing layer support for service discovery in mobile ad hoc networks
7E7D841E	A design framework to efficiently explore energy-delay tradeoffs
78938265	Using off-the-shelf middleware to implement connectors in distributed software architectures
7E58B862	Clock frequency and latency in synchronous digital systems
7F2236D2	Dynamic reconfigurable computing architecture for aerospace applications
798D9241	Adaptive Resource Allocation for Interference Management in Small Cell Networks
798EC4D6	Experience assessing an architectural approach to large-scale systematic reuse
8077C16C	VLSI multivariate phase synchronization epileptic seizure detector
7BF55312	Experiment-based project in undergraduate computer architecture
73D17E6E	Real-Time Scheduling on Multicore Platforms
7DF843F7	A Three-port / Three-access Register File For Concurrent Processsing And I/O Communication In A Risc-like Graphics Engine
8163E2B3	A highly configurable cache architecture for embedded systems
806598EB	Towards a secure, tamper-proof grid platform
81463104	Prolog simulation of computer architecture in laboratory activities
7E6742FC	Branch transition rate: a new metric for improved branch classification analysis
80C4DFF6	A Performance Evaluation of Network-Aware Grid Meta-schedulers
770C6209	Transformation of acetaminophen using manganese dioxide − mediated oxidative processes: Reaction rates and pathways
7E7C5302	A low cost, low power, high scalability and dependability processor-cluster platform
7A148EB5	Hardware-software co-design of embedded reconfigurable architectures
803F5D8D	Compiler-directed Data Partitioning for Multicluster Processors
75DDE791	Embedding of tree networks into hypercubes
75A93054	Intrusion Evaluation of Communication Network Architectures for Power Substations
7CB6555F	NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads
7EE18633	Modeling and simulation environment for photonic interconnection networks in high performance computing
7D053EB9	Performance Evaluation of Parallel Large-Scale Lattice Boltzmann Applications on Three Supercomputing Architectures
06B06CC2	N-Tuple Compression: A Novel Method for Compression of Branch Instruction Traces
7D9D9AF8	Evaluating performance of sequential programs in virtual machine environments using design of experiment
806518E4	An automated design specification and verification tool for systolic architectures
81562D32	A new approach to emotion recognition
80546283	Low-Cost BISDC Design for Motion Estimation Computing Array
8043B371	The systematic application of the apprenticeship learning pedagogy to computer tutorial design
7E2904C1	Low cost LDPC decoder for DVB-S2
7ED9A133	A Fault-Tolerant High Performance Cloud Strategy for Scientific Computing
7F5A31D6	Design and implementation of a Radix-100 division unit
7CEC834C	Multidimensional DFT IP Generator for FPGA Platforms
7F855613	Facile: a language and compiler for high-performance processor simulators
75A1594C	ProTaR: An Infrastructure IP for Repairing RAMs in System-on-Chips
7F92D3DA	SPARC implementations: ASIC vs. custom design
7F8620F4	Towards hierarchical cluster based cache coherence for large-scale network-on-chip
75457B8F	Emerging software frameworks for exploiting Polymorphous Computing Architectures
81736DBA	Negotiation as a metaphor for distributed problem solving
7914C3EA	NextMe: Localization Using Cellular Traces in Internet of Things
75150810	A hardware accelerated multilevel visual classifier for embedded visual-assist systems
7F08AC26	An Experts' Perspective on Enterprise Architecture Goals, Framework Adoption and Benefit Assessment
815B18E1	Differentiated caching services; a control-theoretical approach
5E8E3F97	The Structure of Parallel Algorithms
7DE94263	Highly accurate data value prediction using hybrid predictors
7F0C1CAA	A high-performance and memory-efficient architecture for H.264/AVC motion estimation
7DBA4156	Accurate Floating-Point Product and Exponentiation
7E436031	Adaptive Audio-Based Context Recognition
6DEAC062	Architectural simulation system for M.f.a.s.t
7FD980EB	The COMQUAD component container architecture
803B1B7B	A cost-benefit framework for making architectural decisions in a business context
81212758	Cross layer architecture for supporting multiple applications in Wireless Multimedia Sensor Networks
7DC9FBE0	Parallel computer vision on a reconfigurable multiprocessor network
7D6E81B8	Persistent Locality Management of Scientific Application Workflows
7FF139FF	Shifting Inference Control to User Side: Architecture and Protocol
7F936157	Exploiting client cache: a scalable and efficient approach to build large Web cache
83C8A32F	LC3uArch: a graphical simulator of the LC-3 microarchitecture
78DFB00C	Quantum Robots for Teenagers
7DC61770	Leakage current: Moore's law meets static power
7FCC3C2E	Real-time hierarchical visual tracking using a configurable computing machine
7E9DFA75	Combining imperfect coverage with digraph models
80F8BE9C	Non-FPGA-based Field-programmable Self-repairable (FPSR) Microarchitecture
7D0D0DE5	Load Sharing in a Distributed IMS Architecture
7F538060	Using a communication architecture specification in an application-driven retargetable prototyping platform for multiprocessing
7D98276C	Layered data aggregation in cell-phone based wireless sensor networks
7B7464DC	Engineering scalable, cache and space efficient tries for strings
758533CF	Accelaration mechanisms for computer performance enhancements
78A1F281	Self-optimizing architecture for ensuring Quality Attributes in the cloud
7E0372C0	A comparison of homogeneous hierarchical interconnection structures
8164E353	Towards an Automatic Integration of Heterogeneous Services and Devices
80936890	Mapping High-Fidelity Volume Rendering for Medical Imaging to CPU, GPU and Many-Core Architectures
8137001D	Exploration platform of embedded simd architecture for autonomous retinas
7CEBE5D8	Design and Implementation of Subspace-Based Speech Enhancement Under In-Car Noisy Environments
7D08075F	Fusion of soft and hard computing techniques: a multi-dimensional categorization scheme
80FCA120	Lessons learned in developing a low-cost high performance medical imaging cluster
7EFCFA96	Internet-based operations for the Mars Polar Lander mission
7F9E5965	Parallel Implementation of the 2D Discrete Wavelet Transform on Graphics Processing Units: Filter Bank versus Lifting
80E7AFCF	Hierarchical performance modeling for distributed system architectures
7DD6C3C9	Two hardware implementations for the Montgomery modular multiplication: sequential versus parallel
76876BAB	Large-scale parallel configuration interaction. II. Two- and four-component double-group general active space implementation with application to BiH
806AAD8F	Integration of Mobile Devices into Popular Peer-to-Peer Networks
7D0E9E34	Cost effectiveness analysis of different fault tolerance strategies for hypercube systems
033DD967	Systolic arrays - From concept to implementation
792CCC6B	Centralized and Distributed Solutions for Fast Muting Adaptation in LTE-Advanced HetNets
7F1FD397	A H.264 decoder: A design style comparison case study
80E9E8DB	Toward a Framework for Evaluating Heterogeneous Architecture Styles
83788BD8	An implementation of active network for multi radio access technology: Function oriented-networking
5C7BA76C	FPGA implementation of Bayesian network inference for an embedded diagnosis
7D463080	Exploiting inter-processor data sharing for improving behavior of multi-processor SoCs
7FD56534	Using policies to drive autonomic management of virtual systems
7F3642D8	The Livermore distributed storage system: implementation and experiences
7E4EFB67	DWDM-RAM: enabling Grid services with dynamic optical networks
59422059	Elastic provisioning of virtual Hadoop clusters in OpenStack-based Clouds
5B21D8B3	edu.LMC and other LMC simulation approaches: contributions to computer architecture education using the LMC paradigm
7F38F2AB	An NFR-Based Framework for Establishing Traceability between Enterprise Architectures and System Architectures
800A2248	Scheduling with bus access optimization for distributed embedded systems
7E784920	Toward a fully decentralized architecture for multi-sensor data fusion
8054995B	Merging Head and Tail Duplication for Convergent Hyperblock Formation
7EF10CFC	Multiprocessor supercomputers for scientific/engineering applications
809ED59E	Reliable broadcast for fault-tolerance on local computer networks
7FBD94BC	Trace driven simulation using sampled traces
78F19EF2	A scalable architecture for variable block size motion estimation on Field-Programmable Gate Arrays
808011B5	The hierarchical multi-bank DRAM: a high-performance architecture for memory integrated with processors
7D9F448F	A new parallel 2-D FFT architecture
7BF61C7F	Cell Multiprocessor Communication Network: Built for Speed
7D3F17A3	The Crosspoint-Queued Switch
7E87E2A3	An evolutionary approach to system-level synthesis
7B490B3D	UNISM: Unified Scheduling and Mapping for General Networks on Chip
7E1688C6	Derivation of feature component maps by means of concept analysis
75E0BB07	Challenges and Applications for Network-Processor-Based Programmable Routers
7B00CF4B	Optimizing a Retargetable Compiled Simulator to Achieve Near-Native Performance
815F9CAC	Architecture of a mediator for a bioinformatics database federation
7D93D949	Automating the design flow for distributed embedded automotive applications: Keeping your time promises, and optimizing costs, too
7EF45CAB	Towards engineered architecture evolution
59E230CC	A novel VLSI design of DCTQ processor for FPGA implementation
814ABB06	Implications of structured programming for machine architecture
7CFB1136	Architectural support for hypervisor-secure virtualization
803554FB	Toward a Generic Framework for Ubiquitous System
5A3E27EB	New Scalable Decoder Architectures for Reed–Solomon Codes
7EE14B9E	A hierarchical taxonomic system for computer architectures
7F3E2282	Acceleration of conjugate gradient method for circuit simulation using CUDA
7D78B457	Experiences on porting a Parallel Objects environment from a transputer network to a PVM-based system
77712C2A	Scheduling with optimized communication for time-triggered embedded systems
5F976FD0	Towards Architecting for Continuous Delivery
7D4CF226	Methodology for object-oriented system architecture development
7EC2BE03	Efficient Physical Design Methodology for Reducing Test Power Dissipation of Scan-Based Designs
5CE69AB4	Software defined networking-based vehicular Adhoc Network with Fog Computing
7DDFC18F	Error-resilient low-power Viterbi decoders
8136B8D0	Branch with masked squashing in superpipelined processors
7EFD9A4A	Saving energy with architectural and frequency adaptations for multimedia applications
7AC6606E	A study on the role of software architecture in the evolution and quality of software
5A0BE206	Attalea colenda (Arecaceae), a potential lauric oil resource.
7EFB1A0B	Transaction of Service Composition in Pervasive Computing and Its Correctness Analysis Based on ASM
802C31ED	On the use of rewriting logic for verification of distributed software architecture description based LfP
7E9DD4FD	Investigating multicast tree with multiple sources in AMTree protocol
7CFF91D0	Designing efficient parallel algorithms on mech-connected computers with multiple broadcasting
81093130	VLSI implementation of an area-efficient architecture for the Viterbi algorithm
7FFE1E68	Cache configuration exploration on prototyping platforms
7F5B9314	Matrix Inversion on a PIM (Processor-in-Memory)
80542B82	FPGA implementation of an invasive computing architecture
7A2EE03D	The IBM System/370 vector architecture
8126AC3F	Implementations of cyclic cross-ambiguity functions in FPGAs for large scale signals
7EFDB2DA	Reducing wire delay penalty through value prediction
7DEDB706	The process of and the lessons learned from performance tuning of a product family software architecture for mobile phones
7E7E558A	Memory faults in asynchronous microprocessors
8009CD62	The Delta-4 Approach to Dependability in Open Distributed Computing Systems
7F36C20D	Internet of Things: A Survey on Enabling Technologies, Protocols, and Applications
77306548	High Performance Resource Allocation Strategies for Computational Economies
7B8A2900	Advanced computer architectures applied in dynamic process simulation: A review
7E41EE56	Field-Based Branch Prediction for Packet Processing Engines
79771D8F	An Assessment of Integrated Digital Cellular Automata Architectures
7D9E7CD1	A Flow for Self-Reconfigurable Embedded Architectures and Co-Design Environments
7F3AC163	Designing Accelerator-Based Distributed Systems for High Performance
7F2D7D88	Implementation of production systems on message-passing computers
7C3E81EE	The software radio architecture
7F3A0001	A survey of heterogeneous computing: concepts and systems
80281BEC	MetaGrid: a scalable framework for wide-area service deployment and management
7E9FA38C	High-speed double-precision computation of reciprocal, division, square root, and inverse square root
7E0F343A	Schedule-aware performance estimation of communication architecture for efficient design space exploration
7CA46FDD	An intermittent energy internet architecture
7F0F84E1	Block Data Processing Using Commercial Processors
7F0CAA77	A Heterogeneous Data Parallel Computational Model for Cell Broadband Engine
816DE30B	Xbox 360 System Architecture
7CEA2AD0	Integrating logical and physical file models in the MPI-IO implementation for "Clusterfile"
7DAECFCA	Client-server-based mobile robot control
7E4406C8	Evolving Symmetry for Modular System Design
7D660D30	Using quad trees for parallelizing conflict detection in a sequential simulation
8097575E	Software architecture for modular self-reconfigurable robots
5C4F210A	An Analytical Model to Design and Manage a Green SDN/NFV CPE Node
7F010541	Low-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN
7C8DA9FE	ABNO: A feasible SDN approach for multi-vendor IP and optical networks
80D10650	The rapidly deployable radio network
7F309804	Analysis of Cache Performance for Processing XML-Based Application Data on Multi-core Processors
7F045744	Energy-Effectiveness of Pre-Execution and Energy-Aware P-Thread Selection
5AC25CF6	UltraSPARC: compiling for maximum floating-point performance
816CC4E6	MSGR-based low latency complex matrix inversion architecture
739C9BFF	A unified view of CORDIC processor design
7E58BE1F	S4: Distributed Stream Computing Platform
8168107F	A timing-driven synthesis approach of a fast four-stage hybrid adder in Sum-of-Products
7825A2B0	Message repository definitional facility: An architectural model for interprocess communication
8106CC3C	FPGA Implementation of an Interpolation Processor for Soft-Decision Decoding of Reed-Solomon Codes
7D122C5C	A parallel processing architecture for FSS block-matching motion estimation
76068D66	SSDExplorer: A virtual platform for fine-grained design space exploration of Solid State Drives
7E4366A3	An efficient block-based interpreter for MPEG-4 structured audio
7D487C02	Built-in Self-Detection/Correction Architecture for Motion Estimation Computing Arrays
7C761230	A novel FPGA-based SVM classifier
7F0D1334	Architectures and protocols for educational virtual environments
7998A784	Higher radix on-line division
7F6E327A	Fast multivariate signature generation in hardware: The case of rainbow
7F0C3AE0	A static power model for architects
7DA90226	A diagnostic framework for integrated time-triggered architectures
7E593C60	Bank-partition and multi-fetch scheme for floating-point special function units in multi-core systems
80A556DC	A Programmable Multi-Format Video Decoder
7B99C0CA	CONCERT: a cloud-based architecture for next-generation cellular systems
7FE8BB64	A systolic array for computing B A -1
807AA18A	DLX HOTOKADA: A design and implementation of a 32-bit dual core capable DLX microprocessor with single level cache
7F0CC09C	Integrative framework for Service Oriented Architecture composition of business processes
7D280DB5	Counting Dependence Predictors
7CB0A4EA	Truesource: A True Performance for Hierarchical Cloud Monitoring
7A53F3FC	A single-chip multiprocessor for smart terminals
7F058682	Energy-Efficient Design of a Scalable Optical Multiplane Interconnection Architecture
7FCEED10	Experience with modularity in an advanced teleconferencing service deployment
7F254EC0	High Efficiency Architecture of Fast Block Motion Estimation with Real-Time QFHD on H.264 Video Coding
8121C5AC	Householder bidiagonalization on parallel computers with dynamic ring architecture
81084D99	Fuzzy logic microcontroller
7FE84E69	Exploring embedded-systems architectures with Artemis
796BE78A	"CERE": A CachE Recommendation Engine: Efficient Evolutionary Cache Hierarchy Design Space Exploration
7DC63846	A visual servoing architecture for controlling electromechanical systems
73860E42	The diagnostic architecture of the PEGASUS project car
7691622A	An End-to-End Tool Flow for FPGA-Accelerated Scientific Computing
7D53E1B1	Minimal complexity low-latency architectures for Viterbi decoders
7101A39D	An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures
80758BDC	Technology-Driven, Highly-Scalable Dragonfly Topology
7E12C329	Cache memories in dataflow architecture
80751613	A Key Size Configurable High Speed RSA Coprocessor
7DA3FFC8	A Processor-DMA-Based Memory Copy Hardware Accelerator
7F8949DF	A network architecture for heterogeneous mobile computing
7FA40768	Landslide: Systematic Dynamic Race Detection in Kernel Space
81040EA2	An event-driven multi-agent middleware architecture and protocol design for intelligent geographically distributed battlefield training, modeling and simulation
7A704205	Challenges and opportunities for efficient computing with FAWN
7959CC36	An overview of selected hybrid and reconfigurable architectures
7CF6D036	Efficient generation of stream programs from loops
81136C37	Complex division with prescaling of operands
77D1A249	Software implementation of floating-point arithmetic on a reduced-instruction-set processor
80FBD433	A VLSI priority packet queue with overwrite and inheritance
7D65E52B	A model based approach to communication protocol's self-adaptation
78C254C1	Switched multiple instruction, multiple data stream processing
77B8B1EF	HetNet Cloud: Leveraging SDN & Cloud Computing for Wireless Access Virtualization
798F7D7E	Notes on the complexity of systolic programs
5DD18391	SDNMP: Enabling SDN management using traditional NMS
803B59EB	A Set Associative Cache Model with Energy Saving
816FE5AD	A design flow for configurable embedded processors based on optimized instruction set extension synthesis
7E2A26F6	A Hierarchical Cache Scheme for Object Storage System
7D78FA95	The applicability of integrated layer processing
5932D42A	An (architecture-centric) approach for tracing, organizing, and understanding events in event-based software architectures
7F41C978	Multi-domain model-driven design of Industrial Automation and Control Systems
77FD1EDC	Folded-crossed hypercube: a complete interconnection network
7E76BF3D	Exploring High Bandwidth Pipelined Cache Architecture for Scaled Technology
80EC8350	Array-based architecture for FET-based, nanoscale electronics
7D944039	Automated Self-Assembly Programming Paradigm: Initial Investigations
7F76BC9E	A Reconfigurable Mixed-Signal VLSI Implementation of Distributed Arithmetic Used for Finite-Impulse Response Filtering
7DBF344B	GROUP: Dual-Overlay State Management for P2P NVE
7F773BC9	Atomic Vector Operations on Chip Multiprocessors
7FCF81A1	A Configurable Heterogeneous Multicore Architecture With Cellular Neural Network for Real-Time Object Recognition
7D8049DE	A software architecture for integrated service robot development
7D4CB2BA	A massively parallel computation strategy for FDTD: time and space parallelism applied to electromagnetics problems
7DEBE093	An innovative, programmable architecture for ultra-low power motion estimation in reduced memory MPEG-4 encoder
7FF66FD5	Space variant vision and pipelined architecture for time to impact computation
7EB26110	Dynamic control of fuel cell air supply system with power management
7F46000D	Neural network ensembles
78D06179	A dataflow/von Neumann hybrid architecture
7D6BEFCC	xMapper: an architecture-implementation mapping tool
7F93A210	High-throughput sketch update on a low-power stream processor
77144FCA	Software for interactive on-line conferences
7FF4C1FF	A parallel hardware architecture of deblocking filter in H264/AVC
763A668E	Problem Orientation in Developing Computer Architectures
7B556938	Hierarchical PCE in GMPLS-based multi-domain Wavelength Switched Optical Networks
80AE0E6A	An architecture of HMM-based isolated-word speech recognition with tone detection function
80CBE39A	Low power architecture design and compilation techniques for high-performance processors
7D476477	Thread-based programming for the EM-4 hybrid dataflow machine
75EBEE97	Extending FPGA based teaching boards into the area of distributed memory multiprocessors
7E5FE574	Using machine-learning to efficiently explore the architecture/compiler co-design space
79F94E97	Simulated performance of a data-driven database machine
7E888F26	The design of a standard message passing interface for distributed memory concurrent computers
816E3933	Seamless mobility management based on proxy servers
7E4F0111	Supervisor Localization: A Top-Down Approach to Distributed Control of Discrete-Event Systems
812C9A71	RMB-a reconfigurable multiple bus network
7CF980B0	Integrating software agents and IEC 61499 realtime control for reconfigurable distributed manufacturing systems
7CEDCF7A	Low-Latency Factorization Architecture for Algebraic Soft-Decision Decoding of Reed–Solomon Codes
80072E59	On permutation operations in cipher design
7ED7A942	A multiplatform framework for real-time control in nuclear fusion devices
59CB3654	On Instruction Sets and Their Fornmts
8102B73D	Multihop Cellular Networks: Potential Gains, Research Challenges, and a Resource Allocation Framework
7EA76972	Hardware assisted two dimensional ultra fast placement
7EE069D9	A Reflective Information Model for Reusing Software Architecture
7DF78479	Representing Hierarchical Mobility in Software Architectures
8156EE1C	Automatic generation of streaming datapaths for arbitrary fixed permutations
821425B4	A Deep Learning Neural Network for Number Cognition: A bi-cultural study with the iCub
7BA93CAA	System-level assessment and area evaluation of spin wave logic circuits
7F527E40	Using development history sticky notes to understand software architecture
816F7ED2	Mobile Mashup based on P2P: Architecture, design and realization
7DBBCC86	Comparing methodologies for the transition between software requirements and architectures
7AAF8C51	Hierarchical distributed genetic algorithms: a fuzzy logic controller design application
7E0EBC09	Hardware implementation of JPEG2000 encoder for video compression
75303DF9	Reliable Low-Power Multiplier Design Using Fixed-Width Replica Redundancy Block
7B538CB6	New Distributed Approach for an Autonomous Dynamic Management of Interdependent Virtual Machines
7F04ECFD	Improving VLIW Processor Performance Using Three-Dimensional (3D) DRAM Stacking
7DE1A1A8	A history of data-flow languages
7A2A181A	Algorithmic-level exploration of discrete signal transforms for partitioning to distributed hardware architectures
7ED7B0D3	Service-based software: the future for flexible software
7E3DA63B	FPGA Implementation of Blob Recognition
7BA72B0A	Parallel algorithm and VLSI architecture for a robot's inverse kinematics
5F6AF484	Toward a discipline of scenario-based architectural engineering
7A706DA6	Performance issues in parallelized network protocols
816EA31C	Enabling iterative software architecture derivation using early non-functional property evaluation
7E01BF1A	A systolic architecture for LZ based decompression
80078C49	Walk-time address adjustment for improving the accuracy of dynamic branch prediction
803F13F0	Structure-oriented computer architectures
7E2184DC	A data protection unit for NoC-based architectures
80758021	Using UML2.0 and GG for describing the dynamic of software architectures
814140AA	System re-configuration and over-the-air download functions of the software radio prototype supporting PHS and wireless LAN
80217265	Improving the energy efficiency of big cores
80F20DFB	A novel digit-serial systolic array for modular multiplication
7B6FD0F0	Design and implementation of embedded computer vision systems based on particle filters
81776C8A	Extending the Effective Throughput of NoCs With Distributed Shared-Buffer Routers
8015DEBD	High Throughput Architecture for Forward Transforms Module of H.264/AVC Video Coding Standard
80038FDE	A Positive Preprocessing Framework for Mapping Traditional Replica Selection Algorithms
816B98AC	FPGA-Based Embedded System Education
0CAA5C66	M3T: Morphable Multithreaded Memory Tiles
8078D15C	A Comparative Study of Parallel Prefix Adders in FPGA Implementation of EAC
7E515579	An Asynchronous Checkpoint-Based Redundant Multithreading Architecture
7BF06373	A Framework for End-to-End Simulation of High-performance Computing Systems
7F7B4472	An evolutionary algorithm that constructs recurrent neural networks
7F99E616	Design and implementation of a Personal Digital Library platform
7AE05B04	An Advanced-Architectur CMOS/SOS Microprocessor
7CFBE45D	A technique to determine power-efficient, high-performance superscalar processors
7E06B249	Optimizing Dynamic Binary Translation for SIMD Instructions
7D75F307	Implementation of a reconfigurable architecture of discrete wavelet packet transform with three types of multipliers on FPGA
5AF1B878	Characterizing middleware mechanisms for future sensor networks
774BDF3C	Ripple Minimization Through Harmonic Elimination in Asymmetric Interleaved Multiphase DC–DC Converters
7FA12DBD	Context-Aware Systems for Mobile and Ubiquitous Networks
80AA0541	A scalable auto-tuning framework for compiler optimization
7F24398F	Scalable architecture for streaming neural information from implantable multichannel neuroprosthetic devices
7E8853C8	Performance Evaluation of Dynamic Speculative Multithreading with the Cascadia Architecture
7E995BE2	Modularization and hierarchy in a family of operating systems
80D2A678	H/S Co-design of Embedded DBMS with High Speed Buffer Support
771F15E0	Near-Threshold Computing: Reclaiming Moore's Law Through Energy Efficient Integrated Circuits
7E4A43C0	TGKAM: Adaptive Middleware Architecture for Secure Group Communication
7DA5CFF2	Parallel functional disk array for high performance computing
7F2F7B8B	Architecture and performance of SIGMA: a seamless mobility architecture for data networks
7AA26EA0	A cross-layer approach for new reliability-performance trade-offs in MLC NAND flash memories
8074B900	Operating system level support for coherence in distributed object systems
80748CA8	Multicast-based Distributed LVS (MD-LVS) for improving scalability and availability
76998A87	PIN: a binary instrumentation tool for computer architecture research and education
5E50C3FE	A framework architecture for student learning in distributed embedded systems
5DE22605	Aggregation of cloud providers: A review of opportunities and challenges
8014A94E	Intelligent conflict detection and awareness for UAVs
8005168A	On the Effects of Memory Latency and Bandwidth on Supercomputer Application Performance
7E883A31	A connector-based approach for controlled data distribution in RTP architecture
804248BF	A Survey: Genetic Algorithms and the Fast Evolving World of Parallel Computing
7F39D044	Essential Layers, Artifacts, and Dependencies of Enterprise Architecture
7C69A48B	Formal specification of parallel SIMD execution
7DE7F350	Q-MAR: a QoS resource conflict identification model for situation-aware middleware
7CF5D996	An architecture for post-development configuration management in a wide-area network
79A3A1E0	Subsetting the SPEC CPU2006 benchmark suite
80BC4B6D	Improving Scalability of OpenMP Applications on Multi-core Systems Using Large Page Support
7CEC183D	12-Bits 50 MHz Pipelined Low-Voltage ADC Design
7FAC0A2F	Comments on "A multiaccess frame buffer architecture
7E61DA5E	A Security-by-Contract Architecture for Pervasive Services
766C6FBF	Stability and variety – Products, organization and institutionalization in farm tourism
7D075815	Providing Support for Safe Software Architecture Transformations
79A92B7B	Calibration of microprocessor performance models
79918996	QSNET/sup II/: defining high-performance network design
801E47AE	Avoiding Speedup from Bandwidth Overhead in a Practical Output-Queued Packet Switch
7D890654	Processor architecture and data buffering
7E2B560E	Accelerating manycore simulation by efficient NoC interconnection partition on FPGA simulation platform
7DA810A5	Best practices of RUP ® in software product line development
7CF67687	A modular fault-tolerant binary tree architecture with short links
7D03E70A	Towards a load balancer architecture for multi-core mobile communication systems
7DCA4690	Architectures for molecular electronic computers. I. Logic structures and an adder designed from molecular electronic diodes
8017231F	Variable instruction set architecture and its compiler support
77C0D3B9	High-Level Synthesis for Designing Multimode Architectures
7D5A113D	Optical fiber interconnection for the scalable parallel computing system
7F258297	Extending Unix for scalable computing
7DB464CA	An enabling platform for autonomic management of the future internet
7FCA07D3	A two-level pipelined systolic array chip for computing the discrete cosine transform
5C77C098	Low-Power High-Performance Adaptive Computing Architectures for Multimedia Processing
7EDF6003	Reliable broadcasting in wormhole-routed hypercube-connected networks using local safety information
8128EB7D	Heterogeneity in “Homogeneous” Warehouse-Scale Computers: A Performance Opportunity
7DC15565	Reconfigurable motion estimation architecture design on H.264/AVC for power aware mobile application
7D79B1A9	Towards an Autonomic Element Architecture for ASSL
7F38D9FF	Early evaluation of IBM BlueGene/P
6D97C4CF	Victim Migration: Dynamically Adapting Between Private and Shared CMP Caches
7F984863	A Configurable Rete-OO Engine for Reasoning with Different Types of Imperfect Information
7803248E	Microprocessor design issues: thoughts on the road ahead
7FB7B7FC	An architecture for video compression based on the SCAN algorithm
7E111AD4	Plan-based replication for fault-tolerant multi-agent systems
80A54A2F	Financial modeling on the cell broadband engine
7E262639	An efficient scan tree design for test time reduction
811A1DC8	Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework
7790CE11	Fast system-level power profiling for battery-efficient system design
7F1294A2	A transaction-based unified simulation/emulation architecture for functional verification
8152CF82	Design of embedded systems: formal models, validation, and synthesis
7DFF1A0A	Scalable Hybrid Wireless Network-on-Chip Architectures for Multicore Systems
7F5F2869	A Dependency-Aware Hierarchical Service Model for SaaS and Cloud Services
5F2C1366	Effective and efficient test architecture design for SOCs
801D2888	A New BMS Architecture Based on Cell Redundancy
7FF8E8F2	Comparing techniques for the semi-autonomous formation of expert teams
75C6140E	A Contribution to the Establishment of Reference Architectures for Mobile Learning Environments
7CB4B37B	PRMDL: a machine description language for clustered VLIW architectures
80DC27CB	Towards OpenWorld Software Architectures with Semantic Architectural Styles, Components and Connectors
7FB5D58E	P-means, a parallel clustering algorithm for a heterogeneous multi-processor environment
7FCB56A3	Using TLM for exploring bus-based SoC communication architectures
7E0E4F6E	Bittorrent traffic optimization in Wireless Mesh Networks with ALTO service
7BDA99EE	Design of Low-Cost High-Performance Floating-Point Fused Multiply-Add with Reduced Power
7EAED002	Evaluating the Performance of Network Protocol Processing on Multi-core Systems
7EE218B5	Software Architectural Reflection Mechanism for Runtime Adaptation
7F1AC231	Towards a categorical framework to ensure correct software evolutions
7EB80747	Distributed Sequence Alignment Applications for the Public Computing Architecture
7EF1EE92	Communication synthesis and HW/SW integration for embedded system design
843FE9C1	Software reuse architecture, process, and organization for business success
7DF64974	Scenario-Based Architectural Design Decisions Documentation and Evolution
7CEF8E2A	A Lightweight Approach to Distributed Network Diagnosis under Uncertainty
7FAA845D	CompUTE: a runtime infrastructure for device composition
7E2B8FBA	EXECUBE-A New Architecture for Scaleable MPPs
7F7B8D99	Enhancing COPACOBANA for advanced applications in cryptography and cryptanalysis
7EA4EBBF	An Extensive Hardware/Software Co-design on a Descriptor-Based Embedded Java Processor
809BFCA1	Merging the CCA component model with the OGSI framework
807560F7	An Agent-Based Autonomous Component Model for Internetware
80E76EEB	VLSI architecture of low memory and high speed 2D lifting-based discrete wavelet transform for JPEG2000 applications
7F5A9F5D	Moving towards quality attribute driven software architecture reconstruction
8018DA03	Internet-Enabled Calibration: An Analysis of Different Topologies and a Comparison of Two Different Approaches
7D2F7680	Comparing the Specification of a Near-Real Time Commanding System Using Statecharts and AADL
756F0F67	Kernel-Level Design to Support Partitioning and Hierarchical Real-Time Scheduling of ARINC 653 for VxWorks
806CAD0C	A CMOS floating-gate matrix transform imager
7EB06D76	Performance prediction of component based software systems using interface automata
7D28365C	A 5-bit 1.35-GSPS DAC for UWB transceivers
755205E0	Measurement of the initial phase of ozone decomposition in water and wastewater by means of a continuous quench-flow system: Application to disinfection and pharmaceutical oxidation
5EEF3491	Toward the Specification and Design of Industrial Synthetic Ecosystems
7D2186E7	Semantically Enhanced Grid Resource Management
7EC6711A	A virtual DSP architecture for audio applications from a complexity analysis of MPEG-4 structured audio
80D17D60	ALL-TO-ALL BROADCASTING ALGORITHMS ON HONEYCOMB NETWORKS AND APPLICATIONS
803ECF86	Temperature- and Cost-Aware Design of 3D Multiprocessor Architectures
7E09A2A6	A ubiquitous 1-to-k media streaming architecture using the IPv4/IPv6 multicast transition gateway approach
7C9B7CC3	The IBM RISC System/6000 processor: hardware overview
8068B7E0	Mapping and Optimizing 2-D Jacobi Iteration on a Stream Processor
76D77EDC	Using the TOP500 to trace and project technology and architecture trends
7F11E7AC	A fully pipelined parallel CORDIC architecture for half-pel motion estimation
7D70462C	Finite-Element Sparse Matrix Vector Multiplication on Graphic Processing Units
5B18A13A	Application of index coding in information-centric networks
7AC4B939	Efficient and scalable OpenMP-based system-level design
7D486596	Engineering intelligent sensor networks with ASSL and DMF
5FE48A58	Parallel architectures for database systems
814626DB	On the Calibration of Abstract Performance Models for System-level Design Space Exploration
81045EB7	A requirements-driven simulation framework for communication infrastructures design
7DEFFC7C	Recognizers for extracting architectural features from source code
7E55FB32	SAMIE-LSQ: set-associative multiple-instruction entry load/store queue
7E192CC4	Software process ag la algebra: OBJ for OBJ
59A7D7FD	A comparison of classification methods on diagnosis of thyroid diseases
7D80386B	A VLIW architecture for a trace scheduling compiler
8145B962	Investigation of leading HPC I/O performance using a scientific-application derived benchmark
7E5E434D	An object-oriented environment for simulation and evaluation of architectures
76392536	On the role of early architectural assumptions in quality attribute scenarios: a qualitative and quantitative study
7FBAEF4D	Hive: distributed agents for networking things
7EEC7A55	Optimal VLSI sorting with reduced number of processors
7CFD4751	Specification and analysis of system architecture using Rapide
7DFAD702	Solution space reasoning to improve IQ-ASyMTRe in tightly-coupled multirobot tasks
7F56EA60	A New QoS Guaranteed Mechanism Based on SLA in Grid Market
81732D0B	Evaluation of simulation strategies for computer networks on parallel MIMD computers
80A6CFEF	On Cooperative Inter-Domain Path Computation
7EDD272E	Security and Privacy in Distributed Smart Cameras
7F055E1D	Montgomery Modular Multiplication Algorithm on Multi-Core Systems
802EDF5C	A pipeline bubbles reduction technique for the Monsoon dataflow architecture
7E2DC4C0	A 36 fps SXGA 3-D Display Processor Embedding a Programmable 3-D Graphics Rendering Engine
7BB06615	WWW visualisation of computer architecture simulations
7EE5A29D	Towards Real-Time Data Transformation Services over Grids
800A0461	A 0.18 /spl mu/m implementation of a floating-point unit for a processing-in-memory system
7667E214	Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache
798DE486	Application performance on the MIT Alewife machine
75FE0070	Weaving a network of architectural knowledge
7DF09D14	Efficient instruction cache simulation and execution profiling with a threaded-code interpreter
7D414B24	Overview of the ORBIT radio grid testbed for evaluation of next-generation wireless network protocols
809D5E2F	Fast parallel algorithm for ternary multiplication using multivalued I/sup 2/L technology
814865A3	A performance study of monitoring and information services for distributed systems
7764F5B6	VLSI configurable delay commutator for a pipeline split radix FFT architecture
790606FB	Parallel AES algorithm for fast Data Encryption on GPU
8006D84C	Trace-level speculative multithreaded architecture
80391521	Strategies for achieving high performance incremental computing on a network environment
7E3326A8	Evolution Process Component Composition Based on Process Architecture
7D93FEF3	Data and information architectures for large-scale distributed data intensive information systems
812AD8C3	New Techniques for Modeling File Data Distribution on Storage Nodes
7E0C5330	An 80-MFLOPS (peak) 64-b microprocessor for parallel computer
7D6FFA96	Dedicated deep neural network architectures and methods for their training
7A287FFA	A combinatorial architecture for instruction-level parallelism
7DA3815D	Energy-efficient cluster computing with FAWN: workloads and implications
7971D8BB	Precise simulation of interrupts using a rollback mechanism
599CED98	A SDN-based network architecture for cloud resiliency
80531E37	The hyper-deBruijn multiprocessor networks
76913501	Flexible Circuits and Architectures for Ultralow Power
80F3F5A5	Channel partitioning and relay placement in multi-hop cellular networks
7F508192	On the use of pseudorandom sequences for high speed resource allocators in superscalar processors
78C8B096	Silicon Photonics for Exascale Systems
80E8198A	RESTful web services for bridging presence service across technologies and domains: an early feasibility prototype
7EA791CD	Run-time thread sorting to expose data-level parallelism
7FD4DB4C	Theories and models for Internet quality of service
7EA789B4	Multithread execution mechanisms on RICA-1 for massively parallel computation
82600929	Low power unrolled CORDIC architectures
7DA61FE8	Fundamental Design Principles for Embedded Systems: The Architectural Style of the Cross-Domain Architecture GENESYS
7D61D210	The AIS-5000 parallel processor
7D26258F	Automating the composition of middleware configurations
81042B6D	Multiprocessor cache analysis using ATUM
7F6F3709	Delivering QoS in open distributed systems
7FCA37ED	A Computer Architecture to Support Neural Net Simulation
816D0B9E	Architecture-based visualisation of computer based systems
599E719C	Power minimization for clustered routing in network on chip architectures
7764E9B0	Architecture of the TRON VLSI CPU
7CD2036C	CABSR: Congestion Agent Based Source Routing for Network-on-Chip
77ED882C	Instruction scheduling beyond basic blocks
803B4A40	An Improved Systolic Architecture for LU Decomposition
7A42F539	A parallel first-order linear recurrence solver
7D405C85	OSA+ real-time middleware, results and perspectives
7B856495	Massive MIMO or small cell network: Who is more energy efficient?
7F7B7C68	Lessons learned from teaching computer architecture to computer science students
7F5B8FA5	Design of an efficient architecture for real-time image enhancement based on a luma-dependent nonlinear approach
7C70744A	The quest for petascale computing
7E712169	Cross Layer Design to Multi-thread a Data-Pipelining Application on a Multi-processor on Chip
7EE26421	Interactive elaboration of generic designs
7D5CF33C	An Open Distributed Real-time Environment Based on Variable Utilization Server
7E5EAC43	On-chip cache algorithm design for multimedia SOC
7D6BA1DD	Slack: maximizing performance under technological constraints
7A3FECED	Real-Time Implementation of Particle-PHD Filter Based on GPU
7D95809F	Architecture for intelligent control systems
7DE93692	A medium access control scheme for TDD-CDMA cellular networks with two-hop relay architecture
7F73D1EC	A high performance router architecture for interconnection networks
7D3A84B6	A high-performance, low-power linear algebra core
7E32B56B	An investigation of the performance of various instruction-issue buffer topologies
8043ECC6	GRA model driven design process
5EBECADC	Variability Support in Architecture Knowledge Management Approaches: A Systematic Literature Review
7FD5E351	Data fusion architecture for Maritime Surveillance
75DA266B	Performance modeling for systematic performance tuning
7F3751C0	Evolution of the software communication architecture standard
7E3A7B00	A reconfigurable Crypto Sub System for the Software Communication Architecture
80C7F72A	A scalable orthogonal multiprocessor architecture
80C0986E	aEqualized: a novel routing algorithm for the Spidergon network on chip
7F138324	Architecture exploration of QoS control Silicon Intellectual Properties for Cross-Layer Designs in wireless networks
7F7C7FB3	Modulo 2^n+1 Arithmetic Units with Embedded Diminished-to-Normal Conversion
7E204B65	NoCs Simulation Framework for OMNeT++
7F84F62E	mDHT: Multicast-Augmented DHT Architecture for High Availability and Immunity to Churn
7D307EE6	Scalable multicomputer object spaces: a foundation for high performance systems
7E333521	MediaBench: a tool for evaluating and synthesizing multimedia and communications systems
7CEA50AA	ERSA: error resilient system architecture for probabilistic applications
7FAD5ABF	Transparent Fault Tolerance of Device Drivers for Virtual Machines
7F93ABC2	ProfileMe : hardware support for instruction-level profiling on out-of-order processors
7D2391B2	Efficient high-level modeling in the networking domain
8082015A	Virtual memory: issues of implementation
7FAE03BC	A unified architectural tradeoff methodology
752B92DA	YESS: a Y86 pipelined processor simulator
5E6C4A15	Modeling mobile agent systems with high level Petri nets
80CE8A04	Modeling and simulation of an i860-based multiprocessor
7A2B5717	Empathic Computer Architectures and Systems
081D97DE	SLIIC: System-Level Intelligent Intensive Computing
7A9941EB	iFill: an impact-oriented X-filling method for shift- and capture-power reduction in at-speed scan-based testing
8370F420	A Graph-Based Program Representation for Analyzing Hardware Specialization Approaches
69181FE8	On self-similarity and hamiltonicity of dual-cubes
7D1CD87A	Heuristics for Flexible CMP Synthesis
67CED3D0	A Data Flow Computer Architecture with Program and Token Memories
7DAE4011	Hierarchical scalable photonic architectures for high-performance processor interconnection
7555AD16	How computers really work: a children's guide
69C4400E	Cache Optimization for Structured and Unstructured Grid Multigrid
09FF7458	Reconfigurable Cellular Array Architectures for Molecular Electronics
793FD3B5	Embedding arbitrary binary trees in a hypercube
7886FFBF	Parametric, Secure and Compact Implementation of RSA on FPGA
81664664	An FFT processor based on the SIC architecture with asynchronous PE
7B8A2F08	And Now a Case for More Complex Instruction Sets
81523DEA	A coarse-grained Dynamically Reconfigurable MAC Processor for power-sensitive multi-standard devices
80292951	Load balancing schemes for high-throughput distributed fault-tolerant servers
72DE22A6	Evaluation of FFT for GPU Cluster Using Tightly Coupled Accelerators Architecture
80C0FC44	Using Model Trees for Computer Architecture Performance Analysis of Software Applications
812C45BF	On Applying Graph Theory to ILP Analysis
7F7F5DC4	A high-performance VLSI architecture for the histogram peak-climbing data clustering algorithm
7F50D087	Metrics of Graph Abstraction for Component-Based Software Architecture
7FBE12F3	Fast maximum intensity projections of large medical data sets by exploiting hierarchical memory architectures
7F6D678C	A Senior-Level Course in Hardware-Software Codesign
7DDCB617	High-throughput hardware-efficient digit-serial architecture for field multiplication over GF(2 m )
7F387DE2	Networked virtual worlds
7E012F97	Toward a software product line for affective-driven self-adaptive systems
7AB95E36	Parallel high-throughput limited search trellis decoder VLSI design
7820EF77	Algorithm and Architecture Design of Bandwidth-Oriented Motion Estimation for Real-Time Mobile Video Applications
7DBBEF21	A Network Architecture to Easily Control Devices
771BE504	Enhancing the Performance of a Parallel Solver for Turbulent Reacting Flow Simulations
7F173A87	Capturing Software Architectural Design Decisions
813CBD5C	Mixed-Integer Evolutionary Optimization of Artificial Neural Networks
77C5C66B	Hardware implementation of processor allocation schemes for mesh-based chip multiprocessors
7E5A4BF3	Analysis of the TRIPS prototype block predictor
7F71983C	Ciao: a graphical navigator for software and document repositories
734A12D5	ILIR '01: SSC San Diego In-House Laboratory Independent Research 2001 Annual Report
75BBC504	SimWattch: Integrating Complete-System and User-Level Performance and Power Simulators
7FE19630	A flexible state-metric recursion unit for a multi-standard BCJR decoder
7C167EB9	Haemo dialysis software architecture design experiences
800A8EB3	On negotiating automatic device configuration in smart environments
768A299A	A high radix montgomery multiplier with concurrent error detection
7D67F80F	IRIS: A Firmware Design Methodology for SIMD Architectures
084EABF4	Semantic Web in a Pervasive Context-Aware Architecture
7EBAF32A	Predicting microarchitectural power using Interval Based Hierarchical Support Vector Machine
7FEA5DF0	Efficient CRT RSA with SCA Countermeasures
7D8E34D4	Rerun: Exploiting Episodes for Lightweight Memory Race Recording
812335EF	Automatic simulation to predict software architecture reliability
80C53063	Recent developments in enabling technologies for software defined radio
5CF76658	A FPGA-based behavioral control system for a mobile robot
7EC04998	Assessing random dynamical network architectures for nanoelectronics
77FF6A74	An Architectural Comparison of 32-Bit Microprocessors
7FC1770D	An energy-conscious exploration methodology for reconfigurable DSPs
80B5FEBA	Data formats and arithmetic operators for serial/parallel trade-offs in pipelined architectures
81652017	Performance Analysis of Cell Broadband Engine for High Memory Bandwidth Applications
806D26DA	Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards
7F293FE0	Design and Implementation of a Network-Centric Micro-Mobility Architecture
7FD6980D	Architecture support for single address space operating systems
7D8B5CED	Bottlenecks in parallel algorithms for power system stability analysis
7EA74D4E	Using offline and online BIST to improve system dependability - the TTPC-C example
588E77F8	Self-Organizing trees and forests: a powerful tool in pattern clustering and recognition
7E54C843	Mapping method of reconfigurable cell matrices based on nanoscale devices using inter-stage fixed interconnection scheme
810D3758	Research on Multi-dimensional Cellular Automation Pseudorandom Generator of LFSR Architecture
7FDEBDA6	Multithreaded Extension to Multicluster VLIW Processors for Embedded Applications
7D1111A4	Granularly-pipelined CORDIC processors for sine and cosine generators
64F4CF3E	Dynamic, competitive scheduling of multiple DAGs in a distributed heterogeneous environment
78EEB45F	Parallel Branch and Bound on a CPU-GPU System
7D4E0033	A scalable reconfiguration mechanism for fast dynamic reconfiguration
810CA630	Real-time brute force SAR processing
7F5759EF	On mapping a tracking algorithm onto parallel processors
755B980F	A proposal to introduce power and energy notions in computer architecture laboratories
7DA3410B	MO-GART: Multiobjective genetic ART architectures
7D696400	Transition from Requirements to Architecture: A Review and Future Perspective
7EFC60F6	A design of Reed-Solomon decoder with systolic-array structure
5843B2C7	A power-aware GALS architecture for real-time algorithm-specific tasks
809A048E	Efficient exploration of bus-based system-on-chip architectures
7FC45135	Multi-Decision Supervisory Control: Parallel Decentralized Architectures Cooperating for Controlling Discrete Event Systems
7AFC5E21	Design of a LISP-based microprocessor
7619B728	Architectural design decision: Existing models and tools
7F8C5B01	Automatic translation of software binaries onto FPGAs
7E7479E9	A scalable pipelined complex valued matrix inversion architecture
7F3F0EB7	Technology intercepts for the S-APAS architecture
79198E19	Concurrent error detection at architectural level
82D71442	Piecewise Arithmetic Expressions of Numeric Functions and Their Application to Design of Numeric Function Generators
7F780813	Security and Survivability Reasoning Frameworks and Architectural Design Tactics
813B8BC6	Fault-tolerant architecture for high performance embedded system applications
7A48EF58	A New Architecture for the Viterbi Decoder for Code Rate k/n1
585D6ABB	Towards an Analytical Framework to Enhance Teaching Support in Digital Systems Design Course
80EFC32E	Hiding memory latency using dynamic scheduling in shared-memory multiprocessors
7A48A482	Monitoring batch lipase catalyzed interesterification of palm oil and fractions by differential scanning calorimetry
7D9181DA	A model driven ontology-based architecture for supporting the quality of services in pervasive telemedicine applications
7D76B8F7	VLSI Architecture of a 4×4 MIMO-OFDM Transceiver for over 1-Gbps Data Transmission
7DAE843F	A Low-Energy Set-Associative I-Cache Design with Last Accessed Way Based Replacement and Predicting Access Policy
7E5DDB5E	Multiprocessor System-on-Chip (MPSoC) Technology
80195B40	Coordination Behavioral Structure: A Web Services Coordination Model in Dynamic Environment
7F0C502E	CSP-Based Sensor Network Architecture for Reconfigurable Measurement Systems
7DDECFF0	Multi-domain fault management architecture based on a shared ontology-based knowledge plane
5BFFA22A	A Basis for Composition Language CL
7C61420E	Location of Processor Allocator and Job Scheduler and Its Impact on CMP Performance
78C9C6D0	Workload-aware neuromorphic design of low-power supply voltage controller
7ADB283C	Generating Complete Controllable Test Suites for Distributed Testing
5C48D863	Adapting the EPON MAC protocol to a metropolitan burst switching network
7EC643F2	Simple and efficient relational querying of software structures
7D5DE0F3	The Saxpy Matrix-1: A General-Purpose Systolic Computer
79FF43F2	Development of a Driver Lateral Control Model by Integrating Neuromuscular Dynamics Into the Queuing Network-Based Driver Model
7CCDABBB	A Survey of Proposed Architectures for the Execution of Functional Languages
58ED2A21	A Unified Approach to Architecture Conformance Checking
813B8CCE	Windowed FIFOs for FPGA-based Multiprocessor Systems
80E0792E	A methodology for precise comparisons of processor core architectures for homogeneous many-core DSP platforms
7CAAD3F2	Galois field hardware architectures for network coding
6701D6FA	Systolic Priority Queues.
7E7CEDA9	Multi-threaded vectorization
7F68E427	Hierarchical architectural design, simulation and evaluation
7FFE37EA	A data traffic efficient H.264 deblocking IP
7BA4E8E1	On implementing large binary tree architectures in VLSI and WSI
7D265037	High-level static and dynamic visualisation of software architectures
5E50CE00	SLA-Aware Tenant Placement and Dynamic Resource Provision in SaaS
5BAF333E	Providing Fine-Grained Access Control for Mobile Programs Through Binary Editing
7DBEDA91	The optimum pipeline depth for a microprocessor
7EDD4821	SOA as an Effective Tool for the Flexible Management of Increased Service Heterogeneity in Converged Enterprise Networks
5B9B8DAB	A Survey of Hands-on Assignments and Projects in Undergraduate Computer Architecture Courses
6088D3E8	The architecture tradeoff analysis method
78B82248	A dynamic scheduling logic for exploiting multiple functional units in single chip multithreaded architectures
7C84E179	Runnemede: An architecture for Ubiquitous High-Performance Computing
7FF5D2F1	Software acceleration using coprocessors: is it worth the effort?
7F80471A	Mapping the WRSPM Model to Model-Driven Architecture Models
80419719	A Reusable Process Control System Framework for the Orbiting Carbon Observatory and NPP Sounder PEATE Missions
7E2DFB41	Design and implementation of an SAN system based on the fiber channel protocol
78802A56	Adaptable Particle-in-Cell algorithms for graphical processing units
7D2B4180	A novel modular systolic array architecture for full-search block matching motion estimation
7DD0B59C	Using Machine Learning to Guide Architecture Simulation
7D3ABFD0	Fast routing computation on InfiniBand networks
7F2CE70A	Analytical Fixed-Point Accuracy Evaluation in Linear Time-Invariant Systems
7DA04E73	CSMT: Simultaneous Multithreading for Clustered VLIW Processors
7FFF7BF4	Performance evaluation of multi-operand fast decimal adders
80AE16DD	Using Simulation to Validate Style-Specific Architectural Refactoring Patterns
80F7354D	Matchmaking and implementation issues for a P2P desktop grid
77930475	Trusted system concepts
7F93DBC9	Real-time CORBA
80E66246	Thermal optimization for micro-architectures through selective block replication
7BEF5F79	MP/C: A Multiprocessor/Computer Architecture
78E5684D	Decision fusion and supervisor synthesis in decentralized discrete-event systems
802D4B82	How to not get frustrated with neural networks
7E8A3794	On Sorting Multiple Bitonic Sequences
80FC062F	A component-based architecture for cognitive radio resource management
7E1B26C8	The impact of packaging on product competition
7EBC667A	A log-based redundant architecture for reliable parallel computation
80D47A2F	Automated On-Ramp Merging System for Congested Traffic Situations
79F7B81C	Input-queued switching with QoS guarantees
7FCDE1FF	A Structural Object Programming Model, Architecture, Chip and Tools for Reconfigurable Computing
7E3196C1	Tests: The Architect's Best Friend
7AC0446E	A hybrid tool for the performance evaluation of NUMA architectures
7E989512	Design of a Configurable Auction Server for Resource Allocation in Grid
81131755	Computer architecture simulation applets for use in teaching
7FB2735D	Critical issues of centralized and cloudified LTE-FDD Radio Access Networks
78A586C3	A VLSI architecture for fast inversion in GF(2/sup m/)
7D5A1F33	A tool for environment deployment in clusters and light grids
7D42E663	An instruction set and microarchitecture for instruction level distributed processing
7D73AFB7	Design of a parallel neural processor
7D96017B	AIREN: A Novel Integration of On-Chip and Off-Chip FPGA Networks
5CF49916	Solving problems on concurrent processors
7570C072	Microarchitecture modelling through ADL
80D03D7D	Applying a 3-D-GUI to a distributed network management system
80A68479	Bit-parallel arithmetic in a massively-parallel associative processor
7679EA70	Developing Self-Managing Embedded Systems with ASSL
6E5741BE	Optimal BPC Permutations on a Cube Connected SIMD Computer
7E0B429E	Mapping scientific applications on a large-scale data-path accelerator implemented by single-flux quantum (SFQ) circuits
7F2E842E	A general interprocedural framework for placement of split-phase large latency operations
60F3E84B	Auto-Tuning the Java Virtual Machine
751DC2FF	Nonlinear Multi-Error Correction Codes for Reliable MLC nand Flash Memories
81382C46	DCT/IDCT processor design for high data rate image coding
7DB6BAAB	Sensitivity-driven co-synthesis of distributed embedded systems
75D833F7	Low-power and real-time address translation through arithmetic operations for virtual memory support in embedded systems
7CDAB6F4	System-level power/performance analysis for embedded systems design
79C50726	A Memory Efficient Architecture for Deblocking Filter in H.264 Using Vertical Processing Order
797A4BF1	Performance characterization of a Quad Pentium Pro SMP using OLTP workloads
7D907290	New algorithm for signed integer comparison in four-moduli superset {2 n , 2 n −1, 2 n +1, 2 n+1 −1}
7CF0AEB7	An Agent Infrastructure for Distributed Simulations over HLA and a Case Study Using Unmanned Aerial Vehicles
7E5494F2	Splitting a Large Software Archive for Easing Future Software Evolution - An Industrial Experience Report using Formal Concept Analysis
808118CC	A PC-based software receiver using a novel front-end technology
7EB8A464	An open electronic system level multi-SPARC virtual platform and its toolchain
7FF4E3F7	Cascaded refactoring for framework development and evolution
815BF57B	Fault detection and recovery in a data-driven real-time multiprocessor
7DFDAAA5	Novel mapping of a linear QR architecture
7F57B858	Dynamic resizing of superscalar datapath components for energy efficiency
7F8E54CF	Learning with memristive devices: How should we model their behavior?
7F6F2733	An interconnection network that exploits locality of communication
621F88F9	A sliding memory plane array processor
7C405C4E	Point-to-multipoint in-band mmwave backhaul for 5G networks
810DA822	ControlWare: a middleware architecture for feedback control of software performance
7F2430F1	Dynamic load balancing in multicomputer database systems using partition tuning
7F299253	An Interactive Graphical Trace-Driven Simulator for Teaching Branch Prediction in Computer Architecture
7F4BF78F	Direct downconversion of multiple RF signals using bandpass sampling
80B0C87B	Quadrant-based XYZ dimension order routing algorithm for 3-D Asymmetric Torus Routing Chip (ATRC)
81264F31	Experiences from Representing Software Architecture in a Large Industrial Project Using Model Driven Development
774AA18C	Synthesis for SoC architecture using VCores
7C73CE11	Subspace scheduling and parallel implementation of non-systolic regular iterative algorithms
7CF0DB7B	A New High-Speed Architecture for Reed-Solomon Decoder
5E36B8A7	An optimized architecture for implementing image convolution with reconfigurable hardware
7F7DAC0F	Network status observation for a dynamic object relocation protocol
7F2EDA20	HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform
59503026	Parallel DNA sequence alignment on the cell broadband engine
7D85CD8F	A Goal-Oriented Requirements Modelling Language for Enterprise Architecture
76DFA961	Lagrange's polynomial based farrow filter implementation for SDR
7E8F5155	An optimal algorithm for the angle-restricted all nearest neighbor problem on the reconfigurable mesh, with applications
802E23AD	Embryonics: a new family of coarse-grained field-programmable gate array with self-repair and self-reproducing properties
7188026A	CHERI: A Hybrid Capability-System Architecture for Scalable Software Compartmentalization
75B81D83	Optimal broadcasting in the back to back d -ary trees
7BA72663	Run-Time Integration of Reconfigurable Video Processing Systems
801C5A79	Design and Implementation of IPsec on a Bare PC
7D9E3EA5	Hardware-software co-synthesis of bus architecture embedded devices
806AF399	Design space exploration of present implementations for FPGAS
7FD50D72	Bit-parallel systolic multipliers for GF(2/sup m/) fields defined by all-one and equally spaced polynomials
6CE3E318	Fault Tolerance in Binary Tree Architectures
7AB10ABC	A forecast of the future of computation
7D63365D	Localized Independent Packet Scheduling for Buffered Crossbar Switches
7FB6E833	Processor autonomy and its effect on parallel program execution
7EFA4640	A reconfigurable computing architecture for microsensors
7EE603FF	Application of Space Station Freedom (SSF) DMS technology to fault tolerant avionics systems
7EE9BE44	Designing Efficient Asynchronous Memory Operations Using Hardware Copy Engine: A Case Study with I/OAT
80D054DC	VLSI architecture for SAR data compression
7E20CA25	Automatic Identification of Timing Anomalies for Cycle-Accurate Worst-Case Execution Time Analysis
7E811AEB	A model for address-oriented software and hardware
804EDE87	Establishing and Monitoring SLAs in Complex Service Based Systems
7BEB53D8	Efficient memory management of a hierarchical and a hybrid main memory for MN-MATE platform
80A59534	Handling FT-CORBA compliant interoperable object group references
7D2DC1E0	Implementation of an MHT-based object detection algorithm on a 2-D processor mesh
7D237F64	A Five-layers Open-Architecture Robot Controller Applied to Interaction Tasks
7AF28DE5	Efficient fault simulation on many-core processors
7B36AE9A	Recent Advances in Underlay Heterogeneous Networks: Interference Control, Resource Allocation, and Self-Organization
7A5D2881	Quantum Computing for Computer Architects, Second Edition
7EED0D95	TIDeFlow: The Time Iterated Dependency Flow Execution Model
77587402	Distributed algorithms for synchronizing interprocess communication within real time
7E1CFBD4	The vector floating-point unit in a synergistic processor element of a CELL processor
7F7B84FD	System-level design space exploration for dedicated heterogeneous multi-processor systems
7F25A6FC	A real time video processing framework for hardware realization of neighborhood operations with FPGAs
7EE57FE8	Microarchitecture-based introspection: a technique for transient-fault tolerance in microprocessors
7AD9F84B	Parallel simulation of cellular neural networks
7E6B2B98	Rapid prototyping of communication architectures
769D8AB6	A floorplan-driven high-level synthesis algorithm with operation chainings using chaining enumeration
7F5CA111	Stampede RT: Programming Abstractions for Live Streaming Applications
806E5E69	Benefits of SOA: Evaluation of an implemented scenario against alternative architectures
7D30ED7C	An Embedded Software Architecture for Robot with Variable Structures
5AE937C5	Transitive closure on the imagine stream processor
78F35167	Dynamic construction of circuits for reactive traffic in homogeneous CMPs
7DAC61EE	Early Register Deallocation Mechanisms Using Checkpointed Register Files
07CB6625	Massively parallel neural computation
7DD073D8	A technique of data streams speculation for heterogeneous MC-DSPs
7D7FB3F1	VIPER: A 25-MHz, 100-MIPS peak VLIW microprocessor
7E8D9DA1	A memory efficient array architecture for real-time motion estimation
7F641024	A multi-functional dot product unit with SIMD architecture for embedded 3D graphics engine
7E7247B7	An enhanced computer networks course
80B9ABAC	Dynamically scheduling VLIW instructions with dependency information
812D471E	High performance VLSI architecture for data clustering targeted at computer vision
0772579D	Checking and Measuring the Architectural Structural Conformance of Object-Oriented Systems
75A0538B	Benchmarking Internet servers on superscalar machines
80E92C85	High Efficiency Counter Mode Security Architecture via Prediction and Precomputation
7EA13C98	Rapid design of specific MPSoC prototype within FPGA
77BDE8A5	Are the current architectural practices suitable for safety aspects of medical devices? An exploratory investigation
6D40E8C3	Next generation middleware: requirements, architecture, and prototypes
813F8FA7	The processor working set and its use in scheduling multiprocessor systems
7E7A5AAE	An overview of configurable computing machines for software radio handsets
80624936	Decoupled I/O for Data-Intensive High Performance Computing
7EB5F17E	A data-parallel programming model for reconfigurable architectures
7FDB8A45	A High-Performance Architecture of the Double-Mode Binary Coder for H.264.AVC
80EDB3BB	Multi-subsystem protocol architectures: motivation and experience with an adapter-based approach
8033B076	Cache Refill/Access Decoupling for Vector Machines
7EE2EC41	SpaceTwist: Managing the Trade-Offs Among Location Privacy, Query Performance, and Query Accuracy in Mobile Services
7DE90D24	An energy-aware multiplier based on a Configurable-Reuse of points design methodology
80EC5A09	Advances and future challenges in binary translation and optimization
801EBD80	Design techniques for silicon compiler implementations of high-speed FIR digital filters
7DDCDC8C	A VLSI architecture of a K-best lattice decoding algorithm for MIMO channels
8157947A	Learning architectures with enhanced capabilities and easier training
7F566867	Testing Network-on-Chip Communication Fabrics
59E39900	Efficient Router Architecture, Design and Performance Exploration for Many-Core Hybrid Photonic Network-on-Chip (2D-PHENIC)
80BBA951	An Analysis of the Intel 80×86 Security Architecture and Implementations
7FC484C0	Performance comparison of GPU and FPGA architectures for the SVM training problem
7EECB204	Architectural models for global automation systems
7DFEA9F1	Mapping to reduce contention in multiprocessor architectures
5EDC2A2C	Data-centric service-oriented management of things
7C084E8B	R3TOS: A reliable reconfigurable real-time operating system
7D98C41B	Exploitation of control parallelism in data parallel algorithms
80A8C799	2-D digital filter architectures without global broadcast and some symmetry applications
7F2BF8B6	The architecture of massively parallel processor CP-PACS
7ED318FE	Comparative performance evaluation of hot spot contention between MIN-based and ring-based shared-memory architectures
71ABA6BF	ECO: an empirical-based compilation and optimization system
7D1983A8	Heuristic technique for processor and link assignment in multicomputers
5E277E42	A secure isolation of software activities in tiny scale systems
7F05A1F8	A high performance VLIW processor for finite field arithmetic
80C2796F	An assessment of FPGA suitability for implementation of real-time motion estimation
7669740A	Automated Design Architecture for 1-D Cellular Automata Using Quantum Cellular Automata
801ADB52	State-Space Synthesis of Virtual Auditory Space
651EF31C	Industrial evaluation of DRAM SIMM tests
7D37E464	Holonic communication structure in the team of cooperative autonomous mobile robots
8001DE28	Neural Network-Based Thermal Simulation of Integrated Circuits on GPUs
80B081E7	A flexible modeling and simulation framework for Design Space Exploration
8112B47F	Novel Non-linear Inverse Quantization Algorithm and its Architecture for Digital Audio Codecs
81130A6D	Building quantum wires: the long and the short of it
7DAA9502	Towards Self-Organizing Service-Oriented Architectures
7C4C1C0A	Novel Test-Mode-Only Scan Attack and Countermeasure for Compression-Based Scan Architectures
7FA3A161	COPACOBANA A Cost-Optimized Special-Purpose Hardware for Code-Breaking
8027337B	Retargetable generation of TLM bus interfaces for MP-SoC platforms
815C5F85	System Virtualization Tools for Software Development
7A0D343D	Continuous computation in engineered gene circuits
717FA839	An efficient runtime instruction block verification for secure embedded systems
80972C46	Supporting fault-tolerant parallel programming in Linda
80DB68ED	A WSRF-Compliant Debugger for Grid Applications
7D962968	Reconfiguration for power saving in real-time motion estimation
8092CB44	Does the code match the design? A process for architecture evaluation
813C4F59	Quantifying Thread Vulnerability for Multicore Architectures
7A75B806	Towards Bridging the Gap between Goal-Oriented Requirements Engineering and Compositional Architecture Development
76577E99	A microprocessor survey course: exploring advanced computer architecture in practice
844F6D88	Computing resource transformation, consolidation and decomposition in hybrid clouds
7F5D60E0	Cheops: a reconfigurable data-flow system for video processing
7E299B0D	Using horizontal prefetching to circumvent the jump problem
80B555C3	Transitioning a model-based software engineering architectural style to Ada 95
8091AA83	Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme
7C435AB0	Enterprise-oriented cybersecurity management
7D7C1A4C	A library-based approach to portable, parallel, object-oriented programming: interface, implementation, and application
7DA1C720	A style-aware architectural middleware for resource-constrained, distributed systems
7C83E0C5	IoT service framework based on mega data center and micro data center in PMIPv6 environment for smart devices
81278AD6	Scan Islands - a scan partitioning architecture and its implementation on the Alpha 21364 processor
757123CB	Self-assessment procedure XII: a self-assessment procedure dealing with computer architecture
80275D23	A scalable computing and memory architecture for variable block size motion estimation on Field-Programmable Gate Arrays
78D75971	Cross stratum optimization algorithms for network and application resources
7E18F0DC	A Hybrid Task Scheduling for Multi-Core Platform
7D70209B	The performance realities of massively parallel processors: a case study
8090CF41	Periodically regular chordal rings
7EB6C348	Fully distributed three-tier active software replication
5CFFDE60	Supporting Multiparadigm Programming on Actor Architectures
800EA559	CAPRI: prediction of compaction-adequacy for handling control-divergence in GPGPU architectures
75ABA683	Cohesion: An Adaptive Hybrid Memory Model for Accelerators
79D0C9CD	A Portable Tool for Running MPI Applications in the Cloud
7DCEF18C	An integrated hardware-software cosimulation environment with automated interface generation
7EC0416E	Novel Table Lookup-Based Algorithms for High-Performance CRC Generation
7D6B4E6C	Low Cost Cluster Architectures for Parallel and Distributed Processing
80673D88	Multilanguage parallel programming of heterogeneous machines
7704B3A2	A 90mW/GFlop 3.4GHz Reconfigurable Fused/Continuous Multiply-Accumulator for Floating-Point and Integer Operands in 65nm
74939098	Model checking of Multi Agent System architectures using BigMC
8136E234	FPGA-based embedded visual servoing platform for quick response visual servoing
7D32D3A3	Sorting n numbers on n × n reconfigurable meshes with buses
60DAD5E7	Design for diagnosability and diagnostic strategies of WSI array architectures
8033C8C7	On-Chip Communication in Run-Time Assembled Reconfigurable Systems
83AD3E4B	What Makes an Architect Successful?
832589BA	GAMMA—a high performance dataflow database machine
7CE8799C	An Efficient Distributed Arithmetic Based VLSI Architecture for DCT
5E94B05C	Adaptive Resource Management in the Cloud: The CORT (Cloud Open Resource Trading) Case Study
8099455D	A Reconfigurable ASIP for Convolutional and Turbo Decoding in an SDR Environment
08C8DBB6	Distributed Real-Time Systems with Minimal Energy Consumption: Analysis and Synthesis
7EC15AAF	An Adaptative Framework Architecture for RFID Applications
7E7F7A98	Security architecture for a virtual heterogeneous machine
789EC46F	Effective machine descriptors for Ada
81181B3E	Scaling the Performance of Tiled Processor Architectures with On-Chip-Network Topology
8150E243	Modeling yield of carbon-nanotube/silicon-nanowire FET-based nanoarray architecture with h-hot addressing scheme
752746AB	Re-inventing electromagnetics: supercomputing solution of Maxwell's equations via direct time integration on space grids
7E9F90E3	Parallel and Pipeline Architectures for High-Throughput Computation of Multilevel 3-D DWT
76EECDD3	Further Exploring the Strength of Prediction in the Factorization of Soft-Decision Reed–Solomon Decoding
758529AE	Loop optimization for horizontal microcoded machines
7D930069	A semantic foundation for architectural reengineering and interchange
7C8788AE	Providing a laboratory for instruction set design
79C7A876	Toward type-oriented dynamic vertical migration
7ADAD6BD	Runtime Resource Management in Heterogeneous System Architectures: The SAVE Approach
80FC80DD	Performance analysis of on-chip communication architecture in MPSoC
7DB02A9F	Performance estimation in a simultaneous multithreading processor
59C42AA8	A static data flow simulation study at Ames Research Center
7F95A6D1	Employing nested OpenMP for the parallelization of multi-zone computational fluid dynamics applications
5F6E5A9E	RMSC: A Cell Slicing Controller for Virtualized Multi-Tenant Mobile Networks
7CDD54D2	McGrid: framework for optimizing grid middleware on multi-core processors
7FF855B6	Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique
8004D593	An Approach to Optimize Intra-ECU Communication Based on Mapping of AUTOSAR Runnable Entities
81675D58	Pinpointing data locality problems using data-centric analysis
7FC59979	Low-cost variable-length FFT processor for DVB-T/H applications
7D08810F	Digital broadcasting for context-aware services in tourism
805458C8	Low-power application-specific processor for FFT computations
811B0FAD	An architecture workbench for multicomputers
805FD8B2	A Decompilation Approach to Partitioning Software for Microprocessor/FPGA Platforms
7F2712E2	Performance analysis using pipeline visualization
7E34B37F	Reusable context pipelining for low power coarse-grained reconfigurable architecture
7E43F4D1	Architecture Compliance Checking at Runtime: An Industry Experience Report
7DE274B1	Malicious Code Detection Architecture Inspired by Human Immune System
7E1EC686	Dynamic thermal management in 3D multicore architectures
7D04C2E9	Field-testing IMPACT EPIC research results in Itanium 2
7E5258D0	Comparative study of parallel vs. distributed genetic algorithm implementation for ATM networking environment
7DB62DB9	BIONETS architecture: from networks to SerWorks
7E405ACE	RAID-x: a new distributed disk array for I/O-centric cluster computing
7D4E2B87	A flexible template for H.264/AVC block matching motion estimation architectures
588E4E58	Accelerating compressive sensing reconstruction OMP algorithm with CPU, GPU, FPGA and domain specific many-core
8169087B	Programmable Numerical Function Generators for Two-Variable Functions
7CECFB0A	Improving NAND Flash Based Disk Caches
77199B8E	DesertFD: a finite-domain constraint based tool for design space exploration
8102ED89	Reconfigurable architecture for elementary functions evaluation
7E962E21	AntCrawlers: Focused Crawling Agents Based on the Idea of Ants
7F33A404	Dynamic effort scaling: managing the quality-efficiency tradeoff
7FF85F2E	Data Vitalization: A New Paradigm for Large-Scale Dataset Analysis
7CE3F6D0	On-Chip Interconnection Architecture of the Tile Processor
80030158	A decade of hardware/software codesign
7E1715FB	NANOLAB-a tool for evaluating reliability of defect-tolerant nanoarchitectures
7E90B6B1	Half-price architecture
806FFE81	Systolic implementations of two-dimensional recursive digital filters
5FC087FB	Experience Using the Web-Based Tool Wiki for Architecture Documentation
80269D40	RAIDframe: rapid prototyping for disk arrays
7D1ED1B5	Realization of a programmable rank-order filter architecture using capacitive threshold logic gates
7C59BA2F	Reconfigurable Cellular Computers
7D395A81	Image processing on the OTIS-mesh optoelectronic computer
763E3909	Stretching the boundaries of simulation software
7FBF9032	A component-based visual simulator for MIPS32 processors
751F6792	Robustness Indicators for Cloud-Based Systems Topologies
7D8805B2	A blackboard-based software maintenance expert system
7D50939B	A cost-error optimized architecture for 9/7 lifting based Discrete Wavelet Transform with balanced pipeline stages
7F467901	Systematic objective-driven computer architecture optimization
7F9A42A3	Use of redundant binary representation for fault-tolerant arithmetic array processors
7E98D623	Moving into a new software project landscape
79C00AFB	GALS-Based LPSP: Implementation of a Novel Architecture for Low Power High Performance Security Processors
7D4DB2C3	Matrix Inversion on the Cell/B.E. Processor
80C05217	An Efficient Pipelined VLSI Architecture for Lifting-Based 2D-Discrete Wavelet Transform
7EE7B7B2	Preserving the Exception Handling Design Rules in Software Product Line Context: A Practical Approach
7F6D1E64	Compiler-controlled caching in superword register files for multimedia extension architectures
7D4DB72F	Meta-headers: Top-down networking architecture with application-specific constraints
8046AE7C	Analysis of Load-Balanced Switch with Finite Buffers
7E044F09	A unified framework for software process enactment and improvement
6934E573	Adaptive explicitly parallel instruction computing
7E12F507	Hardware development for pervasive healthcare systems: Current status and future directions
81340A32	Multi-user Gaming on the Grid Using a Service Oriented HLA RTI
7800F18E	Adaptive Replica Synchronization for Distributed File Systems
7DB39ABD	Workload balance and page access scheduling for parallel joins in shared-nothing systems
7DC12BD0	A genetic algorithms approach to modeling the performance of memory-bound computations
7F66F4AA	Random Fill Cache Architecture
7D186303	A Novel Cryptoprocessor Architecture for the McEliece Public-Key Cryptosystem
7FABEAC6	3D GPU architecture using cache stacking: Performance, cost, power and thermal analysis
711419EC	Optimal implementation of an integer divider using multifunctional registers with decoded control inputs
7E311DAF	ACE16k: the third generation of mixed-signal SIMD-CNN ACE chips toward VSoCs
72FB98BB	Measurement and modeling of EARTH-MANNA multithreaded architecture
80EB6712	A reconfigurable multifunction computing cache architecture
7FDA3B67	Comparison of software product line architecture design methods: COPA, FAST, FORM, KobrA and QADA
7E05875C	Malicious Node Detection in Wireless Sensor Networks Using an Autoregression Technique
7E16C8A4	Automation and control in large-scale interactive systems
7C43067B	A cycle-approximate, mixed-ISA simulator for the KAHRISMA architecture
7D319EB7	Accurate modeling of aggressive speculation in modern microprocessor architectures
7D51121C	An architecture that treats everyday objects as communicating tangible components
7C5FC4D9	A 0.325 V, 600-kHz, 40-nm 72-kb 9T Subthreshold SRAM with Aligned Boosted Write Wordline and Negative Write Bitline Write-Assist
81196E79	Message passing in complex irregular systems
7F44F38C	Shared data allocation in a mobile computing system: exploring local and global optimization
7FB4DD49	SenSORCER: A Framework for Managing Sensor-Federated Networks
7D5D7620	Dragonfly: linking conceptual and implementation architectures of multiuser interactive systems
7E904168	Architecture design of H.264/AVC decoder with hybrid task pipelining for high definition videos
7E865A35	JMA: the Java-multithreading architecture for embedded processors
79946DD1	A systolic architecture for iterative LQ optimization
7F5CD081	Pedestrian detection implemented on a fixed-point parallel architecture
0E851EE2	Heterogeneous Concurrent Modeling and Design in Java (Volume 3: Ptolemy II Domains)
7E9E94F7	A dynamic data prefetching method of improving the memory latency
7D893AE8	Building self-configuring services using service-specific knowledge
7D6F0831	Evaluation of SPL Approaches for WebGIS Development: SIGTel, a Case Study
76C103C7	Bi-directional computing architecture for time series prediction
7F3CC91F	A VLSI architecture of SVC encoder for mobile system
7E0571C5	A hardware/software concurrent design for a real-time SP@ML MPEG2 video-encoder chip set
808E7466	An optimized architecture to perform image compression and encryption simultaneously using modified
7E97578C	Auto-generation of Parallel Finite-Differencing Code for MPI, TBB and CUDA
7CF7957D	File Routing in an Intelligent Network Disk
7D1A9FCE	Location Based System for Mobile Devices with Integration of RFID and Wireless Technology-Issues and Proposed System
7DEC4F8D	Xtensa with user defined DSP coprocessor microarchitectures
7F357653	An experience report on architecture development
7D48AC6D	Compiling global name-space programs for distributed execution
80821229	Exploring The Benefits Of Multiple Hardware Contexts In A Multiprocessor Architecture: Preliminary Results
7AC2E800	Performance estimation of multistreamed, superscalar processors
8281BB41	Dynamic cell activation and user association for green 5G heterogeneous cellular networks
7ED64CCF	GEM-SOC: A RISC/DSP dual-core platform for portable media applications
7FC1A595	A NoC Traffic Suite Based on Real Applications
74FBEA78	Reconfigurable computer architectures for dynamically adaptable avionics systems
7D0BE95A	Ultra low power implementation of 2-D DCT for image/video compression
815023B7	An FPGA Implementation of the Hestenes-Jacobi Algorithm for Singular Value Decomposition
7B5321A6	Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations
7F725DEC	Dynamic partitioning of processing and memory resources in embedded MPSoC architectures
7FBF1CDB	An FPGA Based Architecture of a Novel Reconfigurable Radio Processor for Software Defined Radio
815908A2	Crosshatch disk array for improved reliability and performance
7DFDC9E5	A VLSI-oriented FFT algorithm and its pipelined design
800FB6D4	Implementation of Coordinate Rotation Algorithm for Digital Phase Locked Loop System in In-Phase and Quadrature Channel Signal Processing
755936B7	A New Parallel VLSI Architecture for Real-Time Electrical Capacitance Tomography
60DE63BD	Adaptive Programming of Unconventional Nano-Architectures
7C7F1A3C	The Cydra 5 minisupercomputer: architecture and implementation
7D66869D	Multilayer versus single-layer optical cross-connect architectures for waveband switching
7F47008A	Applications of systolic array architectures to motion analysis studies
812CC8E0	Mechanisms for a reliable cooperation of vehicles
7F68F0DC	A Low Complexity Scaling Method for the Lanczos Kernel in Fixed-Point Arithmetic
7B45FEAB	Microcontroller based maximum power point tracking through FCC and MLP Neural Networks
7BC37346	MACRON: The NoC-Based Many-Core Parallel Processing Platform and Its Applications in 4G Communication Systems
5F6DD324	Providing a High-Performance VIA-Module for LAM/MPI
7E40C09B	Combining qualitative evaluation and social network analysis for the study of classroom social interactions
7F595207	Exploiting parallelism in geometry processing with general purpose processors and floating-point SIMD instructions
6D72B448	Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264
81789014	A formal model of computer architectures for digital system design environments
7EE85300	Workload execution strategies and parallel speedup on clustered computers
813A35D5	High-radix logarithm with selection by rounding
7B018998	Using adaptive routing to compensate for performance heterogeneity
789F9DEA	Yet shorter warmup by combining no-state-loss and MRRL for sampled LRU cache simulation
7A60A84F	Work in progress: On the knapsack-based resource allocation for reconfigurable network architecture
76E84C07	Random features for Kernel Deep Convex Network
6469BDB4	PREACHES-portable recovery and checkpointing in heterogeneous systems
7F82E239	Study on Fine-Grained Synchronization in Many-Core Architecture
7D78EB77	A dependable distributed auction system: architecture and an implementation framework
80EEA175	Microarchitecture support for improving the performance of load target prediction
7FDC3911	A performance prototyping approach to designing concurrent software architectures
7E9243D2	On Increasing Architecture Awareness in Program Optimizations to Bridge the Gap between Peak and Sustained Processor Performance &#8212; Matrix-Multiply Revisited
8132F82F	Learning complex combinations of operations in a hybrid architecture
110CC356	REMARC: Reconfigurable Multimedia Array Coprocessor
7DDC3DF3	The Assembly and Maintenance of the Component-based Communication protocols for Embedded System
7DD15BAB	An efficient locally pipelined FFT processor
803F28ED	A New CORDIC Algorithm and Software Implementation Based on Synchronized Data Triggering Architecture
787D1082	Enterprise Architecture Analysis with Production Functions
7F2FBAEB	Multithreaded home-based lazy release consistency over VIA
7DFC30FD	A framework for resource-constrained rate-optimal software pipelining
8165749E	Rethinking Digital Design: Why Design Must Change
774DE146	The Grid: A New Infrastructure for 21st Century Science
7BDBE88F	Digital LC-2: from bits & gates to a little computer
7D1C3914	VNIDS: A virtual machine-based network intrusion detection system
80DA0861	Architecture to Integrating Heterogeneous Databases Using Grid Computing
7D3A6D4D	Internal and External Bitstream Relocation for Partial Dynamic Reconfiguration
80C51571	TinyBee: Mobile-Agent-Based Data Gathering System in Wireless Sensor Networks
8050D63B	Multiple behavior module synthesis based on selective groupings
718E5661	Age and gender classification using convolutional neural networks
7DF6534E	Subscription summarization: a new paradigm for efficient publish/subscribe systems
7A1C4488	Dynamic FPGA routing for just-in-time FPGA compilation
800475D6	An approach to a formalized design flow for embedded control systems of micro-robots
7D37A9FC	Development of an integrated mobile robot system at Carnegie Mellon University : December 1989 final report
7F154493	Modular assembly machine - ontology based concept
7E672CEA	Architecture-to-task optimization system (ATOS) for parallel multi-mode data-flow architectures on a base of a partially reconfigurable computing platform
8065CE7E	A 3-D wafer scale architecture for early vision processing
7D470DF0	On a synergetic architecture for cognitive adaptive behavior of future communication systems
7F302103	Combining Worst-Case Timing Models, Loop Unrolling, and Static Loop Analysis for WCET Minimization
0C7FC961	Software Architecture Evaluation with ATAM in the DoD System Acquisition Context
7D1EDD69	Generation of proper adapters and converters from a formal service specification
7E5C3A15	Systolic architectures for vector quantization
7E879E90	It's your choice-on the design and implementation of a flexible metalevel architecture
7E77105C	Application-Aware Topology Reconfiguration for On-Chip Networks
7E23F34C	A Pipelined FFT Architecture for Real-Valued Signals
7FE659D6	Multi-media extensions in super-pipelined micro-architectures. A new case for SIMD processing?
7FF2847A	Dynamic cluster resizing
7EB3A0A1	Circuit implementation of floating point range reduction for trigonometric functions
76CA88D3	Exploiting parallelism for the performance enhancement of non-numeric applications
781C724E	ARACompiler: a prototyping flow and evaluation framework for accelerator-rich architectures
8114F444	A parallel VLSI algorithm for a high throughput systolic array VLSI implementation of type IV DCT
58686846	Power-efficient hardware architecture for computing Split-Radix FFTs on highly sparsed spectrum
7DD0B667	MIT.EDU: system architecture for real-world distributed multi-user applications in classroom settings
812FA79E	Rotation, Scaling and Deformation Invariant Scattering for Texture Discrimination
62A39C67	HyMuDS: A Hybrid Multimodal Data Acquisition System
7F3E0D68	A two-level dynamic chrono-scheduling algorithm
78CAB11C	A many-core hardware acceleration platform for short read mapping problem using distributed memory interface with 3D-stacked architecture
5FE3BE74	Prediction and adaptation in Active Harmony
80E09A46	Specifying and compiling applications for RaPiD
8094172C	How to Enhance Cloud Architectures to Enable Cross-Federation
801A98BC	Micro-operation cache: a power aware frontend for the variable instruction length ISA
8125CF31	COYOTE II - a finite element computer program for nonlinear heat conduction problems. Part I - theoretical background
7799A08E	Software architecture classification for estimating the cost of COTS integration
5F08461C	Modeling Symmetric Computer Architectures by SWNs
7FB27C82	Software integration: lessons learned with the ETHNOS environment
7D7F6FFB	A General Neural Network Model for Estimating Telecommunications Network Reliability
6D1C6B69	A structured approach to redundant disk array implementation
8171D05B	Superscalar SIMD architecture
81330835	Panel: Linking doamin analysis and domain implementation
7BBB2323	Monte Carlo methods on advanced computer architectures
80AF3BAC	The HP PA-8000 RISC CPU
80AA62CC	A new SBST algorithm for testing the register file of VLIW processors
7D7A1563	A new system architecture for applying symbolic learning techniques to robot manipulation tasks
81529217	Towards Parallel Spatial Query Processing for Big Spatial Data
7D121EA7	High-abstraction level complexity analysis and memory architecture simulations of multimedia algorithms
7D795BD3	Quality Attribute Workshops (QAWs) Third Edition
7752F0BC	Low power multiplier architectures using vedic mathematics in 45nm technology for high speed computing
805E58F0	Fast algorithms of multidimensional discrete nonseparable /spl Kscr/-wave transforms
7EA03ADA	A case for merging the ILP and DLP paradigms
7D8982B4	Optimal algorithms for the channel-assignment problem on a reconfigurable array of processors with wider bus networks
7B70E387	On-The-Fly Computing: A Novel Paradigm for Individualized IT Services
7EADB818	A simple neural framework for bandwidth reservation of VoIP communications in cost-effective devices
80744A58	ARMISS: An Instruction Set Simulator for the ARM Architecture
7EF703AB	A workbench for computer architects
7F67D16E	Towards fully flexible optical node architectures: Impact on blocking performance of DWDM transport networks
7D06E9BF	Optoelectronic interconnection technology in the HOLMS system
80974DA5	Tr-machine architecture
7F0F66EA	Enhancing energy efficiency of processor-based embedded systems through post-fabrication ISA extension
7E366D27	Exact runtime analysis using automata-based symbolic simulation
81029A6C	Mapping Irregular Applications to DIVA, a PIM-based Data-Intensive Architecture
7E6656EA	Autonomic Behaviour in QoS Management
76DB70EE	Challenging the limits of FFT performance on FPGAs (Invited paper)
7F699F44	Improved lower bounds on the reliability of hypercube architectures
7E524802	Novel systolic array architecture for the decorrelator using conjugate gradient for least squares algorithm
7CEA9CF9	Robust optimization of SoC architectures: A multi-scenario approach
7DB7AD8A	Building multithreaded architectures with off-the-shelf microprocessors
7EF5DB3F	Architecture of Underwater Acoustic Sensor Networks: A Survey
7FA14777	Data search and reorganization using FPGAs: application to spatial pointer-based data structures
7FBC93CD	An automated development framework for a RISC processor with reconfigurable instruction set extensions
7ABF1526	Exploring design space of parallel realizations: MPEG-2 decoder case study
80A982B9	ASEBA: A Modular Architecture for Event-Based Control of Complex Robots
7DC57998	A model for deliberation, action, and introspection
7DC9D255	Critical path driven cosynthesis for heterogeneous target architectures
5F601349	BEYOND THE RENDERER: SOFTWARE ARCHITECTURE FOR PARALLEL GRAPHICS AND VISUALIZATION
7AA6E668	Efficient hardware architectures for eigenvector and signal subspace estimation
80948D6E	A Survey of Security Middleware for Pervasive and Ubiquitous Systems
7E922C92	Communication network planning using artificial neural networks
7F092F27	Power and performance evaluation of globally asynchronous locally synchronous processors
5D224238	Multiprocessor memory management method
7FB5A1CD	The Willow Architecture: Comprehensive Survivability for Large-Scale Distributed Applications
7DD33E45	Measuring and managing the design restriction of enterprise architecture (EA) principles on EA models
7D57414B	A scalable FPGA architecture for non-linear SVM training
7E41D69C	Massively parallel solutions for molecular sequence analysis
812B3BEC	The IBM engineering verification engine
793B2FC8	High-level synthesis of recoverable VLSI microarchitectures
7F7E7300	Virtual reality and parallel systems performance analysis
7F5EB34D	An Analytical Model of the HINT Performance Metric
7F8ED4E9	PLP: Towards a realistic and accurate model for communication performances on hierarchical cluster-based systems
7DD5DC73	An efficient lookup algorithm for dynamic peer-to-peer Chord
7DF75B34	Building Explainable Artificial Intelligence Systems
7E6BF21A	The impact of unresolved branches on branch prediction scheme performance
7F7C55B9	A proposed modeling environment to teach performance modeling and hardware/software codesign to senior undergraduates
8174E805	Prototyping Bubba, a highly parallel database system
7EDE5CE0	Long unsigned number systolic serial multipliers and squarers
7FB00DDF	An FPGA-Based Network Intrusion Detection Architecture
7EE7EBCD	Mapping and scheduling with task clustering for heterogeneous computing systems
8028826B	Improving I/O performance using soft-QoS-based dynamic storage cache partitioning
81495607	High Level Architecture for simulation: an update
7ECF02EA	Dynamic Voltage and Frequency Scaling Architecture for Units Integration within a GALS NoC
7E6B4889	Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture
81747DA9	A fully pipelined CABAC coder using syntax element instructions driving
5906020B	FPGA based design of low power reconfigurable router for Network on Chip (NoC)
7F712FFC	Self-managing systems: a control theory foundation
5862E4B8	Exploiting quiescent states in register lifetime
7D3B90C4	Quality assurance of the timing properties of real-time, reactive system-of-systems
76A7F1D7	UQBT: adaptable binary translation at low cost
7EA7EADE	Anycast Algorithms Supporting Optical Burst Switched Grid Networks
79A54861	Computer architecture education at the University of Illinois: current status and some thoughts
7F0E8ED5	CODOMs: protecting software with code-centric memory domains
7F0BB56D	Pipelined Architecture for Multi-String Matching
8066EA99	A SIP-based architecture model for contextual coalition access control for ubiquitous computing
7F7F2221	Revealer: a lexical pattern matcher for architecture recovery
7F2B961C	Efficient and Effective VLSI Architecture for a Wavelet-based Broadband Sonar Signal Detection System
7F19570C	Elastic Stream Computing with Clouds
751D9FD0	A mathematical model for the verification of systolic networks
7D1DACA0	Towards a framework for robot cognition
8119FE3F	Internet Streaming SIMD Extensions
80D0AFD0	A Procedure for Extracting Software Development Process Patterns
7C93884E	Security of Selected Future Internet Architectures: A Survey
80CACF02	Automatic VHDL generation software tool for parameterized FPGA based FFT architectures
7DA393C2	Hierarchical cooperative relay based heterogeneous networks
7E08937F	Procedure placement using temporal ordering information
7F09D3C0	Multidomain network hypervisor for abstraction and control of openflow- enabled multitenant multitechnology transport networks [Invited]
8057A93A	Multiple branch and block prediction
7D0F5BD3	Distributed arithmetic-based architectures for high speed IIR filter design
7D78950A	High-Precision and Arbitrary-length Fixed-Point Fast Hartley Transform without Multiplications
808978F8	Users Access Discrimination and Remote Control Study of Embedded System Using Mini Web Server
06257ED4	A NEW COMPUTER ARCHITECTURE FOR IMAGE PROCESSING1
81133C92	A standard cell approach for MagnetoElastic NML circuits
76BF20C4	A framework for high-assurance quasi-synchronous systems
72C481FC	A new scheme for proactive out of band signaling solution for IP traceback in Wireless Mesh Network
80D7FD63	Systematic considerations for the application of FPGAs in industrial applications
810DE637	General Integrated System Architecture and Enterprise Modeling Framework Study
7F3F3936	Architecturally-Enforced InfoSec in a General-Purpose Self-Configurable System
7EAA2EE3	Optimizing Distributed Architectures to Improve Performance on Checkpointing Applications
7D835159	Mapping COSA Software Architecture Concepts into UML 2.0
779FD0AD	Sparse Tiling for Stationary Iterative Methods
7E79A5CC	Coordination-based cooperation protocol in multi-agent robotic systems
73DF8A17	Expressing Parallelism on Many-Core for Deterministic Discrete Ordinates Transport
5D66A11C	An efficient strategy for developing a simulator for a novel concurrent multithreaded processor architecture
7E044973	Towards a modular, service-oriented mechatronic system
74C97F54	An adaptive scheduling approach in real-time CORBA
76F06C87	Use of parallel level 3 BLAS in LU factorization on three vector multiprocessors the ALLIANT FX/80, the CRAY-2, and the IBM 3090 VF
803C04C3	The Design and Implementation of a Smart Building Control System
12AE546C	Using Large CPLDs and FPGAs for Prototyping and VGA Video Display Generation in Computer Architecture Design Laboratories
81194487	Towards a standard approach for controlling board-level test functions
7CFE8C81	The Good Block: Hardware/Software Design for Composable, Block-Atomic Processors
7A68FA5D	Energy modeling of software for a hardware multithreaded embedded microprocessor
7EF94200	Collaborative architecture for distributed intrusion detection system
81028838	Optimization for a superscalar out-of-order machine
7F48DF5F	SUCSI: A Light-Weight Desktop Grid System Using Virtualization for Application Sandboxing
7E6F72DD	REAL: a virtual laboratory for mobile robot experiments
7FD8E095	Recursive moving window DFT algorithm
806EE22D	Parallel-pipeline 8×8 forward 2-D ICT processor chip for image coding
7FD01764	Integrating Perception, Language and Problem Solving in a Cognitive Agent for a Mobile Robot
7EA5736A	Path computation element — An enabler for automated network operation
7D638373	RTR model: an approach for dealing with real-time programming in open distributed systems
7E431987	T&D-Bench: an environment for modeling and simulating complex processor architectures
78B6DAE8	An experimental study of sorting and branch prediction
70AFE38D	Grid Service-Based Benchmarking Tool for Computer Architecture Courses
7CF35508	Proposed Architecture for the Combinatorial Problems Resolution Based on BDI Agents in Ubiquitous Environments
811C2F69	LDPC decoder design for high rate wireless personal area networks
7D4D5A92	Resolving least privilege violations in software architectures
7F42E484	FPGA Implementation of an ASIP for high throughput DFT/DCT 1D/2D engine
7F7A8410	Hardware design of asynchronous fuzzy controllers
75B15101	Virtual channels vs. multiple physical networks: a comparative analysis
8061F48A	CALM: an intelligent agent-based middleware for community computing
7FE53465	Mediator-Based Distributed Web Services Discovery and Invocation for Infrastructure-Less Mobile Dynamic Systems
7CC4C6E2	A portable generic elementary function package in Ada and an accurate test suite
76ABDDF7	Adaptive security and privacy in smart grids: a software engineering vision
7DDD4E02	Real-time algorithms and architectures for multiuser channel estimation and detection in wireless base-station receivers
59CAFABD	GPES: a preemptive execution system for GPGPU computing
7D0D89EC	SAT: A Security Architecture Achieving Anonymity and Traceability in Wireless Mesh Networks
7D4CCEAD	An effective mechanism to discover sensor web registry services for wireless sensor network under x-SOA approach
7FEA8362	Embedded Wireless Interconnect for Sensor Networks: Concept and Example
7D218698	The CORDIC Householder algorithm
77951EFD	A computer architecture education curriculum through the design and implementation of original processors using FPGAs
7D319BB3	Using hammock graphs to structure programs
7C747C56	A fast design space exploration for VLIW architectures
75EFFCDA	Compile-time partitioning and scheduling of parallel programs
801DD28F	A systematic approach to the design of distributed wearable systems
7C46C6DD	Computer Interconnection Structures: Taxonomy, Characteristics, and Examples
7F340914	Implementation of dynamic loop scheduling in reconfigurable platforms
7FF290C9	Challenges of multi- and many-core architectures for electronic system-level design
59BBF1F3	Performance analysis of a Parallel Prolog: A correlated approach
800E82BD	A user-centric cluster and grid computing portal
6EB1A29A	Methodology and technology for virtual component driven hardware/software co-design on the system-level
7944B921	CPU Architecture Based on a Hardware Scheduler and Independent Pipeline Registers
80B2374D	StReAm: object-oriented programming of stream architectures using PAM-Blox
80AB4BA3	Over-redundant digit sets and the design of digit-by-digit division units
7F6DC7DC	Intervals in software execution cost analysis
80FA1D36	An assessment of COMA multiprocessors
8148F5E1	A Minimalistic Architecture for Reconfigurable WFS-Based Immersive-Audio
7F03FAB6	Improving GPGPU energy-efficiency through concurrent kernel execution and DVFS
81361D78	Gene Regulation Mechanisms Introduced in the Evaluation Criteria for a Hardware Cellular Development System
7631161B	A systematic approach to host interface design for high-speed networks
7B13DEE9	Parallel architecture overview
7D7FD29A	Evaluation and tuning of the Level 3 CUBLAS for graphics processors
7D2D5FE8	Focus: a light-weight, incremental approach to software architecture recovery and evolution
7E1F97AB	Transaction Level Error Susceptibility Model for Bus Based SoC Architectures
7F730776	Reconfiguration in the Enterprise JavaBean Component Model
8132A02D	Mechanical construction and computer architecture of the four-legged walking machine BISAM
7EBEDA7C	Design and analysis of a systolic sorting architecture
767EDED4	High-radix division and square-root with speculation
7F7B14A5	An architecture for supporting small collocated teams in cooperative software development
6EFE787C	Processor Interconnection Strategies
7FC3F42A	Tailoring a self-distributing architecture to a cluster computer environment
7E6DE137	A formal approach for architectural modeling and prototyping of distributed real-time systems
7D360BFF	A refinement of the ECBS architecture constituent
80D95630	An efficient VLSI architecture for digital geometry
7E350792	Mapping a class of run-time dependencies onto regular arrays
7E0CB473	MineBench: A Benchmark Suite for Data Mining Workloads
7787E9C9	Understanding how off-chip memory bandwidth partitioning in Chip Multiprocessors affects system performance
7E141AF7	Ally: OS-Transparent Packet Inspection Using Sequestered Cores
7AB6A856	A systematic methodology for the design of high performance recursive digital filters
5E0F1417	A multi-domain and multi-overlay framework of P2P IMS core network based on cloud infrastructure
58B2185B	A novel versatile architecture for Internet of Things
826CB083	Fast and Scalable Computation of the Forward and Inverse Discrete Periodic Radon Transform
7D354A77	Fine-grained application source code profiling for ASIP design
7E210F2C	A framework for understanding heuristics in architectural optimisation
7EB83D7B	Cordic architecture for Hough Transform applications
7ED52A6E	Using scan technology for debug and diagnostics in a workstation environment
80895DCD	An Ultrafast Scalable Many-Core Motif Discovery Algorithm for Multiple GPUs
80DF7749	Active network vision and reality: lessons from a capsule-based system
8015FD2A	Comparison of algorithms for transient stability simulations on shared and distributed memory multiprocessors
81304BC7	FPGA Implementation of Content-Based Music Retrieval Systems
805FB0E2	Sparse matrix transpose unit
7E4AB084	Image Processing on Multicore x86 Architectures
73244ECB	Targeting tiled architectures in design exploration
7B486A4A	A new direction for computer architecture research
80E72A15	A "double-face" bit-serial architecture for the 1D discrete wavelet transform
7DEC5B1B	Arbitrary dimension Reed-Solomon coding and decoding for extended RAID on GPUs
80BF9AD4	Design Aspects of Software as a Service to Enable E-Business through Cloud Platform
7C61713F	Performance improvements of real-time crowd simulations
78D406C2	A DATA DRIVEN HYBRID COMPUTER ARCHITECTURE
7E705404	Device and Architecture Outlook for Beyond CMOS Switches
77430386	On partitioning and mapping for hypercube computing
7D872CE8	Effects of Instruction-Set Extensions on an Embedded Processor: A Case Study on Elliptic Curve Cryptography over GF(2/sup m/)
7D4A9534	Fast Algorithm and Hardware Architecture for Modular Inversion in GF(p)
7AF976B4	An Improved Transiently Chaotic Neural Network Approach for Identical Parallel Machine Scheduling
7D1897A7	Dynamic Responsibilities Assignment in Critical Electronic Institutions - A Context-Aware Solution for in Crisis Access Right Management
5ED3CE06	The Multicore Revolution
753FF4D0	Extending PCI performance beyond the desktop
7DA96DBC	Decentralized neural controller design for space structural platforms
7E5BA1B2	A dynamically reconfigurable system-on-chip for implementing wireless MACs
7E18B262	GPU Computing in EGI Environment Using a Cloud Approach
766462FA	Explanatory lifelike avatars: performing user-centered tasks in 3D learning environments
7EB8D259	Feature extraction and shape classification of 2-D polygons using a neural network
7E1211DB	Resilience Metrics for Service-Oriented Networks: A Service Allocation Approach
78F76725	A chip-multiprocessor architecture with speculative multithreading
7E3D84A9	An efficient methodology for power modeling and simulation of modern cell-based microprocessors
81578DFE	Precise exception handling in discontinuous control flow scenarios for area-constrained systems
7954EEE7	Scenario-based architecting with architecture trace diagrams
7D3B4075	Design of a Vehicle-to-Vehicle communication system on reconfigurable hardware
7D3D6F66	Field Programmable Processor Array: Reconfigurable Computing for Space
814A2DE8	A novel platform for complex bio-inspired architectures
810A715D	Programming shared memory multiprocessors with deterministic message-passing concurrency: compiling SHIM to Pthreads
7D59D3C5	Integrating the Architecture Tradeoff Analysis Method (ATAM) with the Cost Benefit Analysis Method (CBAM)
7DBFA710	Web Service QoS Prediction Based on Multi Agents
8017235A	An attribute aggregation architecture with trust-based evaluation for access control
7CFFE655	Incremental reconfiguration for pipelined applications
7CEB975B	Design and evaluation of an architecture for a digital signal processor for instrumentation applications
7FDC462E	LOTOS code generation for model checking of STBus based SoC: the STBus interconnection
7FA9A03C	Automatic Design of Area-Efficient Configurable ASIC Cores
783ABC4A	A Quantitative Evaluation of the Feasibility of, and Suitable Hardware Architectures for, an Adaptive, Parallel Finite-Element System
09026119	A cellular computer architecture for functional programming
7F3626DF	Implementation of steerable spatiotemporal image filters on the focal plane
74086A3C	The MorphoSys dynamically reconfigurable system-on-chip
7FCD4C69	Performance evaluation of SDR on embedded platform: The case of OSSIE
802FD9A9	Efficient VLSI Architecture of Lifting-Based Wavelet Packet Transform for Audio and Speech Applications
58AFBD8E	Division-free rasterizer for perspective-correct texture filtering
81437751	Scalable and low cost design approach for variable block size motion estimation (VBSME)
7E35591B	Admon: I/O Workload Management by ViSaGe Administration and Monitoring Service
813708C5	Real-time communication in packet-switched networks
7D5A1176	The Design of a Generic Intrusion-Tolerant Architecture for Web Servers
7C37086E	Simulator-like exploration of cortical network architectures with a mixed-signal VLSI system
7FBF3036	An ilp based approach to reducing energy consumption in nocbased CMPS
7FA29B2C	Research on the Architectures of Parallel Image Processing Systems
7E2B4BEF	A polynomial algorithm for balancing acyclic data flow graphs
7E4A9147	Configurable digital multi-channel processing for emulation and elaboration of radiation events
5CD760CD	HyperFlex: Demonstrating control-plane isolation for virtual software-defined networks
7E94F06B	Texture segmentation on two high-performance computers
7817E768	Loop alignment for memory accesses optimization
81169F89	The JOURNEY active network model
7EBD6C81	Evolutionary Scanning and Neural Network Optimization
809E2905	A high performance VLSI architecture for Fast Two-Step Search algorithm for sub-pixel motion estimation
7E52677C	A Combined SDC-SDF Architecture for Normal I/O Pipelined Radix-2 FFT
7FDB897A	Performance potential of communications interface processors
7EA456A5	On the efficiency of image and video processing programs on instruction level parallel processors
7A451A16	Linguistics and the future of computation
809885F4	Optimal architectures and algorithms for mesh-connected parallel computers with separable row/column buses
80CDEC00	Scalable solutions to integral-equation and finite-element simulations
7E797023	Forked and integrated variants in an open-source firmware project
8002F2AD	CADBA: A Context-aware Architecture Based on Context Database for Mobile Computing
7F6E402A	Discrete computed-torque sliding-mode manipulator control: formulation and experimental validation
7D3AB63B	Impact of Quad-Core Cray XT4 System and Software Stack on Scientific Computation
7FCD18D7	Ultra-low power microcontrollers for portable, wearable, and implantable medical electronics
7E38EED4	A model-based fault-tolerant CSCW architecture. Application to biomedical signals visualization and processing
7E86F112	Communication characteristics of large-scale scientific applications for contemporary cluster architectures
80FAA4DA	Simplified Degree Computationless Modified Euclid's Algorithm and its Architecture
8167D83A	ρ-VEX: A reconfigurable and extensible softcore VLIW processor
7573647C	Applying a constructivist and collaborative methodological approach in engineering education
7DA19EF1	Multithreading implementation of a distributed shortest path algorithm on EARTH multiprocessor
7E142A54	Improving functional density using run-time circuit reconfiguration [FPGAs]
7DE90802	A Distributed Architecture for Collaborative Teleoperation using Virtual Reality and Web Platforms
7CFFD014	A Facilitate Layered Network Architecture Model for Pervasive Grid
587779B1	Multi-Robot Team Design for Real-World Applications
7F7A41F1	Developing Coordination Strategies Using a Service-Oriented Model-Driven Approach
80772C48	An area-efficient and degree-computationless BCH decoder for DVB-S2
7DE352CE	On-Board Partial Run-Time Reconfiguration for Pico-Satellite Constellations
7DDE5C0B	A class of low complexity high concurrence algorithms
58BB8CD4	Towards a conceptual framework to support adaptative agent-based systems partitioning
7DB04EB3	The design of DNA self-assembled computing circuitry
800EF5CD	A Low-Cost, Low-Complexity, and Memory-Free Architecture of Novel Recursive DFT and IDFT Algorithms for DTMF Application
7A458DA9	Educating hardware design — From boolean equations to massively parallel computing systems
7D23F0BF	Automatic multi-objective optimization of parameters for hardware and code optimizations
80FF1B2D	Locality and parallelism optimization for dynamic programming algorithm in bioinformatics
80D4FC97	A novel one-pass neural network approach for activities recognition in intelligent environments
813E0304	Scalable impairment-aware anycast routing in multi-domain optical Grid networks
7E2B4780	A Reconfigurable System Based on a Parallel and Pipelined Solution for Regular Expression Matching
7BF17492	Fault-Tolerant Computing&#8212;Concepts and Examples
7DB653A7	FLEXBUS: a high-performance system-on-chip communication architecture with a dynamically configurable topology
77FB9F6B	Quantifying ILP by means of graph theory
80831F06	A Communication-Centric Embedded System Architecture (ACCESA)
7EFEF61D	PACE: an architectural style for trust management in decentralized applications
807697E0	Building a Virtual Framework for Networked Reconfigurable Hardware and Software Objects
7E2A328F	KoVer : a sophisticated residue arithmetic core generator
7EBD754C	Pipelined architecture for discrete wavelet transform implementation on FPGA
7FB5575D	Grid information services for distributed resource sharing
8158CB26	Model-integrated parallel application synthesis
7F94B83E	A new learning controller based on neural networks for robot trajectories tracking
7FB8EE83	Reverse software engineering of concurrent programs
7F0F0587	Adaptive simulation sampling using an Autoregressive framework
7BB53975	Modeling and implementing software architecture with acme and archJava
7F0E59E9	Abstract workload modelling in computer architecture simulation
7E7D80AC	Cache-Aware Real-Time Scheduling on Multicore Platforms: Heuristics and a Case Study
7D95632F	Floating point datapath synthesis for FPGAs
7BABF638	Exploring microprocessor architectures for gigascale integration
7D789EF8	Exploring FPGA Routing Architecture Stochastically
7801D399	MojaveFS: Providing Sequential Consistency in a Distributed Objects System
7AC4ACA0	An FPGA‐based integrated environment for computer architecture
7FC93547	ATARIC: an algebraic technique to analyse reconfiguration for fault tolerance in a hypercube
7F3158B1	Employing fuzzy logic in feature diagrams to model variability in software product-lines
7DCF69A1	On the scalability of carrier-grade mesh network architectures
8034A8B0	Handling Dynamic QoS Requirements in a Pervasive System
7ED4BFA6	Constant-factor redundant CORDIC for angle calculation and rotation
7BF830B2	AE32000B: a Fully Synthesizable 32-Bit Embedded Microprocessor Core
7E119192	A meta-level control architecture for production systems
7DEB0E62	A strategy for avoiding pipeline interlock delays in a microprocessor
7D910629	Performance analysis of flagged prefix adders with logical effort
7F762B5D	A Semantic Services Architecture for Solving ODE Systems
7ECA3F65	A cost-effective scan architecture for scan testing with non-scan test power and test application cost
7E4B4FE3	Concurrency extraction via hardware methods executing the static instruction stream
816AAEF2	ViSiMIPS: Visual simulator of MIPS32 pipelined processor
7B896976	The Apiary network architecture for knowledgeable systems
7FF65EA9	Multi-objective, Energy-Aware GPGPU Design Space Exploration for Medical or Industrial Applications
7F156511	RED-Transaction and Goal-Model Based Analysis of Layered Security of Physical Spaces
7E9B9C6A	Grasshopper-a persistent operating system for conventional hardware
75A625A1	Toward Self-Reconfiguration of Manufacturing Systems Using Automation Agents
80760725	pFusion: A P2P Architecture for Internet-Scale Content-Based Search and Retrieval
81529591	Providing Architectural Languages and Tools Interoperability through Model Transformation Technologies
7FDA0D61	Multi-Tiered On-Demand Resource Scheduling for VM-Based Data Center
7F8E412C	High Speed Parallel Architecture for Cyclic Convolution Based on FNT
7FF7A583	Policy-based architecture to enable autonomic communications - a position paper
80BD56D4	A novel systolic array implementation of DCT, DWT and DFT
7DDCBAF6	Massively parallel data mining using reconfigurable hardware: approximate string matching
7D27B91C	Model-based synthesis and optimization of static multi-rate image processing algorithms
658824B7	Component interaction in distributed systems
80C4E552	A Meta-Model Approach for the Deployment of Services-oriented Applications
800AB195	A New Decomposition Algorithm of DCT-IV/DST-IV for Realizing Fast IMDCT Computation
7F395DAE	Research on Service-Oriented Platform for Hospital Collaborative Management
7EC8D056	Urban Ambient Environment and Sustainability
595F0C89	A fast DCT processor, based on special purpose CORDIC rotators
7FF6C7FC	Customizable embedded processor architectures
7D0280E2	Hardware architecture for a bidirectional hetero-associative Protein Processing Associative Memory
7E53B6E9	A trinocular vision system for a mobile robot
71B3AA17	Investigating metrics for architectural assessment
8015C8B5	A high-performance microarchitecture with hardware-programmable functional units
7F4FB6D9	A parallel mapping of optical flowto Compute Unified Device Architecture for motion-based image segmentation
83B1177B	How Open is Open Enough? Melding Proprietary and Open Source Platform Strategies
7E537FA5	High-level synthesis for the design of FPGA-based signal processing systems
0D1A53AE	Advanced Languages for Systems Software
7F0807BF	Improving Parallel Write by Node-Level Request Scheduling
7EB24DA6	Utility functions in autonomic systems
7F2D0391	Low power DSP's for wireless communications
79C88B18	Unified Security Architecture Research for 5G Wireless System
7999BC9A	Pending-interest-driven cache orchestration through network function virtualization
7EBE5791	Self-adaptive Intrusion Detection System for Computational Grid
752F3749	Chunking in Soar: The Anatomy of a General Learning Mechanism
7D98D169	Distributed Knowledge Acquisition Based on Semantic Grid
80DA895F	High-level synthesis algorithms with floorplaning for distributed/shared-register architectures
796F2B20	Analysis of Introducing Active Learning Methodologies in a Basic Computer Architecture Course
816FBDE9	SIP Conformance Testing Based on TTCN-2
7DCE707E	The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources
7D6E061D	Compositional verification of middleware-based software architecture descriptions
7E80F833	Generating production quality software development tools using a machine description language
7EB2E41F	Investigating Flash memory wear levelling and execution modes
7ED14462	A performance counter architecture for computing accurate CPI components
7EF5D110	UF/sup 3/-a 4-D DSP hypercube with a robust programming environment
8170E76A	A comparative evaluation of software techniques to hide memory latency
7D9F32F3	Design and implementation of redundant multiprocessor interconnects in a high capacity router
7EB5E0E4	C-based system LSI design of a particle tracking technology
7F70E0A2	Register pointer architecture for efficient embedded processors
7D8335C4	DCScan: A Power-Aware Scan Testing Architecture
7B26408C	Sorting on a mesh-connected parallel computer
79E62E82	Automatic generation and targeting of application-specific operating systems and embedded systems software
80CFF2D4	Optimistic Parallel Discrete Event Simulation Based on Multi-core Platform and its Performance Analysis
8045560E	A Tabu Search for the Heterogeneous DAG Scheduling Problem
8127A896	Application Mapping Scenarios onto Network on Chip Based Priority Lists
7D2F811B	High-Performance, Scalable Optical Network-On-Chip Architectures
80746EEB	Agent-Based Distributed Automated Testing Executing Framework
7D526F63	Secure identity-to-identity communications over Content-Centric Networking
8050D618	Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology
76D0F27F	Achieving portability and performance through OpenACC
7E7E9AB2	A scalable parallel formulation of the backpropagation algorithm for hypercubes and related architectures
7E0D1369	Pattern-Based Architecture Reviews
7D05932B	A fault-tolerant CORBA name server
7EA466F8	Design and performance analysis of a disk array system
7F490D7D	An adaptive fuzzy logic-based routing algorithm for networks-on-chip
79EF24DF	A novel modular systolic array architecture for full-search block matching motion estimation
7EBE748D	Relating software requirements and architectures using problem frames
80FF077E	Distilling the essence of proprietary workloads into miniature benchmarks
7C17EB1C	A Model of SIMD Machines and a Comparison of Various Interconnection Networks
7DAA1790	Extracting an explicitly data-parallel representation of image-processing programs
76FAFEAB	Code generation by a generalized neural network: general principles and elementary examples
7D2CF32C	Improving software pipelining with unroll-and-jam
6AD6EE4E	Real time aspects of cluster based caches
7CF5860E	Performance modeling of the IDES framework
7676C9BF	High Performance FPGA Implementation of Elliptic Curve Cryptography over Binary Fields
5CAD4359	Towards self-adaptive management frameworks: The case of aggregated information monitoring
7DE63681	Static Evaluation of Software Architectures - A Short Summary
7F2846BE	A VLSI architecture for lifting-based wavelet transform
812DA1DA	New List Sphere Decoding (LSD) and Iterative Synchronization Algorithms for MIMO-OFDM Detection With LDPC FEC
7CC84922	Multi-human dialogue understanding for assisting artifact-producing meetings
7D1C251F	The Cactus Code: a problem solving environment for the grid
7FB4F489	Generic QoS-support for CORBA
7DDD3B2A	A Secure Information Flow Architecture for Web Services
78F66252	Rethinking Vehicular Communications: Merging VANET with cloud computing
7FE43316	Scalability of data transport
813B5348	Algorithmic transformation techniques for efficient exploration of alternative application instances
7F396FF1	RAMP gold: an FPGA-based architecture simulator for multiprocessors
7D7CAEF9	A First Analysis of a Dynamic Memory Allocation Controller (DMAC) Core
80F6A837	Origin 2000 design enhancements for communication intensive applications
8029D151	Reconfigurable SIMD massively parallel computers
7DA1F866	Sequence Alignment with Traceback on Reconfigurable Hardware
8152CACF	An ATCA and FPGA-based Data Processing Unit for PANDA Experiment
788D5AB8	Architectural support for quality of service for CORBA objects
7D72B642	Methodology to derive resource aware context adaptable architectures for FPGAs
7D75E883	On the Design and Implementation of a Cache-Aware Multicore Real-Time Scheduler
7AEB5C1B	Pixel merging for object-parallel rendering: a distributed snooping algorithm
80D2FB50	Configurable high-throughput decoder architecture for quasi-cyclic LDPC codes
76B7E72C	A Comparison of Graphics Processor Architectures for RFID Simulation
7428A525	A vehicular network mobility framework: Architecture, deployment and evaluation
7BA12181	Autogenerating software polar decoders
7CF7A19F	Toward quality of security service in a resource management system benefit function
7EECB7A1	Energy-aware communication and task scheduling for network-on-chip architectures under real-time constraints
7D624E77	Representations of Two-Variable Elementary Functions Using EVMDDs and their Applications to Function Generators
7D30C576	Implementation of action recognition algorithm on multiple-streaming multimedia unit
75FD11E6	Smart objects as building blocks for the Internet of things
7E54278D	Hardware Design of the H.264/AVC Variable Block Size Motion Estimation for Real-Time 1080HD Video Encoding
711713BB	Multi-tenant web application framework architecture pattern
7FD72CC1	An IDF-based trace transformation method for communication refinement
7D198EE7	Design for large scale software reuse: an industrial case study
5DA3B74A	Anatomy of a Silicon Compiler
7FFBCC5F	Distribution of Programs for a System with Dynamic Architecture
7F0F14E8	On Compaction Utilizing Inter and Intra-Correlation of Unknown States
7DF2D7C5	Group communication based on standard interfaces
8139ACB8	A New Post-Silicon Debug Approach Based on Suspect Window
7F5EF4CE	Matrix control-flow algorithm-based fault tolerance
7E0D0097	A scalable shield-bitline-overdrive technique for 1.3V Chain FeRAM
6F29827E	A 350μW Sign-Bit architecture for multi-parameter estimation during OFDM acquisition in 65nm CMOS
7C70CFB8	Techniques for Integrating Computer Programs into Design Architectures
82106B27	Mitigation of desynchronization attack during inter-eNodeB handover key management in LTE
7F119F23	Guiding architects in selecting architectural evolution alternatives
5E35205E	A Unifying Decision-Making Framework to study secrecy in decentralized discrete event systems
7DEDB8E0	Persona-AIML: An Architecture Developing Chatterbots with Personality
7BCD00FD	Architecture-independent modeling of intra-node data movement
6E30B255	An Operating System for a Time-Predictable Computing Node
7DC95AD3	Software bubbles: using predication to compensate for aliasing in software pipelines
76EC3968	Static and Dynamic Characteristics of XPL Programs
7691F6E5	Parallel Pascal: An extended Pascal for parallel computers
803656D0	Coarse-grained simulation method for performance evaluation of a shared memory system
7E9DB7DB	A novel low-power microprocessor architecture
7E559EAC	System-level design space exploration for application-specific HW/SW systems
7723ED9F	MiniMIPS: a simulation project for the computer architecture laboratory
81CDC042	Pattern recognition tool to detect reconfigurable patterns in MPEG4 video processing
7F06970B	Ludics with Repetitions (Exponentials, Interactive Types and Completeness)
801F2027	Computational geometry on the OTIS-Mesh optoelectronic computer
5F160216	Self-assembled computer architecture: design and fabrication theory
7CB312F4	Model-Based Development of Integrated Computer Systems: Modeling the Execution Platform
7DDBA226	Authentication Control Point and Its Implications For Secure Processor Design
7E76AF81	Device-to-device-based heterogeneous radio access network architecture for mobile cloud computing
7D0B45CD	Hardware efficient coarse-to-fine fast algorithm for H.264/AVC variable block size motion estimation
7E097A31	Achieving quality software development for distributed environments
7DCCF056	Evaluating the use of ADLs in component-based development
7F0E7B11	Energy-efficient adaptive wireless network design
7DE04E61	Simulation based deadlock analysis for system level designs
762CA8C2	High-performance lattice QCD for multi-core based parallel systems using a cache-friendly hybrid threaded-MPI approach
8113760B	A high-speed adaptive antenna array with simultaneous multiple-beamforming capability
7EF54198	Threshold Accepting Scheduling Algorithm for Scientific Workflows in Wireless Grids
7DB4F06A	Optimal connectivity in hardware-targetted MLP networks
7E8077F0	Service Composition on Top of Exchangable Protocols
8153FD05	Controlling Quality of Service in Multi-Tier Web Applications
78107022	Spatial feature based reconfigurable H.264/AVC integer motion estimation architecture for HDTV video encoder
59154B0F	Using Timing Advance to support proximity discovery in network-assisted D2D communication
80D4013E	Control Architecture for Robot Cells to Enable Plug'n'Produce
7E1A39F4	Constant Time Simulation of an R-Mesh on an LR-Mesh
7E4DE35A	Tool to evaluate performance in distributed heterogeneous processing
7AA5B3B0	Multiplicative circulant networks topological properties and communication algorithms
762D7466	Parallel architectures for vision
7E3DFB67	An Environment for (re)configuration and Execution Managenment of Flexible Radio Platforms
7748D2A9	SRComp: short read sequence compression using burstsort and Elias omega coding.
80F76DC3	Hierarchical performance evaluation based on formally specified communication protocols
7B6F8519	Evaluation of Multithreaded Uniprocessors for Commercial Application Environments
76FBA3B0	An application of brain-inspired computing architecture to time series prediction tasks
7D35E88C	An Efficient Fault Tolerant Cryptosystem
7CA73442	Rethinking the Data Center Networking: Architecture, Network Protocols, and Resource Sharing
7FAF9A6A	CODA-R: a reconfigurable testbed for real-time parallel computation
7E4F632D	Dynamic precision management for loop computations on reconfigurable architectures
7F00A051	A Method for Register Allocation to Loops in Multiple Register File Architectures
7A4AB9E0	Visualizing the performance of parallel programs
80B0BC64	The time-triggered System-on-a-Chip architecture
803B47FF	Robot programming system for research purposes
7E17DEB8	Generic crossbar network on chip for FPGA MPSoCs
7F3C53D9	Two-Level Dictionary Code Compression: A New Scheme to Improve Instruction Code Density of Embedded Applications
7D9BECC0	TPCC-UVa: an open-source TPC-C implementation for parallel and distributed systems
8093E7D8	BASEMENT: an architecture and methodology for distributed automotive real-time systems
804701FE	Towards a low energy LTE cellular network: Architectures
7D4548D9	An FPGA Based All-Digital Transmitter with Radio Frequency Output for Software Defined Radio
5D8495FD	A high performance JPEG2000 architecture
814851FD	Vector bank based target tracking via vision sensors in aviation systems
7CF9C421	LfP: A specification language for rapid prototyping of concurrent systems
7DC58ED1	Graph Based Evaluation of Satellite Imagery Processing over Grid
7F9E1670	FPGA implementation of fully parallel fast MDCT algorithm
7D7C460D	Rapid and low-cost context-switch through embedded processor customization for real-time and control applications
7D1FDB6F	A blackboard model to design integrated intelligent software maintenance environment
7EB93D58	Scalable and modular algorithms for floating-point matrix multiplication on FPGAs
7521F0FA	The Design and Evaluation of MPI-Style Web Services
80FAB2FB	Data flow based cache prediction using local simulation
80F81BF1	On the Limitations of Compilers to Exploit Thread-Level Parallelism in Embedded Applications
7A8ED931	Fine-Grain Voltage Tuned Cache Architecture for Yield Management Under Process Variations
7DF42818	Accurate Performance Evaluation, Modelling and Prediction of a Message Passing Simulation Code based on Middleware
7C227311	Design of system-on-a-chip test access architectures under place-and-route and power constraints
8111529C	Feedforward Categorization on AER Motion Events Using Cortex-Like Features in a Spiking Neural Network
812EF09F	The architectural requirement and integration analyses of a database server for office automation
09A8A9FA	Active Disk Architecture for Databases
7569046D	Performance evaluation of a DySER FPGA prototype system spanning the compiler, microarchitecture, and hardware implementation
7E5502CA	An undergraduate computer engineering rapid systems prototyping design laboratory
7EEE33A5	New results and measurements related to some tasks in object-oriented dynamic image coding using CNN universal chips
77F3CD8E	A Robust Reputation-Based Computational Model for Trust Establishment in Pervasive Systems
7DA3D776	Workflow Management for Symbolic Grid Services
7E9DEFBC	Scalable and parallel codec architectures for the DVB-S2 FEC system
8119151B	Architectural Frameworks for Security and Reliability of MPSoCs
817857C3	Evolution and standardization of the smart antenna system for software defined radio
77F08921	The Vector-Thread Architecture
815C88DA	Multiprocessor Task Migration Implementation in a Reconfigurable Platform
80B61B0C	Personal autonomic computing reflex reactions and self-healing
091F1F36	Continuous listening for unconstrained spoken dialog
7DA20D0A	Topology/Floorplan/Pipeline Co-Design of Cascaded Crossbar Bus
800B5053	Performance-scalable array architectures for modular multiplication
75D0FEEF	Finding the Next Computational Model: Experience with the UCSC Kestrel
7D108A30	Hardware implementation of Montgomery's modular multiplication algorithm
8004FB38	Identifying Architectural Bad Smells
7FE6D75B	An evolutionary multiobjective optimization approach to component-based software architecture design
76DBD5DF	An adaptive victim cache scheme
7DFAEDEE	Risks and Risk Management in Software Architecture Evolution: An Industrial Survey
7FC35A24	A Grid Workflow Process Engine: Architecture and Simulation
843E833C	Generating ASIPs with reduced number of connections to the register-file
7E9E631F	Iterative detection with soft input for virtual layered space-frequency receivers
7D164241	Synthesis of Communication Mechanisms for Multi-tile Systems Based on Heterogeneous Multi-processor System-On-Chips
7E77DA10	Statistical prediction of task execution times through analytic benchmarking for scheduling in a heterogeneous environment
7DF9403A	Formal verification for fault-tolerant architectures: prolegomena to the design of PVS
7ECC28D1	High performance multilevel systolic fuzzy inference unit
7F5F4FAA	An efficient stream memory architecture for heterogeneous multicore processor
7F4AF4CE	KBS: An Artificial Intelligence Approach to Flexible Simulation.
7D904D82	Insect-vision inspired collision warning vision processor for automobiles
81508DF0	FPGA Implementation of an Adaptive Noise Canceller
7D2C139F	Reliable recording and analysis of multimedia collaboration sessions over wireless networks
815030E3	Direct execution of lisp on a list_directed architecture
7FB78A6E	Telecommunication application modelling with multi writer multi reader Channels: a Case S
7F918619	The Service Ecosystem: Dynamic Self-Aggregation of Pervasive Communication Services
78D4608E	Microarchitectural Protection Against Stack-Based Buffer Overflow Attacks
7F925B5D	Store Buffer Design for Multibanked Data Caches
7DC73E8E	Performance improvement of configurable processor architectures using a variable clock period
7708DE08	Load Scheduling in a Cloud Based Massive Video-Storage Environment
80AA938B	Interference Management Based on Enhanced Fractional Frequency Reuse in OFDMA Networks
78BC685B	Tolerating late memory traps in ILP processors
7D0DE521	ASPECT-an Architecture SPECification Technique a report on work in progress
7F550922	Application of a Heterogeneous Reconfigurable Architecture to OFDM Wireless Systems
7D237DAC	Architectural Design Decisions in Open Software Development: A Transition to Software Ecosystems
7E713515	A conceptual communication model based on HOONet in general open controllers
78CF4022	Technology and Design Tradeoffs in the Creation of a Modern Supercomputer
7EA3592B	A Translation Framework for Virtual Execution Environment on CPU/GPU Architecture
7E665A49	Reconfigurability and reliability of systolic/wavefront arrays
7BCFBBAC	Architectural Design and Analysis of a VLIW Processor
757A77FF	Executing DSP applications in a fine-grained dataflow environment
8057C22B	Charging distributed services of a computational grid architecture
7D4B060C	Three-dimensional computational pipelining with minimal latency and maximum throughput for L-U factorization
7E30B2EE	Multicore system-on-chip architecture for MPEG-4 streaming video
7F6CDFE7	A Self-Healing Architecture for Web Service-Based Applications
7F589026	A Middleware for Developing and Deploying Scalable Remote Mining Services
585CE78D	Efficient event-driven approach using synchrony processing for hardware spiking neural networks
7F70560D	A New Compact Architecture for AES with Optimized ShiftRows Operation
7D29A3CF	Generic graphics architecture
037264AC	A conceptual framework for computer architecture
8122A24C	Local discovery of system architecture - application parameter sensitivity: an empirical technique for adaptive grid applications
78F608C2	Scientific Computations on Modern Parallel Vector Systems
80E95AE4	Quantifying the variance in application reliability
5F504083	Programs Follow Paths
7E70C113	Network Innovation using OpenFlow: A Survey
7D2F4869	Automated Phase-Ordering of Loop Optimizations Based on Polyhedron Model
7D2A26EA	High-Performance Optical-Flow Architecture Based on a Multi-Scale, Multi-Orientation Phase-Based Model
7FF99921	Spatio-temporal data services in a shared-nothing environment
7D488959	Highly Scaled Vertical Cylindrical SONOS Cell With Bilayer Polysilicon Channel for 3-D nand Flash Memory
7E6AE4D0	Fast Construction of SAH BVHs on the Intel Many Integrated Core (MIC) Architecture
806BE25F	Towards energy efficient hybrid on-chip Scratch Pad Memory with non-volatile memory
7F34DC79	Design of Service Component Layer in SOA Reference Architecture
737451D2	Markov Models for Multiple Bus Multiprocessor Systems
7D62A15B	A reliability-aware design methodology for Networks-on-Chip applications
7E057839	A Formalization of an Emulation Based Co-designed Virtual Machine
75B1BC18	Handover Analysis of Macro-Assisted Small Cell Networks
7E431546	Domain-specific processor with 3D integration for medical image processing
80B98A25	WinDLX and MIPSim pipeline simulators for teaching computer architecture
7E0AD38B	Application-specific clustered VLIW datapaths: early exploration on a parameterized design space
76BC56ED	Managing large scale virtual environments using portals
77430D4D	On randomly interleaved memories
7EAE87E0	Universal Controller Module (UCoM) - component of a modular concept in robotic systems
7FEDECF7	A method for programming matrix algorithms in array processors
7126A79E	Supporting multiple levels of criticality
79D8C3C1	Efficient VLSI Architecture for Lifting-Based Discrete Wavelet Packet Transform
8065D8B3	Survivability through Run-Time Software Evolution
7DFC879E	Application - platform performance modeling and evaluation
7E251D71	UNISIM: An Open Simulation Environment and Library for Complex Architecture Design and Collaborative Development
5935FB53	Unified metamodel for orchestrating different domains in SDI
63DDF5A8	Selective Branch Inversion: Confidence Estimation for Branch Predictors
7F5C5733	Reducing the Energy Cost of Irregular Code Bases in Soft Processor Systems
7DD56A23	Response compaction with any number of unknowns using a new LFSR architecture
81324D96	A programmable, high performance vector array unit used for real-time motion estimation
7F1A9EF7	Software Optimization for Improving Student Motivation in a Computer Architecture Course
816A5796	Performance analysis of a controlled database unit subject to decision errors and control delays
7ED98D06	A Novel Frequency Reuse Scheme for OFDMA Based Relay Enhanced Cellular Networks
7D7C64CD	AC2-ADL: Architectural Description of Aspect-Oriented Systems
7CE9A740	MOM: a Matrix SIMD Instruction Set Architecture for Multimedia Applications
7A8E1D78	Weaving together requirements and architectures
7E091203	A simple and effective core placement method for the core based tree multicast routing architecture
5BE1B320	Fault tolerant mesh based Network-on-Chip architecture
8141CDEC	The Intelligent Reconfigurable Measuring Node Based on Wireless Access Network
7EA329F2	An experimental evaluation of I/O optimizations on different applications
72648830	Interval sine and cosine functions computation based on variable-precision CORDIC algorithm
80429D47	Virtual distributed environments in a shared infrastructure
816A7835	A novel migration-based NUCA design for Chip Multiprocessors
80F87D65	SC-CNNs for sensors data fusion and control in space distributed structures
7D9F769E	An ASIP approach for motion estimation reusing resources for H.264 intra prediction
75FF9666	17.2 A 64kb 16nm asynchronous disturb current free 2-port SRAM with PMOS pass-gates for FinFET technologies
5FA9F2FE	TrueNorth: Design and Tool Flow of a 65 mW 1 Million Neuron Programmable Neurosynaptic Chip
7E80749A	A high performance processor switch based architecture for fault tolerant computing
815B9DF1	Toward hardware building blocks for software-only real-time video processing: the MOVIE approach
75743157	A network virtualization approach for performance isolation in controller area network (CAN)
7FED1E64	Paradigm: a highly scalable shared-memory multicomputer architecture
7D649747	On the Latency and Energy of Checkpointed Superscalar Register Alias Tables
83EAC47C	Lambda architecture for cost-effective batch and speed big data processing
8048F4E6	Domain Modeling for Enterprise Information Systems - Formalizing and Extending Zachman Framework Using BWW Ontology
1137D4BF	Principles for Evaluating the Quality Attributes of a Software Architecture.
799B67D8	Palacios and Kitten: New high performance operating systems for scalable virtualized and native supercomputing
7F9EF88E	Dynamic hardware-software partitioning on reconfigurable system-on-chip
7D0BC84C	Computation reduction in cascaded DCT-domain video downscaling transcoding
8159FDDC	Analysis techniques for predicated code
62C67078	Partitioning framework for less restricted partitioning problems
780BCC5C	A taxonomy of computer architecture visualizations
7D4CC77B	Automatic verification of safety and liveness for XScale-like processor models using WEB refinements
7EF4E139	A Conceptual Framework for Application Comprehension
7E79BB44	The grid bus architecture for MIMD
59B5DB67	Designing Software Product Lines with UML 2.0: From Use Cases to Pattern-Based Software Architectures
7E2AD5AE	Evaluating evolvability of computer based systems architectures-an ontological approach
7E3FE84A	Low Latency VLSI Architecture for the Radix-4 CORDIC Algorithm
8062D0BD	A low power block-matching analog motion estimation processor
72419D55	Time-Triggered Extension Layer for On-Chip Network Interfaces in Mixed-Criticality Systems
7FD9B437	Reconfigurable many-cores with lean interconnect
5E923A80	Hardware design and FPGA implementation for road plane extraction based on V-disparity approach
804FB2AE	Supporting shared data structures on distributed memory architectures
7FA801E7	An object-oriented software bus for supervision systems, based on DCOM
75757509	Digit-set conversions: generalizations and applications
7F019B42	Using Hardware Memory Protection to Build a High-Performance, Strongly-Atomic Hybrid Transactional Memory
795CCD7E	A RISC architecture with two-size, overlapping register windows
7DB51414	RABIT: a new framework for runtime emulation and binary translation
80F39DF8	Implementation of a high-speed parallel Turbo decoder for 3GPP LTE terminals
81583547	Virtual network resources management: a divide-and-conquer approach for the control of future networks
7E685A7F	Computer network distributed monitoring and centralized forecasting of utility distribution system operations
816EF607	Executing a program on the MIT tagged-token dataflow architecture
78E757EC	Employing human knowledge to solve integrated coordination problems
7E7A15F9	Placing Streaming Applications with Similarities on Dynamically Partially Reconfigurable Architectures
5D942AEE	High-speed area-efficient recursive DFT/IDFT architectures
7B644B26	The EPSILON-2 multiprocessor system
7EC16277	Group awareness widgets for enhancing social interaction in computer-supported collaborative learning environments: design and implementation
7E067DE4	An ASIC-design-based configurable SOC architecture for networked media
68C4B90B	An architecturally-based theory of human sentence comprehension
7C424375	Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications
7EA4C8D8	Generic architecture for multi-AUV cooperation based on a multi-agent reactive organizational approach
7873DB79	Exploiting reality with multicast groups
80FF62A7	Low-Power Reconfigurable Network Architecture for On-Chip Photonic Interconnects
7EAA240D	The effect of inter-PE communication network configuration on the performance of array computers
800A1BB6	KaitoroBase: Visual Exploration of Software Architecture Documents
7D821BD8	Hard- and Software Modularity of the NOVA MPSoC Platform
7F0C8393	Hardware Implementation Trade-Offs of Polynomial Approximations and Interpolations
7DAA483E	The COBRA-ABS high-level synthesis system for multi-FPGA custom computing machines
7E27C550	Model-based SoC design using ESL environment
7FECB88D	Effective instruction prefetching via fetch prestaging
5C53BA96	Self-organisation for survival in complex computer architectures
7DA06E62	Designs of the basic block reassembling Instruction Stream Buffer for X86 ISA
728E6CC9	GraX-an interchange format for reengineering tools
7F03804F	VESPA: Variability emulation for System-on-Chip performance analysis
81212050	High-performance parallel accelerator for flexible and efficient run-time monitoring
760013C8	Reconfigurable Prototyping Microfluidic Platform for DEP Manipulation and Capacitive Sensing
8038E32D	Gothic: a group access control architecture for secure multicast and anycast
842DE452	A fully synthesized all-digital VCO-based analog-to-digital converter
815D764C	Topological rewriting and the geometrization of programming
77E73EC3	Enhancing Performance of Cloud Computing Data Center Networks by Hybrid Switching Architecture
77D66878	Analysis of redundancy and application balance in the SPEC CPU2006 benchmark suite
7F2D2363	A defect prevention approach to architecture-based testing
5E4CB2C2	A single program multiple data parallel processing platform for FPGAs
7E4DBD1D	A batch scheduler with high level components
7F177DEF	Smart imagers of the future
80925941	Daisy: Dynamic Compilation For 10o?40 Architectural Compatibility
7FEE1018	Hypercube algorithms on mesh connected multicomputers
7F237F1B	Bit permutation instructions for accelerating software cryptography
80490ECE	Clustering Versus Shared Nothing: A Case Study
7D9A6581	Improving memory encryption performance in secure processors
7E03B791	Designing computer architecture research workloads
7CCDFB12	Modeling the Weather with a Data Flow Supercomputer
8147993F	A combined decimal and binary floating-point divider
7D0A3BB4	Dealing with Non-Functional Requirements in Model-Driven Development
7FE4B19B	Three hardware architectures for the binary modular exponentiation: sequential, parallel, and systolic
80EAC1FE	Comparing design alternatives from field-tested systems to support product line architecture design
7E00DAC2	Software Defined Radio: Challenges and Opportunities
7F0C9E1E	A modular approach to multi-robot control
815B113E	System-assisted service evolution for a future Internet — The H∀Mcast approach to pervasive multicast
7F51A789	Architecture-independent global image processing
8012D5B4	A toolkit to design adaptable user interfaces in ubiquitous computing environments
7E359B8F	A 3D skewing and de-skewing scheme for conflict-free access to rays in volume rendering
7D2E41AF	Evaluating parallel architectures for two real-time applications with 100 kHz repetition rate
80F04D0D	8K-point Pipelined FFT/IFFT with Compact Memory for DVB-T using Block Floating-point Scaling Technique
7A847C61	A cellular architecture for self-assembled 3D computational devices
8117856C	Architecting multimedia environments for teaching
7FE849BD	MULTICUBE: Multi-objective Design Space Exploration of Multi-core Architectures
7FCA8D3F	Image processing PCI-based shared memory architecture design
80EC7317	Low Cost Debug Architecture using Lossy Compression for Silicon Debug
7DE3E15C	Online Adaboost-Based Parameterized Methods for Dynamic Distributed Network Intrusion Detection
800B1E84	Evolution Shelf: Reusing Evolution Expertise within Component-Based Software Architectures
7D514784	Mining patterns to support software architecture evaluation
7EC8351C	Adaptive routing in generalized hypercube architectures
7D59574D	Automotive Cloud Service Systems Based on Service-Oriented Architecture and Its Evaluation
819BBBFF	Parallel paradigms and run-time management techniques for many-core architectures: the 2PARMA approach
7D06C2FE	Isolation in Commodity Multicore Processors
80B52DD9	A Fast JPEG2000 Encoder That Preserves Coding Efficiency: The Split Arithmetic Encoder
7DEA6389	Accelerating Reed-Solomon coding in RAID systems with GPUs
7537F2EC	A data flow implementation of a competition-based connectionist model
7EF831B1	Reduced-Complexity Decoder Architecture for Non-Binary LDPC Codes
7EE67305	An efficient approach for in-place scheduling of path metric update in Viterbi decoders
807FB30A	CUDA cuts: Fast graph cuts on the GPU
7FCB6EAE	Accurate Reliability Evaluation and Enhancement via Probabilistic Transfer Matrices
80528DA6	Portable checkpointing for heterogeneous architectures
8117789F	On the Emergence of an Application-Oriented Network Architecture
840C36E1	Performance evaluation of content-centric LTE networks
7E180691	Cellular Nonlinear Network with Spin Wave Bus
80EF271E	Physical planning of on-chip interconnect architectures
762BCB82	Using FPGA for computer architecture/organization education
7C3DDFD9	In Search of a Metric for Managing Architectural Technical Debt
7FD60A01	Bus-aware microarchitectural floorplanning
7F79644F	Design considerations for COSA 2
062EFB3D	Proposal of test-bench for the x86 instruction set (16 bits subset)
80F7A9EE	Bulid a laboratory cloud for computer network education
7BF69D84	Extended parallelism in the Gro¨bner basis algorithm
7F89F3BC	Some thoughts on the quality of a computer-based system's architecture
800B9611	Design and Implementation of a Radix-4 Complex Division Unit with Prescaling
7E2833F1	A computationally efficient engine for flexible intrusion detection
7F9074B2	Self-Architecting Software SYstems (SASSY) from QoS-annotated activity models
7D801196	A performance prediction model for the CUDA GPGPU platform
7D40BE63	An approach for hardware-software codesign
7D8A7570	SWARM: A Parallel Programming Framework for Multicore Processors
805B43DA	Manipulating recovered software architecture views
7E272C3A	An Evaluation of Two-Stage Systematic Sampling in Micro-Architecture Simulation
5EEF708C	QoS scheduling for energy-efficient wireless communication
78CD2F6D	VLSI architectural design tradeoffs for sliding-window log-MAP decoders
7DD37763	Efficient Implementation of Carry-Save Adders in FPGAs
7DF72223	Open Source Precision Timed Soft Processor for Cyber Physical System Applications
7F4355F5	Performance analysis of a CBIR system on shared-memory systems and heterogeneous clusters
7E320B8B	Cosimulation of real-time control systems
81517F13	A dynamic instruction set computer
7F0813DB	Mobile Agent Based Wireless Sensor Networks
728E1072	A hardware scheduler for complex real-time systems
7DDD4FE2	An orthogonal multiprocessor for parallel scientific computations
7705E870	The evolution of RISC technology at IBM
7E122E7A	Localized asynchronous packet scheduling for buffered crossbar switches
7D68589B	Multigrain parallel processing for JPEG encoding on a single chip multiprocessor
7D888499	An area-efficient pipelined VLSI architecture for decoding of Reed-Solomon codes based on a time-domain algorithm
7DF61963	Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation
7E90FCA4	Coming attractions in software architecture
7CBFC12B	Reconfiguration Strategies for Parallel Architectures
7DE4CFA5	Polymorphic wavelet architectures using reconfigurable hardware
7D93EAB6	ScoutNode: A Multimodal Sensor Node for Wide Area Sensor Networks
7DAB1AA2	Vega LingCloud: A Resource Single Leasing Point System to Support Heterogeneous Application Modes on Shared Infrastructure
7E31FD47	On the Influence of Thread Allocation for Irregular Codes in NUMA Systems
78C2289D	Inference machine: From sequential to parallel
755D99AF	Link-level access cloud architecture design based on SDN for 5G networks
7D632CB0	Performance analysis for dual band PCS networks
7D599866	Adaptable Architectures for Signal Processing Applications
71C397EC	Collective I/O Tuning Using Analytical and Machine Learning Models
7DD59EDC	Performance evaluation of packet processing architectures using multiclass queuing networks
7B00C129	Empirical evaluation of some features of instruction set processor architectures
5F985EA8	A Quantitative Approach for Architecture-Invariant Parallel Workload Characterization
7DA7E7B3	Distributed instruction set computer architecture
7C6AD81C	Flamel: A High-Level Hardware Compiler
7E228FE9	A Memory-Efficient and Highly Parallel Architecture for Variable Block Size Integer Motion Estimation in H.264/AVC
7E3C81FD	Realization of a parallel operating SIMD-MIMD architecture for image processing application
7E3ED47B	Hybrid Control and Reservation Architecture for Multidomain Burst Switched Network
7E984966	A simple project for teaching instruction set architecture
5CF682A8	A floorplan-driven high-level synthesis algorithm with multiple-operation chainings based on path enumeration
8052D0CD	Differential vector quantization of real-time video
80ACC9B1	A mathematical model of trace cache
7FAF10B1	Architecture-Aware LDPC Code Design for Multiprocessor Software Defined Radio Systems
7EC2E66D	Trace-driven simulation of multithreaded applications
7E26D4E1	The relation between problems in large-scale concurrent systems and distributed databases
7D0B38DD	A Novel Zero-Aware Four-Transistor SRAM Cell for High Density and Low Power Cache Application
81265717	Fibonacci cubes-a new interconnection Topology
7D42EA1D	Locality-based online trace compression
77743F1A	A neuro-emulator with embedded capabilities for generalized learning
7FE1F9F8	Transparent Dataflow Execution for Embedded Applications
72030B31	Evaluating the Quality of Social Media Data in Big Data Architecture
7E2BA2F5	Design of Virtual Personal Computing Environment for Ubiquitous Computing
7F7B6139	High-level software energy macro-modeling
7F406D29	A novel polynomial selection scheme for low-complexity chase algebraic soft-decision reed-solomon decoding
7F2A189B	Should the grid middleware look to self-managing capabilities?
7D71D684	An Extensible Architecture for Detecting Violations of a Cloud Environment's Constraints during Legacy Software System Migration
7FFE6451	Execution leases: a hardware-supported mechanism for enforcing strong non-interference
80D8E0F0	COMODE: A Framework for the Development of Context-Aware Applications in the Context of MDE
7892C604	Reduction of network cost and wiring in Ranade's butterfly routing
7D3AFCB3	SS-KTC: A High-Testability Low-Overhead Scan Architecture with Multi-level Security Integration
7A8F91AE	A Novel Design for Memristor-Based Logic Switch and Crossbar Circuits
7BCB131E	A modular computing architecture for autonomous robots
7FED1B6B	Modeling, Architecture, and Applications for Emerging Memory Technologies
809B45EF	XML Schema Based Faultset Definition to Improve Faults Injection Tools Interoperability
75C0DC05	Construction of GCCFG for inter-procedural optimizations in software managed manycore (SMM) architectures
7D51F32E	Code construction algorithm for architecture aware LDPC codes with low-error-floor
7E4C180B	A New Architecture for Better Resource Management in Grid Systems
7DAB612B	On the complexity of training neural networks with continuous activation functions
7CE03109	Using a machine language simulator to teach CS1 concepts
7D0F38D4	Resource shared architecture of multiple transforms for multiple video codecs
801515B9	The Transmeta Code Morphing/spl trade/ Software: using speculation, recovery, and adaptive retranslation to address real-life challenges
7EA3E9B4	Synchronizing a high-speed SIMD processor array
7EF34097	Software mediators for transparent channel control in unbounded environments
7C1B60D7	An axiomatization of low-level parallelism in microarchitectures
7FA43628	Signal path optimization in software-defined radio systems
80BDA9BF	Power Efficient Motion Estimation using Multiple Imprecise Metric Computations
5C642538	A multistandard FFT processor for wireless system-on-chip implementations
5CB9B1CE	The NYU Ultracomputer&#8212;Designing an MIMD Shared Memory Parallel Computer
79150D82	High-Speed Low-Power Viterbi Decoder Design for TCM Decoders
7EC5AF18	A real-time VLSI architecture for direct kinematics
78D9206D	Mode switching and software download for software defined radio: the SDR Forum approach
5C400A94	Modeling Product-Line Architectural Knowledge
7D51AB6F	Integrating COTS software components into dependable software architectures
7DE851C7	Variation-tolerant, low-power PN-code acquisition using stochastic sensor NOC
8080C58E	An Approach based on Bigraphical Reactive Systems to Check Architectural Instance Conforming to its Style
80AE9266	Kernel design for ftt-can systems
802F087B	High-speed Huffman decoder architectures
801F314A	Multi-1D Block Matching Algorithm based motion estimation processor using mixed-signal approach
7EED470B	Learning from Software Security Testing
801C60A6	JavaCompExt: Extracting Architectural Elements from Java Source Code
7E70CC0B	System Synthesis for Polymorphous Computing Architectures
7D90CDEF	Comb Architectures for Finite Field Multiplication in F(2^m)
80C1AB4E	Data-Driven and Demand-Driven Computer Architecture
593A1C49	Big SaaS: The Next Step Beyond Big Data
8106C03C	Rethinking Automated Synthesis of MPSoC Architectures
8093055C	Parallel Program Design
80792E45	Efficient Synchronization for Nonuniform Communication Architectures
7E7982B4	Heterogeneous architecture models for interconnect-motivated system design
589674DA	SPHINX: a high level synthesis system for DSP design
802E0DB2	Incorporating simulation and implementation into teaching computer organization and architecture
8137EAB3	Architecture and FPGA implementation of the CORDIC algorithm for fingerprints recognition systems
7D644077	Co-Modeling Methodology Designed for RT Architecture Models Integration
7E9300BD	An FPGA Implementation of a Quadruple-Based Multiplier for 4D Clifford Algebra
7DBD89DA	Honeycomb networks: Topological properties and communication algorithms
7E91ADA2	Clustered VLIW architecture with predicated switching
8020304B	DfT Architecture for 3D-SICs with Multiple Towers
7E83E8A9	SimSoC: A SystemC TLM integrated ISS for full system simulation
8057DD8A	Towards a human-like vision system for Driver Assistance
7F6ED7BE	Scheduling for functional pipelining and loop winding
7E22657E	Considering all starting points for simultaneous multithreading simulation
7D0AAEA9	Finite Domain Constraints Based Delay Aware Placement Tool for FPOAs
7D15CD03	Efficient binary translation system with low hardware cost
7E1FEA96	Hyperthreading technology in the netburst microarchitecture
78D8FDF5	PUMPS Architecture for Pattern Analysis and Image Database Management
8062E04B	Data buffer performance for sequential Prolog architectures
7DDA4FA2	Reconfigurable cube architecture for parallel computation
7EFC0531	Arithmetic Operation in Single Membrane
77EB2BB0	Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor
7D5A7B86	Accelerating applications by mapping critical kernels on coarse-grain reconfigurable hardware in hybrid systems
7F4BF602	Architecture driven circuit partitioning
7FBE5CF6	High-speed Reed-Solomon errors-and-erasures decoder design with burst error correcting
7A148B16	A GPU-inspired soft processor for high-throughput acceleration
80ED709D	Aircraft integration real-time simulator modeling with AADL for architecture tradeoffs
7E5FDAE1	Principled design of the modern Web architecture
76C536E6	A Cluster-Based Vehicular Cloud Architecture with Learning-Based Resource Management
7304ABFC	Developing social virtual worlds using NetEffect
80FAFA50	Experience with performance testing of software systems: issues, an approach, and case study
8102EDDB	Towards a Dynamic On-demand Service Grid Based on P2P Network
7DEDA25C	Towards A Process-Oriented Software Architecture Reconstruction Taxonomy
7D1D3E95	Multi-level parallelism analysis of face detection on a shared memory multi-core system
7DCFA882	Scalability of the Locator Identity Split Mapping Infrastructure to support end-host mobility
5F118E87	A wire-delay scalable microprocessor architecture for high performance systems
7FD95CFB	Evaluating architectural stability using a metric-based approach
7D3E80E9	Collaborative Learning Models on Distance Scenarios with Learning Design: A Case Study
770C6111	A pipelined computer architecture for unified elementary function evaluation
7AC6FC66	Visualizing computer memory architectures
7F7F1378	Programming Heterogeneous Systems
7E8B0EA9	A case for economy grid architecture for service oriented grid computing
81688EA3	Sampling from the exponential distribution using independent Bernoulli variates
670481C0	Active memory techniques for ccNUMA multiprocessors
756F1454	Demonstration of Flexible Optical Network Based on Path Computation Element
7ED80E46	A new linear systolic array for FFT computation
7AD5B065	Exploring the construction of a domain-aware toolchain for high-performance computing
815FF58E	Analysis of the O-GEometric History Length Branch Predictor
814D1876	Flexible and Cost Effective Transport Stream Processor for DTV
7EBCFED1	Experience with designing a requirements and architecture management tool
80A8EF8E	System Architecture Directions for Tangible Cloud Computing
753798B8	A Hardware Algol Machine
7B84C225	FPGA Implementation of a Cellular Compact Genetic Algorithm
7F707AFF	A time interval memory protection system
80F23477	Optimistic Synchronization of Parallel Simulations in Cloud Computing Environments
81118C5B	Cost evaluation of coverage directed test generation for the IBM mainframe
7EDFE29B	Multirate VLSI arrays and their synthesis
7891D36E	Systolic opportunities for multidimensional data streams
7E42E1FB	Evaluation of Narrow Vdc-Based Power Delivery Architecture in Mobile Computing System
7C7B4E92	A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers
7EB10561	Bridging requirements and architecture for systems of systems
80EA4B91	Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems
74B64271	ShareStreams: a scalable architecture and hardware support for high-speed QoS packet schedulers
7D32AADF	Multi-Character Processor Array for Pattern Matching in Network Intrusion Detection System
7E69266E	An Exploratory Case Study Using CBSP and Archium
80D488A9	Reducing interprocess communication overhead through register windows
5F96C8B5	IP-reusable 32-bit VLIW Risc core
8031AD91	Adaptive processor: a model of stream processing
680EF963	Profile-driven generation of trace samples
80A981E6	The physical mapping problem for parallel architectures
7F11DB75	Scalar Processing Overhead on SIMD-Only Architectures
80EF2CCE	A user-friendly environment for parallel programming
7EC240D6	Design space exploration for hardware/software codesign of multiprocessor systems
7FCDA775	An Obfuscation-Based Approach against Injection Attacks
7F11E126	Optical computing techniques for image/video compression
80F11A52	Design of an application-specific instruction set processor for high-throughput and scalable FFT
810BD777	Dynamic task allocation models for large distributed computing systems
8049C7F1	Automated synthesis of interleaved memory systems for custom computing machines
7E55097B	Towards virtually-addressed memory hierarchies
7FBC5EE8	Novel pipelined DWT architecture for dual-line scan
7FA3B156	An area efficient multi-mode architecture for reed-solomon decoder
7FFFB2FB	Acceleration of the 3D ADI-FDTD method using graphics processor units
5BAC8A70	Addressing processor back-end issues with RCUs
80798E9F	Reconfigurable Security Support for Embedded Systems
7DE07CE9	Design of a Desktop P2P Computing Platform for DAG
7E553955	Reverse engineering software architecture using rough clusters
7F2B12D7	Message logging and recovery in wireless CORBA using access bridge
7DF6DE2D	Application Experiments: MPPA and FPGA
5A4AA371	Competitive management of distributed shared memory
68065A49	Impact of thermal constraints on multi-core architectures
7D6C99AB	Analog VLSI architecture for discrete cosine transform using dynamic switched capacitors
77D21A8F	Utilizing Sprouts WSN platform for equipment detection and localization in harsh environments
7F45E2BA	A decoupled access/execute processor for matrix algorithms: architecture and programming
7F5CF61D	Data speculation support for a chip multiprocessor
7FB63B2B	Heuristics for scheduling I/O operations
7F426067	Automation of Communication Refinement and Hardware Synthesis within a System-Level Design Methodology
71BDD432	A fault tolerance framework for CORBA
7F4BCFCD	A framework for energy estimation of VLIW architecture
089871E6	Toward Deriving Software Architectures from Quality Attributes
77E2A60A	Instruction issuing mechanism for processors with multiple functional units
75D04FAA	Control-flow speculation through value prediction for superscalar processors
7DF52872	Partitioning of Variables for Multiple-Register-File VLIW Architectures
7E72CAAF	Reconfigurable cell architecture for multi-standard interleaving and deinterleaving in digital communication systems
78749B93	A dependability perspective on emerging technologies
7F8C361D	Abstraction and modularity mechanisms for concurrent computing
7F4ADAD3	A Cloud Provisioning System for Deploying Complex Application Services
815A8B07	The MAFT architecture for distributed fault tolerance
7DC6E24D	Physical Configuration On-Line Visualization of Xilinx Virtex-II FPGAs
73E63047	Data driven VLSI computation for low power DCT-based video coding
7EBFD9E0	Accelerating Tumour Growth Simulations on Many-Core Architectures: A Case Study on the Use of GPGPU within VPH
7E85F7F5	An Energy-Efficient Biomedical Signal Processing Platform
7E152183	Systolic IIR filters with bit level pipelining
7D78A7AE	Software Behavior Based Trusted Attestation
80CFBBB5	Analysis of a memory architecture for fast packet buffers
7DA7733C	Architectural abstractions for real-time software
7F8599AE	Comparative performance evaluation of wireless and optical NoC architectures
7EBADA6C	Dynamic Software Architectures: Formally Modelling Structure and Behaviour with Pi-ADL
7E724348	Hardware for image processing and analysis: The PICAP approach
7DB9D356	Hardware Architecture for HOG Feature Extraction
7F251112	Addressing Future Space Challenges using Reconfigurable Instruction Cell Based Architectures
7CF86881	Dual-Container: Extending the EJB2.x Container to Support EJB3.0
6FDC54D4	Private desktops and shared store
7C729538	Fortran M: a language for modular parallel programming
7EE872A4	Soft real-time aspects for service-oriented architectures
7F9C0B24	Research on economic models with contract management mechanism in grid
7DEE7306	Analyzing and relating bug report data for feature tracking
8168A702	Enabling high-performance memory migration for multithreaded applications on LINUX
816B8B2E	Efficient Message Passing Architecture for High Throughput LDPC Decoder
7E7019D3	Extracting fundamental patterns from C++ code
7DEE4E04	Enhancing Speedup in Network Processing Applications by Exploiting Instruction Reuse with Flow Aggregation
7F3B7AB4	Formal analysis of software security system architectures
5B8110E5	Improving I/O performance of applications through compiler-directed code restructuring
7F048F86	The spring scheduling coprocessor: a scheduling accelerator
71051905	MIBlets: a practical approach to virtual network management
7DBEDFD5	A method to find unique sequences on distributed genomic databases
7D12EDB5	Parallel HD encoding on CELL
7DF9CA34	Parallelized Architecture of Multiple Classifiers for Face Detection
0FC4561E	Evolution of the Standard Simulation Architecture
8132FAC8	Transaction Level Control for Application Execution on the SegBus Platform
7D2AE2AA	HW-SW implementation of a decoupled FPU for ARM-based Cortex-M1 SoCs in FPGAs
7D80FD7E	Evaluation of the WM architecture
808FD271	Task Scheduling of Real-time Systems on Multi-Core Architectures
7D286157	Increasing PCM main memory lifetime
805C6593	A pattern matching framework for software architecture recovery and restructuring
7EEDB66C	A methodology for hardware architecture trade-off at different levels of abstraction
7AFDD158	A Parallel Implicit Incompressible Flow Solver Using Unstructured Meshes.
771C315E	Partitioning problems in parallel, pipeline, and distributed computing
81331CD3	Low Power Magnetic Quantum Cellular Automata Realization Using Magnetic Multi-Layer Structures
776DFA51	Energy Consumption Optimization for Multihop Cognitive Cellular Networks
7EB230C6	A Streaming Intrusion Detection System for Grid Computing Environments
8162FD2F	A new parallel algorithm for CRC generation
80CCF4C1	Breaking the bandwidth wall in chip multiprocessors
7EECADEF	An adaptive serial-parallel CAM architecture for low-power cache blocks
7D8DD780	Resolving Data Heterogeneity Issues in Open Distributed Communication Middleware
7DFF94D9	Control flow prediction with tree-like subgraphs for superscalar processors
809768E7	A novel low-power 64-point pipelined FFT/IFFT processor for OFDM applications
7D7F351A	Hardware/Software Coevolution of Genome Programs and Cellular Processors
7D206163	Extracting High-level Component-Connector View from Detailed UML Models: A Case Study
7D2563BD	Diverge-Merge Processor (DMP): Dynamic Predicated Execution of Complex Control-Flow Graphs Based on Frequently Executed Paths
7E85EE3E	On the hardware design of elliptic curve public key cryptosystems using programmable cellular automata
7D374F0A	ATCA/xTCA-based hardware for control and data acquisition on Nuclear Fusion fast control plant systems
80DDD573	On dynamic routing and wavelength assignment in multi-granular all-optical networks
7D8C1CD8	Multiobjective evolutionary algorithms: a comparative case study and the strength Pareto approach
7FE58C33	Petri-net-based modeling and evaluation of pipelined processing of concurrent database queries
7E8A2423	Enhancing Control of Service Compositions in Service-Oriented Architectures
78685F7B	Fault Tolerance in Regular Network Architectures
7DC43F32	Overcoming the startup time problem in distributed memory architectures
7E3B014C	Design Space Exploration for a Wireless Protocol on a Reconfigurable Platform
7CC549B2	Comparative Design Validation Based on Event Pattern Mappings
7E101D86	Breast cancer screening using evolved neural networks
7D731F23	Low-power way-predicting cache using valid-bit pre-decision for parallel architectures
8041949A	Software Clustering Using Dynamic Analysis and Static Dependencies
7F32F59B	A software framework for software radio
5B2BFE4A	An FPGA-based digital logic lab for computer organization and architecture
7F3D1144	Issues in runtime algorithm selection for grid environments
5947AD8C	Implementation Approaches for Reconfigurable Logic Applications
769B411D	Effective support of simulation in computer architecture instruction
7EDC996A	GAMA: grid account management architecture
7F4B6BF9	Intelligent Power Management Over Large Clusters
7FF58434	Group action graphs and parallel architectures
7F4AD00C	Comparative study of COW and SMP computer configurations
75F17CB4	Creating realistic scenes in future multimedia systems
7E4B2EE3	Unattended Remote Attestation Delegation for Grid Computing
803D751D	Pipelined computation of very large word-length LNS addition/subtraction with polynomial hardware cost
7541764E	An architecture and a methodology for intelligent control
80706BC0	Artificial neural network on a SIMD architecture
7E24E5AB	On objective function selection in list scheduling algorithms for digital signal processing applications
800A9909	Towards a specification scheme for context-aware security policies for networked appliances
7AE42DF7	Parallel bit-level pipelined VLSI designs for high-speed signal processing
7DCAA45E	A memory interference model for regularly patterned multiple stream vector accesses
7D9F4B0A	Impact of on-demand connection management in MPI over VIA
7FF28EBC	Towards the Architectural Definition of the Health Watcher System with AO-ADL
7876E5ED	Architecture of FPGA Embedded Multiprocessor Programmable Controller
7D353437	FPGA-Based Co-processor for Singular Value Array Reconciliation Tomography
7663EC9F	Diagnosis Service for Software Component and Its Application to a Heterogeneous Sensor Data Management System
7D2E7D64	Reduced-complexity MSGR-based matrix inversion
7DDCAF16	Teaching network connectivity using simulated annealing on a massively parallel processor
816D8B59	Time management in the DoD high level architecture
806E53BB	Application Performance Tuning for Clusters with ccNUMA Nodes
80D06975	Ultra low power hardware for computing Squared Euclidean Distances
7EB7C157	Flow Maximization for NoC Routing Algorithms
5D963CB8	A study about FPGA-based digital filters
7FAC9656	File system virtual appliances
7D5FF120	A Fault-Tolerant Modular Architecture for Binary Trees
7D98A61D	VLSI Architectures for the Finite Impulse Response Filter
802AB20E	The design of a high-performance scalable architecture for image processing applications
5B89BAA3	Procedure Calls Are the Assembly Language of Software Interconnection: Connectors Deserve First-Class Status
7F3C095F	Teaching processor architecture with a VLSI perspective
7FE528C1	Automated design of DSP array processor chips
801A1287	Prediction Router: A Low-Latency On-Chip Router Architecture with Multiple Predictors
757EE696	Towards an Ontology-Based Intercloud Resource Catalogue -- The IEEE P2302 Intercloud Approach for a Semantic Resource Exchange
8268CB57	Grouping based power control for improving energy efficiency in dense small cell networks
7F6DCE20	A trusted open platform
7AB4FB9A	The Effect of Operation Scheduling on the Performance of a Data Flow Computer
7D0EF987	Efficient datapath merging for partially reconfigurable architectures
7DAD8120	A Memory Efficient Multiple Pattern Matching Architecture for Network Security
81781DB2	Rule-based strategic reflection: observing and modifying behaviour at the architectural level
76A2BBDB	SMT-Based Cost Optimization Approach for the Integration of Avionic Functions in IMA and TTEthernet Architectures
7771F566	Best-effort computing: re-thinking parallel software and hardware
7FE74871	High-Performance random data lookup for network processing
7D9A63DC	Causality constraints for processor architectures with sub-word parallelism
5B917EC4	Routing in modular fault tolerant multiprocessor systems
808A6722	Mature Architecting - A Survey about the Reasoning Process of Professional Architects
800BB6B1	Retiming of DSP programs for optimum vectorization
7F353FC8	Automatic selection of application-specific reconfigurable processor extensions
7F8DC6AE	Analysis into Timing Advance Issue in CoMP Systems
7532D81E	Self-assembled architectures and the temporal aspects of computing
055D20B9	Workshop on COTS-Based Systems
7E84F2F1	A Survey of Information-Centric Networking Research
76443E66	Evaluation of cube and data manipulator networks
80CEF4DA	Two-level partitioning of image processing algorithms for the parallel Map-oriented Machine
80F64CDD	An image processing IC for backprojection and spatial histogramming in a pipelined array
80802911	Area-time performance of VLSI FIR filter architectures based on residue arithmetic
7F055117	Drowsy caches: simple techniques for reducing leakage power
7F815281	Optimal unified architectures for the real-time computation of time-recursive discrete sinusoidal transforms
7F504EB3	The AADL behaviour annex -- experiments and roadmap
79A54966	Concepts and realization of a high-performance data type architecture
7FE81A1A	Supporting architectural restructuring by analyzing feature models
58A02894	A new distributed real-time control system for the JASON underwater robot
811DB89B	Information theoretic metrics for software architectures
809CA62A	An FPGA Implementation of Information Theoretic Visual-Saliency System and Its Optimization
7DE8BCBB	Fully pipelined bloom filter architecture
78C79CD5	Methods and means of predicting the run time of serial programs
7FF8C937	Performance analysis and design space exploration for high-end biomedical applications: challenges and solutions
809B8D01	Estimating the Performance of Cache Replacement Policies
7C54503A	Teach Reconfigurable Computing using mixed-grained fabrics based hardware infrastructure
7E9405F0	Smart cache: A self adaptive cache architecture for energy efficiency
7D222D18	The Livermore distributed storage system: requirements and overview
58D4F33B	A performance evaluation of ARM ISA extension for elliptic curve cryptography over binary finite fields
8027E4A6	Functional VLSI Design For Low Level Image Processing ICs
80040AC4	Failure detection mechanism for distributed object computing using CORBA
7ED97F2A	ECOS: An energy-efficient cluster storage system
7DFD68A8	System-level metrics for hardware/software architectural mapping
7A4D2081	A domain-specific language to facilitate software defined radio parallel executable patterns deployment on heterogeneous architectures
7F3D523B	FPGA-based adaptive computing for correlated multi-stream processing
805E3449	ASAAM: aspectual software architecture analysis method
80516AC3	Strengths and weaknesses of genetic list scheduling for heterogeneous systems
7F103669	Towards a Grid enabled system for multicomponent materials design
7CBFE5FC	XTREM: a power simulator for the Intel XScale® core
7E8DA2EB	Engineering trust with semantic guardians
7E8ABF7E	Retargetable and reconfigurable software dynamic translation
7E596AE0	Architectural Support for Run-Time Validation of Program Data Properties
7D8B864B	Fast breakpoints: design and implementation
7D2E6390	Design and analysis of a scalable cache coherence scheme based on clocks and timestamps
7E0B5307	How are Enterprise Architecture Design Principles Used?
77D6D24E	Schur complement preconditioned conjugate gradient methods for spline collocation equations
7BF19F27	A physical-level study of the compacted matrix instruction scheduler for dynamically-scheduled superscalar processors
79C179EB	Using verilog HDL to teach computer architecture concepts
76A3479D	ABNO: a feasible SDN approach for multivendor IP and optical networks [Invited]
7FF1B1A1	Real-world applications of analog and digital evolvable hardware
80F3F7F8	Cedar Fortran and other vector and parallel Fortran dialects
7F42CE92	A Comparative Case Study of Architecting Practices in the Embedded Software Industry
8078789F	NetProber: a component for enhancing efficiency of overlay networks in P2P systems
7ECFCC69	Distributed Real-Time Traffic Data Management
7E859858	An experimentation framework for evaluating disassembly and decompilation tools for C++ and java
7E3FB9B8	Memory contention for shared memory vector multiprocessors
79C222FA	Single-dimension software pipelining for multi-dimensional loops
7E3819BD	An offset cancellation CMOS VGA for GPS receiver
7ECD2084	Mining legacy systems for business components: an architecture for an integrated toolkit
80451C86	Branch merging for effective exploitation of instruction-level parallelism
7922DB59	Smart city architecture for community level services through the internet of things
7F3E56B1	Backward Interpolation Architecture for Algebraic Soft-Decision Reed–Solomon Decoding
7DF4679D	Efficient built-in self-test for video coding cores: A case study on motion estimation computing array
7DFB92B4	Synthesis steps and design models for codesign
7E458ACA	Explicit Platform Descriptions for Heterogeneous Many-Core Architectures
80621832	Engineering Proprioception in SLA Management for Cloud Architectures
7DEA349B	Hierarchical Agent Monitoring NoCs: A Design Methodology with Scalability and Variability
80408496	A high-level process checkpointing and migration scheme for heterogeneous distributed systems
80C89268	A generic multi virtual machines architecture for distributed parallel operating systems design
5EFE779C	A parallel computer based on cube connected cycles for wafer scale integration
7DAC2744	Analytical methods for the design and optimization of chip-multiprocessor architectures
80E46561	Exploiting Data Locality in FFT Using Indirect Swap Network on Cell/B.E.
7EA62924	Intermediate fabrics: virtual architectures for circuit portability and fast placement and routing
70D912AC	GSD: a novel group-based service discovery protocol for MANETS
75A2033B	Utilizing Dynamically Coupled Cores to Form a Resilient Chip Multiprocessor
7A3E304A	All-optical token technique for distributed contention resolution in AWGR-based optical interconnects
7A6BD00E	Toward Scalable Performance Visualization with Jumpshot
737C8604	A novel switched-capacitor based partial power architecture for a 20 MHz resonant SEPIC
7E5AE833	On Characterizing Performance of the Cell Broadband Engine Element Interconnect Bus
7F999AFA	Suitability of Hypervisor and MPSoC Architectures for the Execution Environment of an Integrated Embedded System
7D796622	I-SENSE: A Light-Weight Middleware for Embedded Multi-Sensor Data-Fusion
76DCB198	A computer architecture for highly parallel signal processing
7F2ACBA8	An adaptive and scalable multiprocessor system For Xilinx FPGAs using minimal sized processor cores
7D025AD3	Low-power and high-SFDR direct digital frequency synthesizer based on hybrid CORDIC algorithm
7F1FBCD2	An architectural model for software reliability quantification
8092B1D8	Relaxing consistency in recoverable distributed shared memory
7F61D847	Power efficient architecture for motion estimation using the QSDS-DIC algorithm
7E04BC7A	PCOM - a component system for pervasive computing
7EB69665	CORDIC-based architecture with channel state information for OFDM baseband receiver
7FEA26A6	ReCPU: A parallel and pipelined architecture for regular expression matching
7E82131B	Static Execute After/Before as a replacement of traditional software dependencies
7580B8C5	Integration of heterogeneous spectrum sensing devices towards accurate REM construction
7D4DADC8	Programming considerations in the design and use of a SIMD image computer
7DB068A2	A software radio architecture for linear multiuser detection
76F61281	Ad Hoc Cloudlet Based Cooperative Cloud Gaming
8076B8B8	A cost-efficient and fully-pipelinable architecture for DCT/IDCT
809F857D	Ouroboros: a tool for building generic, hybrid, divide & conquer algorithms
77BB9417	ICE: Inline calibration for memristor crossbar-based computing engine
7E015C5E	Maude- based design space exploration of embedded systems
122CD581	Beyond Desktop Management: Scaling Task Management in Space and Time
00302FC7	Versatile Tiled-Processor Architectures: The Raw Approach
805230DF	Exploiting data-width locality to increase superscalar execution bandwidth
81326BBE	A threshold-based algorithm and VLSI architecture of a K-best lattice decoder for MIMO systems
81263BA1	Consumer-centric service-oriented architecture: a new approach
7EE3DA31	VLSI architecture for lossless compression of medical images using the discrete wavelet transform
7CC627A0	PALMS: A Modern Coevolution of Community and Computing Using Policy Driven Development
81471ECE	Simultaneous branch and warp interweaving for sustained GPU performance
7F153FA8	An inter-application and inter-client priority-based QoS proxy architecture for heterogeneous networks
7D144C46	Rapid service development on a TINA-based service deployment platform
80B72216	The Experimental Demonstration of a SASP-Based Full Software Radio Receiver
7F21D42E	Alloy-Based Lightweight Verification for Aspect-Oriented Architecture
7E84B644	A Novel Secure Architecture for the Internet of Things
5D73DB50	Mobile hosting and sensor eco-system for radiation detection
7EBCED35	An empirical survey on factors influencing on packaging dairy products
7EA108BA	An Adaptive Hardware Classifier in FPGA based-on a Cellular Compact Genetic Algorithm and Block-based Neural Network
80EDC021	Self-Repair through Reconfiguration: A Requirements Engineering Approach
7F8C970A	Cellular neural networks for image analysis using steep slope devices
6322ABF0	MobiCS: Mobile Platform for Combining Crowdsourcing and Participatory Sensing
85BA70B4	Topology-aware load balancing for performance portability over parallel high performance systems
80EC162C	New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array
7A3924E1	Highly-cited ideas in system codesign and synthesis
7F3C0D8C	Workload-Aware Neuromorphic Design of the Power Controller
7FC2070F	High speed intelligent machine through programmable hardware: application to genomic systems
7F647675	Modeling aspect-oriented software architecture based on ACME
7777483D	FPGA-based accelerator development for non-engineers
7DF7F915	Tokenless static data flow using associative templates
80CE6967	A simulation based study of TLB performance
5F1282E7	Advanced low power RISC processor design using MIPS instruction set
7FF06F19	Hierarchical Soft Error Estimation Tool (HSEET)
7E7A6679	Overcoming the memory wall in symbolic algebra: a faster permutation multiplication
7A95D0E7	SATSim: a superscalar architecture trace simulator using interactive animation
75806163	Marlin: Mitigating Code Reuse Attacks Using Code Randomization
5B3F8BDD	The Magnet Database System
7FF6911B	OptiScope: Performance Accountability for Optimizing Compilers
7E5DEA44	A pipeline backprojector for on-line 3-D PET
7DC41ACA	RCCN: radial basis competitive and cooperative network
812A9274	An Efficient Framework for Distributed Enterprise Portal for Maintaining Global Patch Consistency
77C93D55	A new fast algorithm for the unified forward and inverse MDCT/MDST computation
7EDDEAB7	Performance of PGA (Programmable Graph Architecture) for Matrix Multiplications
80F21EB3	An integrated approach for documenting, exploring, and building framework-based software
7E25025C	A new digital pulse-mode neuron with adjustable activation function
816D60E6	Towards an Autonomic Piloting Virtual Network Architecture
80B358AC	Developing collaborative peer-to-peer applications on mobile devices
7F09E3B1	TE-enhanced path selection for QoS provisioning in multi-domain GMPLS networks
8131140B	Integral Image Optimizations for Embedded Vision Applications
809179F2	Job scheduling of Savant for Grid computing on RFID EPC network
7EB8E879	A distributed recovery block approach to fault-tolerant execution of application tasks in hypercubes
805195E9	Reconfigurable Work Farms on a Massively Parallel Processor Array
5A925212	A Systolic Array Optimizing Compiler
81341B44	Fast Algorithm and Architecture Design of Low-Power Integer Motion Estimation for H.264/AVC
7CEFD441	Home gateway architecture and its implementation
80B153BD	Area-Efficient NEDA Architecture for The 1-D DCT/IDCT
7778E8D1	Interconnection scheme and associated mapping method of reconfigurable cell matrices based on nanoscale devices
7E9D1503	Scalable array architecture design for full search block matching
5CAF14AA	Two Papers on a Tree-Structured Parallel Computer.
80F4A4F6	Achieving Out-of-Order Performance with Almost In-Order Complexity
7DE38F67	High-performance inverse transform circuit based on butterfly architecture for H.264 high profile decoder
7EE9422B	A program-driven simulation model of an MIMD multiprocessor
7D561409	Tina: Its achievements and its future directions
7D0771AA	Implementation Issues on the Decoding Algorithms of RNS to Binary Conversion
80B18316	Computer technology and architecture: an evolving interaction
6FA0426D	An MPEG-4 performance study for non-SIMD, general purpose architectures
7C742B7D	Chinese consumers’ evaluation of foreign products: the influence of culture, product types and product presentation format
7F26E2C0	ArchJava: connecting software architecture to implementation
7AF30E60	Evolution and evaluation of the model-view-controller architecture in games
7E33D073	Quantifying the costs and benefits of architectural decisions
8143B733	Low-complexity entirely-overlapped parallel decoder architecture for quasi-cyclic LDPC codes
7DFB3742	Code density concerns for new architectures
78B1D83A	Simultaneously reducing latency and power consumption in openflow switches
784BD551	The USC AFV-I: a behavior-based entry in the 1994 International Aerial Robotics Competition
7DA5E517	Memory Hierarchies, Pipelines, and Buses for Future Architectures in Time-Critical Embedded Systems
7D5A335D	Safeguarding 5G wireless communication networks using physical layer security
814363BF	Supporting the sockets interface over user-level communication architecture: design issues and performance comparisons
7ED61A30	COMAN: a multiple-language active network architecture enabled via middleware
7E1303F8	BIND: a fine-grained attestation service for secure distributed systems
805C9CB2	Architecture for Protecting Critical Secrets in Microprocessors
59D4D439	Comparative analysis of computer architectures
7FACC243	Let the Ants Deploy Your Software - An ACO Based Deployment Optimisation Strategy
7DFC3F55	Using aspect oriented techniques to support separation of concerns in model driven development
81170362	Reconfigurable optically-interconnected parallel computer architecture
7EC7EA3B	An extended dominating node approach to collective communication in all-port wormhole-routed 2D meshes
8150FA4E	The Factors Affecting Institutionalisation of Enterprise Architecture in the Organisation
80DD91D7	Design and Synthesis of a Three Input Flagged Prefix Adder
80FC14A1	BulletProof: a defect-tolerant CMP switch architecture
7F8B4A55	The Semantic Data Space for Loosely Coupled Service Provisioning
80781D9F	Performance Model Generation for MPSoC Design-Space Exploration
7ADA5991	Optimal power/performance pipelining for error resilient processors
69FB2DA4	Parallel computation of fan-beam back-projection reconstruction algorithm in computed tomography
7E2349FE	Java runtime systems: characterization and architectural implications
811C05ED	A Parallel Algorithm for Dot Product over Word-Size Finite Field Using Floating-Point Arithmetic
794B32B0	SODA: A High-Performance DSP Architecture for Software-Defined Radio
7FCCEDFD	Heterogeneous MP-SoC - the solution to energy-efficient signal processing
7DAEFFED	On the advantages of serial architectures for low-power reliable computations
75575C51	A VLSI Architecture for Software Structure: The Intel 8086
807D3DF5	Trust enhanced security for mobile agents
7E6CA973	Increasing processor performance by implementing deeper pipelines
813D3A32	A New Placement-Ideal Layout for Multiway Replication Storage System
7D7B0E1B	A framework for designing performance-oriented distributed systems
76C3BCBF	Autocorrelation analysis: A new and improved method for branch predictability characterization
7A4306B1	A simulation applet for microcoding exercises
7EEEACA1	Time and Space Partitioning in Spacecraft Avionics
7DCC0C0C	Buffer size optimization for full-search block matching algorithms
808934F8	Pre-silicon Characterization of NIST SHA-3 Final Round Candidates
7E4C0B93	NOC architecture design for multi-cluster chips
7F23F010	Speed-up estimation for HW/SW-systems
8182BC54	Design and FPGA implementation of stochastic turbo decoder
7F61AE4C	Built-In Self-Repair Schemes for Flash Memories
8010B4E7	Architectural Support for Automated Software Attack Detection, Recovery, and Prevention
7B559525	A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures
8022B715	COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems
79C64FB3	Parallel Architectures for Learning the RTRN and Elman Dynamic Neural Networks
2D0E36F4	Fast Bulk Bitwise AND and OR in DRAM
7BA8666A	A Circuit for Exact Summation of Floating-Point Numbers
8021685F	Multilevel Parallelism in Computational Chemistry using Common Component Architecture and Global Arrays
7EF69071	A quality-driven systematic approach for architecting distributed software applications
7C46A5BF	Truncated gray-coded bit-plane matching based motion estimation and its hardware architecture
8084DE1E	LLVA: a low-level virtual instruction set architecture
7D038694	A heterogeneous architecture for stereoscopic visualisation
7FF53D88	A highly efficient inverse transform architecture for multi-standard HDTV decoder
7D720B64	The influence of processor architecture on the design and the results of WCET tools
77CC0DAD	Implementation of the Database Machine Direct
80176390	SAAM: an integrated network architecture for integrated services
7E8E6084	Software Development Environment for Run-time Reconfigurable System-on-Chip
7FA736D8	Association rules learning technique for knowledge mining about scheduling algorithm performance
7F95A54A	A genetic algorithm for assembling optical computers using faulty optical arrays
7F947CCD	A Practical Web Service Composition
5DC4A18A	Fault tolerable Li-ion battery stack
7F4F86F6	Design-space exploration of fault-tolerant building blocks for large-scale quantum computing
80D78545	Integrating AADL within a Multi-domain Modeling Framework
71878D29	On Hardware and Hardware Models for Embedded Real-Time Systems
7E005F6B	A Thread Specific Load Balancing Technique for a Clustered SMT Architecture
7E075B13	Fault Detection and Isolation of LTV systems using Set-Valued Observers
7F623DE7	Use Object-Oriented Platform to Facilitate FPGA-Based Computing in Embedded Systems
7C3B1618	An RNS based reconfigurable FIR filter design using shift and add approach
804FC959	Hierarchical Instruction Register Organization
7F004801	Customizing Network Functions for High Performance Cloud Computing
7F4DC237	A Distributed Approach to Autonomous Fault Treatment in Spread
7891EF32	A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology
7E00318E	Architectural Support for Reducing Parallel Processing Overhead in an Embedded Multiprocessor
7AA89FC2	Leveraging Non-Volatile Storage to Achieve Versatile Cache Optimizations
7CBD49F7	An efficient dictionary machine using hexagonal processor arrays
7E416654	A Plug-in Architecture for Self-Adaptive Web Service Compositions
7DB735D3	Architectural Support for the Stream Execution Model on General-Purpose Processors
7F89A7D1	Quality Enhancement for Scalable View Window in Touchable Display Systems
7CDB696E	High-performance throughput computing
7E3DD38C	Hybrid Wordlength Optimization Methods of Pipelined FFT Processors
7E2A61ED	Enforcing safety of real-time schedules on contemporary processors using a virtual simple architecture (VISA)
7CC5CD5E	A System Software Architecture for High End Computing
5A9A4156	Self-coordinated On-Chip Parallel Computing: A Swarm Intelligence Approach
7EF137ED	Fault-tolerant analysis and algorithms for a proposed augmented binary tree architecture
7CE0D009	Generic RAM-based architectures for two-dimensional discrete wavelet transform with line-based method
7D3F8029	Formal models of object-oriented patterns using RTPA
7D729C18	Improving fact extraction of framework-based software systems
7BF67BC3	PyMTL: A Unified Framework for Vertically Integrated Computer Architecture Research
816EFD6F	Pattern Oriented Service Development for Coarse-Grained Service Reuse
724F2499	A distributed resource management architecture that supports advance reservations and co-allocation
7ECC49A5	QuOnt: an ontology for the reuse of quality criteria
7DCED68A	Migrating to Web services - latency and scalability
7F451170	Scale-out processors
81136B1D	GF(2 m ) multiplier using Polynomial Residue Number System
80EE3336	Virtual synaptic interconnect using an asynchronous network-on-chip
7E052AEA	Cycle-time-aware sequential way-access set-associative cache for low energy consumption
7F876BFD	Direct digital frequency synthesizers with polynomial hyperfolding technique
7EC68053	Reducing Area Overhead for Error-Protecting Large L2/L3 Caches
7DA949EE	Hardware-software co-design of resource constrained systems on a chip
802BEB7D	Determining track loss without truth information for distributed target tracking applications
7F15A412	A framework for integrating data alignment, distribution, and redistribution in distributed memory multiprocessors
7CE99F6B	On the simulation of large-scale architectures using multiple application abstraction levels
6FC085E9	Philips TriMedia: a digital media convergence platform
7D2F338F	High Dimensional Problem Optimization Using Distributed Multi-agent PSO
7D6C0D91	Virtualization Technology and its Impact on Computer Hardware Architecture
7D71B74F	Control Architecture for Autonomous Multi-Robot System: Survey and Analysis
7D6DF2CE	A Study of Publish/Subscribe Systems for Real-Time Grid Monitoring
7E4F47E8	The product line mapping approach to defining and structuring product portfolios
7D406D2C	A 10B 200MHz pipeline ADC with minimal feedback penalty and 0.35pJ/conversion-step
80088303	Tarantula: a vector extension to the alpha architecture
7D0327B2	Performance evaluation of Jpeg2000 implementation on VLIW cores, SIMD cores and multi-cores
81353D5C	An Optimal Web Services Integration Using Greedy Strategy
7EFD9AA5	Speculative virtual verification: policy-constrained speculative execution
7BA62E6F	Spert-II: a vector microprocessor system
7D442D65	SIMD Enhancements for a Hough Transform Implementation
8091011F	Performance Evaluation of Reactive and Proactive Handover Schemes for IP Micromobility Networks
14AEED89	Pacemaker: Continuous Validation of Complex Systems
6FE64144	Toward a GaAs Realization of a Production-System Machine
80199D56	Hot-plug based activation and deactivation of ATCA FRU devices
8021E0E5	Low complexity decimation filter for multi-standard digital receivers
7D337C0D	Design of Scalable Hardware Architecture for Dual-field Montgomery Modular Inverse Computation
7EE557CE	High Throughput architecture for OCTAGON Network on Chip
802EEBC2	Towards weaving software architecture models
7E964E06	Transputer supernode system for the study of wave scattering
7EF8F3FF	Ultra-scalable architectures for Telecommunications and Web 2.0 services
79D5FE5A	VLSI Sorting with Reduced Hardware
7C79885E	A case study in locating the architectural roots of technical debt
7EAAB5D5	Hardware implementation of large number multiplication by FFT with modular arithmetic
7F16B6DF	Some enhanced cache replacement policies for reducing power in mobile devices
5EB78271	Certified Reasoning in Memory Hierarchies
7D769D27	Software Engineering for Automotive Systems: A Roadmap
7D933013	Execution of real-time expert systems on a multicomputer
803B4D9F	Building interactivity, is it appealing?
7EA6E261	A practical processor design for multithreading
5B941660	EXPECT: Explicit Representations for Flexible Acquisition
7700B9FA	On the perfect accuracy of an approximate subscript analysis test
76D1B24E	Architecture-level Dependence Analysis for Software Systems
7D1F57A6	Global Register Partitioning
7F2EE23F	An SIMD-MIMD architecture for image processing and pattern recognition
7DB6BE5F	To wait or to drop: On the optimal number of retransmissions in wireless control
7DD3DC21	A Low-Cost Green IT Design and Application of VHSP Based on Virtualization Technology
7FCABAD3	Modal processes: towards enhanced retargetability through control composition of distributed embedded systems
09D63902	Gigabit Nectar: Architecture and Performance.
7EBD79CB	A multiword based high speed ECC scheme for low-voltage embedded SRAMS
7DC85D76	Systolic temporal arithmetic: a new formalism for specification and verification of systolic arrays
7DBAE634	An architecture for high instruction level parallelism
81317835	A fault tolerant approach in cluster computing system
7FB7544D	Work in progress - MythSim: the mythical simulator for real students
7F50E602	Design and evaluation of software radio prototype with over-the-air download function
7E904EDF	A Embedded Software Testing Process Model
7F5C6DC7	A routing architecture exploration for coarse-grained reconfigurable architecture with automated seu-tolerance evaluation
7F486B33	Design and Implementation of Network Test System Based on Web Services
5A598A26	The case for more digital logic in Computer Architecture
7C434243	Effect of increasing chip density on the evolution of computer architectures
800855CC	REPLICA--A reconfigurable partitionable highly parallel computer architecture for active multi-sensory perception of 3-dimensional objects
7B0298AC	Architecture of an array processor using a nonlinear skewing scheme
7E6DFADA	Advances in Software Design Methods for Concurrent, Real-Time and Distributed Applications
7F05432F	An Architecture for Integrating Databases with Replication Support Based on the OGSA-DAI Middleware
7DD34E8F	Developing a Flexible Interface for RapidIO, Hypertransport, and PCI-Express
7B6459D9	An efficient architecture for two-dimensional discrete wavelet transform
8158634D	Optimal parallel computation of the quadtree medial axis transform on a multi-layered architecture
7DBE2ED5	Quantitative evaluation in embedded system design: validation of multiprocessor multithreaded architectures
7F2884FF	Analysis and Performance Results of a Molecular Modeling Application on Merrimac
7AE1FDF1	Discrete Wavelet Transform Signal Analyzer
7DF8CF1E	An architectural alternative to optimizing compilers
5B86F713	Fine-Grained Energy-Efficient Consolidation in SDN Networks and Devices
7D8237E0	Error Detecting Dual Basis Bit Parallel Systolic Multiplication Architecture over GF(2m)
7D42F6CA	A lossless compression method for Internet packet headers
7D153ED3	A Low-Area Multi-Link Interconnect Architecture for GALS Chip Multiprocessors
7E60A029	A design of communications simulation expert system architecture with common data structure
7DF78597	Computational sprinting on a hardware/software testbed
7D234AB7	Estimating the Optimal Configuration of a Multi-Core Cluster: A Preliminary Study
78E0CF63	Using the BSP cost model to optimise parallel neural network training
80D23135	A VLSI architecture for computing the optimal correspondence of string subsequences
7FE2E3D4	Scalable, parallel computers: alternatives, issues, and challenges
5B864E99	Supercomputer performance: the theory, practice, and results
800CA92F	Compiler-Directed Instruction Duplication for Soft Error Detection
80F95F1A	Identification of Static Structures of Reusable Software Architectures
7DC55F78	NSM: A Security Mechanism for Object-Based Storage System
816E175A	A Variable-Rate Viterbi Decoder in 130-nm CMOS
77148DF7	Compiler techniques for data partitioning of sequentially iterated parallel loops
7EDA18DC	Efficient simulation of large-scale Spiking Neural Networks using CUDA graphics processors
80D84526	On improving the accuracy of the Hough transform: theory, simulations, and experiments
80BFE29C	Architectural requirements for multimedia image compression, and a solution based on VLSI hardware accelerator
7ED97D57	A radial basis function neurocomputer implemented with analog VLSI circuits
7E62E2F6	A Redundancy Mechanism under Single Chip Multiprocessor Architecture
8134D040	Static classification of value predictability using compiler hints
76CB5D69	Using Emulaion to Verify Formal Architecture Descriptions
7D0845B2	A hypercube algorithm for GVT computation and its application in optimistic parallel simulation
7EC956D4	A New Basis for Shifters in General-Purpose Processors for Existing and Advanced Bit Manipulations
7F3D32E2	Learning the relationship between computer architecture and technology by reconfiguring
7F0BAAF2	A super-serial Galois fields multiplier for FPGAs and its application to public-key algorithms
806D920A	A data scheduler for multi-context reconfigurable architectures
7D415732	Low power VLSI architecture of Viterbi scorer for HMM-based isolated word recognition
7D247D68	Decoupling as a Foundation for Large Scale Parallel Computing
807D3F3B	A Power-Efficient Floating-Point Co-processor Design
72E4AF0B	The trusted path between SMITE and the user
7FD683B2	The agree predictor: a mechanism for reducing negative branch history interference
806C8E5C	Variation-Aware Task and Communication Mapping for MPSoC Architecture
7BA33CD2	PC-TRIO: A Power Efficient TCAM Architecture for Packet Classifiers
7EE89D7E	Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers
5AE515F8	A Hierarchical Architecture for Nonblocking Control of Discrete Event Systems
7212C16E	Improving MLC PCM write throughput by write reconstruction
80D5E7F5	Hot spots and core-to-core thermal coupling in future multi-core architectures
800F3E8D	The foundation of self-developing blob machines for spatial computing
7CA1E7BA	CPU Sim 3.1: A tool for simulating computer architectures for computer organization classes
80F8E7F0	Architecture of a fast motion estimator for MPEG video coding
80BD4FB8	SCA-based dynamic lightweight platform for mobile devices
815E1818	Early experience with out-of-core applications on the cray XMT
7F4817FE	A software-hardware hybrid steering mechanism for clustered microarchitectures
7E8AA746	Fuzzing Wi-Fi Drivers to Locate Security Vulnerabilities
800C8DBD	A remark on "Reducing iteration time when result digit is zero for radix-2 SRT division and square root with redundant remainders"
814F7F0E	Scalable hybrid path computation procedure for PCE-based multi-domain WSON Networks
7A25F001	Matrix Nanodevice-Based Logic Architectures and Associated Functional Mapping Method
7FFC32B0	PipeRoute: a pipelining-aware router for reconfigurable architectures
7CFB9ED6	A Modeling Approach of Mobile Ad Hoc Networks Survivability Model
808AE372	Optimal and load balanced mapping of parallel priority queues in hypercubes
7E44B349	Hardware scheduling support in SMP architectures
7F060B53	Accelerating multi-core processor design space evaluation using automatic multi-threaded workload synthesis
6BF76E53	A VLSI RISC
7EC7410A	Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors
75871689	Repairing return address stack for buffer overflow protection
7F692789	Fixed-priority preemptive multiprocessor scheduling: to partition or not to partition
79EB0357	Sustainable data centers: enabled by supply and demand side management
7AE81535	A Scheme for Software Defined ORS Satellite Networking
7D5DBD79	Efficient pipelined CABAC encoding architecture
7E5E5F39	Review of TDNN (time delay neural network) architectures for speech recognition
7E35CCB1	Emulation of hypercube architecture on nearest-neighbor mesh-connected processing elements
812DBCA1	Understanding the differences between value prediction and instruction reuse
75BF74F9	Dependability modeling for multiprocessors
809D9059	Toward an architecture for monitoring private clouds
7AAF70B8	Vector prefix addition on sub-bus mesh computers
80161F8A	Connector-Driven Gradual and Dynamic Software Assembly Evolution
77DF1CE6	Quality-driven methodology for demanding accelerator design
7F99D91C	Expandable MDC-based FFT architecture and its generator for high-performance applications
807FCFFA	Designing high-performance and reliable superscalar architectures-the out of order reliable superscalar (O3RS) approach
7F426D65	Fast and accurate instruction fetch and branch prediction
7E55E69C	TACT: a protocol conversion toolkit
7FFCDCC2	Exploiting the controlled responses of chaotic elements to design configurable hardware
7642F7C8	Novel Block-Formulation and Area-Delay-Efficient Reconfigurable Interpolation Filter Architecture for Multi-Standard SDR Applications
7DD43EAD	Justifying Integrity Using a Virtual Machine Verifier
7ED29AD5	BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support
805573B1	Exploring Inter-Module Relationships in Evolving Software Systems
7DCB59D9	p88110: A Graphical Simulator for Computer Architecture and Organization Courses
803035AB	A systolic array implementation of common factor algorithm to compute DFT
7259CCDE	A comparison of five different multiprocessor SoC bus architectures
7E986957	Performance and power optimization through data compression in Network-on-Chip architectures
5FDCB247	Direct Deposit -- When Message Passing Meets Shared Memory
7DC244F0	Efficient built-in self-test techniques for memory-based FFT processors
79224189	A design environment for addressing architecture and compiler interactions
7E12A16F	Hierarchical Network Formation Games in the Uplink of Multi-Hop Wireless Networks
8125E744	Adaptive lattice filter implementations on pipelined multiprocessor architectures
793086ED	Intelligent robotic control
7F577A4A	Advances in Computer Architecture
80A4EBFD	Algorithmic transformations for neural computing and performance of supervised learning on a dataflow machine
816CEC0B	Implementation and Evaluation of A QoS-Capable Cluster-Based IP Router
80FD1A17	SAAM: a method for analyzing the properties of software architectures
796BF066	From classroom to research: providing different services for computer architecture education
7EE946FF	Analyzing user behavior from server logs for improved virtualization management
7D405306	CAL2: Computer aided learning in computer architecture laboratory
7EFD0106	Architecture of a message-driven processor
7F2B4810	TTP-A Protocol for Fault-Tolerant Real-Time Systems
80803617	Intelligent Open Spaces: Using Neural Networks for Prediction of Requested Resources in Smart Spaces
7C91C15B	Accelerating Scalar Conversion for Koblitz Curve Cryptoprocessors on Hardware Platforms
5E3E9C70	A Massively Parallel Architecture for Bioinformatics
7D01E32A	An Automatic Connector Generation Method for Dynamic Architecture
7648971A	Energy efficient all-optical arbitration in optical Network-on-Chip
7E5D2462	Network System Survivability: A Survey
7B36EB9C	Object-oriented simulation of computer architectures using C++
75CE9D5C	Soft Real-Time Scheduling on Performance Asymmetric Multicore Platforms
7DDA003D	A 9-ns, 1.4-gigabyte/s, 17-ported CMOS register file
7DF6FD1C	Microarchitectural wire management for performance and power in partitioned architectures
7EA7453C	Modeling the enterprise engineering environment
8070FBD8	An exploratory study of architectural practices and challenges in using agile software development approaches
7E371136	Performance prediction based on knowledge of prior product versions
7D8CE775	A compiler-writer's view of GaAs computer system design
80E31996	A classification and comparison framework for software architecture description languages
7DFB2F48	An Economy Driven Resource Allocation Middleware for Grid Workflow
7E117A7D	Computation of Multi-Constrained Paths in Multi-Domain MPLS-TE Networks
80BB86E2	The Gfarm File System on Compute Clouds
7DE38A28	An integrated architecture for future car generations
812B63D7	Enabling reuse-based software development of large-scale systems
8038D004	A survey of media processing approaches
80928B57	Analysis and modeling of sequential iterative algorithms for parallel and pipeline implementations
7FBEEB02	A programmable memory BIST for embedded memory
809F4661	A computational model for message-passing
77990CA2	Real-time image processing on a custom computing platform
7EC48547	Generation of architectural documentation using XML
80CF000C	Accelerating biomedical signal processing algorithms with parallel programming on graphic processor units
7F99EE37	On the maximal throughput of networks with finite buffers and its application to buffered crossbars
7FB016FE	Integrating network function virtualization with SDR and SDN for 4G/5G networks
7EC4B130	Operational Performance of an Automatic Preliminary Spectral Rule-Based Decision-Tree Classifier of Spaceborne Very High Resolution Optical Images
7DFD779D	Processor Allocation Problem for NoC-Based Chip Multiprocessors
7F87460A	Load Sharing in Distributed Systems
80F13C85	At What Level of Granularity Should We be Componentizing for Software Reliability?
5A65E740	Heterogeneous cloud systems monitoring using semantic and linked data technologies
8033F9B3	A field guide to boxology: preliminary classification of architectural styles for software systems
7DD74445	Nimrod/G: an architecture for a resource management and scheduling system in a global computational grid
7F6AAAE3	An Area-Efficient Hardware Implementation for Real-Time Window-Based Image Filtering
7F44FAB2	A multilayered neural network controller
7A3019A4	A multiprocessor architecture combining fine-grained and coarse-grained parallelism strategies
7ED6C4D2	Generating MARTE allocation models from activity threads
7E0F5F41	BRUNO: A high performance traffic generator for network processor
72B97FBD	An on-line tutor for warehouse design
7DB21BDD	The Imagine Stream Processor
7DE098FD	Idea: Trusted Emergency Management
80325ABF	Load Forecasting Using Hybrid Models
5E8D2F00	5G wireless communication systems: Vision and challenges
7677E3E4	Real-Time Remote Access Laboratory With Distributed and Modular Design
80272B33	Avoiding store misses to fully modified cache blocks
805D5D40	From Business Process to Component Architecture: Engineering Business to IT Alignment
7FCE5501	Computational intelligence in adaptive educational hypermedia
7E2A1B38	Decentralized operating modes for electrical distribution systems with distributed energy resources
7DCDEFF5	Determining the expected time to unsafe failure
7F7C07EA	DISC: dynamic instruction stream computer-an evaluation of performance
82B98CF8	DRAM Refresh Mechanisms, Penalties, and Trade-Offs
7EB90B1D	Network collaborative environment supporting 3D medicine
75C5FA2F	A Domain-Specific Framework for Creating Early Trusted Underwater Systems Relying on Enterprise Architecture
808E54EE	On the Effects of Process Variation in Network-on-Chip Architectures
80871E9D	Accelerated cosimulation using reconfigurable computing
80112C22	Verification of Replication Architectures in AADL
81501BD3	Parallel fuzzy inference system for large volumes of remote sensing data
75137949	Coscheduling of CPU and I/O Transactions in COTS-Based Embedded Systems
814BC967	PathExpander: Architectural Support for Increasing the Path Coverage of Dynamic Bug Detection
76306008	Parallel processing method for high-speed real time digital pulse processing for gamma-ray spectroscopy
803D2282	A flexible parallel architecture for relaxation labeling algorithms
7AF07E7A	BVE: a wafer-scale engine for differential equation computation
77817195	Data Access in Distributed Data Base Management Systems,
7F64300B	Floating point based Cellular Automata simulations using a dual FPGA-enabled system
80231269	Chips, Architectures and Algorithms: Reflections on the Exponential Growth of Digital Signal Processing Capability
7D28BD09	Application-driven design of DSP architectures and compilers
7D5D64B8	Butterfly and Inverse Butterfly nets integration on Altera NIOS-II embedded processor
8077EBA8	Automatically Tuned Dynamic Programming with an Algorithm-by-Blocks
7FA99D8C	The role of simulation in the development of task-oriented computer architectures
76DC218C	On the complexity of scheduling problems for parallel/pipelined machines
75C1E43D	Evaluation Scheme for NoC based CMP with Integrated Processor Management System
7E89D89F	The substrate object model and architecture
7DD56A63	Alternate State Variables for Emerging Nanoelectronic Devices
7EF2A4DC	The Recurrent Cascade-Correlation architecture
822101E7	A study on cloud based Internet of Things: CloudIoT
5E98E80A	Astronomical Period Searching on the Cell Broadband Engine
80B86EF3	Dense Dynamic Programming on Multi GPU
80657270	Prism-methodology and process-oriented environment
8071DCCD	A parallel/serial trade-off methodology for look-up table based decoders
77DFADD8	Precomputation-based sequential logic optimization for low power
0DE768B4	High level queuing architecture model for high-end processors
7ED4D451	An object-oriented simulation of autonomous agents in a complex physical environment
76DC0810	Industrial software architecture with Gestalt
7805823F	Checkpoint Repair for High-Performance Out-of-Order Execution Machines
7E65A65C	Mapping system level functions on to bit level systolic arrays
7D400E54	Accelerated exploration of cost-performance tradeoffs for multi objective VLSI designs
805DCC6F	Design space exploration of an H.264/AVC-based video embedding transcoder using transaction level modeling
7E9805EE	New techniques for simulating high performance MPI applications on large storage networks
79BE792D	FPGA based on integration of memristors and CMOS devices
7FF747DC	Managing statistical behavior of large data sets in shared-nothing architectures
7D4CC840	Heterogeneous algorithms for image understanding architecture
786FAA7F	On the cusp of a validation wall
7E527EBB	Analysis of Resource Reservation Aggregation in On-Board Networks
7BE3CD9A	An HPF Compiler for the IBM SP2
12788E04	Introduction to the HPCChallenge Benchmark Suite
810423D3	Architectural tradeoffs for a meaning-preserving program restructuring tool
7F046825	Real-Time Scalable Motion Planning for Crowds
7EE269C7	A quantitative assessment of thread-level speculation techniques
804B5E60	Super Star: a new optimally fault tolerant network architecture
7D0E7DC9	XMT-GPU: A PRAM Architecture for Graphics Computation
7E17F9EF	SAFER: Stuck-At-Fault Error Recovery for Memories
7FB549DB	Low-Level Profiling and MARTE-Compatible Modeling of Software Components for Real-Time Systems
7DD5EF02	Barriers and break-points in dataflow: extensions to SISAL language
7FD13229	Improving prediction for procedure returns with return-address-stack repair mechanisms
7FA58B8B	A 430 MHz, 280 mW Processor for the Conversion of Cartesian to Polar Coordinates in 0.25 $\mu\hbox{m}$ CMOS
7D49FA00	LACIO: A New Collective I/O Strategy for Parallel I/O Systems
7E29CE76	DCM-Arch: An Architecture for Data, Control, and Management in Wireless Sensor Networks
7E99F99B	Operationally enhanced folded hypercubes
80DE9642	The memory performance of DSS commercial workloads in shared-memory multiprocessors
7FA660FD	Wireless field trial results of a high hopping rate FHSS-FSK testbed
805F15A3	Using the operator function model and OFMspert as the basis for an intelligent tutoring system: towards a tutor/aid paradigm for operators of supervisory control systems
7CFA145F	The UCSC Kestrel high performance SIMD processor: present and future
80CA150D	Diagnosability and diagnosis of algorithm-based fault tolerant systems
7FB3BFF0	Design and implementation of a robot control system using a unified hardware-software rapid-prototyping framework
7FCE6688	Highly modular and concurrent 2-D DCT chip
80739A4A	Security-centric FPGA CAD tools to balance dual-rail routing INWDDL designs
81042D33	An ALU cluster Intellectual Property Dedicated for media streaming architecture with homogeneous processor cores
7FB7FC14	A systematic approach for designing pipelined data parallel algorithms
7B98E2CB	A First-Order Superscalar Processor Model
712D47E9	Resource co-allocation in computational grids
7CF9FA17	A novel partially parallel architecture for high-throughput LDPC Decoder for DVB-S2
80A8673B	Architectural evaluation of 3D stacked RRAM caches
76FDF29A	A behavior-based system for off-road navigation
804A6E66	A Data Mining Model in Knowledge Grid
816483B5	Improving Multi-Core System Dependability with Asymmetrically Reliable Cores
7DBA6F99	Design and Implementation of an RF Front End for Physical Layer Wireless Network Emulation
7F84473F	Real-world design and evaluation of compiler-managed GPU redundant multithreading
80C74417	High-Level Synthesis with SIMD Units
7EF5CFCB	Automated bottleneck-driven design-space exploration of media processing systems
7FD6C62B	DAME: Searching Large Data Sets Within a Grid-Enabled Engineering Application
7FB250A4	Experimental analysis of a mixed-mode parallel architecture using bitonic sequence sorting
7D05A1A5	Lightweight Implementation of the POSIX Threads API for an On-Chip MIPS Multiprocessor with VCI Interconnect
806F9657	Using quantitative analysis to implement autonomic IT systems
7DD9FDE9	Performance analysis of 2-D inverse fast cosine transform employing multiprocessors
813B171D	Dynamically reconfigurable logic gate cells and matrices using CNTFETs
755E7C11	A parallel architecture for high speed BLAST using FPGA
7DFBE26B	Structuring communication software for quality-of-service guarantees
7DE8003A	The convergence of heterogeneous internet-connected clients within iMASH
7FCC5DF0	Spatial Data Resource Index in Grid Environment
7F874F1D	Improving computer architecture simulation methodology by adding statistical rigor
7FF58F29	Exploitation of Interframe Redundancy for Real-Time Volumetric Reconstruction of Arbitrary Shapes
7F434A5A	A Scalable Multi-channel Parallel NAND Flash Memory Controller Architecture
7FF00FE9	A collaborative framework for multi-modal information exchange in varying environments
8135A70B	Architecture-level thermal behavioral models for quad-core microprocessors
7EBAEB4F	Coordination in Software Architectures: an Aspect-Oriented Approach
5D24DCDA	A Component Based Approach to Agent Specification
7F940818	Integration architecture for system-on-a-chip design
635F0FE5	System services for distributed application configuration
7F9FD414	VLSI implementation of MQ decoder in JPEG2000
7A969AAB	Fast and efficient processor allocation algorithm for torus-based chip multiprocessors
7D5E13AD	ArcheOpterix: An extendable tool for architecture optimization of AADL models
7FC9A21E	Reconfigurable array for transcendental functions calculation
75CD1343	Path lookahead: a data flow view of PDES models
7E693F2A	A VLSI architecture for the alternative subsampling-based block matching algorithm
75CE0141	Models of a computer architecture for processing of large numbers of images
8014A577	Implementation of W-CDMA cell search on a runtime reconfigurable coarse-grain array
7EB80C8C	QoS management in Web-based real-time data services
7E54A47C	Cooperative mobile robotics: antecedents and directions
80745957	The cubical ring connected cycles: a fault tolerant parallel computation network
7796831A	Fast fourier transform processors using Gaussian residue arithmetic
7DA127EB	Hardware support for interprocess communication
7DA9EC5B	Re-engineering the Database Layer of Legacy Applications for Scalable Cloud Deployment
8081D1AF	Scalable hardware-algorithms for binary prefix sums
8008AA72	An Adaptive Multiobjective Approach to Evolving ART Architectures
7DE216BC	Toward an architectural knowledge base for wireless service engineering
814F58F8	Construction of file management systems from software components
777B87D5	Using simple tools to evaluate complex architectural trade-offs
7A4C2441	A Reference Software Architecture to Support Unmanned Aircraft Integration in the National Airspace System
7DE27330	Software Process Improvement in Multimodel Environments
7D7F72A0	Automatic code mapping on an intelligent memory architecture
7E2C2125	A novel all-binary motion estimation (ABME) with optimized hardware architectures
7D63A4FC	Compile-time partitioning of iterative parallel loops to reduce cache coherency traffic
7787AD9F	Dynamic resource provisioning in Cloud Computing environment using priority based virtual machine's
7E3A428F	Techniques to Reduce the Soft Error Rate of a High-Performance Microprocessor
7CF0CC7C	A Case Study on Software Evolution towards Service-Oriented Architecture
80D04600	Improving resource utilization of the MIPS R8000 via post-scheduling global instruction distribution
80DFDDD9	Using a configurable processor generator for computer architecture prototyping
7FA7FA1A	ReCoM: A new Reconfigurable Compute Fabric Architecture for Computation-Intensive Applications
7E7F09A1	Efficient Interfacing of DWT and EBCOT in JPEG2000
80911E46	Semantic Foraging in Defined Contexts
8104A31B	Implementing e-Transactions with asynchronous replication
7F0A1422	On Embedding Hamiltonian Cycles in Crossed Cubes
803A2019	A Hybrid Shared-Nothing/Shared-Data Storage Scheme for Large-Scale Data Processing
7C1D052B	Partially Parallel Encoder Architecture for Long Polar Codes
75406EBD	ADE—an architecture design environment for component-based software engineering
5E49E850	Radon transform computations using DSP chips: an evaluation and comparison
75B54AA1	Optimal Parallel Merging and Sorting Without Memory Conflicts
7EAE7359	Efficient Double Basis Semi-systolic Multipliers over GF(2m) Using Coupled Polynomials
7D3E8A5F	An architecture for multidatabase systems based on CORBA and XML
80592B5A	Design issues for interactive television systems
7F497A3B	A study of the scalability of on-chip routing for just-in-time FPGA compilation
7E9E3ED8	Instruction set extensions for Triple DES processing on a multi-threaded software-defined radio platform
7A87B01F	Smart sensing within a pyramid vision machine
80FB2ADA	A peer-to-peer architecture for distributed real-time gesture recognition
80085D03	Research on Data Mining in E-business Websites
8010FDCA	FPGA design of the computation unit for the semi-global stereo matching algorithm
7F57AE6A	A comparison of trace-sampling techniques for multi-megabyte caches
7B0F8724	Changing interaction of compiler and architecture
7D31C452	An efficient design for one-dimensional discrete Hartley transform using parallel additions
70ED6DD7	Embedding pyramids in array processors with pipelined busses
7FB46DF6	The Simulation of DARC (Dynamic Architecture for Reconfiguration of Web Servers Clusters) in Petri Nets
7F425D53	The NetScript active network system
8011D887	Collective computing based on swarm intelligence
804E6798	Toward 5G densenets: architectural advances for effective machine-type communications over femtocells
80942784	Algorithmic Performance of Dataflow Multiprocessors
80C28F8E	Multistage Model Transformations in Software Product Lines
7D3462B6	Programming systems for autonomy
7D79755D	SPEM Extension with Software Process Architectural Concepts
793F6ADF	A Fault Hypothesis for Integrated Architectures
7EA70676	Reconfigurable hardware implementation of Montgomery modular multiplication and parallel binary exponentiation
7E45C365	New degree computationless modified euclid algorithm and architecture for Reed-Solomon decoder
7F934904	Research of Home Network Based on Internet and SMS
7E06E5EC	Dynamic Barrier Architecture for Multi-Mode Fine-Grain Parallelism Using Conventional Processors
58B149DB	Low-power implementation of discrete wavelet transform
80F47AF5	Layered I/O architecture in a multicomputer type DSP system for video communications
7E2EBBF7	Low-cost on-line fault detection using control flow assertions
7D740BF5	From Smart Objects to Smarter Workflows -- An Architectural Approach
7AC6F8B0	I/O Virtualization Architecture for Security
7FF2F0CE	ACIR: An Aspect-Connector for Intrusion Response
80ECD1DD	Software application platforms: from product architecture to integrated application strategy
7ED9AB6A	Improving the operation autonomy of SIMD processing elements by using guarded instructions and pseudo branches
6DAA2AED	Integrating complete-system and user-level performance/power simulators: the SimWattch approach
80E0528E	Performance constraints for onchip optical interconnects
7F7588C3	Fault-Tolerant Online Backup Service: Formal Modeling and Reasoning
809CC8B0	Software pipelining: an effective scheduling technique for VLIW machines
813B5AA5	Smart Packets for active networks
59FED17C	Hardware-Based Performance Enhancement Guaranteed Caches
80A55F16	The performance impact of vector processor cashes
80DC8344	Detecting and Eliminating Potential Violations of Sequential Consistency for Concurrent C/C++ Programs
786708B7	On-Chip Networks
7F41F927	An Enhancer of Memory and Network for Cluster and its Applications
78A1EA2D	Eliminating Non-Logical States from Linear Quantum-Dot-Cellular Automata
5C0D5045	SDN based Evolved Packet Core architecture for efficient user mobility support
7C878F8F	NePSim: a network processor simulator with a power evaluation framework
7EF0EAB5	High Performance Database Searching with HMMer on FPGAs
81E37C7F	High level synthesis for programmable devices: the HADES project
7EFD4BC8	Atomic architectural component recovery for program understanding and evolution
80D1E398	A Massively Parallel FPGA-Based Coprocessor for Support Vector Machines
7F430E2A	Enriching context-aware solution: Challenges and issues
80D1DC0E	Architectures for Distributed Controller With Sub-Controller Communication Uncertainty
7AF8F379	A Survey of High-Level Language Machines in Japan
7D746CCA	e-Livestock as a new paradigm in e-Government
7D3F6CB7	Memory Efficient Modular VLSI Architecture for Highthroughput and Low-Latency Implementation of Multilevel Lifting 2-D DWT
804C0374	Providing Better Multi-processor Systems-on-Chip Resources Utilization by Means of Using a Control-Loop Feedback Mechanism
7F8080A7	An FPGA architecture for DRAM-based systolic computations
7F17C586	A Scalable VLSI Architecture for Soft-Input Soft-Output Single Tree-Search Sphere Decoding
813F7395	A pipelined architecture for the multidimensional DFT
7D8F1EBF	A new division algorithm based on lookahead of partial-remainder (LAPR) for high-speed/low-power coding applications
814CA474	A multiprocessor architecture for circuit simulation
0402400D	Morphable Computer Architectures for Highly Energy Aware Systems
7F79C4AC	Complexity management for composable real-time systems
7DD1A585	Pro-Two: a hardware based platform for real time type-2 fuzzy inference
8030BD43	MAC units for matched filters in DS-CDMA systems
80550C46	A Sensor-Based Approach to Symptom Recognition for Autonomic Systems
7EFD627C	Fine-grained tracking of Grid infections
8054EA05	A Service-Oriented Architecture Suite for Sensor Management in Distributed Surveillance Systems
827CFC08	Experimental demonstration of brokered orchestration for end-to-end service provisioning and interoperability across heterogeneous multi-operator (multi-AS) optical networks
7FBBA254	Iris: an architecture for cognitive radio networking testbeds
7F86D8C3	Modeling and Documenting the Evolution of Architectural Design Decisions
812F58C6	Data Model as an Architectural View
80586753	VLSI circuits for low-power high-speed asynchronous addition
78E7095E	A Novel FPGA Architecture Based on Ultrafine Grain Reconfigurable Logic Cells
7FF0CA96	Temporal isolation on multiprocessing architectures
7D8106E3	Binary Morphology With Spatially Variant Structuring Elements: Algorithm and Architecture
7F57E137	VLSI implementation for one-dimensional multilevel lifting-based wavelet transform
774455C0	PuDianNao: A Polyvalent Machine Learning Accelerator
7FE8D4E3	Framework for goal driven system design
7D764602	A novel high-resolution ROM-less direct digital frequency synthesizer for signal synchronization
7D3EECA9	A High Performance Reconfigurable Core for Motif Searching Using Profile HMM
7EAD167F	Personalized redirection of communication
7F9A95B6	Compaan: deriving process networks from Matlab for embedded signal processing architectures
804FC426	ArQuE: Architecture-Centric Quality Engineering
645F1EA1	Optimal Processor Assignment for Pipeline Computations
7D4AE1C3	A bit-level systolic architecture for very high performance IIR filters
7D63D751	A Decentralized and Cooperative Architecture for Optimal Voltage Regulation in Smart Grids
8109F309	SLAP: a location-aware software infrastructure for smart space
7EB46EFA	Multi-Core Cache Hierarchies
780E7BA0	A report on the Sisal language project
80C33490	Towards Inductive Learning of Complex Fuzzy Inference Systems
5D3D697B	Architecture Knowledge for Evaluating Scalable Databases
7DB7E31C	CASAN: A new communication architecture for sensors based on CoAP
80BEDAC8	Task-accurate performance modeling in SystemC for real-time multi-processor architectures
7E1B0C65	Branch trace compression for snapshot-based simulation
7F3A343D	A 212 MPixels/s 4096 $\times$ 2160p Multiview Video Encoder Chip for 3D/Quad Full HDTV Applications
801FE1DC	Accurate Asynchronous Network-on-Chip Simulation Based on a Delay-Aware Model
7CFB2C66	DISE: a programmable macro engine for customizing applications
7F535C84	Load Distribution Services in HLA
7E6B8AEB	A case study of high-throughput biological data processing on parallel platforms
806A6312	A new FFT concept for efficient VLSI implementation: Part II - Parallel Pipelined Processing
784E3B10	A note on implementing combining networks
7CFEA9EF	Power optimization for universal hash function data path using divide-and-concatenate technique
804A6EDD	High-Throughput Memory-Based Architecture for DHT Using a New Convolutional Formulation
7F0BEED4	An application framework for TCP/IP applications
8167511A	Adaptive Consistency Guarantees for Large-Scale Replicated Services
7ED4E621	Recursive array layouts and fast matrix multiplication
7C729131	CODE: a unified approach to parallel programming
7E988926	Efficient Resource Utilization for an Extensible Processor Through Dynamic Instruction Set Adaptation
7F9E9BEB	A low power high performance distributed DCT architecture
8034F2D4	The design and analysis of a cache architecture for texture mapping
7F059893	Software clustering based on information loss minimization
7DF9FA33	A quantitative analysis of reconfigurable coprocessors for multimedia applications
8027446D	Memory BIST with address programmability
7C1236A7	Interconnections Between Processors and Memory Modules Using the Shuffle-Exchange Network
78BDA5DF	Architectural retiming: pipelining latency-constrained circuits
80AA16A8	Evaluating and improving variable length history branch predictors
79F6B933	An energy efficient user association scheme based on cell sleeping in LTE heterogeneous networks
751043BE	Rethinking Optical Transport to Pave the Way for 5G and the Networked Society
7E8522EF	Analogic CNN computing: architectural, implementation, and algorithmic advances-a review
7FD47D7E	Redundant and on-line CORDIC for unitary transformations
7DCE358B	Hardware/software co-design of an ATCA-based computation platform for data acquisition and triggering
8019366C	A hardware algorithm for fast digit on-line logarithmic computation with exponential convergence rate
7B10DD38	HONEI: A collection of libraries for numerical computations targeting multiple processor architectures
7D92050F	Virtual Disk Image Reclamation for Software Updates in Virtual Machine Environments
810CA79F	The impact of out-of-order commit in coarse-grain, fine-grain and simultaneous multithreaded architectures
7EF9C7F3	Design and implementation of a highly efficient VLSI architecture for discrete wavelet transform
7A22C102	Distributed modulo scheduling
7B44DBAB	Minimum-cost survivable virtual optical network mapping in flexible bandwidth optical networks
79585FBA	On the semantic structure of information - A proposal of the abstract storage architecture
76CD4482	Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system
0D7E5F18	Precision Timed Machines
8172E21A	Comparing architectures using throughput-versus-cost modeling
7E9C10FD	Trace-driven simulations for a two-level cache design in open bus systems
7F2144B9	Squeezing more CPU performance out of a Cray-2 by vector block scheduling
811AF012	Using static scheduling techniques for the retargeting of high speed, compiled simulators for embedded processors from an abstract machine description
7CECF9C3	Analog signal processing using cellular neural networks
770D72BD	A high-performance, memory-based interconnection system for multicomputer environments
7E3D99E8	Trust Management in Swarm-Based Autonomic Computing Systems
7F9D01FF	A gate-array-based 666 MHz VLSI test system
80C03191	Single-iteration full-search fractional motion estimation for quad full HD H.264/AVC encoding
6ABA46B4	Achieving interoperability between CORBA and DCE applications using bridges
78F94243	Shared memory consistency models: a tutorial
7F9E12B8	Computer arithmetic implemented with QCA: A progress report
7B2040F4	CLIP: an optimizing layout generator for two-dimensional CMOS cells
801FDDC0	Pipeline interleaved programmable DSP's: Architecture
78B69980	Trends in embedded-microprocessor design
7E05398B	Encapsulation of parallelism and architecture-independence in extensible database query execution
8014EA88	Seraphim: dynamic interoperable security architecture for active networks
7EE56418	Design and Implementation of Self-securing Disk
7EFCE803	Efficient Memory Subsystem for High Throughput JPEG2000 2D-DWT Encoder
7FF59C03	Structuring fault-tolerant object systems for modularity in a distributed environment
7DC239FA	A Runtime System Architecture for Ubiquitous Support of OpenMP
5BBE6B14	On the Cache Behavior of SPLASH-2 Benchmarks on ARM and ALPHA Processors in Gem5 Full System Simulator
7EE517B1	Adding roles to CORBA objects
7B56184B	Vision and navigation for the Carnegie-Mellon Navlab
615BE8DA	Digital VLSI architectures for neural networks
805D1214	FACT: A fusion architecture with contract templates for semantic and syntactic integration
8021B8FA	ROSE-a reliable operating system environment
7D6817F5	The architecture of TrueViz: a groundTRUth/metadata editing and VIsualiZing ToolKit
7973B401	A survey of GF (2 m ) multipliers on FPGA
7EB0B8F9	A subsampling pulsed UWB demodulator based on a flexible complex SVD
7E4E39D1	N-variant systems: a secretless framework for security through diversity
58D81F9D	Fine-grain DVFS and AVFS techniques for complex SoC design: An overview of architectural solutions through technology nodes
80437596	A VLSI Hamming artificial neural network with k-winner-take-all and k-loser-take-all capability
83CB9EBC	Pattern-Based Approach for Designing Fail-Operational Safety-Critical Embedded Systems
7FD1AC1E	Fast Disk Encryption through GPGPU Acceleration
800CB036	Reliability analysis of the double counter-rotating ring with concentrator attachments
7F6BCD37	Towards a Safe Method for Computing Dependencies in Database-Intensive Systems
7FB1EED1	Towards Self-Managed Systems Aware of Economic Value
6E21636B	Timing analysis for sensor network nodes of the Atmega processor family
8040993F	A Biologically Inspired Architecture for an Autonomous and Social Robot
777A98B0	Solving general sparse linear systems using conjugate gradient-type methods
8060F668	A programmable CORDIC chip for digital signal processing applications
7D27CE65	Trading speed for low power by choice of supply and threshold voltages
7ED2CCDD	Design and performance of a modular hardware process mapper (scheduler) for a real-time token controlled data driven multiprocessor architecture
7C0AA31F	Next cache line and set prediction
803740D4	Automatic Link Editor Generation for Embedded CPU Cores
7E6A842C	Static timing analysis of embedded software on advanced processor architectures
8003F3C4	Performance analysis of virtual cut-through switching in HARTS: a hexagonal mesh multicomputer
7F9400F4	Evaluating high‐performance computers
78E7547C	Efficient Recording of Parallel Chien Search Results of BCH Code by Three-Staged and Group-Sorted Circuit
722A7398	A novel test time reduction algorithm for test architecture design for core-based system chips
7CFAA5EF	An Efficient Double-Filter Hardware Architecture for H.264/AVC Deblocking Filtering
7A84ABF0	VLSI Processor Architectures
7D29E767	A dual-core 64b UltraSPARC microprocessor for dense server applications
7FAE6384	DMA Performance Analysis and Multi-core Memory Optimization for SWIM Benchmark on the Cell Processor
7FD5FAC7	Storage channels in disk arm optimization
7E2E429A	Application-specific programmable control for high-performance asynchronous circuits
7D3A6F92	CULZSS: LZSS Lossless Data Compression on CUDA
7FD576CA	Adaptive storage management for very large virtual/real storage systems
838EF7E9	Power-Aware Variable Partitioning for DSPs With Hybrid PRAM and DRAM Main Memory
77D48569	Spartacus attending the 2005 AAAI conference
81219B6E	ASIP Design and Synthesis for Non Linear Filtering in Image Processing
7E8D66AC	A Memory Built-In Self-Test Architecture for Memories Different in Size
805BEB51	Fast, Accurate Microarchitecture Simulation Using Statistical Phase Detection
78091F92	Branch prediction, instruction-window size, and cache size: performance trade-offs and simulation techniques
7C7D7505	A communication structure to implement a multi-microprocessor computer architecture
81705FFE	Modeling the Static and the Dynamic Parts of the Environment to Improve Sensor-based Navigation
7DA2A1C4	The Software Architecture of the New Vertical-Stabilization System for the JET Tokamak
7F6DEE8D	A novel matching criterion and low power architecture for real-time block based motion estimation
7DEC9C81	Embedded application prototyping on a communication-restricted reconfigurable platform
7E369C20	A linear array of processors with partially shared memory for parallel solution of PDE
7ECB246C	Implementation of adaptive and synthetic-aperture processing schemes in integrated active-passive sonar systems
8024F103	Architecting graphics processors for non-graphics compute acceleration
792BB621	Service Level Agreements for Wireless Sensor Networks: A WSN operator's point of view
6F7ADDC5	A generic framework for parallelization of network simulations
7DA5A08E	Composing real-time objects: a case for Petri nets and Girard's linear logic
7E55EB27	A Decision Support System for Software Architecture-Style Selection
729F39D8	Biologically-Inspired Design of Autonomous and Adaptive Grid Services
7E26D637	Survivability architectures: issues and approaches
7DB7CE55	A technique for dynamic high-level exploration during behavioral-partitioning for multi-device architectures
7EA9EFD5	Remote laboratories: Proposed guidelines
7CF37920	Abstractions and implementations for architectural connections
7E8C6949	A 32-b RISC/DSP microprocessor with reduced complexity
7E359508	Multiresolution data integration using mobile agents in distributed sensor networks
812FCB02	Joint Task Migration and Power Management in Wireless Computing
7D0B2844	Measuring the effectiveness of computer based systems: an open system measurement example
7F0C8F07	Triple-triple redundant 777 primary flight computer
80A619AC	Hybrid crossbar architecture for a memristor based memory
7D9B17AF	Interfacing reconfigurable logic with a CPU
80FF8129	EPIC: Explicitly Parallel Instruction Computing
7DA6B02B	A Spatial Hypertext Wiki for Architectural Knowledge Management
816A6CA1	Architecture scalability of parallel vector computers with a shared memory
7E5C0D29	Scalable RF propagation modeling on the IBM Blue Gene/L and Cray XT5 supercomputers
7F73DFED	True undergraduate research: foundation for graduate studies and critical thinking
8006DA20	Middleware-induced styles for enterprise application integration
7E255D55	Network-on-Chip Hardware Accelerators for Biological Sequence Alignment
7F1C2DA9	A Radix-2 Digit-by-Digit Architecture for Cube Root
8119112B	High performance parallel architectures
8037B4C2	High-bandwidth interleaved memories for vector processors-a simulation study
7F0D36BB	A Pipelined 12-bit Analog-to-Digital Converter with Continuous On-Chip Digital Correction
7BB9D3B2	Challenges in computer architecture evaluation
811BC5E9	ATCA: its performance and application for real time systems
810D98B9	Jerrymouse: A Tool for a Flexible and Dynamic Distribution of Web Service Requests
7FAF4B02	Exploring Fine-Grained Fault Tolerance for Nanotechnology Devices With the Recursive NanoBox Processor Grid
59582F78	A state-of-the-art integrated transportation simulation platform
8143D6CE	Optimistic replication in mobile traffic control environment
7B30CCC4	Scalable clustering using multiple GPUs
846DE3CE	Performance Evaluation and Estimation Model Using Regression Method for Hadoop WordCount
7AC1C706	Reuse of off-the-shelf components in C2-style architectures
805BD68A	A Reference Framework For Service Oriented Architecture of Enterprise Application
7DCD7989	A multilevel file system for high assurance
7E2F7B34	System and architecture-level power reduction of microprocessor-based communication and multi-media applications
805B1C43	A hierarchical compression engine
80EDF5F5	Single processor-pool MSIMD/MIMD architectures
775D0171	A motivational model of action selection for virtual humans
75B534C1	Operating system support for overlapping-ISA heterogeneous multi-core architectures
76EDF010	Low-Complexity Tree Architecture for Finding the First Two Minima
810A2A0D	1.x-Way architecture-implementation mapping
6A943048	Modeling and analysis of non-functional requirements as aspects in a UML based architecture design
808793DA	Modified bit-level systolic inner product/convolver architecture with increased throughput
7E24B3A0	Millimeter Wave Mobile Communications for 5G Cellular: It Will Work!
7E7C0420	Topological properties of hypercubes
06F88811	A Hierarchical Computer Architecture Design and Simulation Environment
7D903783	Design Space Exploration of Embedded Processors in Computer Architecture Education using T&D-Bench
7F5A6B22	Novel Cascade FPGA Accelerator for Support Vector Machines Classification
803D2614	BiNoC: A bidirectional NoC architecture with dynamic self-reconfigurable channel
096A23DE	FShm: High-Rate Frame Manipulation in Kernel and User-Space
7DE5C220	A Deterministic Implementation Process for Accurate and Traceable System Timing and Space Analysis
815D7F8F	A comparison of architectural varieties in Radial Basis Function Neural Networks
7D6A3227	Parallelization and performance of 3D ultrasound imaging beamforming algorithms on modern clusters
7D4F1BDA	FPGA-based Vector Processing for Matrix Operations
7D2981A8	A motivation model for virtual characters
808F8509	Computing quadtree medial axis transform by a multi-layered pyramid of LISP-processor arrays
7E196EC9	Prototyping architectural support for program rollback using FPGAs
7D4B0D6C	A 5.9mW 6.5GMACS CID/DRAM array processor
7F314DA3	VLSI implementation of 2-D discrete wavelet transform for real-time video signal processing
7ECCB02D	Using TMR Architectures for Yield Improvement
5C124950	Performance and Energy-Aware Characterization of the Sparse Matrix-Vector Multiplication on Multithreaded Architectures
81319F39	A HyperTransport-based personal parallel computer
7DB35F70	Data processing on FPGAs
7F086D35	Early Experiences on the NRL Cray XD1
80A8A520	A Systemic Methodology for Software Architecture Analysis and Design
7DB69045	Image registration of real-time video data using the SONIC reconfigurable computer platform
76424CEC	The design and implementation of a Pascal-based language for array processor architectures
80802A45	Architectural Design of the Online Auction System with AOSAD
80117B57	Parallel volume rendering and data coherence
800A9F88	Multiprocessor transitive closure algorithms
8173D9EB	Work in Progress - A Visual Cache Memory Simulator
774EA8D8	The EM-X parallel computer: architecture and basic performance
7EAA1743	A Hardware Assisted Design Rule Check Architecture
802C691E	Using Change Propagation Probabilities to Assess Quality Attributes of Software Architectures 1
80018A0C	Cellular architecture and key technologies for 5G wireless communication networks
7E427ED8	Task allocation and scheduling models for multiprocessor digital signal processing
80BB9C9F	Identification of a specific limitation on local-feedback recurrent networks acting as Mealy-Moore machines
7F74D411	A novel methodology for the design of application-specific instruction-set processors (ASIPs) using a machine description language
8114904B	Control flow speculation in multiscalar processors
767A3239	Conceptual Design of 3-D FDTD Dedicated Computer With Dataflow Architecture for High Performance Microwave Simulation
7DC7C97E	A Distributed Controller for Managing Speculative Functional Units in High Level Synthesis
7DB95144	A cloud-oriented cross-domain security architecture
75FF2D2B	Activity-based computing for medical work in hospitals
800CBE4B	Unified Cordic Based Processor for Image Processing
7E228C64	A model-based approach to system-level dependency and real-time analysis of embedded software
7DDC1A28	Computational aspects of quadratic signal processing
7FF2CA4F	Automatic system architecture synthesis for FPGA-based reconfigurable computers
7F277BA8	Automated cell manipulation: Robotic ICSI
800702EB	Single-ISA Heterogeneous Multi-Core Architectures for Multithreaded Workload Performance
7ADD3427	A Security Framework for Cloud-Based Web Crawling System
7ED89D59	An effective programmable prefetch engine for on-chip caches
7FBE1ED1	Self-organizing autonomic computing systems
7E496F05	Parallel programming models and their interdependence with parallel architectures
7D99003A	An architecture for multi-lingual hands-free desktop control system for PC windows
7DD68E0F	Design and implementation of a simulation environment for network virtualization
817A1D1C	Evolutionary system for prediction and optimization of hardware architecture performance
7EC54E2D	Architectural Design of CA-Based Double Byte Error Correcting Codec
80994642	Performance comparison of load/store and symmetric instruction set architectures
79F73973	A chip prototyping substrate: the flexible architecture for simulation and testing (FAST)
7EA01B6A	BuildMaster: Efficient ASIP architecture exploration through compilation and simulation result caching
7E683586	An efficient digit-serial systolic multiplier for finite fields GF(2/sup m/)
804E577E	Squeezing the most out of an algorithm in CRAY FORTRAN
7B726BD2	Response Time Analysis of Multiprocessor Computers for Database Support
7DD6520D	Instant attack stopper in InfiniBand architecture
7A1EE885	Report of the purdue workshop on grand challenges in computer architecture for the support of high performance computing
80773DC9	Interpolation-based hard-decision Reed-Solomon decoders
7F152BA2	Cost/performance tradeoffs in network interconnects for clusters of commodity PCs
7CEDBA3D	Linux as a case study: its extracted software architecture
75928A2B	Implementing the lattice Boltzmann model on commodity graphics hardware
7E704B9F	Understanding and Designing New Server Architectures for Emerging Warehouse-Computing Environments
7F2290F0	HPCMP Guide to the Best Program Architectures Based on Application Results for TI-05
7DE686E9	Multiprocessor architectures for embedded system-on-chip applications
7FEC96C6	Interpolation based direct digital frequency synthesis for wireless communications
7F61D5ED	Benchmarking Reconfigurable Architectures in the Mobile Domain
7D381AD2	Software Infrastructure for Delivering and Supporting Distributed Applications Enhanced with Awareness
7E34915A	A new FFT architecture for 4 × 4 MIMO-OFDMA systems with variable symbol lengths
80E7172E	QoS provisioning using a clearing house architecture
7DA7C58A	A control theory approach for thermal balancing of MPSoC
7D649599	Implementing a safe embedded computing system in SRAM-based FPGAs using IP cores: A case study based on the Altera NIOS-II soft processor
80E2D620	Low-power spatial computing using dynamic threshold devices
8048AF2C	Router plugins: a software architecture for next-generation routers
83CDE130	Group handover management for V2x in moving cell based LTE-Advanced system
7E9FE6D0	High-Performance Reduction Circuits Using Deeply Pipelined Operators on FPGAs
7EF75B27	SCTXPF: Scalable Context Delivery Platform
80483F8E	The role of SW architecture in solving fundamental problems in object-oriented development of large embedded SW systems
7C20777D	Techniques for the design of communicating processes
7ED2D110	Cache scrubbing in microprocessors: myth or necessity?
80A71274	Efficient VLSI architecture for video transcoding
7D38D5E2	Performance evaluation of massively parallel processing architectures with three-dimensional optical interconnections
7D798FF5	Active Components: A Software Paradigm for Distributed Systems
7FABA844	Current demand balancing: a technique for minimization of current surge in high performance clock-gated microprocessors
7C3509A6	The DADO production system machine
759B81F2	Resource Management in Cloud Federation Using XMPP
4B761C90	BioInfoMark: A Bioinformatic Benchmark Suite for Computer Architecture Research
7D8976B5	Architecture-based performance analysis applied to a telecommunication system
7AF026E3	Embracing and Extending 20th-Century Instruction Set Architectures
7C3EE452	Privacy Preserving Cloud-Based Computing Platform (PPCCP) for Using Location Based Services
814B2004	An O((log log n)/sup 2/) time algorithm to compute the convex hull of sorted points on reconfigurable meshes
7B14046D	Memory dependence prediction using store sets
78DFD88F	A VLSI Architecture for Image Registration in Real Time
7F11F70E	Low power Viterbi search architecture using inverse hidden Markov model
812246B1	A scalable register file architecture for dynamically scheduled processors
7DA5D2D8	Software radio architecture with smart antennas: a tutorial on algorithms and complexity
7D9BED0D	A flexible co-processor for high-performance communication support
7D5375BF	Software-Controlled Priority Characterization of POWER5 Processor
8103F86D	Composite objects: real-time programming with CORBA
7EBF814B	Distributed consensus mechanisms for self-interested heterogeneous agents
7E010618	An agent-based formal framework for modeling and simulating supply chains
80296A89	An Organic Computing architecture for visual microprocessors based on Marching Pixels
7A62BEF6	Adaptive parallel simulation of a two-timescale model for apoptotic receptor-clustering on GPUs
752D00E9	Mitigating browser fingerprint tracking: multi-level reconfiguration and diversification
80489026	Wire-streaming processors on 2-D nanowire fabrics
7D9E9C81	Convolution on Splash 2
7ECC1994	An adaptive cryptographic engine for IPSec architectures
77BCDB59	The BPEL orchestrating framework for secured grid services
7D2098CD	Lightweight Hardware Return Address and Stack Frame Tracking to Prevent Function Return Address Attack
6C86B372	From domain specific languages to DEVS components: application to cognitive M&S
7E347334	Real-time morphology processing using highly parallel 2-D cellular automata CAM/sup 2/
8045C667	The Stanford FLASH multiprocessor
8091A7CB	Representing architectural designs: a central issue in the development of complex systems
66E0E7F5	Coefficient optimization for low power realization of FIR filters
83F318CA	Modeling fault tolerant architectures with design diversity for secure systems
8143C6A0	A software pipelining based VLIW architecture and optimizing compiler
7A23686B	A multilayer client-server queueing network model with synchronous and asynchronous messages
813DD205	Software probes: towards a quick method for machine characterization and application performance prediction
805119EF	Pattern-supported architecture recovery
7ECE398B	Adaptive Management of Virtualized Resources in Cloud Computing Using Feedback Control
7FE9E945	The VIEW-Station environment: tools and architecture for a platform-independent image-processing workstation
7691D6E8	Characterizing Energy–Delay Tradeoff in Hyper-Cellular Networks With Base Station Sleeping Control
5E73CCF2	An efficient on-chip energy processing circuit for micro-scale energy harvesting systems
7F963079	A systolic memory architecture for fast codebook design based on MMPDCL algorithm
7F230FA2	A fast input reordering algorithm for the discrete cosine transform
813C8628	Application of decision-making method for architecture selection of ADSL modem
7D3F4FE5	The design of topology-aware overlay networks for ubiquitous applications
796C5DA3	Factoring: Algorithms, computations, and computers
7EB56947	Parameterized system design
7FF87D9F	A parallelization technique that improves performance and cluster utilization efficiency for heterogeneous clusters of workstations
6C7F1973	An architecture for interoperable program understanding tools
7792600F	An Analysis of Processor-Memory Interconnection Networks
7E43C9D0	A scheduling tool for parallel and distributed systems
7DA29205	A two-tiered software architecture for automated tuning of disk layouts
7EAB3BFF	Parallelism extraction and programme restructuring of VHDL for parallel simulation
7EC22483	A Transient-Resilient System-on-a-Chip Architecture with Support for On-Chip and Off-Chip TMR
80D3DDDB	Persistent Workflow on the Grid
77F1F4AD	Cache behavior of combinator graph reduction
5B6DEFB5	Unique Dependability Issues for Commercial Airplane Fly by Wire Systems
70A74C6E	Event-based study of the effect of execution environments on parallel program performance
7F91A925	Using contract-based component specifications for virtual integration testing and architecture design
7E536682	Digit-Serial Gaussian Normal Basis Multiplier over GF(2m) Using Toeplitz Matrix-Approach
7AC34EC1	Perspectives of data-flow architectures
6F8CBAAB	A structured system methodology for FPGA based system-on-a-chip design
7751425E	Designing Nanoscale Logic Circuits Based on Markov Random Fields
779A957B	The liberty simulation environment as a pedagogical tool
7FBA494B	Temperature aware power optimization for multicore floating-point units
7F4B1CA8	The Gannet Service Manager: A Distributed Dataflow Controller for Heterogeneous Multi-core SoCs
7E148714	A tool for performance estimation of networked embedded end-systems
80461708	Out-of-order vector architectures
81292541	A two-way SIMD-based reconfigurable computing architecture for multimedia applications
7E1A70AF	Declustering: a new multiprocessor scheduling technique
7E9C0E79	Area-efficient dynamic thermal management unit using MDLL with shared DLL scheme for many-core processors
7F24067B	Simulation tools for digital design and computer organization and architecture
7F7774BE	Towards abstraction of message passing programming
80865DA0	Optimized rapid prototyping for real-time embedded heterogeneous multiprocessors
8020AFB2	Microkernel hypervisor for a hybrid ARM-FPGA platform
5EC5F302	Design of high performance 8 bit Vedic Multiplier using compressor
7D91F847	Multi-constrained path computation algorithms for Traffic Engineering over Wireless Mesh Networks
7D97B64E	An area-efficient VLSI architecture of a Reed-Solomon decoder/encoder for digital VCRs
81676371	A Novel Granular Neural Network Architecture
80686ED0	Giving applications access to Gb/s networking
7E58C671	Using Relocatable Bitstreams for Fault Tolerance
7FEA9AD6	Fast feasibility estimation of reconfigurable architectures
808AE7DB	An energy-efficient 8×8 2-D DCT VLSI architecture for battery-powered portable devices
80B6D2D4	Architecting in the face of uncertainty: an experience report
7DB1EBA8	A Flexible Approach for Automatic Process Decentralization Using Dependency Tables
7F4CCA77	Toward a Boot Odometer
7EBCD560	Dynamic branch decoupled architecture
7D979FA1	High-speed Booth encoded parallel multiplier design
7A143972	A class of multistage conference switching networks for group communication
7E5EBDBC	Fast Implementation of forward robot kinematics of position with distributed arithmetic architecture
69B65619	A Cautionary Note Regarding the Data Integrity Capacity of Certain Secure Systems
5D43E762	PCIExpress Communication Layer for ATCA-based linear accelerator control system
83D0FD50	The structure for distributed virtual resource control to provide agile network service in NFV
804F37BA	Identifying and Resolving Least Privilege Violations in Software Architectures
7A59FDAF	Methodology for designing a computer architecture
7D74F48B	Combining trace sampling with single pass methods for efficient cache simulation
7F40810C	Issues in designing truly scalable interconnection networks
7FE6C690	Systemic issues in functional and extra-functional performance
7D9B583E	A Quantitative Assured Forwarding service
7F73632F	Distortion Control for Delay-Sensitive Sources
7FE82160	Improved Grid Metascheduler Design using the Plackett-Burman Methodology
804EC119	Architecture-based design of computer based systems
7D8D1B4F	Bridging the Concrete and Logical Domains for Software Architecture Reconstruction
8118115D	Scheduling Temporal Partitions in a Multiprocessing Paradigm for Reconfigurable Architectures
5A51DAB7	Arbitrate-and-move primitives for high throughput on-chip interconnection networks
80AF37EE	The programmer's view of MARS
5DB05725	Design framework for JPEG2000 encoding system architecture
7293359B	Channel sounding for high-speed railway communication systems
7FCCE2B7	VEAL: Virtualized Execution Accelerator for Loops
7A4F0C9A	ATCA-based control system for compensation of superconducting cavities detuning using piezoelectric actuators
83CDED20	Low-Complexity Pipelined Architecture for FBMC/OQAM Transmitter
76C18223	Architecture design of reconfigurable pipelined datapaths
00D1F5BB	BEE3: Revitalizing Computer Architecture Research
7F3F36CF	Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures
7E420589	Towards a contract aware CORBA component container
838D8169	Improving the performance of CPU architectures by reducing the Operating System overhead
7E97491D	Time distributed DCT architecture for multimedia applications
7D015E12	Design and evaluation of the rollback chip: special purpose hardware for Time Warp
7CE47279	Topology identification for smart cells in modular batteries
7BDC759B	Just-in-time compilation for FPGA processor cores
7E17AF09	Accelerating 2D FFT with Non-Power-of-Two Problem Size on FPGA
7DE28F75	Particle Simulations of Two-Phase Flows on Cell Broadband Engine
684AF525	Architectures for wavelet transforms
7F8203A9	Low-latency message communication support for the AP1000
7FD987ED	Configurable, High Throughput, Irregular LDPC Decoder Architecture: Tradeoff Analysis and Implementation
78F174AD	Store Atomicity for Transactional Memory
809F572F	Quantitative Evaluation of Common Subexpression Elimination on Queue Machines
7FBD7F4A	Low-power design of 8-b embedded CoolRisc microcontroller cores
80BDB307	Spim-Cache: A Pedagogical Tool for Teaching Cache Memories Through Code-Based Exercises
7BA4B904	An Analytical Approach to Scheduling Code for Superscalar and VLIW Architectures
8116A874	A different approach to high performance computing
814CC77F	Conserving Memory Bandwidth in Chip Multiprocessors with Runahead Execution
78E56F72	Creating the CIPRES Science Gateway for inference of large phylogenetic trees
80B6959E	GridBank: a Grid Accounting Services Architecture (GASA) for distributed systems sharing and integration
7F5E3B63	Critical path analysis of the TRIPS architecture
7F950315	High-throughput flexible constraint length Viterbi decoders on de Bruijn, shuffle-exchange and butterfly connected architectures
80559D71	A Queueing Model Framework of PCE-Based Inter-Area Path Computation
7E8CFD1D	AutoTutor: an intelligent tutoring system with mixed-initiative dialogue
640D1309	On-board computers for control
7EF2CE7E	Fast Parallel-Prefix Architectures for Modulo 2n-1 Addition with a Single Representation of Zero
7D70C35A	Improving BTB performance in the presence of DLLs
8010543D	A New Architecture for Radix-2 DHT
7914EB80	Current results in fast algorithm computational complexity analysis, computer architecture design, and VLSI hardware advances with applications to digital signal processing
7F577D4C	Methodology and Tools Developed for Validation of COTS-based Fault-Tolerant Spacecraft Supercomputers
7EBDB028	Considering the alternatives in low-power design
80AC072F	Experience of building a high-fidelity mobile crane simulator with cluster of desktop computers
7E77CF3D	Job submission to grid using mobile device interface
767BC392	NetCDF: an interface for scientific data access
76066C0A	Trivalent Cayley graphs for interconnection networks
7D3F6BF0	Putting checkpoints to work in thread level speculative execution
7D8A9572	Improving the Scalability of Communication-Aware Task Mapping Techniques
81785BC5	Complex-argument universal nonlinear cell for rapid prototyping
7F04105C	Analysis of Network on Chip Based on Longtium SoC
58F5FB9E	Additive companding implementation to reduce ADC constraints for multiple signals digitization
7E6C2886	Concurrent system design with box structures
7E5913A3	Achieving a Balanced Low-Cost Architecture for Mass Storage Management through Multiple Fast Ethernet Channels on the Beowulf Parallel Workstation
806EE0C2	A distributed safety-critical system for real-time train control
7F881602	Power-Efficient Inter-Layer Communication Architectures for 3D NoC
7EE1662F	Using interceptors to enhance CORBA
808EFE7D	Deriving Architectural Tactics: A Step Toward Methodical Architectural Design
7D1A68E2	Speculative execution based on value prediction" tech
7D7E4783	Software-controlled operand-gating
8154E011	Adaptation mechanism for three dimensional content within the MPEG-21 framework
7DFDCCDE	Parallel Implementation of the Irregular Terrain Model (ITM) for Radio Transmission Loss Prediction Using GPU and Cell BE Processors
7DAB746D	Use Case Driven Approach to Self-Monitoring in Autonomic Systems
7E52D31D	Design of multi-residue generators using shared logic
81084042	Low-Power H.264 Video Compression Architectures for Mobile Communication
5DA6634F	Performance Evaluation of a Database System in a Multiple Backend Configurations,
80F3E795	Hierarchical multithreading: programming model and system software
81038A10	Majority multiplexing-economical redundant fault-tolerant designs for nanoarchitectures
7CF39784	Microthreading as a Novel Method for Close Coupling of Custom Hardware Accelerators to SVP Processors
72E152B4	High-speed EBCOT with dual context-modeling coding architecture for JPEG2000
7D822165	MediaBench II video: Expediting the next generation of video systems research
80BEB1B9	Architecture-dependent partitioning of dependence graphs
7F97C756	Architecture Optimizations for the RSA Public Key Cryptosystem: A Tutorial
7D396694	Quality of Adaptation
7E10165B	Deeply Parallel Architecture for Lifting-Based 2D DWT in JPEG2000
79FE59C8	Increasing effective IPC by exploiting distant parallelism
7DCEA304	A decomposition approach for balancing large-scale acyclic data flow graphs
7FB110A2	Influence Control for Dynamic Reconfiguration
80E80D8C	Efficient hardware implementation for detecting CSS-based Loosely Synchronous codes in a Local Positioning System
80DCB018	Testing a Cloud Provider Network for Hybrid P2P and Cloud Streaming Architectures
7A84F7AA	Toward a Software Infrastructure for the Cyclops-64 Cellular Architecture
7DF27A49	A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001
804F032E	Incremental binding-space match: the linearized matchbox algorithm
7F6EA062	8T single-ended sub-threshold SRAM with cross-point data-aware write operation
802FAC6B	New parallel programming techniques for hardware design
80F535DB	Energy-Efficient Architecture for Embedded Software with Hard Real-Time Requirements in Partial Reconfigurable Systems
7DCA455D	Control Architecture for Device Integration (CADI)
7D713180	An efficient microcode compiler for application specific DSP processors
7F8DF1EF	Prophet/Critic Hybrid Branch Prediction
7F83A920	Performance analysis of embedded multiprocessor industrial applications: methodology and tools
7E4FC464	Robotic ICSI (Intracytoplasmic Sperm Injection)
752EF340	Metrics for architectural synthesis and evaluation: requirements and compilation by viewpoint: an industrial experience report
7F542C17	A Network on Chip Architecture for Heterogeneous Traffic Support with Non-Exclusive Dual-Mode Switching
7F3F57EA	Helmet ‡ : A Resistance Drift Resilient Architecture for Multi-level Cell Phase Change Memory System ‡ Helmet, with its long roots that bind the sand, is a popular plant used for fighting against drifting sand.
73457385	Hardware implementation of discrete-time neural circuit of largest/smallest signal identification
80383EF2	Bit plane matching based variable block size motion estimation method and its hardware architecture
7EF937A3	Energy efficient co-adaptive instruction fetch and issue
5DC4A9D7	Towards Logical Architecture and Formal Analysis of Dependencies between Services
7EE353D5	ADLARS: An Architecture Description Language for Software Product Lines
7ECC6675	Multi-platform Auto-vectorization
80B87872	Achieving high performance in CORBA-based systems with limited heterogeneity
7E5C7DD3	Dual-adaptive feedforward control for raster tracking with applications to AFMs
808BEA16	On the expansion, analysis, and mapping of conventional programs into code for bit level processor arrays
7A80933C	High-speed software-based platform for embedded software of a single-chip MPEG-2 video encoder LSI with HDTV scalability
80EB1B08	Assignment costs for multiple sensor track-to-track association
7F58DF32	A survey on 3GPP heterogeneous networks
7EC104F1	High Performance Memory Requests Scheduling Technique for Multicore Processors
7F490907	Applying a distributed CSCL activity for teaching software architecture
7D208604	An ART-based construction of RBF networks
7E7BF940	Case study: BISR for a processor multiplier
815D6730	McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures
8003150C	A Self-Reconfigurable Sensor Network Management System for Internet of Things Paradigm
8179F1B3	Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip
81637A2F	Comparing the performance of FPGA-based custom computers with general-purpose computers for DSP applications
762A04F1	A parallel architecture for Kalman filter measurement update and parameter estimation
80776DD4	Low power commutator for pipelined FFT processors
7F4A3BB6	Ontology Extraction for Knowledge Reuse: The e-Learning Perspective
7F654543	An integrated development toolset and implementation methodology for partially reconfigurable system-on-chips
59B096AE	Driving profile and fuel cell minimum power analysis impact over the size and cost of fuel cell based propulsion systems
78ACA316	Algorithm-driven synthesis of data conversion architectures
8085A5AB	On-line use of off-line derived mappings for iterative automatic target recognition tasks and a particular class of hardware platforms
7E69A317	Performance analysis of fixed, reconfigurable, and custom architectures for the SCAN image and video encryption algorithm
81377AAD	Image computations on reconfigurable VLSI arrays
81627BEB	An experimental study of security vulnerabilities caused by errors
7E8B6363	The design of nectar: a network backplane for heterogeneous multicomputers
794D0865	Moving From Federated to Integrated Architectures in Automotive: The Role of Standards, Methods and Tools
7EA1F3FA	Polymorphic On-Chip Networks
7C9C5CD3	Plastic Partial Components: A solution to support variability in architectural components
7B0DD8AB	Using Models at Runtime to Support Adaptable Monitoring of Multi-clouds Applications
81045DC7	Unity: experiences with a prototype autonomic computing system
5A6905F0	50 Years of Isolation
813B1B27	An architecture for multilevel secure interoperability
7CFDDC99	Model Driven High-Level Power Estimation of Embedded Operating Systems Communication Services
7DDA51DB	Bit-parallel finite field multiplier and squarer using polynomial basis
7E68883B	Understanding the architecture of software systems
80BA2EBC	High-throughput ASIC implementation of an encryption core for securing shared storage media
7F2383E8	Memory Reduction Methodology for Distributed-Arithmetic-Based DWT/IDWT Exploiting Data Symmetry
80B3108A	Networks-on-Chip in a Three-Dimensional Environment: A Performance Evaluation
7F79149F	NetLab: A framework for remote engineering and science experiments
81654D01	An agent-based architecture for the information technology management
7A3AD384	Transient Studies On A Multiprocessor
7DACDC9F	Implementation of an AmI Communication Service Using a Federated Event System Based on Aspects
77B851DB	Introducing computer architecture education in the first course of computer science career
7D4D0808	MPP implementation of abstract data parallel architectures for declarative programming languages
7FEDDF20	Testability strategy of the Alpha AXP 21164 microprocessor
7F1C5631	A novel neural network for temporal pattern identification with applications to control systems
80F7626C	Hierarchical reconfigurable computing arrays for efficient CGRA-based embedded systems
80116745	Reconfiguration of a 3GPP-LTE telecommunication application on a 23-core NoC-based System-on-Chip
7DE8A3DC	Trends in multicore DSP platforms
7D4F653A	Study on pervasive computing architecture of electronic instrument
7D4E05CA	An H.264/AVC MP@L4.1 quarter-pel motion estimation processor VLSI for real-time MBAFF encoding
7EBAFDB9	FREP: A soft error resilient pipelined RISC architecture
7E1B1CD1	An efficient WDM architecture with a wavelength-distributed synchronization protocol
8035F21E	Mapping tensor products onto VLSI networks with reduced I/O
802CECA4	Parallelizing HMMER for Hardware Acceleration on FPGAs
7BF73C04	A Hardware Scheduler Based on Task Queues for FPGA-Based Embedded Real-Time Systems
7D9B5669	ISA Based Functional Test Generation with Application to Self-Test of RISC Processors
808E0913	A graphical constraint-based production system environment
7C0CC521	Evidence-based static branch prediction using machine learning
7DCEB574	Package patterns for visual architecture recovery
7DA92B2E	Using abstract CPU subsystem simulation model for high level HW/SW architecture exploration
7F4CFA5C	An energy-efficient 64-QAM MIMO detector for emerging wireless standards
7F7FEFA6	A CORDIC processor for FFT computation and its implementation using gallium arsenide technology
5A0A0405	Mobility-as-a-Service: A Distributed Real-Time Simulation with Carrera Slot-Cars
80494943	Counter based superscalar instruction issuing
75F61A9E	Matrix Operations on a Multicomputer System with Switchable Main Memory Modules and Dynamic Control
7F269806	Superpipelined high-performance optical-flow computation architecture
7E297636	A multi-level secure message switch with minimal TCB: architectural outline and security analysis
7CEFFCA9	Research on monitoring-object oriented measurement system integration architecture
7F93F83D	Towards the reuse of practical and collaborative learning experiences
8101F05E	Mapping of a film grain removal algorithm to a heterogeneous reconfigurable architecture
7F45E64F	Advanced Reservation in Grid Using PBS
78FE2795	A multi-microprocessor computer system architecture
7E802BCB	Handling Membership Dynamicity in Service Composition for Ubiquitous Computing
7DEAE9B8	Processing in memory: the Terasys massively parallel PIM array
7FC9DFED	Object Oriented Design Based on Role and Rule
7AB47BE3	Package-oriented programming of engineering tools
7D2C012F	Reconfigurable semi-virtual computer architecture for long available small space vehicles
7DE05920	MOVE-Pro: A low power and high code density TTA architecture
80EF35A2	QPACE: Quantum Chromodynamics Parallel Computing on the Cell Broadband Engine
7BF4EA04	Application-driven processor design exploration for power-performance trade-off analysis
083FF065	Meshkin A Fault Tolerant Computer Architecture with Distributed Fault Detection and Reconfiguration
7E02E610	The Space Shuttle launch computer control system at NASA Kennedy Space Center
7DA9B60D	An Integrated Framework for Dependable and Revivable Architectures Using Multicore Processors
7D5B6A76	An instruction reorderer for pipelined computers
5BA4016D	Proceedings of the Fourth International Workshop on a Research Agenda for Maintenance and Evolution of Service-Oriented Systems (MESOA 2010)
7E9825C3	Architectural Optimization of Decomposition Algorithms for Wireless Communication Systems
7C8CE03C	CORDIC-based VLSI architectures for digital signal processing
7D36C85F	An approach to developing domain requirements as a core asset based on commonality and variability analysis in a product line
75D18DD6	Optimizing near-ML MIMO detector for SDR baseband on parallel programmable architectures
78D83697	Dataflow computer development in Japan
7D1A0512	Low cost efficient architecture for H.264 motion estimation
7E6893EE	Performance validation of a functionally distributed energy management architecture
8099D2EB	Register file architecture optimization in a coarse-grained reconfigurable architecture
8165592D	Linear array implementation of the EM algorithm for PET image reconstruction
78BD9CAD	The ZOG approach to man-machine communication
80D06E9E	A delay distribution methodology for the optimal systolic synthesis of linear recurrence algorithms
755D2014	An in-depth look at computer performance growth
80322D1A	A reconfigurable HW/SW platform for computation intensive high-resolution real-time digital film applications
7B3AD593	A Survey on Software-Defined Networking
804DF576	Development methodology of ASIP based on Java byte code using HW/SW co-design system for processor design
7E9778B7	A fixed-point 3D graphics library with energy-efficient cache architecture for mobile multimedia systems
7E6318E7	Provable Systemwide Safety in Intelligent Intersections
7FDA6FB2	Support of Paged Register Files for Improving Context Switching on Embedded Processors
80659DDA	The Multi-context Reconfigurable Processing Unit for Fine-grain Computing
7CF608BD	Coping with Variations through System-Level Design
80501CDA	An architecture of fuzzy logic controller with parallel defuzzification
7F23A187	Synctium: a Near-Threshold Stream Processor for Energy-Constrained Parallel Applications
77104CA9	Architectures, features, and implementation of high-speed transport protocols
7F69DB5B	The use of linear arrays for image processing
8084A542	Candidate Paths for Impairment-Aware PCE in 10-100 Gb/s Optical Networks
8021C278	GSU middleware architecture design
778B8EAB	An experimental study of methods for parallel preconditioned Krylov methods
7F7CC14F	A Software Dual-Bus Architecture Suitable for Distributed Real-Time Embedded System
71BD962C	A preliminary version of an optical data-flow architecture
7FB360D6	TopGen: A new algorithm for automatic topology generation for Network on Chip architectures to reduce power consumption
7FB94EB3	PERI auto-tuning
7D27BAE8	Accelerating Distributed Computing Applications Using a Network Offloading Framework
83C5AFD8	PAUSE: A privacy architecture for heterogeneous big data environments
7F663F35	A reconfigurable and hierarchical parallel processing architecture: performance results for stereo vision
8005CCFB	A Model-Based Testing for AADL Model of Embedded Software
7D692B6D	Straight projection conflict detection and cooperative avoidance for autonomous unmanned aircraft systems
7D46546D	View Consistency in Architectures for Cyber-Physical Systems
7F5F5D40	An efficient organization for large, network-based multicomputer systems
7E871DE7	A mesh topology for programmable neural computing
80D466CF	Wasabi Beans - SOA for collaborative learning and working systems
7D4E859E	An analog neural computer with modular architecture for real-time dynamic computations
7D945361	Evaluating the efficacy of statistical simulation for design space exploration
7B546F83	Cooperative distributed optimization for the hyper-dense small cell deployment
808132CE	A variation on the hypercube with lower diameter
7D8D7858	Simulation and analysis of embedded DSP systems using Petri nets
77577334	Value prediction for speculative multithreaded architectures
7EE3C756	A carry-free 54b×54b multiplier using equivalent bit conversion algorithm
7D5101EC	Combined DRAM and logic chip for massively parallel systems
80D8D022	Out-of-sequence preventative cell dispatching for multicast input-queued space-memory-memory Clos-network
7E630FA0	Enhancing domain-specific software architecture recovery
7AC0B6D0	Programmable Networks—From Software-Defined Radio to Software-Defined Networking
80BCF098	Customizable Compression Architecture for Efficient Configuration in CGRAs
811C5F90	Powering Smart Home Intelligence Using Existing Entertainment Systems
095EF3C0	Architecture and analysis for next generation mobile signal processing
7D20FA79	Analysis of 2D operators on topographic and non-topographic processor architectures
7EDE19D4	An empirical comparison of OTIS-mesh and OTIS-hypercube multicomputer systems under deterministic routing
80A7714F	On-chip Stack Based Memory Organization for Low Power Embedded Architectures
7114CF3B	Weighted fairness in buffered crossbar scheduling
7E3BF9AE	Characterization of the Communication Patterns of Scientific Applications on Blue Gene/P
817452D2	A novel systolic architecture for the 2-D discrete Fourier transform
7F9F709A	Variable-Latency Floating-Point Multipliers for Low-Power Applications
75A55051	Optimal selection theory for superconcurrency
7F6F9377	Artificial neural networks for automatic ECG analysis
5EE6408D	Characteristics of higher-level languages for software architectures
5B81CE45	Baring it all to Software: The Raw Machine
7C3C997C	A Semi-Parallel Successive-Cancellation Decoder for Polar Codes
7DDC534A	Selective wordline voltage boosting for caches to manage yield under process variations
6ED739D4	The virtual resource manager: an architecture for SLA-aware resource management
7FC8622C	Real-time parallel and fully pipelined two-dimensional DCT lattice structures with application to HDTV systems
7D3FFDA2	Algorithms for a class of distributed architecture tracking
7FC4D0B3	High speed multistage fuzzy hardware architecture for fuzzy logic control
7B7649B1	A digit-serial multiplier for finite field GF(2/sup m/)
5F3BD90A	A new decompressor with ordered parallel scan design for reduction of test data and test time
7FB38411	PhD forum: BiSeeMos: A fast embedded stereo smart camera
817A3F04	A novel thread scheduler design for polymorphic embedded systems
7E8BED9E	MPC related computational capabilities of ARMv7A processors
7E263AB7	A scalable multibus configuration for connecting transputer links
7BE57CEF	Performance of various computers using standard linear equations software
808E770D	DiscoTect: a system for discovering architectures from running systems
799A0367	Smart Cells for Embedded Battery Management
7ECF734D	Constraint-Driven Instructions Selection and Application Scheduling in the DURASE system
80E7806D	Using feature modeling for program comprehension and software architecture recovery
80B2E6C4	An efficient method for approximating submesh reliability of two dimensional-meshes
8123512B	Architecture of wavelet packet transform for 1-D signal
7D9B461F	Tool Support for Fault Localization Using Architectural Models
7E678685	Lifting factorization-based discrete wavelet transform architecture design
7B046020	Sources of error in full-system simulation
7F34D27A	Impulsec Memory system support for scientific applications
6B5C346A	Boolean decomposition of binary image operators
7E128D02	A smart memory architecture for the efficient support of artificial neural nets
7F424B83	Transparent dynamic reconfiguration for CORBA
80B69715	Conjoined-Core Chip Multiprocessing
7EA4A4E4	PACE: a dynamic programming algorithm for hardware/software partitioning
7E6BEE9B	A distributed and pipelined controller for a modular and scalable hardware emulator
7E7BF559	SimWattch and learn
816A0209	Abstractions for portable, scalable parallel programming
8120CDD4	Compiling for instruction cache performance on a multithreaded architecture
803A4DC2	Access graphs: a model for investigating memory consistency
7D922205	A novel cache architecture with enhanced performance and security
7F46893D	Scene Recognition Acceleration Using CUDA and OpenMP
7E9D202F	A Comparison Study of the Data Vortex Topologies with Different Angle Parameter under Asymmetric I/O Mode
80D31C96	How to Write and Read a Scientific Evaluation Paper
80C68D35	Constraint satisfaction for production system match
7E9A9F81	MicroLib: A Case for the Quantitative Comparison of Micro-Architecture Mechanisms
7DDDA73C	Efficient fast algorithm and FPSoC for integer and fractional motion estimation in H.264/AVC
801DE852	A vertical bubble flow network using inductive-coupling for 3-D CMPs
802DE77F	ZENTURIO: an experiment management system for cluster and Grid computing
7BDA778F	Prototyping advanced warfare gaming capabilities for the 21st century warfighter
7EC4E2D3	Application development on hybrid systems
7E8F36F0	Synthesis of DSP Architectures Using Libraries of Coarse-Grain Configurations
8132C5F4	Unbalanced FIFO sorting for FPGA-based systems
80528083	Autonomic Web service development with MAWeS
80DDAEB7	Architectural tradeoffs in field-programmable-device-based computing systems
8046A459	An Energy-Efficient Partial FFT Processor for the OFDMA Communication System
7F6D5BAF	Simulation-based characterized environment for THz band Graphene antennas targeting WNoC
7CF8841E	Energy-efficient mechanisms for managing thread context in throughput processors
7D15E2B1	Division Unit for Binary Integer Decimals
7E23B8E4	A conceptual framework for requirements engineering
810E6678	Extending the Method of Bedell for Enterprise Architecture Valuation
7EFCC907	Load Balancing for Flow-Based Parallel Processing Systems in CMP Architecture
7DAF0F8C	Heterogeneous coarse-grained processing elements: a template architecture for embedded processing acceleration
1473624C	Trust-Management, Intrusion-Tolerance, Accountability, and Reconstitution Architecture (TIARA)
7D100D60	A Service-System Based Identification of Meta-services for Service-Oriented Enterprise Architecture
758C4883	A Zeroing Cell-to-Cell Interference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories
7CE96D64	Mesh-of-Tree Based Scalable Network-on-Chip Architecture
7FE997AE	Parallel architecture for decoding LDPC Codes on high speed communication systems
7D0364A4	Efficient semisystolic architectures for finite-field arithmetic
7F90FBCD	Effective Robot Task Learning by focusing on Task-relevant objects
801EE803	The value of architecturally significant information extracted from patterns for architecture evaluation: a controlled experiment
7DE06881	Optimization Strategies for High-Performance Computing of Optical-Flow in General-Purpose Processors
7D41587F	Coherent block data transfer in the FLASH multiprocessor
6CA849DF	NAPA C: compiling for a hybrid RISC/FPGA architecture
7EFF6690	An open distributed measurement system based on an abstract client-server architecture
7FA0A129	Evaluating the reverse engineering capabilities of Web tools for understanding site content and structure: a case study
7F24BF9C	Efficient parallel implementation of motion estimation on the Computational RAM architecture
830C8E83	Reconfigurable computing for future vision-capable devices
8050FBCA	Virtual High Performance Computing Environments for Science Computing On-Demand
76DE72A4	A hardware simulator for teaching CPU design
7B84BEC2	TUKI: a data flow processor
7EC2AD1B	Data incest removal in a survivable estimation fusion architecture
7510469F	A Software Architecture for Multidisciplinary Applications: Integrating Task and Data Parallelism
7EB0C01B	Reconfigurable decoder architectures for Raptor codes
8024CD7A	The Acadia vision processor
7EC4CA32	Alternative Software Stacks for OGSA-based Grids
7E5C11EB	Online Computing and Predicting Architectural Vulnerability Factor of Microprocessor Structures
80CF1E66	Developing next-generation distributed applications with QoS enabled DPE middleware
80D38D78	A Component-Based Software Development Model
7E662C04	Optimization of high-performance superscalar architectures for energy efficiency
79EC083F	SignalPU: A Programming Model for DSP Applications on Parallel and Heterogeneous Clusters
824179E8	Multicloud architecture for augmenting security in clouds
8449383F	Fast and Scalable Thread Migration for Multi-core Architectures
7FE3C532	A service-aware virtualized software-defined infrastructure
810E3E5F	Survival reliability of some double-loop networks and chordal rings
800B97FE	A Heterogeneous Multicore System on Chip with Run-Time Reconfigurable Virtual FPGA Architecture
6F21CBDA	AR-SMT: a microarchitectural approach to fault tolerance in microprocessors
75DF5A30	Equivalence relations among interconnection networks
7D3AFD6D	Variability in the execution of multimedia applications and implications for architecture
7FCAFA02	Translation-lookaside buffer consistency
80946925	An Orchestration for Distributed Web Service Handlers
7C4D34EE	Punch: web portal for running tools
80937684	Bifurcations and fundamental error bounds for fault-tolerant computations
817447D8	Integrating human swarm interaction in a distributed robotic control system
7FED923F	Processing-in-memory technology for knowledge discovery algorithms
809331B7	Scenario-based analysis of software architecture
7E7C33C8	Static and dynamic configurable systems
7BC3957F	Optimal sample length for efficient cache simulation
7E6F12BB	Benchmark workload generation and performance characterization of multiprocessors
80B9F19F	Achieving large spectral efficiencies from MU-MIMO with tens of antennas: Location-adaptive TDD MU-MIMO design and user scheduling
0C647CE5	Low-Energy VLSI Circuit Architectures
7DA35781	Hybrid Client-Server, Peer-to-Peer framework for MMOG
7F9999E7	Area, throughput, and energy-efficiency trade-offs in the VLSI implementation of LDPC decoders
806A2466	Facilitating superscalar processing via a combined static/dynamic register renaming scheme
7ED04A66	Network Management Framework Based on Active Network Technique
7D39A1C1	A VLSI architecture for real-time hierarchical encoding/decoding of video using the wavelet transform
7E2F96A2	A Time Predictable Java Processor
6E3552AD	Address decoder faults and their tests for two-port memories
816AC4A3	Block-LDPC: a practical LDPC coding system design approach
7FA29070	Remote calibration using mobile, multi-agent technology
7EAB075D	A new low complexity iterative equalization architecture for high-speed receivers on highly dispersive channels: Decision feedforward equalizer (DFFE)
7DCD87BB	Performance of remote FPGA-based coprocessors for image-processing applications
80AE91D8	SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling
7DBC2D21	High-performance floating-point VLSI architecture of lifting-based forward and inverse wavelet transforms
7FC245B3	Low power implementation of digital predistortion filter on a heterogeneous application specific multiprocessor
7E1D59FB	Flextream: Adaptive Compilation of Streaming Applications for Heterogeneous Architectures
7D6A932B	Design of a CMOS A2I data converter: Theory, architecture and implementation
80A4106F	Defect and variation tolerance logic mapping for crossbar nanoarchitectures as a multi-objective problem
7D24E7EC	Petrel: Power and Timing Attack Resistant Elliptic Curve Scalar Multiplier Based on Programmable ${\rm GF}(p)$ Arithmetic Unit
7D9897B0	Implementing a Reuse Strategy: Architecture, Process and Organization Aspects of a Medical Imaging Product Family
813E9349	Architectures for Dependable Software Systems
7D5FD16E	Code generation from a domain-specific language for C-based HLS of hardware accelerators
5A89FAB0	Integration of user specific hardware for SecureCore cryptographic services
804F8594	EXTENT: a portable programming environment for designing and implementing high-performance block recursive algorithms
7D15DD11	Integrating Non-Functional Properties to Architecture Specification and Analysis
80E3B405	Neural networks for solving systems of linear equations. II. Minimax and least absolute value problems
7F79C6B2	Predictable instruction caching for media processors
7FD4A467	CPU transparent protection of OS kernel and hypervisor integrity with programmable DRAM
7E198D47	Correct architecture refinement
7CF301E3	A Self Manageable Rule Driven Enterprise Application
7DAB71C4	The impact of recent DRAM architectures on embedded systems performance
7CE4A68C	Vertical processing systems: a survey
01587BAB	A Language-Theoretic Approach to Specifying and Verifying Multiprocessor Cache Coherence Protocols
7DAC3D4A	A 9-bit, 14 μW and 0.06 mm $^{2}$ Pulse Position Modulation ADC in 90 nm Digital CMOS
7FFA2015	Register renaming and dynamic speculation: an alternative approach
80A5261C	Authorization Using the Publish-Subscribe Model
7D75C0A8	Synthesis of synchronous elastic architectures
7EAA0EA8	A Dynamic Retargettable Multi-Protocol RFID Reader/Writer
804C204D	An efficient mapping of multilayer perceptron with backpropagation ANNs on hypercubes
77F0159F	Unichos: a full system simulator for thin client platform
5AF0E92D	General-Purpose Computer Architecture Based on Fully Programmable Logic
7B796C8C	A meta-modeling approach to Web services
7D8A89B9	A network of networks processing model for image regularization
77B48C05	Architectures for statically scheduled dataflow
7F23D8EB	Performance Guarantees in Partially Buffered Crossbar Switches
5B0AC458	Architecture Reconstruction Guidelines, Third Edition
7E8F1683	A performance comparison of contemporary DRAM architectures
7F460977	Photonic Networks-on-Chip for Future Generations of Chip Multiprocessors
7DD39C12	Grid-Based Simulation of Industrial Thin-Film Production
7EC81EC7	A performance-driven logic emulation system: FPGA network design and performance-driven partitioning
809BF76A	On-the-fly attestation of reconfigurable hardware
76BA10FD	Array Processors: A Selected Bibliography
7D68B8D9	The performance of counter- and correlation-based schemes for branch target buffers
7FB9AB6C	RTGEN: an algorithm for automatic generation of reservation tables from architectural descriptions
7F9BE7D0	Methodology for network security design
810F43C5	Scalable and modular memory-based systolic architectures for discrete Hartley transform
80781F40	Trusted Computing Based Mobile DRM Authentication Scheme
7F1B83B2	A unified VLSI architecture for decomposition and synthesis of discrete wavelet transform
7D4DB45B	Characterization of Enterprise Architecture quality attributes
752C9075	Introduction to reversible computing: motivation, progress, and challenges
8169391B	VAST: Virtualization-Assisted Concurrent Autonomous Self-Test
7D332CE1	Asynchronous design for programmable digital signal processors
782BC2D1	Measuring parallelism in computation-intensive scientific/engineering applications
7D3A8E30	Index rendering: hardware-efficient architecture for 3-D graphics in multimedia system
8106E815	Unconstrained speculative execution with predicated state buffering
7EAE3252	Relating CHAM descriptions of software architectures
7943D7AB	Steps in an Architecture Tradeoff Analysis Method: Quality Attribute Models and Analysis
7AAFB2A1	Architectural Analysis of Systems Based on the Publisher-Subscriber Style
0B1CFDFF	Client Security in Scalable and Survivable Object Systems
5D9ED34C	The fluent abstract machine
80850738	Memory hierarchy design for Jetpipeline: to execute scalar and vector instructions in parallel
7F747B3C	Supporting Collaborative Interaction with Real Time Force Feedback in Distributed Haptic Virtual Environments over IP Networks
7DDEA357	A computer-architecture approach to thermal management in computer systems: opportunities and challenges
8061B221	Exploring autonomic options in an unified fault management architecture through reflex reactions via pulse monitoring
5BB0D979	Efficient approximately-timed performance modeling for architectural exploration of MPSoCs
7E5B84B0	A Policy Based Wireless Sensor Network Management Architecture
773D823B	A Scalable MIMO Detector Processor With Near-ASIC Energy Efficiency
7F29A30E	Semisystolic incremental realization of FIR digital filters using ternary arithmetic
7F3E1DA9	Nonplanar VLSI arrays with high fault-tolerance capabilities
795DFE80	Architectural considerations for application-specific counterflow pipelines
7DC94404	High Speed and Memory Efficient Parallel Bit Plane Coding Architecture for JPEG2000
80DE2629	A modular router architecture desgin for Network on Chip
7D76B057	Challenges when using Model Driven Architecture in the development of Safety Critical Software
7E779E64	THROUGHPUT ENHANCEMENT BY BUFFERS IN REAL-TIME DATA FLOW ARCHITECTURES
7DA0AA72	Reducing Energy Consumption of Wireless Sensor Networks through Processor Optimizations
80BD5B57	Hierarchical attentive multiple models for execution and recognition of actions
8085D225	Smart: an advanced shared-memory simulator-towards a system-level simulation environment
7DC2DAE6	A neural vector quantizer
7F96C5A1	The evaluations of FTF-IDF scoring for fresh information retrieval
59EEA893	Live Range Aware Cache Architecture
7E3A693B	Scenario-based software architecture reengineering
80939026	Autonomic network configuration for networkable digital appliances
78FFED94	An early performance analysis of POWER7-IH HPC systems
75A7D50F	Evaluating performance and power efficiency of scientific applications on multi-threaded systems
7E71A678	A Comparison of Microcontrollers Targeted to FPGA-Based Embedded Applications
802212B8	The capability mechanism of a VLSI processor
813B3378	SMTp: An Architecture for Next-generation Scalable Multi-threading
7FD7B375	Area and delay optimization for Networks-on-Chip architectures using Genetic Algorithms
781FBF68	Fourier Transform Computers Using CORDIC Iterations
814B3221	Towards a Multiagent-Based Software Architecture for Sensor Networks
7FE5CA30	darkNoC: Designing Energy-Efficient Network-on-Chip with Multi-Vt Cells for Dark Silicon
7F323D4D	A Computing Machine Based on Tree Structures
7FF36251	A hardware architecture using finite-field arithmetic for computing maximum-likelihood estimates in
7D4B89CC	A 70- $\mu$ m Pitch 8- $\mu$ W Self-Biased Charge-Integration Active Pixel for Digital Mammography
71FF3B6D	RISC approach to design of fuzzy processor architecture
7D9ED5F5	Improved bounds on linear size expander
7EA3387B	Access ordering and coherence in shared memory multiprocessors
6B5456B7	Mini-NOVA: A Lightweight ARM-based Virtualization Microkernel Supporting Dynamic Partial Reconfiguration
7E724958	Byzantine Anomaly Testing for Charm++: Providing Fault Tolerance and Survivability for Charm++ Empowered Clusters
7F665A91	Towards a Cost Model for Scheduling Scientific Workflows Activities in Cloud Environments
7FE17AAB	NoSQ: Store-Load Communication without a Store Queue
8161B198	A VLSI architecture for a real-time code book generator and encoder of a vector quantizer
7FE69049	Memory-efficient architecture of 2-D dual-mode discrete wavelet transform using lifting scheme for motion-JPEG2000
7CF17768	Constructing IPv6 protocol stack on Apertos
7D53A7B0	An approach for increasing the flexibility of systolic arrays
79BCC8D0	Dynamically Balanced Synchronization-Avoiding LU Factorization with Multicore and GPUs
7D7E9087	Analytical performance estimation from GSMP model for hierarchical bus-bridge based SoC communication architecture
7911EB41	A fault prediction module for a fault tolerant NoC operation
7ECAFCA2	Evaluating the Performance of Real Time Videoconferencing in Ad Hoc Networks Through Emulation
816741DD	Adaptive Autonomous Agent Models for Open Distributed Systems
7DC8AF17	A Node Architecture for 1000 Future Networks
80D59AFB	A New Era of Performance Evaluation
7C2EB06E	GuideArch: guiding the exploration of architectural solution space under uncertainty
7FA2803B	COOL-0: Design of an RSFQ subsystem for petaflops computing
801AC4F2	Distributed packet rewriting and its application to scalable server architectures
7EEC8BC3	Scalable FFT architecture vs. multiple pipeline FFT architectures — Hardware implementation and cost
79E8359A	Destination-based adaptive routing on 2D mesh networks
7CEF7DAE	FFTW: an adaptive software architecture for the FFT
760D1FF2	Increased oxidative and nitrosative reactions during digestion could contribute to the association between well-done red meat consumption and colorectal cancer
7D112256	Pattern-Driven Architectural Partitioning: Balancing Functional and Non-functional Requirements
78987E83	Parallel Image Processing Using Cellular Arrays
7E755D54	Condor: a revised architecture for controlling the Utah-MIT hand
804BC66D	A pseudo-pipelined VLSI architecture of two elliptic curve scalar multiplications
7EB132E1	On dynamic wavelength assignment in wavelength-convertible multi-granular optical networks
7FDFEE3F	New approaches in personalized e-health: A wearable human avatar-based monitor for ubiquitous care: An avatar-based smart care monitor
7E3D5E12	Building Object and Process-centerecl Software Environments on the PCTE Public Tool Interface
77810534	A Code Partitioning Tool for Simulink Models to Implement on FPGA-Based Network-on-Chip Architecture
810DDC68	Rapid identification of architectural bottlenecks via precise event counting
7D87C662	Efficient reliable broadcast for commodity clusters
7E27092B	Computer Architecture Software-Based Simulation
7D41D553	The Phoenix Processor: A 30pW platform for sensor applications
7F9E3133	SALICE - Satellite-Assisted LocalIzation and Communication systems for Emergency services
7EA0296E	Products of networks with logarithmic diameter and fixed degree
7F5BFB96	On the uplink performance and optimization of a relay-assisted cellular network
7F47462D	A modular location-aware service and application platform
7F78D73C	HMMER Performance Model for Multicore Architectures
7E99C414	Coordinated Co-allocation Scheduling on Heterogeneous Clusters of SMPs
76B73A29	Spaces whose th power is weakly infinite-dimensional but whose (+1)th power is not
771B3843	Efficient architectures for 1-D and 2-D lifting-based wavelet transforms
796FA827	Experimental results of simplicial cnn digital pixel processor
7967F896	Can search algorithms save large-scale automatic performance tuning?
7D535547	Architectural adaptation for application-specific locality optimizations
80C4F868	Signature search time evaluation in flat file databases
7CF27E74	Requirements engineering in the year 00: a research perspective
80EFA683	Leveraging Strength-Based Dynamic Information Flow Analysis to Enhance Data Value Prediction
7659FA5F	Modeling and Characterizing Power Variability in Multicore Architectures
781487FC	Efficient data-driven evaluation: theory and implementation
7E9E425D	Beyond layering: modularity considerations for protocol architectures
7B58B5CB	Block Unification IF-conversion for High Performance Architectures
7F128F2B	A Framework for Effective Memory Optimization of High Performance Computing Applications
741B782A	Granular computing: an introduction
7E38C08D	Function-class decomposition: a hybrid software engineering method
80400555	Coterminous locality and coterminous group data prefetching on chip-multiprocessors
7201DAA6	Pipelined Architecture for a Radix-2 Fast Walsh–Hadamard–Fourier Transform Algorithm
7FE11B7D	Space-efficient FPGA-accelerated collision detection for virtual prototyping
7DE39581	A Design Methodology for Self-Management in Distributed Environments
7630CC71	UnetStack: An agent-based software stack and simulator for underwater networks
7D0F6EF7	Layouts for the shuffle-exchange graph based on the complex plane diagram
7FB70E8D	TRaX: A Multicore Hardware Architecture for Real-Time Ray Tracing
80B0BDE3	Assessing RJSCs In High-Level Language Support
80F49404	A brief survey of software architecture concepts and service oriented architecture
7F34F682	Guidance System for Parallel Programming Based on Architectural Models
7D512D31	Architecture design space exploration of run-time scalable issue-width processors
7D1C3789	Quality attribute conflicts - experiences from a large telecommunication application
7EC9EFAE	Linking Model-Driven Development and Software Architecture: A Case Study
7D9B920A	Stereo Vision Algorithm Implementation in FPGA Using Census Transform for Effective Resource Optimization
7F31E546	Semi-automation of Configuration Files Generation for Heterogeneous Multi-tile Systems
7E70C8F5	Connectors conveying Software Architecture Evolution
75280E2F	Combining learning strategies and tools in a first course in computer architecture
8088A289	Microprogramming heritage of RISC design
7F946C62	PLR: A Software Approach to Transient Fault Tolerance for Multicore Architectures
7D858B2B	Using Bypass to Tighten WCET Estimates for Multi-Core Processors with Shared Instruction Caches
7F7A7AE2	Implementing regularly structured neural networks on the DREAM machine
7D2F85E3	Conformance Testing from Message Sequence Charts
8084FB01	ATAM: Method for Architecture Evaluation
79F097DE	A methodology for designing, modifying, and implementing Fourier transform algorithms on various architectures
7D157021	Efficient simulation of the acyclic DR-Mesh on the LR-Mesh
7FB2B495	The evolution of computer architectures
81038047	Dynamic IPC/clock rate optimization
77F03820	Computer architectures for image processing in the USA
7EC4ECEC	SPP1148 booth: Application-specific reconfigurable processors
7E3AE077	StressTest: an automatic approach to test generation via activity monitors
7EFAE7DB	Robot assembly: an architecture to promote autonomy
8454B685	Efficient dual-ISA support in a retargetable, asynchronous Dynamic Binary Translator
7F2CE2B1	A systolic architecture for computing inverses in finite fields GF (2/sup m/)
7D0EFDBA	A comparison of distributed and shared memory scalable architectures. 1. KSR shared memory
75EC0EC7	Efficient multiplier architectures for Galois fields GF(2/sup 4n/)
7EDF67F2	Streamline: An Architecture for Overlay Multicast
783A6482	Architectures and algorithms for iconic-to-symbolic transformations
7EEF38B1	Energy conscious online architecture adaptation for varying latency constraints in sensor network applications
7DD2CB31	Work in Progress: RASS Framework for a Cluster-Aware SELinux
7FEA2831	Diastolic arrays: throughput-driven reconfigurable computing
781DDBDE	A Vocabulary Forest Object Matching Processor With 2.07 M-Vector/s Throughput and 13.3 nJ/Vector Per-Vector Energy for Full-HD 60 fps Video Object Recognition
75EB409B	Reliable segment routing
74979197	High throughput low-density parity-check decoder architectures
7D051A6A	VLSI Design of a Wavelet Processing Core
7EB7F061	A VISIR lab server for the iLab Shared Architecture
7BCFB211	Design of a 1024 bit RSA coprocessor with SPI slave interface
815F48BE	The Fibonacci Dimension of a Graph
8046E0C9	Using incorrect speculation to prefetch data in a concurrent multithreaded processor
7E5E7595	Optimizing the Fast Fourier Transform on a Multi-core Architecture
7EEDF331	The predictability of data values
7D12ACE1	A retrospective on the VAX VMM security kernel
7E29D7BD	How to parallelize cellular neural networks on cluster architectures
7ED1A7E9	A fast radix-4 division algorithm and its architecture
7E85CC43	Improving Program Efficiency by Packing Instructions into Registers
7DD0BD65	Rapid exploration of power-delay tradeoffs using hybrid priority factor and fuzzy search
8060FF95	A Toolkit for Specializing Production Operating System Code
599C1718	Mapping adaptive hardware systems with partial reconfiguration using CoPR for Zynq
7BFDD8CD	A parallel multiprocessor system for Monte Carlo simulations in statistical physics
7E490808	An efficient Euclidean distance computation for vector quantization using a truncated look-up table
7BED74B9	Instruction fetching: coping with code bloat
80F535F6	SLEEP mode techniques for small cell deployments
5EE48A79	Management Tools for Distributed Interoperable Environments
741D9BAD	System level simulation and radio resource management for distributed antenna systems with cognitive radio and multi-cell cooperation
63EBD3E2	An Application Specific Instruction Set Processor (ASIP) for Adaptive Filters in Neural Prosthetics
7D21EE9F	A PRET architecture supporting concurrent programs with composable timing properties
802BD016	Connecting in-vehicle entertainment with CE devices via Multi-Platform Web Applications
7AE1FA90	SOAR: Smalltalk without bytecodes
7865DE61	Supersystems: Technology and Architecture
7DCDBBEE	Pipelined Discrete Wavelet Transform Architecture Scanning Dual Lines
815795CE	Software architecture themes in JPL's Mission Data System
7D1319BA	Implementation of the FFT butterfly with redundant arithmetic
75CF86FC	The tradeoffs of fused memory hierarchies in heterogeneous computing architectures
7D02A600	Efficient variable partitioning and scheduling for DSP processors with multiple memory modules
7CDB1D80	Improving carbon dioxide yields and cell efficiencies for ethanol oxidation by potential scanning
7CFC2C33	Hierarchical run time deadlock detection in process networks
7754C957	RAP.2&#8212;An Associative Processor for Databases and Its Applications
7E766CD1	The economic effects of reusability on distributed simulations
7E6416EF	Testability analysis and behavioral testing of the Hopfield neural paradigm
7B87890F	An Approach to Scientific Array Processing: The Architectural Design of the AP-120B/FPS-164 Family
815B6E14	Disjoint task allocation algorithms for MIN machines with minimal conflicts
7E8511D2	GeoKSGrid: A geographical knowledge grid with functions of spatial data mining and spatial decision
7FAB44F0	A retargetable micro-architecture simulator
75319D60	Adding high availability and autonomic behavior to Web services
7E670B7D	Performance study of a multithreaded superscalar microprocessor
7FCEE8F2	A reconfigurable fully parallel associative processor
7F2381DB	A low-complexity high-speed QR decomposition implementation for MIMO receivers
7641F985	A stateful CSG-based distributed firewall architecture for robust distributed security
8154C778	The cascade high productivity language
807EC991	Predictive Simulation of HPC Applications
7E4BFC2C	ScaleMesh: A Scalable Dual-Radio Wireless Mesh Testbed
7F2AC6B5	One-Sided Message Passing Programming Model for Unstructured Peer-to-Peer Computing System
80C5ED42	The MIT Alewife machine: architecture and performance
7D9CFAB7	Performance and dependability of gracefully-degradable multiprocessor systems
7F665607	Early Register Release for Out-of-Order Processors with RegisterWindows
7F2AE22A	A parallel algorithm for fault simulation on the Connection Machine
75DDCFFF	Toward Elastic Distributed SDN/NFV Controller for 5G Mobile Cloud Management Systems
7E67DBC0	CHARMY: A Framework for Designing and Verifying Architectural Specifications
7E9131E4	A Reconfigurable DCT Architecture for Multimedia Applications
80BDB54F	Integrated performance models for SPMD applications and MIMD architectures
8132A3D2	Pinpointing and Exploiting Opportunities for Enhancing Data Reuse
7F2E8564	A high-throughput, area-efficient hardware accelerator for adaptive deblocking filter in H.264/AVC
7AC8A645	On coupling multi-systems through data sharing
7CFBDD8A	The Method of Layers
80CB90C0	Toward a fault-tolerant processor for medical applications
7E2E37B7	A minimized hardware architecture of fast Phong shader using Taylor series approximation in 3D graphics
7962BEAD	Accuracy evaluation of GEM5 simulator system
809D0932	VLSI architectures for digital image coding
7EF210D5	Process Specification and Modeling Language for Service-Oriented Software Development
7EA71A35	Porting the GROMACS Molecular Dynamics Code to the Cell Processor
7EA9D964	Architecture and VLSI realization of a high-speed programmable decoder for LDPC convolutional codes
7746D46B	Parallel Processing with Large-Grain Data Flow Techniques
75C1A7E9	The revolution inside the box
7FD75EFA	On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture
766ED9A3	Real-time gesture recognition using a humanoid robot with a deep neural architecture
7E70B863	Detecting architecturally-relevant code smells in evolving software systems
7CEF5128	A dependency chain clustered micro architecture
021FA4EF	Designing workloads for computer architecture research
7A6537A1	On the Performance of an Algebraic Multigrid Solver on Multicore Clusters
5CB0FFF4	A Collection of Papers on CM A Multi-Microprocessor Computer System.
803A17E0	Reducing the cost of branches by using registers
76CAA691	Scheduling and resource binding for low power
7F79C290	A new fault-tolerant network architecture: a composite banyan network
7BFC9354	A guide to migrating from microprocessor to FPGA coping with the support tool limitations
7E98328F	Controlling energy and process variability in System-on-Chips: needs for control theory
80412F69	TSV Redundancy: Architecture and Design Issues in 3-D IC
7FB733FE	Hardware Prediction for Data Coherency of Scientific Codes on DSM
7D1677E3	A process framework for characterising security properties of component-based software systems
7D4A447B	On the adequacy of image processing algorithms and massively parallel computers
7E8D9A60	Subscription summaries for scalability and efficiency in publish/subscribe systems
7C76950E	Quantifying behavioral differences between multimedia and general-purpose workloads
7A389F5D	Hybrid Simulation of Distributed Large-Scale Critical Infrastructures
7F72474F	Software for data acquisition AMC module with PCI Express interface
7DF9009B	Localized generalization error model for Multilayer Perceptron Neural Networks
81275610	Design and performance evaluation of an optimized peer-to-peer content replication scheme for vehicular networks
58A6184F	Leakage-enhanced 3D-Stacked NEMFET-based power management architecture for autonomous sensors systems
7F536570	WSN Architectures for Intelligent Transportation Systems
7FEF915C	Elucidating Factors that can Facilitate Veridical Spatial Perception in Immersive Virtual Environments
7D06B057	Low Complexity and Fast Computation for Recursive MDCT and IMDCT Algorithms
7ED23A97	High speed 1-D FIR digital filtering architectures using polynomial convolution
7D986506	A Unified Modulo Scheduling and Register Allocation Technique for Clustered Processors
7C4A3BDD	FPGA supercomputing platforms: A survey
838BE2E1	The Impact of Hierarchies on the Architecture-Level Software Understandability - A Controlled Experiment
7B3ABB00	Word-Level Parallel Architecture of JPEG 2000 Embedded Block Coding Decoder
7DAF932B	Modeling and performance bounds for concurrent processing
809FDF11	Designing SSI clusters with hierarchical checkpointing and single I/O space
78422AF3	Problem size, parallel architecture, and optimal speedup
7AD42ED1	Occamflow: a methodology for programming multiprocessor systems
7D9300BD	YARA: A Software Framework Enhancing Service Robot Dependability
8114D55A	A Low-Power Implementation of Asynchronous 8051 Employing Adaptive Pipeline Structure
7E6024BA	Simultaneous multithreading: maximizing on-chip parallelism
8162E26D	Applying SaaS architecture to large enterprises for Enterprise Application Integration
7D6D2587	Fast Prototyping of POSIX Based Applications on a Multiprocessor SoC Architecture: "Hardware-Dependent Software Oriented Approach"
7D22F52A	An IDE framework for grid application development
7318B4AA	Computing Framework for Dynamic Integration of Reconfigurable Resources in a Cloud
80D0E22B	A new architecture for robot control
80219DBE	Open architecture and tool integration of software development environments
7F84D123	Web Service for Seoul Grid Testbed
7DEAC1C5	Describing instruction set processors using nML
80B40811	Evaluating and designing software mutual exclusion algorithms on shared-memory multiprocessors
7F677035	A systolic architecture for computing inverses and divisions in finite fields GF(2/sup m/)
808A6421	Context-Aware Computing Support for Network-Assisted Seamless Vertical Handover in Remote Patient Monitoring
7F74D5E5	Aspect-oriented programming
7D0A1DDD	A Generative Approach to the Development of Autonomous Robot Software
5F8C1C99	Embedded reconfigurable array targeting motion estimation applications
7F328886	Extending the ATAM Architecture Evaluation to Product Line Architectures
7FFD6144	SystemC validation of a low power analog CMOS image sensor architecture
5F9917C6	Performance of the decoupled ACRI-1 architecture: the perfect club
5A659FA1	A genetic approach to the design space exploration of superscalar microprocessor architectures
81778734	Modeling the Implementation of State-Based System Architectures
78B58CDA	FPGA-based sonar processing
81779B4E	Architectural support for the management of tightly-coupled fine-grain goals in Flat Concurrent Prolog
7FA53DEA	Topology of Sensor Networks in Distributed Detection
7F9D3904	A Low-Complexity Reed-Solomon Decoder
7E741481	The Intel 80x86 Processor Architecture: Pitfalls for Secure Systems
7ECD1963	When ICN meets C-RAN for HetNets: an SDN approach
75CB8B4B	Cloud-Based Simulation: The State-of-the-Art Computer Simulation Paradigm
7C34EA11	The RC compiler for the DTN dataflow computer
7F4DED04	A Prefix Based Reconfigurable Adder
76B9D12A	Cyberphysical-system-on-chip (CPSoC): a self-aware MPSoC paradigm with cross-layer virtual sensing and actuation
7EFEAA6D	Fire-and-Forget: Load/Store Scheduling with No Store Queue at All
794566C2	An FPGA-based In-Line Accelerator for Memcached
816206EB	A methodology for design, modeling, and analysis of networks-on-chip
7F0C81B7	Parallel Computational Modelling of Inelastic Neutron Scattering in Multi-node and Multi-core Architectures
6B486686	Reconfigurable architecture requirements for co-designed virtual machines
80AF664F	The Study of Hierarchical Branch Prediction Architecture
7DEABA56	An FPGA-based digital control and communication module for space power management and distribution systems
80C09AE7	Parallelizing sparse Matrix Solve for SPICE circuit simulation using FPGAs
788620F7	ILP in the undergraduate curriculum
7E4EB58D	Architectures for scalable and flexible Web personalization services
80610E0E	Component selection for high-performance pipelines
796D84F7	An architectural research facility: ISP descriptions, simulation, data collection
7D2A8B04	Multi-decision decentralized prognosis of failures in discrete event systems
748EACDF	Methodologies for the WCET Analysis of Parallel Applications on Many-Core Architectures
8088F082	Morphable DPU: Smart and efficient data path for signal processing applications
7F8C7D44	A model for the coanalysis of hardware and software architectures
811E6D7C	Efficient VLSI Architecture for Soft-Decision Decoding of Reed–Solomon Codes
7C7A07FD	Hybrid CORDIC algorithms
802D6710	An architecture for coordinating multiple self-management systems
7E1E9105	A visualization environment for supercomputing-based applications in computational mechanics
7FA4D972	Multidimensional Pervasive Adaptation into Ambient Intelligent Environments
7DD8D696	Multiple sensor sequential tracking of neural activity: Algorithm and FPGA implementation
7FDBA614	Area, delay, power, and cost trends for metal-programmable structured ASICs (MPSAs)
81480876	Providing for change through Adaptive Object Models and Autonomous Computing techniques
7A9579A4	An Introduction to the V-System
7DB03149	FPGA architectures of the quantization and the dequantization for video encoders
7DBCA643	A Survey of High-Level Language Computer Architecture
7EEB4ADC	Autonomous task control for mobile robots
7DFE3263	A PC-based fully-programmable medical ultrasound imaging system using a graphics processing unit
806D76B9	Studying sensitivities of an EJB performance model
5E33A762	Model- and constraint-based engineering of complex software ecosystems
7FE5E4CA	Scalability and cost of a cloud-based approach to medical NLP
7D912859	IC Cloud: A Design Space for Composable Cloud Computing
7F57387E	Fairness-Oriented Scheduling with Equilibrium for Multihop Relaying Networks Based on OFDMA
7EFD4706	A systolic VLSI architecture for multi-dimensional transforms
80BF1BEF	Evolvable platform for array processing: a one-chip approach
7FC53A85	Generation and analysis of very long address traces
7E18B32F	Asymptotic performance analysis and optimization of resource-constrained multi-core architectures
817713F1	Systolic processing architectures using optoelectronic interconnects
804CD92A	An Event-Driven Approach for Runtime Verification of Inter-organizational Choreographies
8112B884	Statistical simulation of multithreaded architectures
81517640	An adaptive system-on-chip for network applications
7E35BF7A	SOMP: Service-Oriented Multi Processors
7FB1E21F	FFT computation with systolic arrays, a new architecture
800A7F76	Enhanced Architectural Support for Variable-Length Decoding
7ED30C63	Tuning compiler optimizations for simultaneous multithreading
7E243E96	An improved architecture to generate sinusoidal signal using diect digital frequency synthesis technique
7BF722C3	A path-based technique for estimating hardware runtime in HW/SW-cosynthesis
8021E0D0	Learning Content Repositories and Learning Management Systems Based on Customization and Metadata
793F3A2E	Reducing Compiler-Inserted Instrumentation in Unified-Parallel-C Code Generation
80AB770A	An instruction-level functionally-based energy estimation model for 32-bits microprocessors
5981B4B7	Unobservable intrusion detection based on call traces in paravirtualized systems
7D365432	A low-power VLSI architecture for full-search block-matching motion estimation
7D45C5FB	A Vector-µSIMD-VLIW Architecture for Multimedia Applications
7F1F05FB	A Multi-Core Sphere Decoder VLSI Architecture for MIMO Communications
825E7B7B	Neural Acceleration for General-Purpose Approximate Programs
77749C39	Trace cache sampling filter
7FFC5962	A hierarchical framework for designing reliable distributed systems
7E53ADD1	Efficient modelling and simulation of embedded software multi-tasking using SystemC and OSSS
7D3EA1B6	Adopting Computational Independent Models for Derivation of Architectural Requirements of Software Product Lines
7F59815B	The Wisconsin multicube: a new large-scale cache-coherent multiprocessor
8090A421	Compiler-directed dynamic voltage/frequency scheduling for energy reduction in microprocessors
7DC591B5	Optical flow switching
7CED7DC4	The ROI of Systems Engineering: Some Quantitative Results
788399D4	A case for intelligent disks (IDISKs)
75C6FC69	Improving computer architecture education through the use of questioning
8015A332	A low-power implementation of arctangent function for communication applications using FPGA
81670005	Provisioning Services in Multihop Cellular Networks when the End-Users Are in the Mobile Ad-Hoc Network Portion
7F9BE41D	Patterns, frameworks, and middleware: their synergistic relationships
80ADDB19	Selecting Concurrent Network Architectures at Runtime
805D3B84	Dynamic performance prediction of an adaptive mesh application
7E35E9E0	A Parallel Simulator for Large-Scale Parallel Computers
80C642A3	Deployment of Service Oriented architecture in MANET: A research roadmap
7E04EAB2	Enforcing architectural contracts in high-level synthesis
7EB1A19B	An Architecture Design of Threshold-Based Best-Basis Algorithm
7F6E7244	MCOMA: a multithreaded COMA architecture
7F73E4A7	Context-Aware mLearning Service Execution in an InfoStations Environment
7E3D37A1	The CoGenT project: co-generating compilers and simulators for dynamically compiled languages
7E4E6258	A Fundamentally Secure Payment Device Interfaced to Regular PCs
7D0D1833	Toward an evaluation infrastructure for power and energy optimizations
78300A53	Undersubscribed threading on clustered cache architectures
7E810D82	Architectures for reliable computing with unreliable nanodevices
7C9BE0D0	An efficient single-pass trace compression technique utilizing instruction streams
7EDDBC8D	A framework for developing reactive information agents with heterogeneous communication capabilities
808A32EC	Efficient cascaded VLSI FFT architecture for OFDM systems
8005CA30	Making Metaphors that Matter
80242A42	Design of Home Network Gateway for Real-Time A/V Streaming between IEEE1394 and Ethernet
7CF92AEB	RNS cellular arrays
7EC63B78	An architectural model for combining spatial-based and object-based information for attentive video analysis
7EAA170D	Achieving high performance via co-designed virtual machines
7DBFB460	Real-time systems for multiprocessor architectures
7911066B	High-Speed Power Flows Using Attached Scientific ("Array") Processors
7EE0AE7E	A Hybrid Analog-Digital Routing Network for NoC Dynamic Routing
7E007D9C	Concurrent programming support for a multimanipulator experiment on RIPS
7FC55EA0	Multithreaded Hybrid Feature Tracking for Markerless Augmented Reality
81453187	Reliable Routing with QoS Guarantees for Multi-Domain IP/MPLS Networks
7F4C148D	Design and implementation of embedded multiprocessor architecture using FPGA
84483FF2	The AXIOM project (Agile, eXtensible, fast I/O Module)
7FF0FE1E	Flexible architecture conformance assessment with ConQAT
7AF3123D	Direct execution of C-string compiler texts
7578D937	Improving the cache locality of memory allocation
7D2B3AA9	On bootstrapping replicated CORBA applications
7D2ABE7E	The detailed consideration of saliency-based visual attention model
7FF5A7F4	Design decisions for the FTM: a general purpose fault tolerant machine
7DADB758	Wireless sensor networks for health monitoring
7F7A3FED	Design Space Exploration for Java Processors with Cross-Profiling
815E8754	A Replica Placement Algorithm for Hybrid CDN-P2P Architecture
803BA48A	QoS-aware component architecture support for grid
7F386B6C	A Software Product Line Definition for Validation Environments
7DB9ED63	Construct heterogeneous telecommunication network management system based on J2EE
7AEC8BEC	Analysis of multiple bus interconnection networks
7E30ABCC	Predictable architecture for real-time systems
7D0D5C5A	An efficient multi-dimensional grids reconfiguration algorithm on hypercube
7F85B7EF	Case studies of model checking for embedded system designs
7DFEF66D	A comparison of VLSI architecture of finite field multipliers using dual, normal, or standard bases
7803593D	An architectural approach for reconfigurable industrial I/O devices
78179B59	The Sloop ISA and the SMOK toolkit
7FA04637	Hardware and compiler-directed cache coherence in large-scale multiprocessors: Design considerations and performance study
7ECBAE62	Embedded Architecture Description Language
80BC2AE1	Distributed simulation systems
80C42637	A layered adaptive verification platform for simulation, test, and emulation
8007C21D	Dynamic reconfigurable lifting-based wavelet packet pipeline processor for real-time audio application
802E8660	Genetic scheduling for parallel processor systems: comparative studies and performance issues
80FF324E	Reusable SOA Assets Identification Using E-Business Patterns
8005AF87	Cost-effective scalable QC-LDPC decoder designs for non-volatile memory systems
76A4AF41	Decadal variations of land surface temperature anomalies observed over the Tibetan Plateau by the Special Sensor Microwave Imager (SSM/I) from 1987 to 2008
7F01B03C	Architecture-based Web service composition framework and strategy
7B9BD87E	Experimenting Hierarchical PCE architecture in a distributed multi-platform control plane testbed
811DA5EC	Constraint analysis for DSP code generation
7F3F00AD	A fault-tolerant systolic sorter
76696353	Diagnosis of Multiple Scan-Chain Faults in the Presence of System Logic Defects
80008DCE	A low-power DSP core-based software radio architecture
7D031E61	Sensor networks for cognitive radio: Theory and system design
7F2E6784	Parallel Control and Management for Intelligent Transportation Systems: Concepts, Architectures, and Applications
7EBCFACE	Bio-inspired self-organizing architecture for distributed components
7F8D7B95	The Design and Evaluation of Unified Cellular and Ad-Hoc Networks
8085CDDE	Early Experience with Scientific Programs on the Cray MTA-2
7D2FB36E	Difficulties with true interoperability in modeling & simulation
7D9855E3	Design of A Novel Asynchronous Reconfigurable Architecture for Cryptographic Applications
80604A9A	Optimisation of Radio Access Network Operation Introducing Self-x Functions: Use Cases, Algorithms, Expected Efficiency Gains
80D6C349	Data Management: The Spirit to Pursuit Peak Performance on Many-Core Processor
80A5F1B6	Radio Processor - A New Reconfigurable Architecture for Software Defined Radio
7DEDE180	A cost-effective 8×8 2-D IDCT core processor with folded architecture
7D8D8980	A self-adapting Web server architecture: Towards higher performance and better utilization
791FA7BB	A complete design-flow for the generation of ultra low-power WSN node architectures based on micro-tasking
82E7BCF1	Autonomic Management Using Self-Stabilization for Hierarchical and Distributed Middleware
7D1EDFD8	A discrete event XML based system of systems simulation for robust threat detection and integration
8131C7C4	Fast seismic modeling and Reverse Time Migration on a GPU cluster
7D283C1D	Radix $r^{k} $ FFTs: Matricial Representation and SDC/SDF Pipeline Implementation
7E04B134	A performance analysis of Pentium processor systems
7731F41F	On the parallelization of an adaptive multigrid algorithm for a class of flow problems
80EFC1F7	A high-speed, low-area processor array architecture for multiplication over GF(2m)
8133F1B3	Efficient computation schemes and bit-serial architectures for normalized LMS adaptive filtering in audio applications
815B310C	Programmable electronic instrument for condition monitoring of in service power transformers
7EFE2AF3	Matching architecture and software technology for HPC systems
8097CB08	Teramac-configurable custom computing
7D28BC0E	Distributed Simulation of Situated Multi-agent Systems
806D0514	Power constrained design of multiprocessor interconnection networks
8090F462	The ARPA-MT Embedded SMT Processor and Its RTOS Hardware Accelerator
80B0FCBC	Multi-objective Network-on-Chip synthesis with transaction level simulation
73C6EAB8	PRISM: an integrated architecture for scalable shared memory
7B4FAAF5	Metabolic Systemic Computing: Exploiting Innate Immunity within an Artificial Organism for On-line Self-Organisation and Anomaly Detection
5AEC43D7	A rule-based filter network for multiclass data classification
7E26B493	Systematic architecture exploration based on optimistic cycle estimation for low energy embedded processors
7F18087B	Temporal firewalls in large distributed real-time systems
75689D31	Integrity Levels: A New Paradigm for Protecting Computing Systems
7D3B9072	A Hierarchical Architecture for Real-Time Search in Peer-to-Peer Networks
8178FFFA	Power optimization in multipliers using multi-precision combined with voltage scaling techniques
7E087D49	An access control architecture for microcellular wireless IPv6 networks
81068684	An immunochip architecture and its emulation
58CCD782	Ameba: A High-Performance and Energy-Efficient Online Video Retrieval System
7D1828D7	Profiling-Based Hardware/Software Co-Exploration for the Design of Video Coding Architectures
7FCAF1BF	Lares: An Architecture for Secure Active Monitoring Using Virtualization
8128BD2D	Cell Broadband Engine Debugging for Unknown Events
7FF71D63	A comparision of superscalar and decoupled access/execute architectures
7D658C43	Implementation of AES/Rijndael on a dynamically reconfigurable architecture
79C9AF14	On-chip self-awareness using cyberphysical-systems-on-chip (CPSoC)
7E898F48	Towards a framework for architecting mechatronics software systems
7D753B1C	Formal Verification of Bypassed Processor Pipelines
7F0DD0E3	On the Design of Scalable Massively Parallel CRC Circuits
7F779293	On the Evaluation of Dense Chip-Multiprocessor Architectures
5F8D605C	FPGA Based Implementation of Power Optimization of 32 Bit RISC Core Using DLX Architecture
7442B113	Enhancing Model-Based Architecture Optimization with Monitored System Runs
7F0C0094	Instruction set compiled simulation: a technique for fast and flexible instruction set simulation
7E43F975	Selective, accurate, and timely self-invalidation using last-touch prediction
82C6F8D8	Controlling Kuka Industrial Robots: Flexible Communication Interface JOpenShowVar
803EC730	EVALUATION OF FINITE ELEMENT SYSTEM ARCHITECTURES
5A42F052	Reconfigurable molecular dynamics simulator
7B14838F	Schemes for Fast Transmission of Flows in Data Center Networks
7F61AE59	A Survey and Evaluation of Simulators Suitable for Teaching Courses in Computer Architecture and Organization
80185633	A CORBA-based architecture for parallel applications: experimentations with the WZ matrix factorization
7D9AD7A0	Custom FPGA-based micro-architecture for streaming computing
80CD0886	A Multi-reality Approach to CRN Data Representation
7E0BC330	Computing in Thermal Equilibrium With Dipole-Coupled Nanomagnets
8124D840	AVF Analysis Acceleration via Hierarchical Fault Pruning
80B76F66	Tightly-coupled multi robot coordination using decentralized supervisory control of Fuzzy Discrete Event Systems
7AB673F2	The use of Jerusalem artichoke stalks for the production of fructose or ethanol.
7F68B502	TMT - A TLB Tag Management Framework for Virtualized Platforms
7A05DBC6	Use and management of nipa palm (Nypa fruticans, Arecaceae): a review.
7F6EA144	Experience With a Course on Architectures for Software Systems Part I: Course Description
7D3431B5	Reuse partitioning in fixed two-hop cellular relaying network
7D03802E	System design considerations for sensor network applications
7E325C30	Prevention of Hot Spot Development on Coarse-Grained Dynamically Reconfigurable Architectures
7E463660	Design and implementation of the Robotic Platform
7D3780E0	Optimal replacement is NP-hard for nonstandard caches
8110566D	A Comparative Performance Evaluation of Network-on-Chip Architectures under Self-Similar Traffic
7C5BD99A	Algorithmic optimizations for energy efficient throughput-oriented FFT architectures on FPGA
7FDC5F27	Scalable Load and Store Processing in Latency Tolerant Processors
7FF73EE0	Programming-in-the-large: past, present, and future
7EE18794	Fighting fire with fire: modeling the datacenter-scale effects of targeted superlattice thermal management
7D100263	A simulation environment for core based embedded systems
7F30991C	A Simulation-Based Framework for Autonomic Web Services
7D9B0F86	Using computational RAM for volume rendering
7D8F9402	How to Fake 1000 Registers
5DFE8951	The challenges of massive on-chip concurrency
807543AE	Minimization of Linear Dependencies Through the Use of Phase Shifters
7E7777BE	A fast and efficient lossless data-compression method
7F1DCBBD	A new VLSI architecture suitable for multidimensional order statistic filtering
7530AF8D	Developing architectural platforms: a disciplined approach
7E84A785	Architectural Knowledge Management in Global Software Development: A Review
7D980DE1	Register Queues: A New Hardware/Software Approach to Efficient Software Pipelining
80FC46D4	Hand-written vs. MOF-based metadata repositories: the SOFA experience
7720A037	Distributed filaments: efficient fine-grain parallelism on a cluster of workstations
7FF056B2	IP Based Configurable SIMD Massively Parallel SoC
7F636F27	Semi-formal and formal interface specification for system of systems architecture
59EB4FD1	FUNCTIONAL ENHANCEMENT AND APPLICATIONS DEVELOPMENT FOR A HYBRID, HETEROGENEOUS SINGLE-CHIP MULTIPROCESSOR ARCHITECTURE
7EA3218E	Cholla: A Framework for Composing and Coordinating Adaptations in Networked Systems
7C551E9E	Trace processors: moving to fourth-generation microarchitectures
78A49804	MisSPECulation: partial and misleading use of spec CPU2000 in computer architecture conferences
7D05AF61	Improving performance by cache driven memory management
84504CC5	Comparison of single-ISA heterogeneous versus wide dynamic range processors for mobile applications
725C7A22	Software architectural transformation
80BBF844	Designing of a distributed Web application in the remote maintenance shell environment
5AD5CEBB	Performance Optimization of 3D Multigrid on Hierarchical Memory Architectures
7ED394CA	Corona: System Implications of Emerging Nanophotonic Technology
7ED9079A	Performance analysis and its impact on design
7F66E0E6	A family of VLSI designs for the motion compensation block-matching algorithm
7EE8AB71	Unmanned airships for emergency management
62780301	Intelligence Without Reason
7D2C5EB4	A new VLSI complex integer multiplier which uses a quadratic-polynomial residue system with fermat numbers
7F10499A	Hierarchical agent based NoC with dynamic online services
7D3967DA	TriMedia CPU64 architecture
7E673958	A low power architecture for a new efficient block-matching motion estimation algorithm
5AD656B6	Parallel Programming and Compilers
78340D9C	The control and data acquisition software for the gamma-ray spectroscopy ATCA sub-systems of the JET-EP2 enhancements
7F445F2D	MIMD implementation of neural networks through pipelined, parallel communication trees
7E1B4973	The Software Communication Architecture specification: Evolution and trends
80BF67A9	A review of distributed power systems. Part II. High frequency AC distributed power systems
785BCF6E	Neural network architectures and learning algorithms
7C13AC85	iCHAT: Inter-cache Hardware-Assistant Data Transfer for Heterogeneous Chip Multiprocessors
7DA077C5	Measuring benchmark similarity using inherent program characteristics
7D2F67B7	Architectural Significant Package (ASP): fundamentals of object-oriented architecture modeling for real-time embedded applications
7D4B89A7	Implicitly parallel programming models for thousand-core microprocessors
5D71BE0D	High-Level Fault Tolerance in Distributed Programs
7E9D258F	The knob & switch computer: A computer architecture simulator for introductory computer science
6FED755C	Parallel processing method and apparatus for increasing processing throughout by parallel processing low level instructions having natural concurrencies
7AE6B7E5	An emulated computer with assembler for teaching undergraduate computer architecture
80C4EA95	An Integrated Optimization Approach for Nanohybrid Circuit Cell Mapping
7DF6671F	Efficient Breadth-First Search on the Cell/BE Processor
7EE7BDF6	A novel approach to entirely integrate virtual test into test development flow
7F7654BE	High-Speed Elliptic Curve Cryptography Accelerator for Koblitz Curves
7D39A304	Spin Wave Magnetic NanoFabric: A New Approach to Spin-Based Logic Circuitry
77D0200B	Sequential Program Prefetching in Memory Hierarchies
5A607C1F	FPGA design of high throughput LDPC decoder based on imprecise Offset Min-Sum decoding
80B76072	Dynamic Context Monitoring Service for Adaptive and Context-Aware Applications
7FEB18B6	An interactive multimedia system on "computer architecture, organization, and design"
7575E0F7	Spin-lock synchronization on the Butterfly and KSR1
7AF07FF8	Estimation of fat acidity in milled wheat products. Part II. Using colorimetry to ascertain the effect of storage time and conditions
812501C2	A memory efficient realization of cyclic convolution and its application to discrete cosine transform
80A0EB25	Throughput-scalable hybrid-pipeline architecture for multilevel lifting 2-D DWT of JPEG 2000 coder
7F11E885	An evaluation of fault-tolerant hypercube architectures for onboard computing
7D1ED70A	Parallelism in nonmonotonic multiple inheritance systems
80378729	Future generation processors: using hierarchy and replication
7D762779	Decorrelated state estimation for distributed tracking of interacting targets in cluttered environments
7F8A76A3	Bounding Preemption Delay within Data Cache Reference Patterns for Real-Time Tasks
7E7CF6FE	From C Programs to the Configure-Execute Model
02AA28F2	Teaching the Introductory Computer Architecture Course with a Systematic View
7DFA20E8	Area-efficient high-throughput MAP decoder architectures
7C9D86BC	Towards a new approach for electrical grid management: The role of the cloud
8168E3D6	Design and implementation of software-managed caches for multicores with local memory
7D5BC67E	A universal client for distributed networked design and computing
7DA5E044	A survey of interoperability in Enterprise Information Security Architecture frameworks
5A2DA507	An Application of Constraint Programming to Superblock Instruction Scheduling
773A8D72	Distributed denial of service attacks in software-defined networking with cloud computing
7F2DFA9F	Tolerant Value Speculation in Coarse-Grain Streaming Computations
80D8B7DD	VLSI Implementation of Sub-pixel Interpolator for H.264/AVC Encoder
80E3D0B2	A Network-on-Chip monitoring infrastructure for communication-centric debug of embedded multi-processor SoCs
805507A4	Improving software development practices through components
7F7D99D3	Reconfigurable inverse transform architecture for multiple purpose video coding
795BCA73	Decision tree ensemble hardware accelerators for embedded applications
7D775AC8	Process variation aware SRAM/cache for aggressive voltage-frequency scaling
80938257	Evaluation of global synchronization for iterative algebra algorithms on many-core
7F274F38	DIaaS: Data Integrity as a Service in the Cloud
80FCFC22	Some characterizations of functions computable in on-line arithmetic
7850AB5F	Cloud technologies for flexible 5G radio access networks
811CB422	On the Fixed-Point Accuracy Analysis and Optimization of FFT Units with CORDIC Multipliers
7EFD2865	Providing support for creating next generation software architecture languages
7D958819	Adding security to a multiagent learning platform
7EE4EEE8	High Performance X86 Emulation IO Architecture on Heterogeneous Processor Platform
805CB3FB	Synthesis of application specific multiprocessor architectures for process networks
7FFEB96A	A new k-winners-take-all neural network and its array architecture
7DE4A571	Novel Capacitorless 1T-DRAM Cell for 22-nm Node Compatible With Bulk and SOI Substrates
7DC1A705	Prototyping Multiprocessor System-on-Chip Applications: A Platform-Based Approach
7DCAB0F3	Acceleration of finite difference time domain method using cell broadband engine processor
80425F08	The Orphan Adoption problem in architecture maintenance
71A702A0	Design and evolution of software architecture in practice
7C43FBFE	Providing guaranteed services without per flow management
7EFE45B7	Discovering unanticipated dependency schemas in class hierarchies
7DD47119	TFlux: A Portable Platform for Data-Driven Multithreading on Commodity Multicore Systems
7F64F003	Signaling cost evaluation of SIGMA
7D8E7AE2	Resource management for service providers in heterogeneous wireless networks
7DFBD950	Data allocation and load balancing for heterogeneous cluster storage systems
80018364	An approach to constructing modular fault-tolerant protocols
124F0F06	Environmental Mission Impact Assessment
7FF5706F	A hardware accelerated configurable ASIP architecture for embedded real-time video-based driver assistance applications
80B76441	Reflection and Reasoning Mechanisms for Failure Detection and Recovery in a Distributed Robotic Architecture for Complex Robots
7EA1089B	Modular requirements for Hierarchical Interface-Based Supervisory Control with multiple levels
7DEDBB90	MorphoSys: case study of a reconfigurable computing system targeting multimedia applications
7D3F41E6	Architecture for an embedded secure data base management system
30D711D7	Performance-correctness challenges in emerging heterogeneous multicore processors
80F77C54	A philosophical and technical comparison of Legion and Globus
7D9EB26E	Lossless implementation of Daubechies 8-tap wavelet transform
7504501B	Efficient incident handling in industrial automation through collaborative engineering
7E33FC62	Digital Filtering With Unreliable Molecular Electronics
7EA9D534	Three-Dimensional Ultrasound: From Acquisition to Visualization and From Algorithms to Systems
812E1897	Novel techniques for bus power consumption reduction in realizations of sum-of-product computation
7FF78F45	HINT: A new way to measure computer performance
811EDD18	Performance Evaluation and Synthesis of Multiplier Used in FFT Operation Using Conventional and Vedic Algorithms
7C9CB1C4	Parallel Algorithms for Orthotropic Problems
7B4FB8EF	A taxonomy of parallel sorting
80A8FC2C	Comparing Reliability-Redundancy Tradeoffs for Two von Neumann Multiplexing Architectures
7E1D6251	GePSeA: A General-Purpose Software Acceleration Framework for Lightweight Task Offloading
80F5210C	Computing with heterogeneous parallel machines: advantages and challenges
80C8FE77	Accounting and Billing for Federated Cloud Infrastructures
75C99F75	Key management mechanism in ALTO/SDN based CDNi architecture
7DDAED8F	FPGA-Based Configurable Frequency-Diverse Ultrasonic Target-Detection System
816DEFD0	Error analysis of CORDIC-based Jacobi algorithms
7EEBB9B2	Controlled Disclosure of Context Information across Ubiquitous Computing Domains
7E973E57	A task remapping technique for reliable multi-core embedded systems
80509AC1	An approach to integration testing based on architectural descriptions
75ACED17	VLSI implementation of discrete wavelet transform
805F29F1	A hierarchical multiple-SIMD architecture for image analysis
810B3E92	An architecture for a video rate two-dimensional fast Fourier transform processor
7D2AE1D8	A neural network solution for call routing with preferential call placement
7E5F42BC	Achieving composability in NoC-based MPSoCs through QoS management at software level
81056D74	Design considerations for a bipolar implementation of SPARC
8168FC76	A Reconfigurable Software Distribution Framework for Smart Living Environments
7F072CB4	ConCISe: a compiler-driven CPLD-based instruction set accelerator
8090CD89	Virtual Point-to-Point Links in Packet-Switched NoCs
81483464	Realistic scheduling: compaction for pipelined architectures
7CF809E8	A temporal transparency database application development environment
7F6CFE16	Optimized Implementation of Ray Tracing on Cell Broadband Engine
8164AFC8	Analyzing the working set characteristics of branch execution
254B6E71	A model of computer support to mobile learning in the senegalese educational system
7DE50182	ACCESS: Smart scheduling for asymmetric cache CMPs
7DB1D3F1	A "flight data recorder" for enabling full-system multiprocessor deterministic replay
78A7FC03	A WS-Agreement-Based QoS Auditor Negotiation Mechanism for Grids
7E25A488	A business process aware semantic QoS provisioning scheme
7A5B63E3	A Mapping Strategy for Parallel Processing
815F242A	Architecture classification for SOA-based applications
7545F9F6	Combining IT and Network Orchestration for Green Clouds
5C1613C9	A Resource-Oriented Model for Services Management and Discovering in SOA
7F3CE4A8	Implementation and evaluation of a mobile tetherless VoIP/PSTN gateway
808D27D6	A comparison of centralized, Peer-to-Peer and autonomous dynamic spectrum access in a tactical scenario
7E97BF7F	Query Processing in Distributed Data Bases,
80E9E3FB	Multi-Rate Layered Decoder Architecture for Block LDPC Codes of the IEEE 802.11n Wireless Standard
7D1A0A31	A programming and simulation model of a SIMD-MIMD architecture for image processing
7F38257C	Broadcast test pattern generation considering skew-insertion and partial-serial scan
805A10E7	InfoGram: a grid service that supports both information queries and job execution
80707BD3	A Reconfigurable Platform for Frequent Pattern Mining
7F797EA5	BZK.SAU.FPGA10.0: Microprocessor architecture design on reconfigurable hardware as an educational tool
7C66B168	Optical bus control for distributed multiprocessors
7D0AF057	A row-permutated data reorganization algorithm for growing server-less video-on-demand systems
77E86F12	Unified representation of monitoring information across federated cloud infrastructures
7FAF59CC	A programmable high performance processor using the residue number system and CMOS VLSI technology
7A918FDC	Architecture and implementation of a vector MAC unit for complex number
80A5D996	Web Based Man-Machine Collaborative Equipment Monitoring Architecture
7CF013E4	An analysis of cache performance of multimedia applications
76F8FFD0	Addressing mobile Cloud Computing security issues: A survey
7D90CF60	A Framework for Service Interoperability Analysis using Enterprise Architecture Models
7E85FFC8	On the Introductory Structure of a Multipurpose Course in Computer Architecture at the Worcester Polytechnic Institute
7DE07A3B	Distributed peak power management for many-core architectures
7E592943	XtremWeb: a generic global computing system
7E5BE74F	Fundamental trade-offs on green wireless networks
7D6E165D	QMotor 2.0-a real-time PC based control environment
7F7AE7A9	Toward generic and adaptive avionic test systems
7EC1F91F	Adaptive MIMO decision feedback equalization for receivers in time-varying channels
7D5C88FF	Temporal Partitioning of Communication Resources in an Integrated Architecture
7E39468F	Service Oriented Wireless Sensor Network Toolbox for Consumer Applications
7C64D8FC	Actor systems for flexible, scalable and modular simulation of electrical power systems
7DD5308D	Trusted Cloud Computing with Secure Resources and Data Coloring
7F397CE7	Communication in parallel applications: characterization and sensitivity analysis
8012F23E	Hierarchical Node Management in the Future Internet
7D716F99	A fuzzy RISC processor
787B3C21	SWAPHI-LS: Smith-Waterman Algorithm on Xeon Phi coprocessors for Long DNA Sequences
7FCE823B	Transition from e-Learning to u-Learning: Innovations and Personalization Issues
80A7CDD0	Assessment and Open-Issues of the Load-Balanced Switching Architecture
81476FD0	Model Driven Development of Web Services and Dynamic Web Services Composition
7AD9C803	On Making Transactional Applications Resilient to Data Corruption Faults
7DB78C9B	Huxley: A flexible robot control architecture for autonomous underwater vehicles
7ECB62E1	Defending Grid Web Services from XDoS attacks by SOTA
808124B7	Exogeneous Management in Autonomic Service Compositions
7E697ED6	A Formal Approach to Aspect-Oriented Modular Reconfigurable Computing
7D3C6A33	Toward the border between neural and Markovian paradigms
7D28AB37	A software defined radio receiver using the direct conversion principle: implementation and evaluation
80C4A743	An Innovative Power-Efficient Architecture for Input Buffer of Network on Chip
801522FE	Evolution and reuse of orthogonal architecture
75E6C3C8	Reducing Power and Energy Overhead in Instruction Prefetching for Embedded Processor Systems
7BFDF785	Dynamic and transparent binary translation
7F71BA19	Hardware/software system co-verification of an active reconfigurable board with SystemC-VHDL
7FB11927	Continuous decision models for process control
7C2DA8B7	Using the WinWin spiral model: a case study
7F6AB89C	Variability mechanism centric process family architectures
721F5CF5	Towards the InfiniBand SR-IOV vSwitch Architecture
804EE442	On-board guarded software upgrading for space missions
7F110F0D	A service-oriented architecture for software process technology
7BA32616	Implementation of a Sliding Memory Plane Image Processor
7FE50EC9	Avoiding timing problems in real-time software
7F657614	A Hybrid HLA Time Management Algorithm Based on Both Conditional and Unconditional Information
8136CD6F	Continuous adaptation for high performance throughput computing across distributed clusters
75D18C20	Fast algorithm and implementation of 2-D discrete cosine transform
7A677FC5	Bio Molecular Engine: a bio-inspired environment for models of growing and evolvable computation
7913BE59	Look-Ahead Processors
7E3EE5B0	BIDDLE: a bidirectional data driven Lisp engine
80FD952C	An Efficient Flexible Common Operator for FFT and Viterbi Algorithms
7F9E3F43	Emerging technologies and research challenges for 5G wireless networks
811C5A57	Model oriented profiling of parallel programs
7C1899AE	Anatomy of a cortical simulator
80E3E6A9	A parallel Particle swarm optimization algorithm for option pricing
7CF0FFB9	Reducing interconnection cost in coarse-grained dynamic computing through multistage network
7C92ED6A	The design of a microsupercomputer
80C65FC6	Probabilistic pursuit-evasion games: theory, implementation, and experimental evaluation
5FAE194F	Towards security software engineering the Smart Grid as a System of Systems
591922C7	Mapping applications on two-level configurable hardware
7EA77961	Cloth Simulation Using AABB Hierarchies and GPU Parallelism
7FEFF4DD	Stochastic well-formed colored nets and symmetric modeling applications
7E22D836	A unified and division-free CORDIC argument reduction method with unlimited convergence domain including inverse hyperbolic functions
7E31BC70	Video Streaming for Mobile Video Surveillance
81765BB8	Time series prediction based on NARX neural networks: An advanced approach
6026D99F	HDL Implementation of DFT Architectures Using Winograd Fast Fourier Transform Algorithm
768D281F	Analyzing multiple register sets
7D6CD240	MIRA: A Multi-layered On-Chip Interconnect Router Architecture
7D23C46D	Energy harvesting and power management for autonomous sensor nodes
7FDBF5E5	A multiprocessor architecture for the massively parallel model GCA
7ED38AE4	I/O bandwidth optimization of VLSI architectures for matrix product-like algorithms
8161DFC1	Informing Memory Operations: Providing Memory Performance Feedback in Modern Processors
7D368A5F	From real-time emulation to ASIC integration for image processing applications
8009ED90	Automated data cache placement for embedded VLIW ASIPs
786607EF	Smart Dust: communicating with a cubic-millimeter computer
7F90B1A8	Composite dependability modeling for in-vehicle networks
80F81F40	Synthesizing software Defined Radio components from Rosetta
7D7284B4	End-host architecture for QoS-adaptive communication
80A49824	Resource selection for fast large-scale Virtual Appliances Propagation
8137D347	Applying XML Signature and XML Encryption to Peer-to-Peer Platform Security
7E3F4017	A novel approach for flexible and consistent ADL-driven ASIP design
7FF524DF	An efficient VLSI architecture for rate disdortion optimization in AVS video encoder
7D77A030	A top-down processor allocation scheme for hypercube computers
7E9B4F2E	Accelerating 3-DES Performance Using GPU
7F0EA9D4	MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture Research
7FFC99C8	Parallelism as an Architecture for High Data Rate Networks
80C5C8A7	Design of ISA for efficient virtualization
79A3A73B	IBM RISC System/6000 processor architecture
7B0A2AB0	A Multiprocessor Architecture for Two-Dimensional Digital Filters
7E624300	CMP design space exploration subject to physical constraints
79C483E4	Bandwidth availability of multiple-bus multiprocessors
761B8410	Concurrent error detection using watchdog processors-a survey
7C93E84D	PipeRench: a reconfigurable architecture and compiler
8098F7E0	Fast addition of large integers
7DA6367E	Event driven data processing architecture
813FEB12	A MOdular and Reprogrammable Real-time Processing Hardware, MORRPH
7B9DC114	A study of I/O behavior of Perfect benchmarks on a multiprocessor
80F0FE63	Modular and decentralized supervisory control of concurrent discrete event systems using reduced system models
7DEF4874	Shared Memory Cache Organizations for Reconfigurable Computing Systems
7DBD0BF8	Fault injection analysis of transient faults in clustered VLIW processors
80AC6A6F	The design of the Amalgam reconfigurable cluster
7E2C798C	A microarchitectural performance evaluation of a 3.2 Gbyte/s microprocessor bus
81647EDB	Mapping algorithms of MIMO to a Multi-Pipeline Reconfigurable System
7F498B62	HIGH-SPEED CO-PROCESSORS BASED ON REDUNDANT NUMBER SYSTEMS
7EEC5CA7	Reordering Algorithms for Increasing Locality on Multicore Processors
7E2D3CC2	Real-Time Distributed Tracking
80B80567	Tolerating transient faults in MARS
7F6F2638	Architectures for ASIC implementations of low-density parity-check convolutional encoders and decoders
7D86250C	Efficient addition circuits for Modular design of processors-in-memory
7E2E5EF8	CASanDRA: A Framework to Provide Context Acquisition Services ANd Reasoning Algorithms for Ambient Intelligence Applications
7F018EA6	Collaborative Multithreading: An Open Scalable Processor Architecture for Embedded Multimedia Applications
791ED746	Computer architecture: challenges and opportunities for the next decade
7D9D9F6C	VoroGame: A Hybrid P2P Architecture for Massively Multiplayer Games
8056CB92	Application of binary translation to Java reconfigurable architectures
7CA2BFE8	A flexible code generation framework for the design of application specific programmable processors
8156E568	An Architecture for Efficient Hardware Data Mining using Reconfigurable Computing Systems
7D7B5FCE	On the Design of a Suitable Hardware Platform for Protocol Stack Processing in LTE Terminals
7E4C26ED	Systolic-array based regularized QR-decomposition for IEEE 802.11n compliant soft-MMSE detection
8083DEAE	Key lessons from the scalable communications core: a reconfigurable wireless baseband
7E477D72	An application-driven study of parallel system overheads and network bandwidth requirements
7EA252D2	Reconfigurable Instruction Set Processor Design Using Software Based Configuration
7DFC64E8	A reconfigurable, pipelined, conflict directed jumping search SAT solver
80C1DBAC	AWright-ADL for Aspectual Component Composition Platform
7E7AC3FA	Open grid services architecture overview
80198C22	Integrating the teaching of computer organization and architecture with digital hardware design early in undergraduate courses
7FFE687B	Implementation of a single chip, pipelined, complex, one-dimensional fast Fourier transform in 0.25 /spl mu/m bulk CMOS
7F28F852	The ATAMM procedure model for concurrent processing of large grained control and signal processing algorithms
7E987B9E	A Study on the Real-Time Modeling Capabilities of the IDS Method
7BAF321A	A low-power 2.5-GHz 90-nm level 1 cache and memory management unit
7ECDCF07	Low-power array architectures for motion estimation
7FD5FD24	Balanced Overlay Networks (BON): An Overlay Technology for Decentralized Load Balancing
7FA226BC	Optimal parallel and pipelined processing through a new class of matrices with application to generalized spectral analysis
6C972552	A customizable embedded SoC platform architecture
7EC0E0FD	High-performance DRAMs in workstation environments
73915CFD	Hierarchical priority branch handling for parallel execution in a parallel processor
7697058E	Refrint: Intelligent refresh to minimize power in on-chip multiprocessor cache hierarchies
676FA8F3	Real-time scheduling in a generic fault-tolerant architecture
7EFEBB03	M-Ring: A Distributed, Self-Organized, Load-Balanced Communication Method on Super Peer Network
809096F1	Gaining Flexibility and Performance of Computing Using Tailored Instruction Set and Reconfigurable Architecture
7F24BC04	Workload characterization and optimization of high-performance text indexing on the Cell Broadband Engine™ (Cell/B.E.)
7F6E781C	The auditing facility for a VMM security kernel
7AB178D3	A case for ICN usage in IoT environments
7F62A0B9	A New Approach to Implement Discrete Wavelet Transform Using Collaboration of Reconfigurable Elements
7F118393	Predicting performability of a fault-tolerant microcomputer for process control
7EF18B2D	Debugging HW/SW interface for MPSoC: video encoder system design case study
7FBCAAD1	Utilizing Correlations to Compress Time-Series in Traffic Monitoring Sensor Networks
80833030	A fiber-optic interconnection concept for scaleable massively parallel computing
80004FF3	Supervisory Control Architecture for Discrete-Event Systems
7CFE2710	A parallel automaton string matching with pre-hashing and root-indexing techniques for content filtering coprocessor
7F761335	Integration of control and information systems by open autonomous decentralized system architecture and its application for distributed manufacturing system
75FC28BE	A VLSI architecture for variable block size video motion estimation
8161350D	GpuWars: Design and Implementation of a GPGPU Game
820B6A8D	LENV: A new light-weighted edge network virtualization framework in software-defined wireless networks
5A83232D	MFNW: A Flip-N-Write architecture for multi-level cell non-volatile memories
8082B92E	Architecture, language, and non-compositional constraints
7DFAB51F	Minimizing memory access energy in embedded systems by selective instruction compression
7E789B4A	CNET: design of an RSFQ switching network for petaflops-scale computing
7FC18B23	Multi-model neural network for image classification
7FB9D6DF	Modified vector rotational CORDIC (MVR-CORDIC) algorithm and architecture
7FD5A941	Security as services in active networks
7F9D920B	Modulo Path History for the Reduction of Pipeline Overheads in Path-based Neural Branch Predictors
049FDD04	Operational Cell Assemblies as a Paradigm for Brain-Inspired Future Computing Architectures
7E529F3B	Optimal broadcasting in faulty hypercubes
7E980B3C	Service Oriented Management of Heterogeneous Wireless Sensor Networks
7FF6CD4F	Implementing Next Generation Services Using Policy-Based Management and Autonomic Computing Principles
7B488C30	Design of a configurable accelerator for moment computation
5AA75692	Confuga: Scalable Data Intensive Computing for POSIX Workflows
7EAFD3F4	Can program profiling support value prediction?
7F7FC84C	A programmable service architecture for mobile medical care
7F349083	Minimizing network contention for mapping tasks onto massively parallel computers
800A4F5E	Modeling operation and microarchitecture concurrency for communication architectures with application to retargetable simulation
7FDC6092	Optical packet switching architectures for distributed computing
8040F19A	Configuration-sensitive process scheduling for FPGA-based computing platforms
758FF708	Automatic maintenance payload on board of a Mexican LEO microsatellite
7D45A17C	Intelligent distributed architecture (IDA) for mobile sensor data fusion
7DE674B5	mRTS: Run-time system for reconfigurable processors with multi-grained instruction-set extensions
817602E7	Software Design and Architecture The once and future focus of software engineering
756D295F	Networks and algorithms for very-large-scale parallel computation
80933608	Methodology for Measuring Distortions to Agricultural Incentives
7FB4C018	Design and Implementation of a Generic 2-D Biorthogonal Discrete Wavelet Transform on an FPGA
7F2D9BF6	FPGA Implementation of Support Vector Machines with Pseudo-Logarithmic Number Representation
7F488342	Java microprocessors: computer architecture implications
8105F9D0	Implementing an XML based Unified Knowledge Manipulation Languages for SOAR cognitive architecture
803B0412	Prototyping Efficient Interprocessor Communication Mechanisms
7ACD6D6E	From VISION Cloud to Cloudwave: Towards the Future Internet and a New Generation of Services
7D4C5F0A	Implementation of Highly Pipelined Datapaths on a Reconfigurable Asynchronous Substrate
7BB693A5	Design of an energy efficiency model and architecture for cloud management using prediction models
80C63F60	Parallel Optimisation Strategies for Fusion Codes
80178CDB	Dynamic Resource Allocation in Computing Clouds Using Distributed Multiple Criteria Decision Analysis
7D9F435B	Overcoming the Internet impasse through virtualization
71BE2E50	The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor
806FE30E	Architecture for Multiple Reference Frame Variable Block Size Motion Estimation
759018F3	Pipelining in dynamic programming architectures
593CB399	Combining Correction of Delay Faults and Transient Faults
7DE38AE3	From software requirements to architectures
80DD5D0C	Periodically regular chordal ring networks for massively parallel architectures
7F199366	Predicting the Effect on Performance of Container-Managed Persistence in a Distributed Enterprise Application
73983305	A novel radix-2 pipeline architecture for the computation of the DFT
816C43F0	A performance comparison of three supercomputers: Fujitsu VP-2600, NEC SX-3, and CRAY Y-MP
813C90BB	Contention-avoiding custom topology generation for network-on-chip
7D4ADF88	Cross Binary Simulation Points
7DE40A88	SMS disaster alert system programming
7E034BDA	Multi-TAP connection architectures for application specific integrated circuits
8052C132	Mobile Device Interface to Access Computational Grid
7CE332A1	Evaluating the impact of the simulation environment on experimentation results
80C68719	A hybrid adiabatic parallel prefix addition scheme for low power
800233BA	A novel multi-hop architecture for future generations of wireless networks with directional antennas
7D7A931B	A run-time reconfigurable array of multipliers architecture
811DDEF8	Traceability for system families
7919477A	The anatomy and physiology of the grid revisited
7D3CE775	Cache resident data locality analysis
80122964	Mapping of an automated target recognition application from a graphical software environment to FPGA-based reconfigurable hardware
58652C47	Compiler-based frame formation for static optimization
7EB7C607	A Multi-Agent Architecture for Distributed Domain-Specific Information Integration
738D7C85	Mixer: software enabled wear leveling for morphable PCM in embedded systems
753F9D36	Concepts of high-level-language computer architecture
80AD3C46	Using version information in architectural clustering - a case study
74AF6EF5	Designing a Smart City Internet of Things Platform with Microservice Architecture
7F6FDB58	WCET Analysis of Multi-level Non-inclusive Set-Associative Instruction Caches
816D7641	Selecting the best communication service in future network architectures
815610A7	Resource optimization and deadlock prevention while generating streaming architectures from ordinary programs
7D77D3B4	Different Approaches to Semantic Web Service Composition
7FCA8E9B	Programmable Motion Estimation architecture
7D482D18	Harmony: An execution model for heterogeneous systems
81B8B9FB	A 65 nm 2-Billion Transistor Quad-Core Itanium Processor
7D6BEE2E	SimpleScalar: an infrastructure for computer system modeling
8100687C	Warp as a machine for low-level vision
7E4CFF09	Revisiting a Formal Framework for Modeling Aspects in the Design Phase
6D084210	Computationally efficient implementation of a Hamming code decoder using graphics processing unit
7ECA06F5	A multilayer nanophotonic interconnection network for on-chip many-core communications
80527B51	Applying Time Warp to CPU design
75D30F22	Peering through the RISC/CISC fog: an outline of research
7F41FFE3	Mobile to base task migration in wireless computing
7EBCEBB7	Lambda Data Grid: Communications Architecture in Support of Grid Computing
77EC6029	User-level network interface protocols
7B2EE573	Lx: a technology platform for customizable VLIW embedded processing
7F5E43F5	Parallelism in the front-end
76A9AFE0	Optimization of sparse matrix-vector multiplication on emerging multicore platforms
6B94E9A6	The Augmint multiprocessor simulation toolkit for Intel x86 architectures
845279D0	Radio-Over-Fiber Technologies for Emerging Wireless Systems
8051F818	A low-cost SEE mitigation solution for soft-processors embedded in systems on programmable chips
7DF7C890	An Architecture for Real Time Crowd Simulation Using Multiple GPUs
689102B9	Fast interrupt priority management in operating system kernels
785DBF31	Incorporating simulation tools in the teaching of digital logic design
75E6EB20	Performance simulation tools
7FFCD2AD	Synchronization algorithms for shared-memory multiprocessors
7D5AEA52	High performance rotation architectures based on the radix-4 CORDIC algorithm
7D8BA6E9	The ART of adaptive pattern recognition by a self-organizing neural network
7F053B6A	Integrating Robotic Functions And Operator Supervision Using Petri Nets
72E53CDD	How Many Small Cells Can be Turned Off via Vertical Offloading Under a Separation Architecture?
8153EE75	Performance-related completions for software specifications
804E5868	On the design of Eilean: a Linda-like library for MPI
795E9930	A deep convolutional neural network using heterogeneous pooling for trading acoustic invariance with phonetic confusion
80F73103	Software Development Approach for Discrete Simulators
7D125BA6	100 Gbit/s authenticated encryption based on quantum key distribution
7E9758EF	The RTCC-pyramid: a versatile pyramid network
80FCD9FC	New CMOS VLSI linear self-timed architectures
7EE039E9	Efficient Data Access Management for FPGA-Based Image Processing SoCs
77E236EC	Loci of competition for future internet architectures
80011831	Mean square error analysis of nonuniform subband adaptive filters for system modeling
7DD774A8	An architecture for secure software defined radio
7F57C80A	SimSoC: A full system simulation software for embedded systems
7FF760AC	Nature-Inspired Spatial Metaphors for Pervasive Service Ecosystems
7D9967A8	Cross-platform software reuse by functional integration approach
7E69FF12	A systolic parallel processor for the rapid computation of multiresolution edge images using the ▿ 2 G operator
5C469B86	Energy efficient load latency tolerance: Single-thread performance for the multi-core era
7F1C76E6	Enabling energy efficient exascale computing applications with optical interconnects
7DAAD32F	A multipurpose multi-agent system based on a loosely coupled architecture to speedup the DTW algorithm for Arabic printed cursive OCR
81719A9B	Tradeoffs in power-efficient issue queue design
7E22A388	Efficient Java Communication Libraries over InfiniBand
79E4C78C	The Epsilon Dataflow Processor *
81433EB1	Synthesis of Processor Instruction Sets from High-Level ISA Specifications
785E9371	Object-Business Process Mapping Frameworks: Abstractions, Architecture, and Implementation
7E7709F9	New models and algorithms for programmable networks
79547EF0	Low-power algorithm for automatic topology generation for application-specific networks on chips
04CD75DE	Microarchitectural techniques to reduce energy consumption in the memory hierarchy
81465041	Traffic-balanced IP mapping algorithm for 2D-mesh On-Chip-Networks
7DCDF083	System-architectures for sensor networks issues, alternatives, and directions
7EDCD102	RAxML-Cell: Parallel Phylogenetic Tree Inference on the Cell Broadband Engine
14B084F6	Advanced Computing Architectures for Cognitive Processing
7F3C7F38	AADL Simulation and Performance Analysis in SystemC
7D0F887E	Power-efficient clustering via incomplete bypassing
807A7872	An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors
782A5581	Component assembly for OO distributed systems
78975F75	Incorporation of multiaccess links into a routing protocol
7D6E4200	An Empirical Performance Evaluation of Scalable Scientific Applications
7EB73B1B	COFTA: hardware-software co-synthesis of heterogeneous distributed embedded system architectures for low overhead fault tolerance
7DA00A37	Optimizing a highly fault tolerant software RAID for many core systems
817A2540	Versatile Task Assignment for Heterogeneous Soft Dual-Processor Platforms
808A77CA	Long pipelines in single-chip digital signal processors-concepts and case study
7F500978	Design space exploration of a hardware-software co-designed GF(2 m ) galois field processor for forward error correction and cryptography
8094B751	Single Event Upset and Multiple Cell Upset Modeling in Commercial Bulk 65-nm CMOS SRAMs and Flip-Flops
7F2979FE	High-speed Viterbi decoder: an efficient scheduling method to exploit the pipelining
80049BE0	Parallel processing puzzle N 2 -1 on cluster architectures performance analysis
7D59BD93	A New Collaboration Architecture for Highly Organized Work Group
7D15C529	Flexible VLSI architecture of full search motion estimation for video applications
7F52CF79	Software design by reusing architectures
80DDBC18	An parallel diagnosis method for an optimal fault-tolerant network
7E9B4EE4	On-chip interconnects and instruction steering schemes for clustered microarchitectures
7D0995B2	Pipelined Parallel FFT Architectures via Folding Transformation
0E006AFF	Abstract Machines for Polymorphous Computing
80E27171	Efficient resource management for hard real-time communication over differentiated services architectures
77B10264	A tool for self‐learning assembly language programming and computer architecture: Design and evaluation
7F1F2B6E	Optical techniques for image compression
809C17F0	HMMer-Cell: High Performance Protein Profile Searching on the Cell/B.E. Processor
81430B2C	HeterEL-a server for programming parallel heterogeneous systems
7EC2E432	Workload characterization: motivation, goals and methodology
80BEF62C	Design of scalable dense linear algebra libraries for multithreaded architectures: the LU factorization
7CF00E7B	A helper thread based EDP reduction scheme for adapting application execution in CMPs
78A49032	Hybrid Architectures for Efficient and Secure Face Authentication in Embedded Systems
59F8469D	Systolic Arrays for (VLSI).
7FD4F56C	FPGA prototyping of a high data rate LTE uplink baseband receiver
7D0B633B	Using parallel string matching algorithms for contour based 2-D shape recognition
7D9B335A	Using a CSP Based Programming Model for Reconfigurable Processor Arrays
808826E0	Solving a kind of BVP for second-order ODEs using novel data formats for dense matrices
7EA131C1	R/sup 2/AD: rapid robotics application development environment
75F3B1CD	Fractional Steps methods for transient problems on commodity computer architectures
7D085209	Fast thermal simulators for architecture level integrated circuit design
814DAD3F	Timed Petri net models of multithreaded multiprocessor architectures
7868EBD6	Predictive system shutdown and other architectural techniques for energy efficient programmable computation
7FD976BF	VLSI Implementations of Cernsus Computations: Meshes vs. Trees vs. Compromises
7F3EA5EC	A High Performance, Energy Efficient GALS ProcessorMicroarchitecture with Reduced Implementation Complexity
812319BD	An energy-efficient architecture for MPEG-2 audio/video decoding
810C5910	Experimental evaluation of the fail-silent behavior in computers without error masking
801572C8	A reconfigurable SoPC based on HW-SW co-design
75B3DDBD	Implementing Sparc in ECL
7D6013D7	Predictive Dynamic Frequency Scaling for Multi-Processor Systems-on-Chip
7F3B2D3D	UML based design of time triggered systems
80139EF4	An approach to enhancing the maintainability of expert systems
7E53F94B	OPERAS-an object-oriented signal processing system architecture simulator
8350FCE4	Humanoid robot based on the middleware CORBA
8057C657	10x10: A General-purpose Architectural Approach to Heterogeneity and Energy Efficiency
80B2A564	Modeling Web Services: Toward System Integration in Uniframe
80B03D2C	Byzantine Fault-Tolerant Web Services for n-Tier and Service Oriented Architectures
7D844720	Multihop cellular: a new architecture for wireless communications
80365DB8	Energy-efficient heterogeneous reconfigurable sensor node for distributed structural health monitoring
7CF37293	Exploring the design space for a shared-cache multiprocessor
7D35C98E	Algorithm/Architecture Co-Exploration of Visual Computing on Emergent Platforms: Overview and Future Prospects
7D98C4AF	On memory models and cache management for shared-memory multiprocessors
7F9BC64F	Hybrid Analytical-Statistical Modeling for Efficiently Exploring Architecture and Workload Design Spaces
7EFDCDB0	MediaBroker: an architecture for pervasive computing
637BE3E0	DDS a and SDN b in symbiosis for dynamic applications
7F2A51A0	Motion estimation using on-line arithmetic
815C05E9	On the monitoring of contractual service level agreements
7E90CCA9	GPU technology trends and future requirements
778FBBDD	A High Performance Java Card Virtual Machine Interpreter Based on an Application Specific Instruction-Set Processor
80E4AB6A	Compressed tree machines
80E74334	DRAMSim2: A Cycle Accurate Memory System Simulator
7D7DA2EE	Automatic IP Interface Synthesis Supporting Multi-layer Communication Protocols in SoC Designs
80ACE454	Function approximation based on estimated arithmetic operators
7FF08167	Combining optimization for cache and instruction-level parallelism
5C051E17	Improving performance of high precision signal processing algorithms on programmable DSPs
7D33AB87	Power-Efficient and Low Latency Implementation of Programmable FIR filters Using Carry-Save Arithmetic
7EF32BBE	Virtualization based cloud capacity prediction
7D3E8180	Realising emergent image preprocessing tasks in cellular-automaton-alike massively parallel hardware
7D95CFC4	Physically-aware HW-SW partitioning for reconfigurable architectures with partial dynamic reconfiguration
7FE69559	Towards an efficient implementation of sequential Montgomery Multiplication
758858AD	New traffic model for performance analysis of processor-memory multistage interconnection networks
8066BEED	An adaptable network architecture for multimedia traffic management and control
7F598361	Style-based reuse for software architectures
7FC1F47A	An Analog Architecture for the Radix-4 DHT
5FD5EDF2	Decomposition of 3d convex structuring element in morphological operation for parallel processing architectures
84002972	Decentralized diagnosis of permanent faults in automotive E/E architectures
7CFC0567	A Group Construction Method with Applications to Deriving Pruned Interconnection Networks
7EF8AF6A	Architecture and application of a dynamically reconfigurable hardware array for future mobile communication systems
7EB827F4	Reducing Fragmentation on Torus-Connected Supercomputers
028B45C7	An interactive web-based simulation of a general computer architecture
7FD61EC7	Kernel and shell based applications integrity assurance
7FB25E0D	Sensitivity to errors in artificial neural networks: a behavioral approach
7DF08AFF	Control architecture and operator interface for a free-flying robotic vehicle
816A31DF	A system architecture exploration on the configurable HW/SW co-design for H.264 video decoder
726B7CB7	Optimization of controller gains for FPGA-based multivariable motion controller using response surface methodology
8042A5B0	Comparing simulation techniques for microarchitecture-aware floorplanning
7F8EFAFE	High-level energy macromodeling of embedded software
7DC6ED2D	Networks and devices for the 5G era
7FA62FE4	Prosumer-based control architecture for the future electricity grid
7D12DD59	IN-managed SIP network: A Case Study in Network Convergence
7F3F085B	Effective Adaptive Computing Environment Management via Dynamic Optimization
5DDE78EF	Trust support for SDN controllers and virtualized network applications
7F253D29	IP cores for hardware acceleration of decision tree ensemble classifiers
7BDE155F	Performance aware on-chip communication synthesis and optimization for shared multi-bus based architecture
804CD2D3	A Framework for Modeling Impact of Intrinsic Parameter Fluctuations at Architectural-Level
76B47F8A	Semantic search of learning services in a grid-based collaborative system
7EBD8E04	A multi-radix FFT processor using Pipeline in Memory-based Architecture (PIMA) FOR DVB-T/H systems
80F8FA45	Multi-Gb/s LDPC Code Design and Implementation
7E550D5D	A high-speed Radon transform and backprojection processor
7D208D69	A codesign environment supporting hardware/software modeling at different levels of detail
7E3D4058	Pseudo-random oscillator design for multistandard RF Non Uniformly Sampling receiver
7D2C5A85	Secure-TWS: Authenticating node to multi-user communication in shared sensor networks
7EE8448C	A NoC Emulation/Verification Framework
79D25519	Spectral and energy efficiency of ultra-dense networks under different deployment strategies
80F5A2C4	A unidirectional bit serial systolic architecture for double-basis division over GF(2/sup m/)
7DD9B95F	Bit-level pipelined digit-serial array processors
7F899DE9	Component Architecture and Modeling for Microkernel-Based Embedded System Development
61DC3C24	Spectra-Folding Feedback Architecture for Concurrent Dual-Band Power Amplifier Predistortion
7FF03F9E	DACO: A High-Performance Disk Architecture Designed Specially for Large-Scale Erasure-Coded Storage Systems
7327C97C	Accelerating seismic migration using FPGA-based coprocessor platform
7CF4E8C9	Efficient two-layered cycle-accurate modeling technique for processor family with same instruction set architecture
7D80DDE6	An overview of the Etherphone system and its applications
7D7F4688	Cluster Computing on the Fly: resource discovery in a cycle sharing peer-to-peer system
80A43070	A hardware-efficient FIR architecture with input-data and tap folding
7EA45493	A one chip VLSI for real time two-dimensional discrete cosine transform
5A6C694B	Architectural Features Affecting Total Scalability of Parallel Systems
80DEDA47	FPGA implementation of rate-compatible QC-LDPC code decoder
7D221F2D	A methodology for rapid analysis and optimization of embedded systems
7F35F297	Efficiency of thread-level speculation in SMT and CMP architectures - performance, power and thermal perspective
80EA9BA2	A performance comparison of the IBM RS/6000 and the Astronautics ZS-1
7F318C2E	A unified approach to constrained mapping and routing on network-on-chip architectures
7D1ED875	Disk system architectures for high performance computing
7E5EDA7B	Utilizing heterogeneous networks in distributed parallel computing systems
7F4EB716	Computational Properties of Mesh Connected Trees: Versatile Architectures for Parallel Computation
7D198699	Generalized algorithm for parallel sorting on product networks
7FDF12BF	A Vario-power ME architecture using content-based subsample algorithm
7EBDE827	Mapping Data-Parallel Tasks Onto Partially Reconfigurable Hybrid Processor Architectures
7D726EE5	Fractal blackboard framework
7D15D919	A generic and versatile architecture for inference of evolutionary trees under maximum likelihood
7D99F44E	Power-sensitive multithreaded architecture
806C7843	A Tightly Coupled Network-on-Chip Router Architecture
79F9DB30	New and efficient decoding architecture for Quasi-Cyclic LDPC codes
79348B1A	A detailed GPU cache model based on reuse distance theory
7E917EE0	Error significance map for bit-plane FIR filtering array
7D049200	Experimental analysis of communication/data-conditional aspects of a mixed-mode parallel architecture via synthetic computations
8120EA70	A new single-error correction scheme based on self-diagnosis residue number arithmetic
7E6B22A6	A system for online power prediction in virtualized environments using Gaussian mixture models
7F92058E	A system for distributed intrusion detection
5E69DF9C	Towards Time-Predictable Data Caches for Chip-Multiprocessors
807380D7	Self-reconfigurable mesh array system on FPGA
7FDBBCA0	Design of a static MIMD data flow processor using micropipelines
7DD45932	NETbalance: Reducing the Runtime of Network Emulation Using Live Migration
7CF23522	Design and implementation of a fast multi-frame hierarchical motion estimation circuit
7DDC35EE	Reflecting on self-adaptive software systems
81106225	Algebraic Soft-Decision Decoder Architectures for Long Reed–Solomon Codes
710311FE	SOC Power Management Strategy Based on Global Hardware Functional State Analysis
7BBDB6F6	Proactive architecture for Internet of Things (IoTs) management in smart homes
79D061A7	Fully Connected Cascade Artificial Neural Network Architecture for Attention Deficit Hyperactivity Disorder Classification From Functional Magnetic Resonance Imaging Data
7FCBB17F	Modular domain-specific implementation and exploration framework for embedded software platforms
7CF2820F	Cyclic networks: A family of versatile fixed-degree interconnection architectures
8013D349	A role-based qualification and certification program for software architects: an experience report from Siemens
805A9E60	Exploiting hierarchy in heterogeneous environments
5F04E363	High performance pipelined FPGA implementation of the SHA-3 hash algorithm
7E0C1C64	An extensible architecture for data flow processing
80032FD8	Multilayer hybrid fuzzy neural networks: synthesis via technologies of advanced computational intelligence
7F5359AF	Comparison of two storage models in data-driven multithreaded architectures
7EA13AD3	An FPGA-Based Framework for Technology-Aware Prototyping of Multicore Embedded Architectures
7625837E	The Effects of Latent Faults on Highly Reliable Computer Systems
81048683	Ultrafast 3D reconstruction for X-ray real-time tomography (RTT)
73390EA8	Hotspot Patterns: The Formal Definition and Automatic Detection of Architecture Smells
809EBF92	Design and implementation of a policy-based resource management architecture
7676147F	New photon correlator design based on Transputer array concurrency
7EAEBEEF	Performance tradeoffs in rings of data-driven elements
7D780EC3	A Survey on the Path Computation Element (PCE) Architecture
7C775EA8	A Scalable Interconnection Network Architecture for Petaflops Computing
811E79D7	Improving CISC instruction decoding performance using a fill unit
810DD335	CODIE: Continuation-Based Overlapping Data-Transfers with Instruction Execution
7B29D51A	RAMP: Research Accelerator for Multiple Processors
811B4DC1	Hardware/software codesign methodology for fuzzy controller implementation
800D651E	Trust Assessment Using Provenance in Service Oriented Applications
76AE2CA0	Accelerating MapReduce on a coupled CPU-GPU architecture
7EA2E525	QoSME: toward QoS management and guarantees
7C892758	Multiple-banked register file architectures
7E4AC9D2	Distributed niching concept for electromagnetic shape optimization by genetic algorithm
7FF2DE49	OpenVIDIA: parallel GPU computer vision
7FFD0FE4	Evaluation of the traffic-performance characteristics of system-on-chip communication architectures
7FB147C3	Marked-String Accepting Observers for the Hierarchical and Decentralized Control of Discrete Event Systems
7DC3EC56	HW/SW FPGA Architecture for a Flexible Motion Estimation
5E4B167A	Software Architecture Documentation in Practice: Documenting Architectural Layers
7E83DE73	Selection of efficient re-ordering heuristics for MDD construction
7F46FD82	A holistic approach to designing energy-efficient cluster interconnects
81715B1E	A Parallel Reconfigurable Architecture for Real-Time Stereo Vision
7E229F24	An Approach to Configuration Management and Co-Simulation in Distributed Embedded Systems
78418E8E	A reconfigurable mimd back-end database machine
7DFFDAEB	A new TWIST on mobile computing: Two-Way Interactive Session Transfer
7E6A847B	Statistical Performance Comparisons of Computers
7E9ECFE1	On a Varistructured Array of Microprocessors
7E31DF0F	Exploiting locality for irregular scientific codes
7B355C8E	GenoM3: Building middleware-independent robotic components
7D679752	An architectural framework for supporting heterogeneous instruction-set architectures
7C9BF204	Simultaneous On-Chip Bus Synthesis and Voltage Scaling Under Random On-Chip Data Traffic
7E9C75F3	High performance silicon intellectual property for K-Nearest Neighbor algorithm
7D4ED60E	Resource scaling effects on MPP performance: the STAP benchmark implications
7D405BF7	Mechanical Derivation of Fused Multiply–Add Algorithms for Linear Transforms
7D86791F	Structural Complexity and Decay in FLOSS Systems: An Inter-repository Study
7F85B5DD	A restructurable VLSI robotics vector processor architecture for real-time control
7FBBDC77	Generic interface architecture supporting cognitive resource management in future wireless networks
7B4ABDB7	Garlic: A Distributed Botnets Suppression System
80F52745	Optimizing Extensibility in Hard Real-Time Distributed Systems
7DA88F3D	High Performance Data Mining Using R on Heterogeneous Platforms
8028D462	Projecting the performance of decision support workloads on systems with smart storage (SmartSTOR)
7A504AE2	Evaluation of design options for the trace cache fetch mechanism
7EB4A3A9	Towards a FIPA compliant multiagent based middleware architecture for sensor networks
7F3A88B4	Efficient ASIP design for configurable processors with fine-grained resource sharing
76FAB5D1	Guest Editors' Introduction: Multiprocessor Systems-on-Chips
7FF38FB2	Software architecture recovery of a program family
7CF33E89	Real-Time Speech Coder Implementation on an Array Processor
7CE43E49	Data structure architectures - a major operational principle
7ED8B492	Sparse matrix computations on manycore GPU's
7777EB69	Towards a Formal Model for Cloud Computing Elasticity
7D753D4F	A Low Latency Scalable 3D NoC Using BFT Topology with Table Based Uniform Routing
7D94EFF6	A high performance binary TO BCD converter for decimal multiplication
7D9E3D11	Research on a full distributed redundant disk system
8005D9BC	Embedded software compression with Split Echo Instructions
7D77D5A5	Long-term location data management for distributed moving object databases
74DFE255	On the Performance Exploration of 3D NoCs with Resistive-Open TSVs
7CDE9680	A framework for reconfigurable computing: task scheduling and context management-a summary
790D6A4D	Approximate computing and the quest for computing efficiency
7CAA4548	The new landscape of parallel computer architecture
7D680F54	An associative memory architecture for concurrent production systems
7F806B4D	Intelligent Agents Meet Semantic Web in a Smart Meeting Room
7F0A100E	Time-optimal gossip of large packets in noncombining 2D tori and meshes
7E625D3D	Low Hardware Complexity Pipelined Rank Filter
7E9D4E7D	A Computational Digital Pixel Sensor Featuring Block-Readout Architecture for On-Chip Image Processing
784691A0	Message-routing systems for transputer-based multicomputers
75401FD0	HotSpot: a dynamic compact thermal model at the processor-architecture level
804C9871	The reconfigurable arithmetic processor
7DF38C61	Flexible Router Placement with Link Length and Port Constraints for Application-Specific Network-on-Chip Synthesis
7D9DA909	An Efficient Binary Motion Estimation Algorithm and its Architecture for MPEG-4 Shape Encoding
78FAAD7E	Time- and VLSI-optimal convex hull computation on meshes with multiple broadcasting
809FD373	Routing architectures for hierarchical field programmable gate arrays
6902DE2B	Automatic scheduling for cache only memory architectures
7D219FA4	Video Processing With Custom Computers
7D93A61B	The two-processor reliability of hierarchical large-scale ring-based networks
7FA207F4	Energy consumption reduction with low computational needs in multicore systems with energy-performance tradeoff
7E6AFAA7	A Multi-Agent based distributed computing platform for new generation of EMS
809A740F	Reducing Communication Overhead in Threshold Monitoring with Arithmetic Aggregation
7ABB527B	Initial selection and screening of the CFA candidate computer architectures
7DE893E9	The Very Simple CPU Simulator
77E02FFE	File system virtual appliances: Portable file system implementations
81242768	Accelerating Parameter Sweep Workflows by Utilizing Ad-hoc Network Computing Resources: An Ecological Example
7B3325D0	Building a Framework for Internet of Things and Cloud Computing
8031817B	A Decoupled Architecture of Processors with Scratch-Pad Memory Hierarchy
8128974D	An efficient scalable and flexible data transfer architecture for multiprocessor SoC with massive distributed memory
813978FF	Autonomic Virtualized Environments
7D2B8211	Fault-tolerant interleaved memory systems with two-level redundancy
7FD271CC	Multiplexed redundant execution: a technique for efficient fault tolerance in chip multiprocessors
8049C1E2	Token relabeling in a tagged token data-flow architecture
7F59A7BE	Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus
81432876	A Framework for Dynamic Evolution Based on Reflective Aspect-Oriented Software Architecture
7C3EBC4C	Read Performance: The Newest Barrier in Scaled STT-RAM
5DB59456	Using Economic Considerations to Choose Among Architecture Design Alternatives
811995BD	High performance computing on fault-prone nanotechnologies: novel microarchitecture techniques exploiting reliability-delay trade-offs
802C781C	Instruction Set Processor Specifications for Simulation, Evaluation, and Synthesis
7EBBB545	A survey on software architecture analysis methods
782B773C	The new generation of computer architecture
808789FF	Modular techniques for dynamic fault tree-analysis
8135C1EA	A novel type checker for software system specifications in RTPA
7E35F6BD	Diameter and Routing in Enhanced OTIS Cube
7ED58619	Experiences, strategies, and challenges in building fault-tolerant CORBA systems
7D943212	Instruction level redundant number computations for fast data intensive processing in asynchronous processors
7D38BB16	TOPNET: a tool for the visual simulation of communication networks
02DC65C8	Managing Development of Very Large Systems: Implications for Integrated Environment Architectures
81428BC2	Leveraging Femtocells for Dissemination of Early Warning Messages
7F1D3390	Memory reference reuse latency: Accelerated warmup for sampled microarchitecture simulation
807F48DC	Bit-serial parallel processing unit for the histogramming operation
78DA603B	3D MR image analysis of the morphology of the rear foot: application to classification of bones
7E2CA776	Non-functional integration and coordination of distributed component services
75EED364	An integrated environment for teaching computer architecture
79475612	Target-specific refinement of multigrid codes
7CD507DD	Supporting climate research using named data networking
8143B176	Computer-aided design for DNA self-assembly: process and applications
7C6396E5	The future of simulation: a field of dreams
71D4593B	Efficiency of formal verification of ArchiMate business processes with NuSMV model checker
5BB5C294	Shaping QoE in the 5G ecosystem
7C042955	Real-time multiprocessing of slit scan chromosome profiles
7F61B635	Efficient architecture and design of an embedded video coding engine
7F1CEFA1	Exploring programming model-driven QoS support for NoC-based platforms
7EC0A3BB	Designing real-time H.264 decoders with dataflow architectures
7D6E2A1C	Multipath Sparse Coding Using Hierarchical Matching Pursuit
7E53BB75	Coming challenges in microarchitecture and architecture
7D0C1B0E	On Designing an Asynchronous and Dynamic Platform for Solving Single Task Requests of Remote Applications
7AF39148	A Minimum Area VLSI Network for O(log n) Time Sorting
7F4EA841	A Hardware and Software Integrated Approach for Adaptive Thread Management in Multicore Multithreaded Microprocessors
804AD01F	The effect of instruction fetch bandwidth on value prediction
81CD6360	Automatic HLS based low-cost IP watermarking
746BE2F5	Integrated Modular Avionics — Past, present, and future
7FD31F93	SCA based multiprotocol communication for mobile devices
7E30097C	Synthesis of efficiently reconfigurable datapaths for reconfigurable computing
815F58AF	A Survey of Medical Image Registration on Multicore and the GPU
801823B4	Integration in component-based software development using design patterns
7CFE8361	A customizable simulator for workstation networks
80DC5EF1	Investigating a relevance of fuzzy mappings
7E1738E5	Loop Transformations to Reduce the Dynamic FPGA Recon?guration Overhead
7D5319C7	Enhanced Backwards Recursive Path Computation for Multi-area Wavelength Switched Optical Networks Under Wavelength Continuity Constraint
7DEE1C49	MetaH support for real-time multi-processor avionics
797D233A	Security of IoT systems: design challenges and opportunities
7D999A2B	Emulated digital CNN-UM on different kind of array processors
7DFA049C	A scalable architecture for clustered network attached storage
73069E8C	SPEM 2.0 as process baseline Meta-Model for the development and optimization of complex embedded systems
7F27D9BA	Novel tunable ultra-high-speed optical fiber code-division multiple-access networks for real-time computer communications
588C6249	TREAT: a new and efficient match algorithm for AI production systems
7DDDBCEE	A new architecture for signed radix-2/sup m/ pure array multipliers
80CE6306	Dynamically reconfigurable cache architecture using adaptive block allocation policy
7DA13B4A	A scalable distributed heterogeneous associative logic programming system
7E4AC1B0	The Bayou Architecture: Support for Data Sharing Among Mobile Users
7D7EE2CB	A SIMD-systolic architecture and VLSI chip for the two-dimensional DCT and IDCT
814B5197	Network ensembles for facial analysis tasks
8127DDE8	Design of a Configurable and Extensible Tcore Processor Based on Transport Triggered Architecture
8037F776	Efficient CORDIC Algorithms and Architectures for Low Area and High Throughput Implementation
794E6836	Experiences integrating research tools and projects into computer architecture courses
7578B71B	Interactive rendering of volumetric data sets
7F861A2C	A novel reconfigurable hardware architecture for IP address lookup
80DBAF3A	Design and Implementation of a Multi-standard Interleaver for 802.11a, 802.11n, 802.16e & DVB Standards
8058E2FA	Architecture performance prediction using evolutionary artificial neural networks
60DC79AF	Design Methodology for a Robust and Energy-Efficient Millimeter-Wave Wireless Network-on-Chip
7FFF576F	Defining Complexity Factors for the Architecture Evaluation Framework
7E4A6F70	Dodging Non-uniform I/O Access in Hierarchical Collective Operations for Multicore Clusters
7D8A2D5C	Analysis of Process-Dependent Maximal Switching Frequency, Choke Effect, and Its Relaxed Solution in High-Resolution DPWM
8014202D	State-of-the-art in heterogeneous computing
7D4BB8AD	Virtual benchmarking and model continuity in prototyping embedded multiprocessor signal processing systems
5B423574	Multimedia extensions for general-purpose processors
7DCC425D	Architecture and realization of a multi signal processor system
7DA9F75D	Difficult-path branch prediction using subordinate microthreads
808612CE	A generic platform for estimation of multi-threaded program performance on heterogeneous multiprocessors
7F267DDB	Making Decisions in Integration of Automotive Software and Electronics: A Method Based on ATAM and AHP
7D33A2D9	Performance Evaluation of the SGI Origin2000: A Memory-Centric Characterization of LANL ASCI Applications
7F54C50E	Fault Tolerant Quality Aware Resource Scheduling Strategy in Computational Economy Based Grid Framework
0293D22A	Comparing Multiported Cache Schemes
7EE60031	SNS Based Information Authorization Delegation Mechanism and Implementation
7D2711A1	Performance Analysis of Alternative Database Machine Architectures
7812E445	A Reconfigurable Hardware Architecture for Fractional Pixel Interpolation in High Efficiency Video Coding
7C03F9D7	Two-Port PCM Architecture for Network Processing
7E1C9E87	Modeling the coverage and effectiveness of fault-management architectures in layered distributed systems
7EBC1695	Architecture of field-programmable gate arrays
8138075F	Real-time simulation of dynamic systems on systolic arrays
809857D8	An architectural style for object oriented real-time systems
8146AC80	Performance and power effectiveness in embedded processors - customizable partitioned caches
7D279D68	Configurable Heterogeneous MPSoC Architecture Exploration Using Abstraction Levels
7A8BC2C1	Efficient Sampling Startup for SimPoint
76610517	A top-down design methodology using virtual platforms for concept development
7D22774E	High Performance Architecture of an Application Specific Processor for the H.264 Deblocking Filter
7C45BDF0	Implementing control and mission software of UAV by exploiting open source software-based arinc 653
7E6FD7F1	Model-Driven approach to Software Architecture design
8251A084	Optimizing a pipelined MIMO sphere detector for energy efficiency
8057878F	Optimization of Memory Allocation for H.264 Video Decoder on Digital Signal Processors
7132F911	The effectiveness of loop unrolling for modulo scheduling in clustered VLIW architectures
7E7A96FD	Layout-driven memory synthesis for embedded systems-on-chip
7F7B8286	Towards Unanticipated Adaptation: An Architecture-Based Approach
7F332126	High performance dual-MAC DSP architecture
7E84F7FA	A comparison of two multistage ring architectures for NoC using high-level simulation models
7F52C9F1	Heterogeneous Supercomputing: Problems and Issues
81170DC4	Exploration and enhancement of P1619-based crypto-cores for efficient performance
803AC8E3	Cloud Elasticity for Implementing an Agricultural Weather Service
7B7E0E10	Reducing leakage power with BTB access prediction
80FFCE71	A Framework for Managing Dynamic Service-Oriented Component Architectures
7DCBDB01	Integrated management solution architecture
7A9CAEBB	A computation and energy reduction technique for HEVC intra mode decision
764F94D5	CALKAS: a computer architecture learning and knowledge assessment system
7FEE9258	Massive Jacobi power flow based on SIMD-processor
7EAF6650	Analyzing fault effects in the 32-bit OpenRISC 1200 microprocessor
7E8BCC83	Interaction of Culture-Based Learning and Cooperative Co-Evolution and its Application to Automatic Behavior-Based System Design
6D8842FB	Overview of the FREEDOM compiler for mapping DSP software to FPGAs
7AA27046	Parallel information and computation with restitution for noise-tolerant nanoscale logic networks
80D760EA	Development of application system for mobile location-based services based on TDOA technology
8173E0B2	A Sensor Grid Framework for Acoustic Surveillance Applications
81647EFD	SCORES: a scalable and parametric streams-based communication architecture for modular reconfigurable systems
7D777F35	Reconstructing Control Flow in Modulo Scheduled Loops
7F44152F	Kernel-User Space Separation in DRAM Memory
7DF03D2C	Improving partial stripe write performance in RAID level 5
7F5F5A7B	A 1-Gb/s, four-state, sliding block Viterbi decoder
80951FAE	A Middleware Architecture for Human-Centred Pervasive Adaptive Applications
809FF021	Optimal design of multiple arithmetic processor-based robot controllers
7EB4C1D0	Procedures and classroom architectures for the development of tele-teaching activities
80342F05	A Contribution to Branch Prediction Modeling in WCET Analysis
7E4851BB	Balancing Locality and Parallelism on Shared-cache Mulit-core Systems
7A51F84B	The Architecture of Lisp Machines
7D4E80BA	Formal specification and analysis of software architectures using the chemical abstract machine model
59CFF3D7	Architecture-Based Autonomous Repair Management: Application to J2EE Clusters
77AE2068	OpenFlow and PCE architectures in Wavelength Switched Optical Networks
7DD8586A	C Compiler Retargeting Based on Instruction Semantics Models
7A6765D0	The flexibility of configurable computing
7DDCFC79	Integrative architecture elicitation for large computer based systems
80E3B9A2	A Comparison of xPU Platforms Exemplified with Ray Tracing Algorithms
80C70F79	Rule-Based Architectural Compliance Checks for Enterprise Architecture Management
7D03486B	Circuit design challenges in embedded memory and resistive RAM (RRAM) for mobile SoC and 3D-IC
8176EEFF	Avoiding initialization misses to the heap
7F9D67F6	A Failure Handling Framework for Distributed Data Mining Services on the Grid
75D5A7FE	Thread scheduling and memory coalescing for dynamic vectorization of SPMD workloads
7F1F4135	Rational function distribution in computer system architectures: key to stable and secure platforms
7FDE409E	A fully operational 1 kb variable threshold Josephson RAM
837E06B1	FNOCEE: A framework for NoC evaluation by FPGA-based emulation
5CF15A91	QAMO-SDN: QoS aware Multipath TCP for software defined optical networks
80216EC3	Programming generality, parallelism and computer architecture
7DCD8A23	Heterogeneous multiprocessor on chip compiler, architecture, place and route design space exploration
809B8C6D	A processor-coprocessor architecture for high end video applications
80955567	GridBatch: Cloud Computing for Large-Scale Data-Intensive Batch Applications
752872DF	High-level synthesis under multi-cycle interconnect delay
7DD255EF	A group communication protocol architecture for distributed network management systems
77118A4B	Design and implementation of a self-healing processor on SRAM-based FPGAs
7DA3A26F	Evaluation of Reconfigurable Cache Module Architecture
7FB36A04	A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design
5DB4FC37	The architecture of a secure group communication system based on intrusion tolerance
7FA7EB7D	A universal technique for fast and flexible instruction-set architecture simulation
7E4DEDBB	Low-power warp processor for power efficient high-performance embedded systems
7E322F7F	Managing recovered function and structure of legacy software components
7F3388E5	Evaluation Method of Synchronization for Shared-Memory On-Chip Many-Core Processor
7E9545BC	On some recent results of cellular controlled short-range communications
806A8F1C	An LSI adaptive array processor
7E9DA797	Customized Benchmark Generation Using MDA
5DB1B111	Multiprocessor validation of the Pentium Pro microprocessor
810A13F5	Efficient memory simulation in SimICS
7F430B11	Process variation tolerant low power DCT architecture
7FF4FD0B	Cache-based motion estimation architecture for real-time HDTV Encoding with H.264/AVC
7D5CD120	Data-Stream-Based Intrusion Detection System for Advanced Metering Infrastructure in Smart Grid: A Feasibility Study
769B7E73	A 7.92 Gb/s 437.2 mW Stochastic LDPC Decoder Chip for IEEE 802.15.3c Applications
7648C3CE	Comparative study of power-gating architectures for nonvolatile SRAM cells based on spintronics technology
79FFE2FB	Stochastic Search for Signal Processing Algorithm Optimization
7D941142	Tera-Scale Performance Machine Learning SoC (MLSoC) With Dual Stream Processor Architecture for Multimedia Content Analysis
7EA846B9	A Reactive and Cycle-True IP Emulator for MPSoC Exploration
7EA49F4B	Address Remapping for Static NUCA in NoC-Based Degradable Chip-Multiprocessors
803058CA	A formal model for Unix setuid
7FAB81A1	WebPeer: A P2P-based system for publishing and discovering Web services
7C5245F7	Teaching design in a computer architecture course
5F9844D6	RESOURCE MANAGEMENT FOR THE TAGGED TOKEN DATAFLOW ARCHITECTURE
7FD75DE1	Power-aware issue queue design for speculative instructions
5AA06216	Computer Architecture and Parallel Processing
7D94E713	Low power design of two-dimensional DCT
7EFF9FE4	Three extensions to register integration
78D12240	Multi-Level Mapping of Nanocomputer Architectures Based on Hardware Reuse
80D3F9C8	FPGA-based Equivalent Simulation Technology (FEST) for clustered stream architecture
80AFBE9F	NoCGEN:a template based reuse methodology for Networks On Chip architecture
77B559E0	Optimizing MPI collectives on intel MIC through effective use of cache
7C5BB992	Graph visualization for the analysis of the structure and dynamics of extreme-scale supercomputers
5D91F875	New Bit-Level Serial GF (2^m) Multiplication Using Polynomial Basis
7F3031D2	Top-down composition of software architectures
7BA6884C	An improved scheduling technique for time-triggered embedded systems
7DE80465	Application performance of elements in a floating-gate FPAA
7F357D41	Architecting reliable multi-core network-on-chip for small scale processing technology
814E16FB	Load balancing control of Web-server clusters: N-tanks model and a CTCT method
7FBD2C99	Two-Stage, Pipelined Register Renaming
816DA776	Using visualization for architectural localization and extraction
800D0EDF	Performance test results of the production fault tolerant air data inertial reference system
7F66CC14	Dynamic Verification of Sequential Consistency
7EBFC79D	Science-driven system architecture: A new process for leadership class computing
7E52AE90	Developing the AMD-K5 architecture
7DE37E90	Mutation-based genetic neural network
76364575	Measuring Architecture Sustainability
8117F831	Very-high radix circular CORDIC: vectoring and unified rotation/vectoring
7CF951CF	A Case Study in Software Product: Lines An Educational Experience
8108BAD3	Architecture and behaviour analysis for engineering Service Modes
7F46C264	The fault tolerant parallel processor operating system concepts and performance measurement overview
753989B6	The simulation of a RISC processor with N.MPC
7FC474A2	A Reconfiguration Framework for Self-Healing Software
81418934	Generation of interpretive and compiled instruction set simulators
76F32BFB	On designing and reconfiguring k-fault-tolerant tree architectures
75343DBA	A fast and accurate methodology for power estimation and reduction of programmable architectures
7D84A08F	Discussions on accessibility in industrial automation systems
7DE153A9	Analyzing on-chip communication in a MPSoC environment
7EAFD313	An Energy Efficiency Evaluation for Sensor Nodes with Multiple Processors, Radios and Sensors
80887148	Scalable effort hardware design: exploiting algorithmic resilience for energy efficiency
7FFA9198	Lattice Boltzmann simulation optimization on leading multicore platforms
5B5825D2	ArchC: a systemC-based architecture description language
75C14FE5	Low-power direct digital frequency synthesis for wireless communications
75479AAC	Implementing a hybrid SRAM / eDRAM NUCA architecture
5C6F3F34	The Design and Evaluation of a Selective Way Based Trace Cache
80E873E7	Dynamically extensible policy server and agent
7C3F9994	Concurrent error detection on programmable systolic arrays
7E5E0DFC	A wavefront array processor for on the fly processing of digital video streams
77FE0B4C	A comparative analysis of schemes for correlated branch prediction
80241CC3	Transaction-level error susceptibility for bus-based System-on-Chip: From single-bit to multi-bit
6FB63790	A novel spiral addressing scheme for rectangular images
7E032060	Broker-based Web service selection using learning automata
81551DFB	Time-optimal domain-specific querying on enhanced meshes
76C54931	Database hash-join algorithms on multithreaded computer architectures
7927E64A	Exploiting partial operand knowledge
7E7FB9B8	Systemic Management of Architectural Decisions in Enterprise Architecture Planning. Four Dimensions and Three Abstraction Levels
7DBF1E23	Confidentiality in a replicated architecture trusted database system: a formal model
77431067	Rethinking the design of virtual machine monitors
7B43B88F	The SimCore/Alpha Functional Simulator
7E00F1E5	Virtual computing and the Virtual Computer
77B2A7C1	Architecture design of a RISC-processor for prolog
76CABBA1	An abacus turn model for time/space-efficient reconfigurable routing
763B715B	Teaching a humanoid robot to draw ‘Shapes’
7E29BF3A	Parallel Approaches for SWAMP Sequence Alignment
81141434	Software environment and architecture for intelligent control
58BABF76	Double-tree scan: a novel low-power scan-path architecture
58BD3E85	Negotiation strategies for grid scheduling
80FA5328	3B21D BIST/Boundary-Scan system diagnostic test story
08AF61A2	A Context Broker for Building Smart Meeting Rooms
7D2584AE	A control theory foundation for self-managing computing systems
7E9F570B	Control systems software
7FA779D2	Specialization of the Cell SPE for Media Applications
80CA5A76	Design and evaluation of data access prediction strategies in SDSM systems
7D3F303F	A Web infrastructure for people and agent interaction and collaboration
79BAABF2	Seeking solutions in configurable computing
7B37FE90	Towards a taxonomy of computer architecture based on the machine data type view
7FCD2721	Explicit assumptions enrich architectural models
7FC86686	Isomorphic strategy for processor allocation in k-ary n-cube systems
7A9227A0	Reprint of “Product architecture modularity implications for operations economy of green supply chains”
7F050850	System-level exploration of run-time clusterization for energy-efficient on-chip communication
7D3D79C9	Transitioning from product line requirements to product line architecture
7F6AEF92	ALLIANCE: an architecture for fault tolerant multirobot cooperation
7671B12D	ZombieNAND: Resurrecting Dead NAND Flash for Improved SSD Longevity
7D38232D	Integrating STEP and CORBA for applications interoperability in the future virtual enterprises computer-based infrastructures
81251417	ArchExplorer.org: A methodology for facilitating a fair Comparison of research ideas
813D945D	Modeling of a Ladder Logic Processor for High Performance Prgrammable Logic Controller
80595F6D	Capturing and Using Quality Attributes Knowledge in Software Architecture Evaluation Process
8069900C	High Performance Hardware Implementation Architecture for DWT of Lifting Scheme
7DDBE56E	Mitigating the Impact of Variability on Chip-Multiprocessor Power and Performance
7D6886AA	A new recursive formulation for 2-D WHT
803D172C	Documenting Software Architecture: Documenting Behavior
80B04EC7	Bi-level reconfigurations of fault tolerant arrays in bi-modal computational environments
7EF5DE8A	Model and measurement of MMOG time-constraint relaxation algorithm
800AB6C8	Static evaluation of software architectures
7A327749	Architecture of a Fully Pipelined Real-Time Cellular Neural Network Emulator
7EA588CD	Design and Analysis of a Programmable Single-Chip Architecture for DVB-T Base-Band Receiver
7F2D83AA	An efficient method for protocol conversion
7D2B1D9D	An algorithm with constant execution time for dynamic storage allocation
811B1C01	A comparison of data prefetching on an access decoupled and superscalar machine
80227A33	Power: a first-class architectural design constraint
7DA012CA	Memory access dependencies in shared-memory multiprocessors
80C6083E	Heli/SITAN: a terrain referenced navigation algorithm for helicopters
8146965D	Guest Editors' Introduction Cache Memory And Related Problems: Enhancing And Exploiting The Locality
7EB01468	A distributed service composition protocol for pervasive environments
7DA55FBB	Time- and VLSI-optimal sorting on enhanced meshes
806BCE5D	AcmeStudio: supporting style-centered architecture development
759746A8	Hierarchically distributed Peer-to-Peer architecture for computational grid
7FE9A3DA	A simple but realistic assembly language for a course in computer organization
7DCA5095	Efficient custom instruction enumeration for extensible processors
805FEC16	CMOL/CMOS Implementations of Bayesian Polytree Inference: Digital and Mixed-Signal Architectures and Performance/Price
80CD00D7	Priority of instructions execution and DFG mapping techniques of computer architecture with data driven computation model
7E93F067	Integrating the Quality Attribute Workshop (QAW) and the Attribute-Driven Design (ADD) Method
7FA2E548	Performance evaluation of switch-based wormhole networks
80737DDC	Parallel Orthomin Equation Solver on the Cell Broadband Engine
7ED336BE	Flexibility, manageability, and performance in a Grid storage appliance
7D0EADA8	A net with complex weights
7E0333E0	Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures
809CD4F6	High performance MPEG-2 software decoder on the cell broadband engine
7F304F0B	Analyzing Ultra-Scale Application Communication Requirements for a Reconfigurable Hybrid Interconnect
7C3911DC	Direct architectural implementation of a requirements-oriented computing structure
7FC3452F	Providing Hard Real-Time Guarantees in Context-Aware Applications: Challenges and Requirements
7A024326	Radix multiplication algorithms
7D4DB658	The importance of computer architecture in microprocessor thermal design
7DE57788	Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip
7D4166FA	A strategy for testing MetaObject protocols in reflective architectures
7A2473EF	An Intelligent Multi-Port Memory
816DF63D	Design and Implementation of Hardware Fusion Technology for Super Sink Node
7C1CD8C6	MicroUnity's MediaProcessor architecture
7DC85FEA	Extending SRT for parallel applications in tiled-CMP architectures
80897DDE	Distributed and reconfigurable architecture for flight control system
80AB6826	A Comprehensive Analysis of OpenMP Applications on Dual-Core Intel Xeon SMPs
58DF0614	A computational architecture for conversation
82FAC561	Downlink cross-tier interference mitigation for macrocell user in open access femtocell using handover scenario
7A0E64D8	High-performance ethernet-based communications for future multi-core processors
7DED3E6D	Security in Software Defined Networks: A Survey
7E26A988	Janos: a Java-oriented OS for active network nodes
7F15A211	Critical issues in mapping neural networks on message-passing multicomputers
7F1EC0B4	Biologically-Inspired Massively-Parallel Architectures - Computing Beyond a Million Processors
5ED0D78F	Intrinsically Motivated Reinforcement Learning: A Promising Framework For Developmental Robot Learning
7DA22D44	A function-based on-chip communication design in the heterogeneous multi-core architecture
7F8CFD50	On defect-tolerance in cellular computers
5F4126F6	IP generator of Reed Solomon codecs
812EB8A9	Integration of control, protection and supervisory systems in hydro power plants - state of art and trends
7DA0E7C4	Challenging students software skills to learn hardware based courses
7FA75EB1	A new board for CNN stereo vision algorithm
80711D28	A bit-plane architecture for optical computing with two-dimensional symbolic substitution
7E7B97AE	Software architecture design for a Dynamic Spectrum Allocation-enabled Cognitive Radio testbed
7D6290F9	A New Persistence Framework for Parallel and Distributed Simulation
7BFAD124	A Performance and Scalability Analysis of the BlueGene/L Architecture
816223EC	A software performance simulation methodology for rapid system architecture exploration
7F7ECA48	On architecture for SLA-aware workflows in grid environments
0B096A36	Using Secure Coprocessors
7D79F986	Area efficient architectures for information integrity in cache memories
5D56C4CC	SIMULATION OF PACKET COMMUNICATION ARCHITECTURE COMPUTER SYSTEMS
7FD48F14	Semantic and Architectural Framework for Autonomic Transport Services
7E413AE9	High-speed computation of the Radon transform and backprojection using an expandable multiprocessor architecture
77453564	Wireless multimedia sensor network technology: A survey
5C18F8CE	Pattern based software re-engineering: a case study
7CEA3F8C	Stress Distributions on the Slider with Different Accommodation Coefficients
5A0FB948	Architecting in the Automotive Domain: Descriptive vs Prescriptive Architecture
80CF26F0	Interprocessor Communication Speed And Performance In Distributed-memory Parallel Processors
7FC65446	Processor/memory/array size tradeoffs in the design of SIMD arrays for a spatially mapped workload
80105C2D	A framework for heterogeneous middleware security
80631D6A	Future parallel computers
0F3ABC51	Operating system support for shared hardware data structures
810C5E96	The Case for Lifetime Reliability-Aware Microprocessors
805B92AF	Efficient and flexible architectural support for dynamic monitoring
7D31A295	Microcontroller-based architecture for control of a six joint robot arm
7FBEAC3A	An embedded DRAM architecture for large-scale spatial-lattice computations
7DBF0BCD	Bus architecture synthesis for hardware-software co-design of deep submicron systems on chip
7E6E2B9E	Efficient H.264 Architecture Using Modular Bandwidth Estimation
8106C6AE	A pluggable service-to-service communication mechanism for VNA architecture
7E223C4C	Unleash the parallelism of 3DIC partitioning on GPGPU
7E61DA66	Code cache management schemes for dynamic optimizers
6912A326	Architecting security: a secure implementation of hardware buffer-overflow protection
8022B30F	A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator
8031762A	Harp: A Statically Scheduled Multiple-instruction Issue Architecture And Its Compiler
7F0DF36A	Evaluating Benchmark Subsetting Approaches
80861AD7	Design and implementation of HLA time management in the RTI version F.0
5A42B3FD	Using an FPGA for Fast Bit Accurate SoC Simulation
7DB953B6	Design and realization of reed-solomon codec based on FPGA technique
7E3E9F92	Self-Immunity Technique to Improve Register File Integrity Against Soft Errors
7E6BFF92	Optimized evaluation of image alteration indexes in IFC
7E66286C	A 4-way pipelined processing architecture for three-step search block-matching motion estimation
7EAFE994	The architecture of an optimistic CPU: the WarpEngine
808F1847	A design of one-dimensional Euler equations for Fluid Dynamics on FPGA
7D0CC329	VLSI Architectures for Layered Decoding for Irregular LDPC Codes of WiMax
7F0B124E	Fully X-tolerant, very high scan compression
7E6BE988	PCM-Based Durable Write Cache for Fast Disk I/O
8012D333	Cost and time-cost effectiveness of multiprocessing
7F86BA78	Multipartite table methods
7CEFF80A	Models and Transformations in MDA
800B76CA	A new digit-serial systolic multiplier for finite fields GF(2/sup m/)
80E7B6F2	Establishing a lower bound on systolic execution time
81076196	Windows-based Active-Router design and evaluation
7FBABC45	Design of a custom VEE core in a chip multiprocessor
7D14BF2B	Eccentric and fragile benchmarks
78EA8E86	Improving the Manageability of Enterprise Topologies Through Segmentation, Graph Transformation, and Analysis Strategies
7D6042A8	Partial Connection-Aware Topology Synthesis for On-Chip Cascaded Crossbar Network
7E34D3C9	A systolic VLSI architecture for complex SVD
80F40789	Efficient architectures for computations over variable dimensional Galois fields
80F50FAA	Exploring compiler optimizations for enhancing power gating
7C9EBAA7	Optimized Federate Migration for Large-Scale HLA-Based Simulations
80DEFF32	Design methodology for pipelined heterogeneous multiprocessor system
7FE80BF7	New Velocity Tuned Filter Using Nanoelectronic Architecture
8169BCB5	Complexity analysis and performance evaluation of a two-step scheduler for modular optical packet switches
776B6377	Essential Issues in Multiprocessor Systems
7DB2C6F2	System Level Performance Analysis for Real-Time Automotive Multicore and Network Architectures
8124CBA4	Demonstration of Home Appliance Control Using Heterogeneous Sensor Networks
5F42D6EF	An Agent-Based Platform for Cloud Applications Performance Monitoring
806F86D7	An architecture for high performance engineering information systems
7CEEF1BC	Modelling of computer architectures
808CB026	A high-performance double precision accumulator
7682D9E4	A Logic Simulation Machine
7F8CC2E7	Study of Performance Evaluation for Data-Intensive Large-Scale Systems
7F83A6C5	A Functional Classification Based Inter-VM Communication Mechanism with Multi-core Platform
801596E9	Handling heterogeneity in networked virtual environments
815CA148	FlexPath NP - A network processor architecture with flexible processing paths
7DD0E918	A scalable and programmable simplicial CNN digital pixel processor architecture
7EB787B7	The Research of Modern Educational Technology Application in Architecture
80255783	An Architecture for Improving the Efficiency of Specialized Vertical Search Engine Based on GPGPUs
76DAF54D	Rise of the Graphics Processor
7BC2FF6E	Network-on-Chip for Turbo Decoders
7E8FAB28	Exploiting loop-level parallelism on multi-core architectures for the wimax physical layer
7B353E47	VLSI architecture: past, present, and future
7A772605	Multiprocessor Pyramid Architectures for Bottom-Up Image Analysis
7A987304	Performance evaluation of the slotted ring multiprocessor
77BED296	Heuristics for greedy transport triggered architecture interconnect exploration
7D344C4C	Cellular Neural Networks simulation on a parallel graphics processing unit
7D164FFF	Systematic Characterization of Programmable Packet Processing Pipelines
7EFD5DEB	Very wide register: an asymmetric register file organization for low power embedded processors
7FC06C98	An Intelligent Control Architecture for Adaptive Service-Based Software Systems with Workflow Patterns
7DB8300D	A policy-based management architecture for mobile collaborative teams
7DAAD64B	The CDAG: a data structure for automatic parallelization for a multithreaded architecture
7651AB96	Superspeculative microarchitecture for beyond AD 2000
7DED18DC	Efficient Method for Magnitude Comparison in RNS Based on Two Pairs of Conjugate Moduli
7DFB225A	Pipelined Chebyshev Functional Link Artificial Recurrent Neural Network for Nonlinear Adaptive Filter
8127B814	Asynchronous microengines for efficient high-level control
7D1BD72F	Rapid system prototyping, system modeling, and analysis in a hardware-software codesign environment
801FC604	Exploring multiplier architecture and layout for low power
7A14409D	The Difference-Bit Cache
7E1DED1C	Characterizing and predicting the I/O performance of HPC applications using a parameterized synthetic benchmark
7DD6B1FA	Leveraging Data Promotion for Low Power D-NUCA Caches
79554053	The IBM System/370 vector architecture: design considerations
800164F8	A Scalable High-Bandwidth Architecture for Lossless Compression on FPGAs
814CD14E	Power-performance trade-offs for energy-efficient architectures: A quantitative study
80FB6F44	Applying engineering of computer-based systems (ECBS) and product line center (PLC) approaches to the development of mission critical systems for the Department of Defense (DoD)
81253104	Implementing a Software Product Line for a Complex Avionics System
7FABAD00	Compiler managed micro-cache bypassing for high performance EPIC processors
7F420A81	A Methodology for Layout Aware Design and Optimization of Custom Network-on-Chip Architectures
7D0535FA	Scaling alltoall collective on multi-core systems
7D50B404	Adding High-level Reasoning to Efficient Low-level Context Management: A Hybrid Approach
81623AEC	Design considerations and implementation of a DSP-based car-radio IF Processor
7F249409	An analytical model of the service provisioning time within the harmony network service plane
7E2684F7	Re-configurable computing in wireless
7FD0C722	Experiences in dynamic placement of actors on multicomputer systems
7E7A8D13	Parallel and Pipelined Architectures for Cyclic Convolution by Block Circulant Formulation Using Low-Complexity Short-Length Algorithms
603EDA2D	Impact on performance of fused multiply-add units in aggressive VLIW architectures
7883B89A	An overview of the EPIC architecture for cognition and performance with application to human-computer interaction
7D916B6F	Computationally efficient multichannel digital up converter
808444DB	Routing guaranteed quality of service connections in integrated services packet networks
8002F748	A Novel Embedded Accelerator for Online Detection of Shrew DDoS Attacks
8165A22A	High-speed architectures for dynamic programming problems
7FB34203	A New Family of High.Performance Parallel Decimal Multipliers
7621CE0D	Implementation and evaluation of a migration-based NUCA design for chip multiprocessors
7E2D6613	Optimizing Large-Scale Graph Analysis on a Multi-threaded, Multi-core Platform
7B17116D	Can Dataflow Subsume Von Neumann Computing?
7EC25C4F	A reconfigurable DSP board based on CORDIC elements
7EE9A055	An improved scaled DCT architecture
7F8085BD	High-Throughput Trellis Processor for Multistandard FEC Decoding
80A81638	Identifying and visualizing Architectural Debt and its efficiency interest in the automotive domain: A case study
7D43AC3A	Phase tracking and prediction
812C5B46	Do Architectural Knowledge Product Measures Make a Difference in GSD?
77BE7E9F	Orchestrating Horizontal Parallelism and Vertical Instruction Packing of Programs to Improve System Overall Efficiency
8158FECE	Software reconfiguration patterns for dynamic evolution of software architectures
8031A3AC	A router architecture for flexible routing and switching in multihop point-to-point networks
7E4361E2	Applying Statistical Sampling for Fast and Efficient Simulation of Commercial Workloads
7F582983	Bit-Serial and Bit-Parallel Montgomery Multiplication and Squaring over GF(2^m)
7EDB8595	CLASP: integrating term subsumption systems and production systems
80B06DD2	A real time and power efficient HDTV motion estimation architecture using adder-compressors
7FFDDD58	EVENODD: an efficient scheme for tolerating double disk failures in RAID architectures
7D61A08B	Architectural support for automatic service composition
7E88ACB2	Design of high performance RTI software
7D8DB687	Using modern graphics architectures for general-purpose computing: a framework and analysis
7E677A09	Neural network based approach for developing embedded software
7E35C150	An open visualization toolkit for reverse architecting
5E8D37CC	Solving parity-N problems with feedforward neural networks
8067E133	A VLSI inner-product processor for real-time DSP applications
7F0C3C17	COTS-based applications in space avionics
75178CA2	LAPACK: a portable linear algebra library for high-performance computers
7410FA15	Partial sums computation in polar codes decoding
810A83B6	Parallelism and the ARM instruction set architecture
7D9DDCBF	Floating point CORDIC for matrix computations
7FAECD2E	Novel approach on lifting-based DWT and IDWT processor with multi-context configuration to support different wavelet filters
7F908D53	An Architecture-Based Approach to Developing Context-Aware Adaptive Systems
7631C0CE	A 20 bit logarithmic number system processor
7D6DE160	Homogeneous multicomputer type DSP system NOVI for parallel signal processing
7E9A1C59	An efficient optimal reconfiguration algorithm for FDDI-based networks
805BBA36	Platforms and testbeds for experimental evaluation of cognitive ad hoc networks
7FE56E85	Extending the Representational State Transfer (REST) architectural style for decentralized systems
7D340E9C	Efficient mapping on FPGA of convolution computation based on combined CSA-CPA accumulator
8241294F	Toward a Cloud Platform for UAV Resources and Services
7E3AE235	Novel systolic array design for the discrete Hartley transform with high throughput rate
7FF0EAE6	Message Reordering for the Reuse of CAN-based Legacy Applications in a Time-Triggered Architecture
7EC2CFF5	Rescue: A Microarchitecture for Testability and Defect Tolerance
7FD00C7A	A 1.2 W single-chip MPEG2 MP@ML video encoder LSI including wide search range motion estimation and 81 MOPS controller
7DDBF303	Memory bandwidth optimizations for wide-bus machines
805AA6EB	Systolic architectures for connected speech recognition
7F983885	Crossing the divide: architectural issues and the emergence of the stored program computer, 1935-1955
7DD6FC44	SVD by constant-factor-redundant-CORDIC
7F23E632	High performance on the fly reconfigurable MIMO detector
79174CC0	Fast bio-inspired computation using a GPU-based systemic computer
77B73D4B	Review of the most successfully used cognitive architectures in robotics and a proposal for a new model of knowledge acquisition
775F7E31	Control of frequency conversion and defragmentation for super-channels [invited]
7DD36E78	ANN Classification of OMIS Hyperspectral Remotely Sensed Imagery: Experiments and Analysis
7F5C347F	SysCOLA: a framework for co-development of automotive software and system platform
7F3BE558	A methodology for partitioning DSP applications in hybrid reconfigurable systems
7B728BCE	The Effects of Problem Partitioning, Allocation, and Granularity on the Performance of Multiple-Processor Systems
7EC31B61	Analysis and Characterization of Intel Itanium Instruction Bundles for Improving VLIW Processor Performance
80821E89	From UML to IDL: a case study
78A06960	Matching language and hardware for parallel computation in the Linda Machine
78DFF4C0	Security through redundant data diversity
063B68EE	Heterogeneous Concurrent Modeling and Design in Java (Volume 2: Ptolemy II Software Architecture)
7DB29620	Design and Evaluation of a Multiprocessor Architecture with Decentralized Control
7FE34B1F	Power gating in wireless sensor networks
7FED0C5F	A metric for layout-friendly microarchitecture optimization in high-level synthesis
80ACC161	Optical computing and interconnects
7E4D36E5	XML-based method and tool for handling variant requirements in domain models
714A39C0	Loosely time-triggered architectures: improvements and comparisons
7F5686A5	On the Role of Deterministic Fine-Grain Data Synchronization for Scientific Applications: A Revisit in the Emerging Many-Core Era
7DEED340	A node as a real-time object
7E4A4C07	Domain specific architecture for next generation wireless communication
78D791A5	A novel balancing strategy for series-connected lithium batteries based on mixed charging mode
5B63F243	Pipelined cordic architectures for fast VLSI filtering and array processing
7AE7E160	Intelligent inter-domain connection provisioning for multi-domain multi-vendor optical networks
7F58D9F6	On estimations for compiling software to FPGA-based systems
7E4ECD18	A special-purpose parallel system for predictable real-time systems
76F42262	PILS: an iterative linear solver package for ill-conditioned systems
7B5128AF	Power aware design of superscalar architecture for high performance DSP operations
812467DE	The Tera project: a hybrid queueing ATM switch architecture for LAN
808843AE	MMX technology extension to the Intel architecture
7989F38C	Application-specific Processor Architecture: Then and Now
7918ABFE	A Type Architecture for Hybrid Micro-Parallel Computers
5845AFB2	Modeling Complex Industrial Systems Using Cloud Services
80E97137	Exploiting Information Relationships for Access Control
7ED77E70	Work in progress - combined introduction of C and assembly with a focus on reduction of high-level language constructs
806A0B13	The energy complexity of register files
7FF86B4E	TGrid: A New Grid Environment
7EE4C797	Modifying shared-memory ATM switches structure to increase switching speed
5E2F2CC0	Low Power Architecture Exploration for Standalone Fall Detection System Based on Computer Vision
7886BC99	A multiple fault-tolerant processor network architecture for pipeline computing
8034979C	A visually oriented architectural fault simulation environment for WSI
7B733E68	Fine-grained parallelization of lattice QCD kernel routine on GPUs
7EED9D42	An analog VLSI implementation of a feature extractor for real time optical character recognition
75421614	A semantics-directed partitioning of a processor architecture
76063005	Special Feature: Developing a Multiple-Instructon-Stream Single-Chip Processor
7DD11E3D	The Design of a Novel Autonomic Management Methodology and Architecture for Next Generation and Future Internet Systems
76A894BC	A Performance Analysis of MC68020-based Systems
6D32130B	Designing logical architectures of software systems
7AE2C3B9	An Algorithm for Solving Linear Recurrence Systems on Parallel and Pipelined Machines
838DF008	Software-defined wireless network architectures for the Internet-of-Things
7FF5A00F	Using Architectural Simulation Models to Aid the Design of Data Intensive Application
803B2ABF	Statistical prediction of task execution times through analytic benchmarking for scheduling in a heterogeneous environment
80BF8D94	A dual-field elliptic curve cryptographic processor with a radix-4 unified division unit
7EBFBF63	The weighted combined algorithm: a linkage algorithm for software clustering
7D14300B	Early experiences on accelerating Dijkstra's algorithm using transactional memory
75ABE801	Hardware-software interactions on Mpact
804A7C51	Local-area and wide-area computing: architectures and tools
7846D923	Feature model to product architectures: Applying MDE to Software Product Lines
803BB350	Improving Cost, Performance, and Security of Memory Encryption and Authentication
7730BCD6	Optimizing Operation of a Hierarchical Campus-wide Mobile Grid for Intermittent Wireless Connectivity
800809B4	Increasing the instruction fetch rate via block-structured instruction set architectures
7D7EA926	A high speed array architecture for 2-D wavelet transform
7A3F3C8A	Model-based software synthesis
7EAC1AD3	Experiences in assessing product family software architecture for evolution
7E4DE155	A barrel shift microsystem for parallel processing
78CBC235	Multi-operand arithmetic in a partitioned associative architecture
6120BCED	Binary tree parallel processor
802F0B64	Design considerations for multi-radio co-existence on asynchronous processors using LAD extensions
7DFBAAC3	Design of a VIA based communication protocol for LAM/MPI suite
7E9875D5	Software Architecture Knowledge Management
586857B7	Supercomputers and VLSI: The Effect of Large Scale Integration on Computer Architecture.
7EB61AA9	Advanced Optimization and Design Issues of a 32-Bit Embedded Processor Based on Produced Order Queue Computation Model
5E2E328E	An efficient implementation of 2-D discrete wavelet transform for high speed DSP applications
8105D03A	A Novel VLSI Divide and Conquer Implementation of the Iterative Array Multiplier
7E524DE5	A methodology for validation of microprocessors using equivalence checking
7EBB7773	On the Relation of Software Architecture Testing Criteria to Generate Test Paths
7EB73820	Implementation of a streaming execution unit
801BD4B4	A full-adder based reconfigurable architecture for fine grain applications: ADAPTO
806A2210	NeMo: A Platform for Neural Modelling of Spiking Neurons Using GPUs
80568715	A Resilient SIL 2 Driver Machine Interface for Train Control Systems
6FEE1DC6	A Characterization and Analysis of Parallel Processor Interconnection Networks
8096E79D	Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture
80850C6E	STEAC: A Platform for Automatic SOC Test Integration
7E91600B	Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures
7FEFACFA	Dynamic 3D graphics workload characterization and the architectural implications
7E08D48F	Numerical Function Generators Using LUT Cascades
7D62FB73	Design and Analysis of On-Chip Networks for Large-Scale Cache Systems
80344F90	Low memory and low complexity VLSI implementation of JPEG2000 codec
8153EB32	Robust resource management for metacomputers
80F9DA01	A new residue adder with redundant binary number representation
80141097	Design Support for Advanced Network Programming Applications
7EFDAAB4	Evaluation of a Performance Prediction Tool for Peer-to-Peer Distributed Computing Applications
774119C8	Fault-tolerant parallel processor
747A82DD	Generic Self Repair Architecture with Multiple Fault Handling Capability
7ED56029	Distributed servers architecture for networked video services
783E9D7A	Why systolic architectures?
805C4CC1	Scheduling and mapping in an incremental design methodology for distributed real-time embedded systems
7D469FAF	Architectures for silicon nanoelectronics and beyond
7C3C5C54	A still-image encoder based on adaptive resolution vector quantization featuring needless calculation elimination architecture
7D11603B	Flexible software profiling of GPU architectures
7EF7B112	Implementation and testing of an online fault isolation methodology in a real industrial scenario
787188EF	Exploiting large register sets
7D2EAD22	SMART: Analyzing the Reuse Potential of Legacy Components in a Service-Oriented Architecture Environment
80A34DEA	FPGA Implementation of Cellular Automata Spaces Using a CAM Based Cellular Architecture
7E03A8CF	The role research in group awareness model
811ADC3B	5G wireless backhaul networks: challenges and research advances
804DC18D	Support for Dynamic Adaptation in Next Generation Packet Processing Systems
730E122A	Full inverter characterization of PWM algorithms implemented with a very large flash memory SD card
7DE946B1	FPGA based emulated-digital CNN-UM implementation with GAPU
7D851357	On aspect-oriented software architecture: it implies a process as well as a product
7D16F25B	An industrial case study for X-canceling MISR
80E363F3	Reusable Architecture and Complexity-Controllable Algorithm for the Integer/Fractional Motion Estimation of H.264
7E2B7989	Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs
7F5C88BC	Control Independence Using Dual Renaming
7E2948B8	Design and implementation of hardware for real-time intelligent agents
7EC4B928	An integer programming approach to instruction implementation method selection problem
80FABDB0	Scientific Computing Applications on a Stream Processor
758B8460	A Simulation Study of Decoupled Architecture Computers
7CB13DAB	An architecture for optimal all-to-all personalized communication
7EFD14B9	A Light-Weight Cooperative Multi-threading with Hardware Supported Thread-Management on an Embedded Multi-Processor System
7692C2BE	Fine grain pipeline systems for real-time motion and stereo-vision computation
812B1095	A network architecture for reliable distributed computing
7F024A6E	Distributed Loop Controller Architecture for Multi-threading in Uni-threaded VLIW Processors
7D154298	Workload-Cognizant Concurrent Error Detection in the Scheduler of a Modern Microprocessor
7E423A18	Constraint-aware policy-enabled routing strategy for scalable multi-domain multi-layer optical networks
77D3ABFA	Implementation of linear model predictive control using a field-programmable gate array
7EFEBDFC	Fast arithmetic for public-key algorithms in Galois fields with composite exponents
7768C0FB	Energy efficiency of future central and/or linked distributed function network using optical technologies
7EC5B43C	Testable Design and BIST Techniques for Systolic Motion Estimators in the Transform Domain
7DB6A6FB	Challenges to combining general-purpose and multimedia processors
7F7725ED	Semi-Automated Incremental Synchronization between Conceptual and Implementation Level Architectures
7EB8F613	Reliability and availability issues in distributed component object model (DCOM)
812716B8	Dynamic List Scheduling of Threads on Clusters
7AC759E9	A Unique Microprcessor Instruction Set
7FE16766	Increasing hardware complexity—a challenge to computer architecture education
7ED528E6	Tolerating Memory Latency Using a Hardware-Based Active-Pushing Technique
5DB238AE	A binary-tree architecture for scheduling real-time systems with hard and soft tasks
7FE07D33	Nova: an approach to on-demand virtual execution environments for grids
815A0300	A Prototype Switching System Employing a Matching-Based Language
7ED7C689	Reconfigurable DSP Architectures for SDR Applications
7EAA6BB1	A systolic array for approximate string matching
810A2FDD	A Design Methodology of Systolic Architectures Based on a Petri Net Extension. Application to a Stereovision Hardware/Software Processing Improvement
789F9BED	Modeling Switch-Level Simulation Using Data Flow
80C58448	Restructuring Field Layouts for Embedded Memory Systems
7E4FA1A2	A system architecture solution for unreliable nanoelectronic devices
7E61B567	Improving the interleaved signature instruction stream technique
7E81D0AC	Modeling Aspect-Oriented Extension Software Architecture
7F4ADE52	Evaluating Performance and Energy on ARM-based Clusters for High Performance Computing
7DCB174E	Simulation sampling with live-points
80A533B8	Comparison of object oriented architectures for knowledge base management systems
76A97A2E	Intel Local Network Architecture
7BF64A36	Using Flexibility in P-Circuits by Boolean Relations
78767878	Transactional Memory, 2nd Edition
812559E7	Hierarchical Type-2 Neuro-Fuzzy BSP Model
7D09DBD8	A Two-Level Load/Store Queue Based on Execution Locality
5F9D2B38	Analysis of the Intel Pentium's ability to support a secure virtual machine monitor
85C42FD1	Register allocation for free: The C machine stack cache
810946C7	P-slice based efficient speculative multithreading
7D40CCFE	A unified component modeling approach for performance estimation in hardware/software codesign
749B5B73	Estimation of numerical reproducibility on CPU and GPU
7FCCA6A7	Statistics on Logic Simulation
803B16FE	Control architecture and experiment of a situated robot system for interactive assembly
7E0D294E	Impact of workload partitionability on the performance of coupling architectures for transaction processing
7F641444	The design of an SRAM-based field-programmable gate array. I. Architecture
80B218AD	Fault tolerant processor arrays for nonlinear shortest path problem
80662FE5	A multiaccess frame buffer architecture
7D02F312	Locally connected processor arrays for matrix multiplication and linear transforms
751D634A	Architecture for High Confidence Cloud Security Monitoring
80C56F4E	A hardware processor for implementing the pyramid vector quantizer
7D243E9D	Self-Adaptation of Service Based Systems Based on Cost/Quality Attributes Tradeoffs
75BA6E67	Performance degradation due to multiprogramming and system overheads in real workloads: case study on a shared memory multiprocessor
803782D3	An Approach for Reverse Engineering of Web Applications
7F2F9235	Integrating architecture description languages with a standard design method
803D5E90	Resource-Aware Service Architecture for Mobile Services in Wireless Sensor Networks
802ED83B	Performance characteristics of multi-core and CMT servers
80889E1B	Towards a taxonomy of software connectors
7D258069	A behavior-based arm controller
7EEBC885	Integrating Software-Architecture-Centric Methods into Extreme Programming (XP)
7F30DD7F	Integrating a misprediction recovery cache (MRC) into a superscalar pipeline
7FFC68B0	The construction of a retargetable simulator for an architecture template
7EDE4AB7	Computer vision algorithms on reconfigurable logic arrays
7B282618	Rover: scalable location-aware computing
7DCAE3B6	Application Specific Programmable IP Core for Motion Estimation: Technology Comparison Targeting Efficient Embedded Co-Processing Units
7E236FD2	A generic reference software architecture for load balancing over mirrored Web servers: NaSr case study
7555487A	A Peer-to-Peer Bare PC VoIP Application
7F95958F	Mutual information computation and maximization using GPU
80BFDD77	A Provable Algorithm for Reconfiguration in Embedded Reconfigurable Computing
7B62AB67	MKit simulator for introduction of computer architecture
73D3B8F0	A software architecture for global address space communication on clusters: put/get on fast messages
7B81FE23	What have we learnt from using real parallel machines to solve real problems?
800BF85E	Real-time video analysis on an embedded smart camera for traffic surveillance
81394532	Design choices in the SHRIMP system: an empirical study
7FB5C4E6	Better abstractions for reusable components & architectures
7559490B	Design and analysis of efficient hierarchical interconnection networks
7DD1CE1B	The general matrix multiply-add operation on 2D torus
8157F21A	System-level Scheduling on Instruction Cell Based Reconfigurable Systems
7E26B3AC	Algorithm and architecture for Gray code ordered fast Walsh transform
7D6AA617	FEMS: An Adaptive Finite Element Solver
7CBED549	A systolic power-sum circuit for GF(2 m )
7CEF63A1	Applying a visual attention mechanism to the problem of traffic sign recognition
800617A8	CodeCrawler-lessons learned in building a software visualization tool
7F6FEF3C	Delivering Sustainable Capability on Evolutionary Service-oriented Architecture
7E9B7405	GPU-based acceleration of MPIE/MoM matrix calculation for the analysis of microstrip circuits
7FD572E4	High-speed, Low Cost Parallel Memory-Based FFT Processors for OFDM Applications
7F4D21F5	Improving the Speed of Virtual Rear Projection: A GPU-Centric Architecture
8026BFB6	Dynamic binary translation and optimization
79001E63	A high-speed memory organization for hybrid dataflow/von Neumann computing
80D2C8D0	Compiler-Based Register Name Adjustment for Low-Power Embedded Processors
7EDAA120	Quantitative evaluation of three reconfiguration strategies on FPGAs: a case study
78C62DF0	A reconfigurable Network-on-Chip architecture to improve overall performance and throughput
811D4AF2	FPGA Based Engines for Genetic and Memetic Algorithms
80246B3C	Ultra-Efficient (Embedded) SOC Architectures based on Probabilistic CMOS (PCMOS) Technology
7F886DD0	Regionally Distributed Architecture for Dynamic e-Learning Environment (RDADeLE)
782F5EA4	A basic architecture supporting LGDG computation
7D0E7C4D	A real-time traffic simulation using a communication latency hiding parallelization
7D9E4E64	Architecture and Behavioral Model for Future Cognitive Heterogeneous Networks
7F1AFC90	A universal abstract-time platform for real-time neural networks
7DE67B23	The SDAARC architecture
7E82AE51	A Multipurpose Clustering Algorithm for Task Partitioning in Multicore Reconfigurable Systems
80C63C57	Multimedia conferencing: has it come of age?
80E00290	Instruction fetch mechanisms for VLIW architectures with compressed encodings
80C2F9CF	A Novel Test Application Scheme for High Transition Fault Coverage and Low Test Cost
7E789504	The architecture and implementation of a high-speed host interface
7E5C9D90	Multi-stage data fusion and the MSTWG TNO datasets
7E5C94D3	Use of Quality Attribute Workshops (QAWs) in Source Selection for a DoD System Acquisition: A Case Study
7D01B8D0	Impact of fault management server and its failure-related parameters on high-availability communication systems
7D41A828	An Energy-Efficient AES-CCM Implementation for IEEE802.15.4 Wireless Sensor Networks
7D0C80AC	Context Threading: A Flexible and Efficient Dispatch Technique for Virtual Machine Interpreters
590ED2D6	Profiled QoE based network controller
7D5CA284	Electing a global mediator in a three-layer mediation architecture
800D3423	Vision for liquid architecture
7DEFAF9D	Coarse reconfigurable multimedia unit extension
7FC00C9E	Web-Based Authoring and Secure Enactment of Bioinformatics Workflows
81540DBF	Parallel procedures for ROI identification in endoscopic images
816D66F0	Optimal spare utilization for reliability and mean lifetime improvement of logic built-in self-repair
7E8608A2	An adaptive algorithm for low-power streaming multimedia processing
81A56C82	Design-Space Reduction for Architectural Optimization of Automotive Embedded Systems
7D6E3590	Segmented-Memory Recurrent Neural Networks
7B3DA474	N Degrees of Separation: Influences of Dynamic Programming on Computer Science
7E9361F2	Quality Session Report
7E19D6BF	An efficient prediction scheme for pedestrian tracking with cascade particle filter and its implementation on Cell/B.E.
7F707599	Automated dynamic throughput-constrained structural-level pipelining in streaming applications
8024C553	Fred: an architecture for a self-timed decoupled computer
7E6BBBDC	DOSAS: Mitigating the Resource Contention in Active Storage Systems
7E07282C	VLSI for 5000-word continuous speech recognition
7D17A232	Automotive Software Development for a Multi-Core System-on-a-Chip
7E355E0F	Performance modeling of unstructured mesh particle transport computations
5D5FB2CB	Configurable hardware-based streaming architecture using Online Programmable-Blocks
7D7832A6	Overdrive Controllers for Distributed Scientific Computation
7D897976	Synchronous Replica Consistency Protocol with Notification and Response
7FA962DA	Performance of LAPACK: a portable library of numerical linear algebra routines
7E4CEC13	Architectures for autonomic service management in cloud-based systems
5C3C56CC	A moving cell bearer management architecture for LTE-Advanced system
7F1AED4D	Energy-driven integrated hardware-software optimizations using SimplePower
80D605FF	Using distributed component model for active service deployment
594337E6	Mapping Parallel Application Communication Topology to Rhombic Overlapping-Cluster Multiprocessors
7FB82394	High-Performance Resource Allocation and Request Redirection Algorithms for Web Clusters
7BED860B	Process variation in embedded memories: failure analysis and variation aware architecture
7BD295EA	An analysis of a resource efficient checkpoint architecture
80A3E2FE	Parallelization of AMBER molecular dynamics program for the AP1000 highly parallel computer
7D2A8CFF	Extending the transaction level modeling approach for fast communication architecture exploration
76C5DCFB	Cache tiling for high performance morphological image processing
7D43CDB3	Studying Thermal Management for Graphics-Processor Architectures
0AD12708	Performance modeling and enhancement for the ATAMM data-flow architecture
81601A27	Symphony: view-driven software architecture reconstruction
8017B095	Interconnecting shared-everything systems for efficient parallel query processing
7760B51B	Security Primitives for Reconfigurable Hardware-Based Systems
7F6713E0	A dual-field elliptic curve cryptographic processor based on a systolic arithmetic unit
813FCF5E	Exploiting pseudo-schedules to guide data dependence graph partitioning
7F6D4359	Visual temporal logic as a rapid prototyping tool
7F76D850	An MSE-based simulation capability for strategic and tactical logistics
7FC92808	A fine-grain parallel architecture based on barrier synchronization
7EB5D47E	Low power modular integer exponentiation using discrete logarithm transformation
7B5D3747	A new algorithm for multiplication in finite fields
8008A40D	New systolic array implementation of the 2-D discrete cosine transform and its inverse
81237799	L-CBF: A Low-Power, Fast Counting Bloom Filter Architecture
7F559EF4	Software Architecture as a Set of Architectural Design Decisions
80CF271F	Threshold decomposition of gray-scale morphology into binary morphology
80BA206E	Implementing Home-Control Applications on Service Platform
75CADD75	Time-efficient computation of digit serial Montgomery multiplication
7DBCEFB7	Analysis of IT/Business Alignment Situations as a Precondition for the Design and Engineering of Situated IT/Business Alignment Solutions
773E39B5	Integrating bioinformatics, distributed data management, and distributed computing for applied training in high performance computing
7276EE04	Lattice-Gas Automata Fluids on Parallel Supercomputers
7E2AA702	A fully pipelined systolic array for sinusoidal sequence generation
7D32E713	Distributing resource intensive mobile web services
79B6F5F0	A Self-Adaptive Multi-Agent System Approach for Collaborative Mobile Learning
7E52BA3A	Asymmetric interactions in symmetric multi-core systems: Analysis, enhancements and evaluation
8115DA1A	Optimal Partitioning and Redundancy Removal in Computing Partial Sums
7B5ED198	Demand-driven interpretation of FP programs on a data-flow multiprocessor
7B1EDE87	Using custom hardware and simulation to support computer systems teaching
804EE873	An argument for simple COMA
7F7196B2	Instruction-level power estimation for embedded VLIW cores
7B8B6876	Database machines and some issues on DBMS standards
815568ED	FPGA-based neural network for simulation of photovoltaic array: application for estimating the output power generation
7E43F0C6	A Single Chip Implementation of AES Cipher and Whirlpool Hash Function
7F815C9D	ATCA Control System Hardware for the Plasma Vertical Stabilization in the JET Tokamak
80ED0CB8	On Design and Analysis of a Feasible Network-on-Chip (NoC) Architecture
7FD171A6	The design and analysis of a scalable optical packet switching architecture
843103F3	Software Architecture Decision-Making Practices and Challenges: An Industrial Case Study
7E2072C7	Time Accurate Simulation: Making a PC Behave Like a 8-Bit Embedded CPU �
7F3F5115	Pipelined architecture for FPGA implementation of lifting-based DWT
81450C4B	PM-COSYN: PE and memory co-synthesis for MPSoCs
7C476379	Evaluation of computer architecture using ISPS
7E79563A	Fault-tolerance and two-level pipelining in VLSI systolic arrays
7F8513DF	CPU-assisted GPGPU on fused CPU-GPU architectures
7DA385E6	Understanding the Impact of Multi-Core Architecture in Cluster Computing: A Case Study with Intel Dual-Core System
80159D09	Acceleration of a 3D target tracking algorithm using an application specific instruction set processor
7F0C7D86	A Karatsuba-Based Montgomery Multiplier
7DC0519E	A Framework for the Exploration of RTOS Dedicated to the Management of Hardware Reconfigurable Resources
7F3027F3	Distance-Guided Hybrid Verification with GUIDO
806C8C30	Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints
7DE2B950	Design and Optimization of Real-Time Texture Analysis Using Sum and Difference Histograms Implemented on an FPGA
7630EBF2	Partitioning declarative programs into communicating processes
757C862B	The way forward in computer architecture research
7918D868	Design and Analysis of Matching Circuit Architectures for a Closest Match Lookup
7DECF96B	Relationship on Path Coverage Criteria for Software Architecture Testing
805FCF87	Fractal engine: an affine video processor core for multimedia applications
6CBDF88D	A Dynamically Microprogrammable Computer with Low-Level Parallelism
7599A0BE	Adaptation and personalization of VLSI-based computer architecture
5F46674C	Nanoscale system design challenges: Business as usual?
7DF621D9	CCOA: Cloud Computing Open Architecture
79EB8395	Hierarchical VM Management Architecture for Cloud Data Centers
5C1626CF	Eating Data Is Good for Your Immune System: An Artificial Metabolism for Data Clustering Using Systemic Computation
7F21570C	Uniprocessor performance enhancement through adaptive clock frequency control
76EA724C	A novel processor design flow using processor description language applied to a vector coprocessor
81280C6E	A contention-free Radix-2 8k-point fast Fourier transform engine using single port SRAMs
7E34A5EA	System-level power-performance trade-offs in bus matrix communication architecture synthesis
814DCFFF	Cognitive radio architecture for rapidly deployable heterogeneous wireless networks
7D65C2B4	Reconfigurable discrete cosine transform processor for object-based video signal processing
7EC452AA	Extended characterization of DMA transfers on the Cell BE processor
76EF0103	A low-complexity power-sum circuit for GF(2/sup m/) and its applications
792BC65D	Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks
7DA6FB6B	Architecture of LA-MPI, a network-fault-tolerant MPI
6D0DD32F	Reconfigurable Logic: A Saviour for Experimental Computer Architecture Research
808A19A7	A polymorphic hardware platform
7D38265B	A superscalar RISC processor with 160 FPRs for large scale scientific processing
809C9B73	Java Architectures for Mobilised Enterprise Systems
7DD0C813	Software and hardware parallelism on the iWarp multi-computer
7F761B68	Verification of an industrial systemC/TLM model using LOTOS and CADP
7FFF2BF8	Designing Systolic Algorithms Using Sequential Machines
7DEA89FF	CMDL: a class-based machine description language for co-generation of compilers and simulators
7DC4F478	Integration of a heterogeneous Low Level Control in a multi-agent system for the manufacturing domain
80DE59D6	Latency Impact on Spin-Lock Algorithms for Modern Shared Memory Multiprocessors
7B082D9D	Green16: a frugal CPU architecture
77C61733	Dynamically tuning processor resources with adaptive processing
7C92DCC1	Integrating research and e-learning in advanced computer architecture courses
7FDC1751	Variation-Oriented Engineering (VOE): Enhancing Reusability of SOA-based Solutions
7F1470BB	A systolic algorithm for the k-nearest neighbors problem
7F3DFBB7	An audio and telephone server for multi-media workstations
7CE8E928	A new multidimensional recursive architecture for computing the discrete cosine transform
7FE85F9D	A systolic array architecture for image coding using adaptive vector quantization
79858396	Energy-aware data placement strategy for SSD-assisted streaming video servers
80DFC4EB	Considerations on performance evaluation of micro-mobility architectures for IP networks
7D09830B	NeuroNoC: neural network inspired runtime adaptation for an on-chip communication architecture
7D8CA899	A co-phase matrix to guide simultaneous multithreading simulation
5884B940	Hardware architecture design for H.264/AVC intra frame coder
807C93B1	Component clustering based on maximal association
7D551BFC	Flexible Baseband Architectures for Future Wireless Systems
7CB6F8E7	Queueing Network-Model Human Processor (QN-MHP): A computational architecture for multitask performance in human-machine systems
764934D6	Teaching computer organization/architecture with limited resources using simulators
5BCBB84B	Ray tracing within a data parallel framework
81791EF9	On the exploitation of a commercially available parallel processing architecture for medical imaging
801AF759	A Systematic Analysis of Software Architecture Visualization Techniques
7F3107DC	Micro-operation cache: a power aware frontend for variable instruction length ISA
7DCB3E4D	A Matrix-Based Approach to Recovering Design Patterns
80138240	Fault containment and error detection in the time-triggered architecture
76205EB8	An architecture for intelligent assistance in software development
7F00F670	The performance of parallel Prolog programs
80224E1A	Poly(4-vinylpyridine) efficiently catalyzed one-pot four-component synthesis of pyrano[2,3-c]pyrazoles
7F5F8CC5	A New Type of Parallel Computing Architecture and Its Parallel Computer Based on N+1 Programs
7E1B16CF	Relationships between efficiency and execution time of full multigrid methods on parallel computers
7DF403F2	Asserting Performance Expectations
7CFD41C5	Massively Parallel Network Coding on GPUs
75846E25	Application Specific Network-on-Chip Design with Guaranteed Quality Approximation Algorithms
812FCFBA	Architecture for reconfigurable MIMO detector and its FPGA implementation
7D5C3BFF	Symmetric Active/Active Replication for Dependent Services
80015E45	Zippy - a coarse-grained reconfigurable array with support for hardware virtualization
7F0D2640	Reusable industrial control systems
7F7A5978	Selective Placement Data Cache for Low Energy Embedded System
807448D3	Bit-serial systolic architecture for 2-D non-separable discrete wavelet transform
7E57D4BC	Operand processing and P-single operators
7D35A988	Spectral decomposition via systolic triarray based on QR iteration
8391DAC9	Fast and Generic Inversion Architectures Over Using Modified Itoh–Tsujii Algorithms
7F547646	High speed architectures for two-dimensional state-space recursive filtering
80542D63	Implementation Of Multipurpose VLLSI Filters For HDTV Codecs
81089962	Parallel accelerators for GlimmerHMM bioinformatics algorithm
7F4A25E7	Utilization of all Levels of Parallelism in a Processor Array with Subword Parallelism
7A87D064	Sensor actuator Ethernet-based Networked Control Systems
7EE74393	Parallel program archetypes
7DCDB89D	Efficient information service management using service club in CROWN Grid
7DD14179	Piece-wise parabolic interpolation for direct digital frequency synthesis
75D53B38	A probabilistic performance metric for real-time system design
7E38A150	Performance evaluation of pre-computation algorithms for inter-domain QoS routing
7FB38A6F	Vienna Fortran 90
7FAFA79D	A Memory Intensive Functional Architecture for Distributed Computer Control Systems
5A512B9C	Establishing PDCA cycles for agile network management in SDN/NFV infrastructure
7B229BFF	Parallel Direct Methods for Solving Banded Linear Systems.
7B8348C2	Markov Chain Monte Carlo inference on graphical models using event-based processing on the SpiNNaker neuromorphic architecture
7F0CEC04	Interconnecting computers: architecture, technology, and economics
7D45A41A	An approach to modelling collaborative teleoperation
817312D6	Interface and Reconfiguration Controller for a wireless MAC-oriented dynamically reconfigurable hardware co-processor
7A22AEB6	On the Composition and Reuse of Viewpoints across Architecture Frameworks
7F25205A	Interface generation for concurrent processes during hardware/software co-synthesis
7F2B5368	Applying Pattern Approach for Solution Architecture Design: A Case Study in Retail Solution
765F3F68	General-purpose processors for active vibro-acoustic control: Discussion and experiences
7B90BF09	A reconfiguration scheme for yield enhancement of large area binary tree architectures
7D6632F4	Process migration for MPI applications based on coordinated checkpoint
7F78C0E5	Probabilistic predicate-aware modulo scheduling
62350741	Hough transform implementation on a reconfigurable highly parallel architecture
7FCC672E	Analyzing the Value of Using Three-Dimensional Electronics for a High-Performance Computational System
7DAFA4D1	Systematic and Automated Multiprocessor System Design, Programming, and Implementation
7508977F	Early Evaluation of the IBM p690
75CEFDFF	Typing a multi-language intermediate code
83488212	Trends in Vehicle Electric System Design: State-of-the Art Summary
760B0A91	Availability modeling of energy management systems
7CB02D9A	VLSI architectures for the discrete wavelet transform
7F13A1D8	A unified model of acting and inference
7DC70BC5	Network on a chip: modeling wireless networks with asynchronous VLSI
777F74BB	A methodology for accurate performance evaluation in architecture exploration
7D3A43ED	Architecture for Building Conversational Agents that Support Collaborative Learning
801A3D94	Real-time low level feature extraction for on-board robot vision systems
75612F0A	Real-Time Flash Translation Layer for NAND Flash Memory Storage Systems
7DF46321	Managing transfer-based datacenter connections
7E11DC10	Issues in Analyzing the Behavior of Event Dispatching Systems
7B5D1077	Active stateful PCE with hitless LDPC code adaptation [Invited]
7EF614E0	Modifying min-cut for hardware and software functional partitioning
596B322D	Power supply unit for ATCA-based piezo compensation system
7911056B	A Parallel Digital VLSI Architecture for Integrated Support Vector Machine Training and Classification
7FB84937	Sensor network design for smart highways
805CF404	A Multi-Agent Based Autonomic Management Architecture for Large-Scale Server Clusters
7CFD92AF	A high performance reconfigurable motion estimation hardware architecture
7E3CBA96	Evaluating and Balancing Reliability and Performance Properties of Software Architecture Using Formal Modeling Techniques
7E84F09B	Analysis of VAN-Core System Architecture- A Case Study of Applying the ATAM
7F185AA4	Octopus Architecture: A New Attempt to Achieve Reliable OS
7E27FD87	Optimal mapping of DSP application to architectures
8143B8D2	Automatic generation of hardware dependent software for MPSoCs from abstract system specifications
5C1796A8	Analyzing advanced PDE solvers through simulation
7FBA45FD	Architecture and Hardware Design of Lossless Compression Algorithms for Direct-Write Maskless Lithography Systems
80C87C37	Mathematical functions based watermarking for IPP
735AD30E	Specifying Avionic Embedded Systems by Denotations of the Time-Triggered Constraint-Based Calculus
7C2C4D7C	Two fast architectures for the direct 2-D discrete wavelet transform
5EDAF54B	Optimization of the ATW Non-Volatile Memory for Connected Smart Objects
7FA19A0A	Evolution styles: Foundations and tool support for software architecture evolution
7FCADA61	Comparison of knowledge sharing strategies in a parallel QBF solver
7E6F3399	Feature-oriented software structuring
7EB7CFBC	Firmware application for LLRF control system based on the Enterprise Service Bus
7E018CB9	Parallel database systems: The case for shared-something
8175E34C	Providing Mobile Phone Access in Rural Areas via Heterogeneous Meshed Wireless Back-Haul Networks
7D009BF9	Teaching computer organization with HDLs: an incremental approach
81247D0B	SODA A Distributed Data Management Framework for the Internet of Services
7DE47701	Study and integration of a parametric neighbouring interconnection network in a massively parallel architecture on FPGA
7B361A1C	An Architecture for Persistent Reactive Behavior
7EDAD814	Synthesizing for scan dependence in built-in self-testable designs
6B11AED5	Data flow machine for data driven computing
7D6B30E9	Design and implementation of a 1024-point pipeline FFT processor
816668F5	Automatic Design of Robot Behaviors through Constraint Network Acquisition
76CAD584	Design of a High-Throughput Distributed Shared-Buffer NoC Router
7DC90A1F	TMTLS: Combine TM with TLS to Limit the Memory Contentions and Exploit the Parallelism in the Long-Running Transactions
80D7AD3B	A Dynamics Simulation Architecture for Robotic Systems
7F5E12D2	Metrics and models for reordering transformations
778A780E	A computer architecture and its programming language
7E7CB1C7	Implementation of a Transaction Level Assertion Framework in SystemC
810EA40C	Discrete wavelet transforms in VLSI
7E9002F5	A prototyping environment for hardware/software codesign in the COBRA project
81C97A3B	Performance and Power Analysis of High-Density Multi-GPGPU Architectures: A Preliminary Case Study
7FFC8C3F	Stream Processing in Triplet Based Architecture
7B60D05E	Distributed hardwired barrier synchronization for scalable multiprocessor clusters
80788D4C	Tool support for automating architectural knowledge extraction
7E8528EE	Novel IME instructions and their hardware architecture for ME ASIP
7FB10432	A Parallel Bit Map Processor Architecture for DA Algorithms
7DF33786	A VLSI architecture for video-object segmentation
7F19ED04	NewMadeleine: An efficient support for high-performance networks in MPICH2
7EC9B519	Design of transport triggered architecture processors for wireless encryption
766DE41E	Transactional Memory Coherence and Consistency
7FD450FC	Performance modeling and enhancement in real-time data flow architectures
7FBC1310	A scalable instruction queue design using dependence chains
5E1663FF	Fractional Frequency Reuse in distributed antenna systems in Cloud Radio Access Networks
79DCEA8F	Processor allocation strategies for multiprocessor database machines
80DA1217	Resource Discovery Algorithm Based on Small-World Cluster in Hierarchical Grid Computing Environment
78EA1337	A plausibility-driven approach to computer architecture design
7F43224D	An FPGA architecture for high speed edge and corner detection
7533BC4B	Superword-Level Parallelism in the Presence of Control Flow
7ED8344D	An MDA-Based System Development Lifecycle
7C5C60E9	DOP: a CPU core for teaching basics of computer architecture
81337FF5	VLSI architecture for HDTV motion estimation based on block-matching algorithm
7D677B8A	A partial-multiple-bus computer structure with improved cost-effectiveness
808312A2	Realization of virtual networks in the DECOS integrated architecture
756D6B51	Solution of partial differential equations on vector and parallel computers
80A66440	Architecture Optimization Based on Incremental Approach for Airplane Digital Distributed Flight Control System
8138D30A	Hybrid Timing Analysis of Modern Processor Pipelines via Hardware/Software Interactions
80A8B0C9	An introduction to the Neural DF architecture
7787A7ED	Real-time business intelligence system architecture with stream mining
815CEE97	Directions in DSP processors
79568F9A	Design and Capacity Evaluation of New mmWave-Based Multi-spot Beam Cellular System
7B72CFC9	Hardware adaptation for multimedia application case study: Augmented reality
80EB0F65	Using GPU to Accelerate Cache Simulation
7D815352	Toward the specification of an ISA for high performance computing engines. I. The hardware perspective
77DA6A32	Rigel: an architecture and scalable programming interface for a 1000-core accelerator
7E0052EB	An Architectural model for service-based software with ultra rapid evolution
7FAC93CC	Parallel Algorithm Design and Performance Evaluation of FDTD on 3 Different Architectures: Cluster, Homogeneous Multicore and Cell/B.E.
7E2DB45A	Architecture Exploration of High-Performance PCs with a Solid-State Disk
7E28D391	SAVE: Software Architecture Visualization and Evaluation
7F32695F	K-BACEE: knowledge-based automated component ensemble evaluation
75EAF93C	A distributed heterogeneous supercomputing management system
80626B80	A Router Architecture for Real-Time Point-to-Point Networks
7E074ECA	95%-lower-BER 43%-lower-power intelligent solid-state drive (SSD) with asymmetric coding and stripe pattern elimination algorithm
7CFDE2BE	Double-precision Gauss-Jordan Algorithm with Partial Pivoting on FPGAs
8005DA61	Adaptive Strassen and ATLAS's DGEMM: a fast square-matrix multiply for modern high-performance systems
7F314623	QoS-aware fully decentralized service assembly
81556260	OSI Reference Model--The ISO Model of Architecture for Open Systems Interconnection
7F7E3571	Floating-point unit in standard cell design with 116 bit wide dataflow
7EE2D585	A multi-agent architecture for intelligent home network service using tuple space model
7CC56FB6	Ancillary Service to the Grid Using Intelligent Deferrable Loads
7E20FE77	A high performance hardware architecture for multi-frame hierarchical motion estimation
7D1F88D1	Plan Based Distributed Complex Event Processing for RFID Application
80EE643C	Analysis and Synthesis of Dynamic Multicomputer Networks that Reconfigure into Rings, Trees, and Stars
7DC005C5	Multiprocessor algorithms for relational-database operators on hypercube systems
77D6A9B8	Data Flow Supercomputers
7EA8C839	A contextual resources use: a proof of concept through the APACHES' platform
81597633	Review of digital control laws for high-frequency point-of-load converters
755A7D97	The postroom computer: teaching introductory undergraduate computer architecture
7FA61C2D	A cycle-accurate ISS for a dynamically reconfigurable processor architecture
7D7A6381	Architecture And Automatic Task Planning For Integrated Sensor-based Robots
8054FDA8	Portable video supercomputing
810283F3	How Developers' Experience and Ability Influence Web Application Comprehension Tasks Supported by UML Stereotypes: A Series of Four Experiments
7540961B	Software-defined open-architecture modems: Historical review and the NILUS approach
8011E4F3	Differential based area efficient ROM-less Quadrature Direct Digital Frequency Synthesis
766A54DC	A computational model for static data flow machines
7F23F540	On group communication support in CORBA
6E87A127	An architecture for parallel multipliers
77CB8A8E	An Architectural Modeling Approach with Symmetric Alignment of Multiple Concern Spaces
811DD6C1	A controller chip for a scaleable ATM switch node
7DA0A7B9	Simplified logic design methodology for fuzzy membership function based robust detection of maternal modulus maxima location: A low complexity Fetal ECG extraction architecture for mobile health monitoring systems
814C5A18	ADDSS: Architecture Design Decision Support System Tool
80EF3C87	Ævol: A tool for defining and planning architecture evolution
7FBDE039	OCEAN: the open computation exchange and arbitration network, a market approach to meta computing
7B19C9AD	Research and practices on 3D networks-on-chip architectures
779A476D	System architecture and key technologies for 5G heterogeneous cloud radio access networks
7C2D4CCD	A 6-bit drift-resilient readout scheme for multi-level Phase-Change Memory
7FE7BADF	Efficient Microarchitectural Vulnerabilities Prediction Using Boosted Regression Trees and Patient Rule Inductions
7F721A6E	Generic multi-phase software-pipelined Partial-FFT on instruction-level-parallel architectures and SDR baseband applications
7E06D6C3	Data movement techniques for the pyramid computer
808A6AD0	A sharable e-Learning platform based on Cloud computing
646FBD3E	Highly concurrent computing structures for matrix arithmetic and signal processing
7DB4C661	A cost-effective substantial-impact-filter based method to tolerate voltage emergencies
80F64C18	Secure delegation of tasks in distributed systems
7EB1017E	Sort vs. Hash Revisited: Fast Join Implementation on Modern Multi-Core CPUs
8071D84A	Exploiting multi-grained parallelism in reconfigurable SBC architectures
80ED746B	Pointer cache assisted prefetching
5A644320	Radio access sharing strategies for multiple operators in cellular networks
80D37426	A Novel Approach of Synthesizing Low Power VLSI Architecture
7E5AF858	Slack allocation based co-synthesis and optimization of bus and memory architectures for MPSoCs
80F01930	A system architecture for fault tolerance in concurrent software
7D85F589	Chameleon: Virtualizing idle acceleration cores of a heterogeneous multicore processor for caching and prefetching
7E452B89	Joint Prediction Algorithm and Architecture for Stereo Video Hybrid Coding Systems
7D340B4D	Developing a heterogeneous intrusion tolerant CORBA system
087064DF	Processor Description Languages
7D6F780D	GAARP: a power-aware GALS architecture for real-time algorithm-specific tasks
7BBCDD5D	MP/C: A multiprocessor/computer architecture
8177B8F4	Low-Complexity Nonlinear Adaptive Filter Based on a Pipelined Bilinear Recurrent Neural Network
7E269757	Application specific parallel architectures
7901F83D	Gigabit local area networks: a systems perspective
7FEB7D3A	Evaluating the Use of AOP and MDA in Web Service Development
769897BA	Computer architecture and mental models
7F41A30F	Hydra: A Block-Mapped Parallel Flash Memory Solid-State Disk Architecture
7DE72809	Research of Dynamic SOA Collaboration Architecture
77AECF42	Weak infinite-dimensionality in Cartesian products with the Menger Property
81755784	An Application-Specific Design Methodology for STbus Crossbar Generation
778A7786	A Self-Reconfigurable Platform for Scalable DCT Computation Using Compressed Partial Bitstreams and BlockRAM Prefetching
7DAF7FBE	A trace transformation technique for communication refinement
7F39DCAE	An adaptive hash join algorithm on a network of workstations
80D50B1E	Dynamic code mapping for limited local memory systems
811223F2	Sunder: a programmable hardware prefetch architecture for numerical loops
7FCD7B74	Logic Simulation On Massively Parallel Architectures
7E485D1E	Modeling Contextual Concerns in Enterprise Architecture
7F47C7A3	Evolving dependable real-time systems
79FB6E30	Efficient Notification Ordering for Geo-Distributed Pub/Sub Systems
72ACEAC0	Assessment of software system presentation layers based on an ECORAM reference architecture model
7EA5C3B8	Providing customized assistance for software lifecycle approaches
7E1D4543	A Generic IP Core of the Identical Forward and Inverse 12/36-Point MDCT Architecture and an Architectural Model Simulation Toolbox
7ECA71E6	Type-2 fuzzy sets for computing with words
7D8B20A6	Two-Layered Confabulation Architecture for an Artificial Creature's Behavior Selection
7DC26BAE	Noise-predictive decision-feedback detection for multiple-input multiple-output channels
811411F7	A Power and Energy Exploration of Network-on-Chip Architectures
7EC12F50	Transformation of SDL specifications for system-level timing analysis
7D71E4B6	The Implementation and Evaluation of Hardware/Software Co-Design Method for Fast Image Processing via FPGA
7F660A8A	Patch Renderer: a new parallel hardware architecture for fast polygon rendering
7FF62557	History Index of Correct Computation for Fault-Tolerant Nano-Computing
8040AAF1	Stream-interleaved pipelined RISC processor design for SIMD and MIMD system development
7E4A47BF	ORTEGA: An Efficient and Flexible Software Fault Tolerance Architecture for Real-Time Control Systems
7E49592D	Architectural prototyping: an approach for grounding architectural design and learning
7D7BC3A9	Adjustable-Cost Overlays for Runtime Compilation
7E3DCBA5	A Novel Hybrid Parallel-Prefix Adder Architecture With Efficient Timing-Area Characteristic
80AD1C7C	PARDIS: CORBA-based Architecture for Application-Level Parallel Distributed Computation
7E372C93	SIGMA: A VLSI Chip for Galois Field GF(2m) Based Multiplication and Division
779E5BB8	A Conceptual Framework for Computer Architecture
75BFEA77	Real-time DKS on a single chip
7F6D2C81	Handling borders in systolic architectures for the 1-D discrete wavelet transform for perfect reconstruction
80BF401E	Creating an Elliptic Curve arithmetic unit for use in elliptic curve cryptography
7EF710D8	A Web Service to Generate Program Coprocessors
753B8B73	Developing Vehicular Data Cloud Services in the IoT Environment
80A79BEF	The Warp Computer: Architecture, Implementation, and Performance
7EF12EDA	Coprocessor Computing with FPGA and GPU
7F85A033	Automated techniques for energy efficient scheduling on homogeneous and heterogeneous chip multi-processor architectures
80CF528F	A Systolic Design-Rule Checker
7E004CF8	Multi-standard sub-pixel interpolation architecture for video Motion Estimation
804E8D09	ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement
7D8C6603	Flexible Datapath Synthesis through Arithmetically Optimized Operation Chaining
7F835E57	A high-level analytical model for application specific CMP design exploration
7CBF4DD9	The role of computer technology in applied computational chemical-physics
7E69D72B	Prediction router: Yet another low latency on-chip router architecture
7EB7E7B1	Combining software and hardware monitoring for improved power and performance tuning
0C1711FE	In-depth analysis of x86 instruction set condition codes influence on superscalar execution
8021531A	SPBCA: Semantic Pattern-Based Context-Aware Middleware
7FFAC0B7	Method and architecture design for motion compensated frame interpolation in high-definition video processing
7D3B7280	Speed-up of RISC processor computation using ADAPTO
7E887576	Intrusion tolerant distributed object systems: project summary
7F063189	Channel Operations in the Residue Number System with Special Modulus on Hardware
7EAB51DB	Hardware/Software Codesign Architecture for Online Testing in Chip Multiprocessors
7EEC3593	Crystals and Snowflakes: Building Computation from Nanowire Crossbars
76158B3A	Investigation of suitable DSP architecture for efficient FPGA implementation of FIR filter
7FA03ECA	The blue-c distributed scene graph
7DE9B9D2	Color Image Compression on Spiral Architecture using Optimized Domain Blocks in Fractal Coding
8000CEDE	RFID system management: state-of-the art and open research issues
7F2C6A4F	Coordinate Rotation Based Low Complexity N-D FastICA Algorithm and Architecture
7A7C3779	Software and the Concurrency Revolution
80B36652	Dynamically Reconfigurable Split Cache Architecture
802449D5	Architectural support for uniprocessor and multiprocessor active memory systems
79F88EA9	Block sparse Cholesky algorithms on advanced uniprocessor computers
7D8E4637	Optimal design of a CMOS op-amp via geometric programming
815C0DBE	A primer on memory consistency and cache coherence
7CED0E1E	SpMT WaveCache: Exploiting Thread-Level Parallelism in WaveScalar
7E66511E	A mid-texturing pixel rasterization pipeline architecture for 3D rendering processors
7E927AC9	Mobile relay and group mobility for 4G WiMAX networks
7D443872	Architecture implementation of an improved decimal CORDIC method
61FF1144	Evaluation of MP-SoC interconnect architectures: a case study
840B65CB	Maps of finite powers of metric spaces (recursive conditions for spaces at work)
7E728949	Designing a Dependable and Fault-Tolerant Semiautonomous Distributed Control Data Collection Network With Opportunistic Hierarchy
7D8DC3D4	Unified method for optimization of several video coding algorithms on general-purpose processors
7DA3E323	Bipartite Modular Multiplication Method
802FF6F9	A parallel k-partition method to perform Montgomery Multiplication
7E37334D	Pipeline analog-to-digital converters with radix <2
7FAD2936	Securing distributed adaptation
7E4949DA	A Formal Description of Web Services Container Architecture
7B6D4F12	Bit vector architecture for computational mathematical morphology
620B936C	Towards software defined cognitive networking
7ED75FFA	Coordination of multiple AGVs in an industrial application
7A7D8ED6	Hierarchical function distribution - a design principle for advanced multicomputer architectures
81164632	Implementation of threshold-based diagnostic mechanisms for COTS-based applications
7E7B5778	The architecture of virtual machines
80DFA882	Area-efficient parallel-prefix Ling adders
7D19B726	An Adaptive Middleware Framework for Optimal Scheduling on Large Scale Compute Clusters
7F15BA8E	Mapping of neural networks onto programmable parallel machines
7EFB7F1A	Happy patrons make better tippers: creating a robot waiter using Perseus and the Animate Agent architecture
81754E5D	A Study on the Floating-Point Adder in FPGAS
7D50C9AE	Developing a traceable domain reference architecture to support clinical trials at the National Cancer Institute. An experience report
7D441EAE	Next generation data interchange: tool-to-tool application program interfaces
7C2E68FB	A Mixed-Decimation MDF Architecture for Radix- $2^{k}$ Parallel FFT
7DCCB038	The Mercury Interconnect Architecture: a cost-effective infrastructure for high-performance servers
7E0CADCF	Study on microgrid operation control and black start
7D6D668D	Asymmetric Core Computing
7D1F4601	VAX vector architecture
80675330	Programmable presence virtualization for next-generation context-based applications
7DA9B5A6	Modified Euclidean algorithm for finite field inversions
7FBA5A08	FANFARE for the common flow
79108986	Future Computers: Logic, Data Flow, ..., Control Flow?
80B64426	Power analysis of hardware based motion estimation in a heterogeneous reconfigurable environment
803AC982	A Novel Pipelining Scheme for Network-on-Chip Router
5A721520	A taxonomy for enterprise architecture framework
7E48AED6	A time multiplexed architecture for neural networks using quantum devices
7FAA13D5	Research of Grid Scheduling Algorithm Based on P2P_Grid Model
802A915D	Modeling of X-ray CT image by using revised GMDH-type neural networks with sigmoid functions
7FB5B48E	An Architecture Of A Dataflow Single Chip Processor
7D653B6E	Codesign for Systems and Applications: Charting the Path to Exascale Computing
8090419E	Just what is an op-code?: or a universal computer design
7CED0DAE	Connectivity as a Service: Outsourcing Enterprise Connectivity over Cloud Computing Environment
7FC6E4F5	A multi-agent operator interface for unmanned aerial vehicles
5D0300CD	The Architecture Based Design Method
7F47AB2C	Protocol architecture for universal personal computing
7EBB753A	Fast Multiple Inverse Transforms With Low-Cost Hardware Sharing Design for Multistandard Video Decoding
70E50A11	Design and Development of Integrated, Secured and Intelligent Architecture for Internet of Things and Cloud Computing
804B6208	A Pollution Alleviative L2 Cache Replacement Policy for Chip Multiprocessor Architecture
787DA8C2	P-SOCRATES: A Parallel Software Framework for Time-Critical Many-Core Systems
7F69CB4E	An 8.6 mW 25 Mvertices/s 400-MFLOPS 800-MOPS 8.91 mm $^{2}$ Multimedia Stream Processor Core for Mobile Applications
75770566	Breaking the on-chip latency barrier using SMART
7B5E506F	Program behavior prediction using a statistical metric model
7EA56D54	Performance evaluation on a real-time database
7F7281A1	Managing Resource Repository of a Software Product Line with Feature Model
7F1F1867	A simulation suite for Lattice-Boltzmann based real-time CFD applications exploiting multi-level parallelism on modern multi- and many-core architectures
7EFB586C	The crossed cube architecture for parallel computation
80006D0B	Error detection and handling in a superscalar, speculative out-of-order execution processor system
7F47620F	On the design of selective coefficient DCT module
7F77C22F	Efficient on-chip global interconnects
8048BB39	Simulating free-space optical computing architectures
812547FB	SecBus: operating system controlled hierarchical page-based memory bus protection
7FBB481F	A hardware/software co-solution to achieving high throughput required by motion estimation part in H.264/AVC HDTV real-time application
80E44D5A	A stochastic model for heterogeneous computing and its application in data relocation scheme development
815E828E	CADRE: Cycle-Accurate Deterministic Replay for Hardware Debugging
7ECCBF2F	Two-Tier Multi-tenancy Scaling and Load Balancing
77BFC112	Partitioned Matrix Algorithms for VLSI Arithmetic Systems
7F2824D7	High performance hardware architectures for one bit transform based single and multiple reference frame motion estimation
80EC7277	Implementation of a reconfigurable data protection module for NoC-based MPSoCs
7F041151	System effects of interprocessor communication latency in multicomputers
10A14131	A Case for Tamper-Resistant and Tamper-Evident Computer Systems
7DF0502D	Analytical Evaluation and Optimization of the Analog-to-Digital Converter in Software Radio Architectures
803D2BE8	Information integration platform for CIMS
80E265E8	The Evaluation of Reliability Based on the Software Architecture in Neural Networks
7F44FC20	Configurational Workload Characterization
7B64A232	Accelerating neuromorphic vision algorithms for recognition
808160ED	VLSI architectures for discrete wavelet transforms
77372333	How to use SimPoint to pick simulation points
7D6CA850	A user-level secure grid file system
7E6A16C7	A survey of multicore processors
7ED70854	A reusable architecture design and implementation for inverse quantization of MP3 decoding
7CFEE6C1	From algorithm and architecture specifications to automatic generation of distributed real-time executives: a seamless flow of graphs transformations
7BF6FBB4	Cloud Computing with DNA Cognitive Architecture in the Context of Turing's "Unsinkable" Titanic Machine
7D179C3D	Grid Resource Organization and Discovery Based on Hyper Topology Space
811262B1	On distributed multimedia presentational applications: functional and computational architecture and QoS negotiation
7E7C4BD1	Area-efficient reed-solomon decoder design for optical communications
5A9512E9	UbiTerm: a hand-held control-center for user's activity mobility
7F891F03	Application domains for fixed-length block structured architectures
7B268716	Energy-aware routing in hybrid optical network-on-chip for future multi-processor system-on-chip
6285BD34	Design of a Battery Management System based on matrix switching network
7F81B8D7	A Programmable, Maximal Throughput Architecture for Neighborhood Image Processing
7DC0ADEE	The cascade-correlation learning architecture
7E7D5B16	TEODACS : A new vision for testing dependable automotive communication systems
816F71A3	A distributed e-education system based on the service oriented architecture
7F016665	Overview of a Software Defined Downlink Inner Receiver for Category-E LTE-Advanced UE
7FFD3F15	A blackboard architecture for intelligent assistance in software maintenance
801C69AE	CARAT: Context-aware runtime adaptive task migration for multi core architectures
7DC4E779	Scheduling interval orders in parallel
7F481D5F	A distributed active response architecture for preventing SSH dictionary attacks
77C322C3	Genetic list scheduling algorithm for scheduling and allocation on a loosely coupled heterogeneous multiprocessor system
7D0703B3	An industrial experience in reverse engineering
82611B76	Simulation Bridge: a framework for multi-processor simulation
79249C1D	Evolving artificial neural network ensembles
7AEDEA24	SNAP: A VLSI architecture for artificial intelligence processing
7F06F069	Transparent Symmetric Active/Active Replication for Service-Level High Availability
8178D3A2	System Architectures Enabling Reconfigurable Laboratory-Automation Systems
7ECF388C	A knowledge-based environment for modeling and simulating software engineering processes
5CD8B884	Performance analysis of Coordinated MultiPoint (CoMP) in long term evolution-advanced
7B0389CA	Service Deployment in Cloud
7B622D4F	Minimal pipeline architecture — an alternative to superscalar architecture
6910FC47	Analysis of the effect of LUT size on FPGA area and delay using theoretical derivations
7D004385	Design of an adaptive cache coherence protocol for large scale multiprocessors
83EA349F	Imposing coarse-grained reconfiguration to general purpose processors
7E0C5D85	A 60 MBd, 480 Mb/s, 256 QAM decision-feedback equalizer in 1.2 mu m CMOS
8150DE9C	Distributed virtual environments-an active future?
5DAE82F5	Software, Component, and Service Deployment in Computational Grids
75945E0A	Study of intelligent cooperation system of road construction machinery groups based on multi-agent
7D363901	Massive supercomputing coping with heterogeneity of modern accelerators
7E22A36A	Rapid Design Space visualisation through hardware/software partitioning
65EF7DF9	Dynamic Problem-Oriented Redefinition of Computer Architecture via Microprogramming
7DA936A1	A cost-effective load balanced adaptive routing scheme for mesh-connected networks
768D2F73	Modeling multicomputer systems with PARET
80E9CBF6	Side-channel attack pitfalls
7D32A483	FPGA and ASIC convergence
7E70EFC5	Match Sensing Using Match-Line Stability in Content-Addressable Memories (CAM)
7F03BA6D	Fast place and route approaches for fpgas
7EF179C8	An architectural approach to autonomic computing
80B3C0BE	An Interprocedural Code Optimization Technique for Network Processors Using Hardware Multi-Threading Support
7ED73ED9	Strategic directions in computer architecture
7EA8F671	Better global scheduling using path profiles
5A28D6FE	Cortical Maps of Sensorimotor Spaces
6FD4A9C2	Overview of Metaheuristics Methods in Compilation
7569200E	The undergraduate curriculum in computer architecture
8143B29C	Proposal to solve workload problems in the simulator of the Wolf architecture
74F9142F	CMT-bone: A Mini-App for Compressible Multiphase Turbulence Simulation Software
802DBC2F	Architecture/Compiler Synergism in GaAs Computer Systems
7D261B2B	A mobile agent infrastructure for terminal, user, and resource mobility
7F3D0E49	Efficient and scalable cache coherence schemes for shared memory hypercube multiprocessors
814DF5AE	Half-DRAM: a high-bandwidth and low-power DRAM architecture from the rethinking of fine-grained activation
80C63B02	Placement and routing tools for the Triptych FPGA
7D28DC93	Improving workload balance and code optimization in processor-in-memory systems
8149DEB8	Generating a pattern-based application development environment for Enterprise JavaBeans
7A40635A	Low-Latency Sequential and Overlapped Architectures for Successive Cancellation Polar Decoder
7DDFD8B0	Scheduling Strategies for Cycle Scavenging in Multicluster Grid Systems
7F16A068	Secure execution environments through reconfigurable lightweight cryptographic components
7A3D32C7	The Yorktown Simulation Engine
7E730031	Instruction set architecture enhancements for video processing
807D3955	FISHNET: a distributed architecture for high-performance local computer networks
63A1A81B	Quantifying the Energy Efficiency Challenges of Achieving Exascale Computing
7E618766	A processor architecture for Horizon
7F3F0651	Memory-Efficient Pipelined Architecture for Large-Scale String Matching
80AF3984	NCSLab: A Web-Based Global-Scale Control Laboratory With Rich Interactive Features
7EB79354	Accelerating the reduction to upper Hessenberg, tridiagonal, and bidiagonal forms through hybrid GPU-based computing
75B87D9E	STiNG: A CC-NUMA Computer System for the Commercial Marketplace
7F9F63C2	Replica selection in the Globus Data Grid
7E7AA9B2	Disconnected Operation in a Distributed File System
77AE9316	The virtual write queue: coordinating DRAM and last-level cache policies
80E59083	The performance and scalability of distributed shared-memory cache coherence protocols
7FB8FE61	Using an Affective Attention Focus for Improving the Reasoning Process and Behavior of Intelligent Agents
7EEC96B3	A Hierarchical Formal Framework for Adaptive N-variant Programs in Multi-core Systems
7CF9D9D7	Communication Architectures for System-on-Chip
8056709A	Fundamentals of optical interconnections-a review
7F0D0751	Nahalal: Cache Organization for Chip Multiprocessors
7D98098E	Systolic algorithms and a memory-based design approach for a unified architecture for the computation of DCT/DST/IDCT/IDST
7EB17B3B	A Survey of Software-Defined Networking: Past, Present, and Future of Programmable Networks
7EE30E9B	Design decisions influencing the UltraSPARC's instruction fetch architecture
80B51A1C	POND: The Power of Zone Overlapping in DHT Networks
7CFC46C6	A performance evaluation methodology for computer systems
811187F7	FERMTOR: A Tunable Multiprocessor Architecture
7808238B	Reconfigurable processor architectures
77114914	Strategies for Managing the Register File in RISC
802B242E	Systems engineering for distributed live, virtual, and constructive (lvc) simulation
7802B91B	Shift add approach based implementation of RNS-FIR filter using modified product encoder
7E385EC1	Environment for Teaching and Development of Mobile Robot Systems
8089A46D	Compiler support for scalable and efficient memory systems
7EFD6ED4	Finite-difference time-domain on the cell/B.E. processor
8144F0A8	Web-Services-Based Resource Discovery Model and Service Deployment on HealthGrids
7F006DF8	High efficient H.264/AVC deblocking filter architecture for real-time QFHD
8087710E	A statistically rigorous approach for improving simulation methodology
7E2880AF	Multistage Software Routers in a Virtual Environment
7DCC5540	Embedding hierarchical hypercube networks into the hypercube
7DD06D1B	Virtual prototyping AADL architectures in a polychronous model of computation
8108DAC8	A novel video signal processor with reconfigurable pipelined architecture
7FC44205	Identifying Architectural Change Patterns in Object-Oriented Systems
7937E199	Cooperative Hierarchical Cellular Systems in LTE-A Networks
7CFBB7B6	Fei Teng 64 Stream Processing System: Architecture, Compiler, and Programming
7F15F57B	A Methodology Based on Maximal-Profit Spanning Tree for Designing Application Specific Networks on Chip (ASNOC)
810EA2E1	Software Architecture for Extensible Context-Aware Systems
7E6571BA	Decentralized mediation security
7D4693D0	Shadow Stacks-a hardware-supported DSM for objects of any granularity
7DC4EC38	A Cost-Efficient Bit-Serial Architecture for Sub-pixel Motion Estimation of H.264/AVC
7D9CFCE3	AsAP: An Asynchronous Array of Simple Processors
82356EE0	Protection in elastic optical networks
81270A4F	Analysis of temporal-based program behavior for improved instruction cache performance
805853AC	The design of the microarchitecture of UltraSPARC-I
816EAE2B	Evaluation of fault handling of the time-triggered architecture with bus and star topology
754A68A5	Data parallel algorithms
80091F1E	Tempest: Soft state replication in the service tier
7E70C2E2	Automatic communication refinement for system level design
80A1EFAE	A Speculative Trace Reuse Architecture with Reduced Hardware Requirements
7EA0F981	Quantitative global dataflow analysis on virtual instruction set simulators for hardware/software co-design
6F4B6DD0	Testability access of the high speed test features in the Alpha 21264 microprocessor
58D6FB77	A high speed 256-bit carry look ahead adder design using 22nm strained silicon technology
7D21E6D1	Using hints to reduce the read miss penalty for flat COMA protocols
585044DC	Live demonstration: Handwritten digit recognition using spiking deep belief networks on SpiNNaker
7F79F068	A Data Analysis Method for Software Performance Prediction
7D182547	A 54*54-b regularly structured tree multiplier
7F01BE39	Throughput-Effective On-Chip Networks for Manycore Accelerators
7EE959FD	Software Agent Design with Real Time Scheduling for Embedded Systems
7662467D	PA-RISC to IA-64: transparent execution, no recompilation
7D535F77	MSS: message-based systolic structures for real-time signal processing applications
783FE8AE	A highly parallel SAD architecture for motion estimation in HEVC encoder
7D87672E	Hardware-efficient distributed arithmetic architecture for high-order digital filters
810CD4ED	Evaluating the Impact of Fault Recovery on Superscalar Processor Performance
7DAF0ADD	Learning nanotechnology through crossbar-based architecture and Carbon Nanotube(CNT) FETs
7BB43E23	Simulation analysis of data-sharing in shared memory multiprocessors
7DFA2171	Scaling secure group communication systems: beyond peer-to-peer
70E64F04	A quantitative cross-architecture study of morphological image processing on CPUs, GPUs, and FPGAs
7C3E0375	Tagged architecture and the semantics of programming languages: Extensible types
784538F9	An Efficient List Decoder Architecture for Polar Codes
813964BB	A 32-bit microprocessor with high performance bit-map manipulation instructions
7DD9AC39	Design of a Reconfigurable Embedded Data Cache
7E2EA595	ARRA: Application-guided reliability-enhanced registerfile architecture for embedded processors
7CB00AF3	A stratified approach to specifying, designing, and building knowledge systems
80E62BD2	Energy-efficient pipelines
772359FF	Characterizing architecture description languages for software-intensive systems-of-systems
7E828D6F	GRIPLAB 1.0: Grid Image Processing Laboratory for Distributed Machine Vision Applications
7DDAEDE0	Performance comparison of real-time architectures using simulation
0CA86D71	ZMOB: A Mob of 256 Cooperative Z80A-Based Microcomputers
77918835	sNICh: efficient last hop networking in the data center
80B7484B	SEMCS: A Precise Memory-Hierarchy Simulation Framework on Parallel Full-System Simulator
78495326	A design study of a shared resource computing system
835806D1	Software-Defined Network Function Virtualization: A Survey
7D6A1A26	The design of an asynchronous MIPS R3000 microprocessor
7EE5F65F	Evaluation and measurement of multiprocessor latency patterns
8162E5D1	Real-time classification based on color and texture attributes on an FPGA-based architecture
80DE08A9	Towards a Java bytecodes compiler for Nios II soft-core processor
773DAB7C	Split-radix fast cosine transform algorithm
7E688CC1	A Two-Stage Rate Control Mechanism for RDO-Based H.264/AVC Encoders
81791709	Memory access overhead reduction for a digital color copier implementation using a VLIW digital signal processor
7EA3A05C	Exploring Approaches of Integration Software Architecture Modeling with Quality Analysis Models
7F43CA71	Towards the Integration of Quality Attributes into a Software Product Line Cost Model
7FE935EC	Embedded reconfigurable DCT architectures using adder-based distributed arithmetic
76FEC8DF	Accelerating a C++ CFD code with OpenACC
814F95DE	The lifting-based DWT filter hardware design for JPEG2000
7DB26E41	Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms
7CFCBA84	Describing software architecture styles using graph grammars
8142458C	pSHS: a scalable parallel software implementation of Montgomery multiplication for multicore systems
799FA52F	Parallel Job Scheduling with Overhead: A Benchmark Study
7E775AA3	Architecture and Software Implementation of HDTV Video Decoder on a Singlechip, MPEG Decoder
8104B1A9	The InfoPad multimedia terminal: a portable device for wireless information access
7EC37B56	Evolving System Services to Meet Application Requirements
7EF81D7B	Error detection by duplicated instructions in super-scalar processors
7EA0FCB7	Resolving requirement conflicts through non-functional decomposition
7AB3221A	0.5V operation and performance of nonvolatile SRAM cell based on pseudo-spin-FinFET architecture
80E9E266	Towards Context-Aware Product-Family Architectures
7F793FCD	Distributed component technologies and their software engineering implications
81720880	A Novel Hardware Assisted Full Virtualization Technique
7E08DB89	Optimizations enabled by a decoupled front-end architecture
7E0C0A02	Managing complex and varied data with the IndexFabric/sup TM/
12F24F5C	Morph Scenarios for the Integrated Radar-Tracker
816E7378	Context-aware address translation for high performance SMP cluster system
7FE90B67	GPU Implementation of the Branch and Bound Method for Knapsack Problems
77CF8707	A Computation Model of Parallel Solution of Linear Equations
800E5205	Tool support for systematic class identification in object-oriented software architectures
80352E49	Conflict driven scan chain configuration for high transition fault coverage and low test power
7F6F29A7	Instruction scheduling for instruction level parallel processors
7E44E6CF	An Ontology-Based Semantics for the Motivation Extension to ArchiMate
7DCDE59C	Towards an H.264/AVC HW/SW Integrated Solution: An Efficient VBSME Architecture
7EFB8E37	A low power and variable-length FFT processor design for flexible MIMO OFDM systems
80EBE6A7	Intelligent Storage Architecture and Key Technologies Research
7FE3CFF3	Synchronous/asynchronous Ethernet networking for mixed criticality systems
7DA2FCB1	Distributed Simulation of AADL Specifications in a Polychronous Model of Computation
7C86756E	A Performance Comparison of Three Contemporary 16-bit Microprocessors
7F2CA503	A High-Performance Sum of Absolute Difference Implementation for Motion Estimation
7EB491DE	Multi-objective design space exploration using genetic algorithms
75D315A1	Computer architecture visualisation techniques
7DCAC5D8	Automatic Verification of In-Order Execution In Microprocessors with Fragmented Pipelines and Multicycle Functional Units
6BE18D00	Matchmaking: distributed resource management for high throughput computing
80E6550C	Combining static and dynamic views for architecture reconstruction
7E4951DF	Semi-parallel reconfigurable architectures for real-time LDPC decoding
7F7DC03E	Agent Based Semantic Interoperability between Agents and Semantic Web Languages
751AD04D	A PCI bus simulation framework and some simulation results on PCI Standard 2.1 latency limitations
7E8647B4	GPU powered CNN simulator (SIMCNN) with graphical flow based programmability
7ABA86DE	Mechanisms of component‐oriented software development
8331717A	Performance of differential power-processing submodule DC-DC converters in recovering inter-row shading losses
7EE13385	Heterogeneous Two-Level Logic and Its Density and Fault Tolerance Implications in Nanoscale Fabrics
816162FB	Emergence of perceptual states in nonlinear lattices: A new computational model for perception
7EF78176	Reconfiguration technique for reducing test time and test data volume in Illinois Scan Architecture based designs
7FA7C015	Optimizing non-blocking collective operations for infiniband
7EA2724A	An Approach for Incorporating Rollback through Perfectly Reversible Computation in a Stream Simulator
80978B02	Decoupled parallel algorithm for robot inertia matrix computation
7F5EF0D6	A Formal Approach to Frequent Energy Adaptations for Multimedia Applications
7E1F4BC1	End-to-end transactions in three-tier systems
7CFADA56	A Novel Technique for Real-Time Internet Radio Recorder on Non-DSP Embedded System
7E60216F	A Negotiation Mechanism for Advance Resource Reservations Using the Alternate Offers Protocol
7F5275DF	Optimum power tracking among series-connected power sources with uniform voltage distribution
7FFC0192	Java Security: A Ten Year Retrospective
7F76AC1B	Evaluation of Design Alternatives for a Multiprocessor Microprocessor
815CAF8C	Hardware/software tradeoffs for increased performance
807623FE	Runtime visualization of computer architecture simulations
78A8D1AB	High level performance model based design space exploration for energy-efficient designs on FPGAs
7DC532CB	Research on the Method of C4ISR Capability Requirements Logic Validation Based on DODAF2.0
8037A4A0	A real-time system for power quality testing
7D42287C	Design space exploration for a DT-CNN
7DE6DC54	Analyzing the Effects of Multicore Architectures and On-Host Communication Characteristics on Collective Communications
7B30EF42	Power Aware Computing on GPUs
7E580B2E	The time-triggered architecture
80B03A07	Distributed control plane architecture of next generation IP routers
5D57AFF3	Lessons on Converting Batch Systems to Support Interaction
80B94AAA	Reuse in reverse engineering
80AD870A	A Reconfigurable LFSR for Tri-standard SDR Transceiver, Architecture and Complexity Analysis
7D9F0590	BAG real-time distributed operating system
7DDB3A1C	Pre-synthesis Queue Size Estimation of Streaming Data Flow Graphs
7E01B7C3	PET 3D iterative reconstruction on Cell BE
7ED53D2B	From Autonomic Computing to Autonomic Networking: An Architectural Perspective
811002DB	Parallel Option Pricing with BSDE Method on GPU
68EC213D	Remote and partial reconfiguration of FPGAs: tools and trends
5F675680	Teaching computer architecture/organisation using simulators
80F38EB8	Architectural Enhancement and System Software Support for Program Code Integrity Monitoring in Application-Specific Instruction-Set Processors
83A404E2	Assessment of Rear-Surface Processing Strategies for III–V on Si Multijunction Solar Cells Based on Numerical Simulations
808C98AD	Cross-Platform Performance Prediction of Parallel Applications Using Partial Execution
807DEF22	Independent performance modeling of parallel architectures and algorithms
7BF968B5	Amdahl's Law in the Multicore Era
7E922654	Scalable architecture for on-chip neural network training using swarm intelligence
7EC105A1	An introduction to the portable parallel programming language Seymour
7CF2C97F	Tool to support computer architecture teaching and learning
8038DC16	A DSP nanosystem with defect tolerance
80B07F96	Security Management Areas in the Inter-cloud
7FB9EAF7	A pipelined architecture of fast modular multiplication for RSA cryptography
813C5CEE	A single chip vector quantization processor for real-time speech coding
80EB0D66	The feature-architecture mapping (FArM) method for feature-oriented development of software product lines
74C59BAA	Hierarchical Service Oriented Architecture for Development of Autonomic Systems
7E0B2B62	A Memory-Optimized Bloom Filter Using an Additional Hashing Function
7ADC4521	Cell design and comparative evaluation of a novel 1T memristor-based memory
7D67E47C	A feasibility study of UML in the software defined radio
7E1BE4F0	Trading off higher execution latency for increased reliability in tile-based massive multi-core architectures
7E856173	A pattern selection algorithm for multi-pattern scheduling
7E61FEC0	Performance simulation modeling for fast evaluation of pipelined scalar processor by evaluation reuse
8128000A	Dynamic Evolution of Web-Based Systems
7F7307DA	On supercomputing with systolic/wavefront array processors
7A6916BA	Walk-time techniques: catalyst for architectural change
738AC39A	Error detecting refreshment for embedded DRAMs
7D8DC04A	The resource sharing system: dynamic federate mapping for HLA-based distributed simulation
7B18B880	The computer aided design of processor architectures
7E1236DC	Efficient systolic array for linear discriminant function classifier
83CB00B8	Online Ensemble Learning: An Empirical Study
761EF907	Let's evaluate performance algebraically
7F9348E8	Path clustering in software timing analysis
7F3D7F31	Fast, Accurate and Detailed NoC Simulations
802DAB81	Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping
816494B5	SAGA: the first general-purpose on-line arithmetic co-processor
80D0EF9F	WebCore: architectural support for mobileweb browsing
70C143F3	A cluster-based active router architecture supporting video/audio stream transcoding service
752C5DCB	Wafer-scale optimization using computational availability
80644864	Extended Split-Issue: Enabling Flexibility in the Hardware Implementation of NUAL VLIW DSPs
1061FBFF	RAPIDbus: Design of an Extensible Multiprocessor Structure.
8011ADC2	A new time distributed DCT architecture for MPEG-4 hardware reference model
755674D7	Programmable bus/memory controllers in modern computer architecture
7DFE7317	Avoiding architectural degeneration: an evaluation process for software architecture
800D309F	Exploiting reconfigurable SWP operators for multimedia applications
7DBF8F9F	A New Trust Mechanism with Penalty and Bonus Based on Agent in Grid Market
7DC4EE3C	PSECMAC: A Novel Self-Organizing Multiresolution Associative Memory Architecture
7D38333A	Use of Student Experiments for Teaching Embedded Software Development Including HW/SW Co-Design
80ED2A87	Eventizing applications in an adaptive middleware platform
7F75D182	Collective value QoS: a performance measure framework for distributed heterogeneous networks
7FA7BC65	Decoupled access DRAM architecture
8167FE75	An automated profiling subsystem for QoS-aware services
810D3C49	A parallel architectural implementation of the New Three-Step Search algorithm for block motion estimation
7D02DDB0	An examination of the current state of IPSE technology
7FDEE5B9	Debug methodology for the McKinley processor
7CE95D7B	Analytic evaluation of shared-memory architectures
77AC3079	Reusability in Programming: A Survey of the State of the Art
8072788A	Multiterminal net routing for partial crossbar-based multi-FPGA systems
81533D6C	Efficient SIMD Arithmetic Modulo a Mersenne Number
7E63D03B	Systemic computation: A model of interacting systems with natural characteristics
7B202931	Exact analysis of the cache behavior of nested loops
7DEDFF6C	Software and Hardware Co-designed Multi-level TLBs for Chip Multiprocessors
7DA24C52	A fault-tolerant architecture based on autonomous replicated objects
8009CBFA	A Dynamic Pressure-Aware Associative Placement Strategy for Large Scale Chip Multiprocessors
7F4E13D0	Validation of executable application models mapped onto network-on-chip platforms
8071FDD5	Parallel searching techniques for routing table lookup
80680152	KCM: A Knowledge Crunching Machine
0217CF53	Storing and generalizing multiple instances while maintaining knowledge-level parallelism
814DF75E	Fault tolerance assessment of PIC microcontroller based on fault injection
7E383E60	Interoperable Web Services for Computational Portals
5EB3598D	Distributed virtual environments for military training applications: Trends and challenges
8130C1D1	A New Finite-Field Multiplier Using Redundant Representation
807D9BA7	Generation of Executable Representation for Processor Simulation with Dynamic Translation
7EB7C726	Architecture support for 3D obfuscation
5CCC2FDD	Computer Architecture: Pipelined and Parallel Processor Design
5E4B189C	Chapter 8 Self-Assembled Computer Architectures
7D5E6957	High-Level Modeling and Exploration of Reconfigurable MPSoCs
7FB8E964	ATRIUM: Software Architecture Driven by Requirements
8070C34A	PAPA - packed arithmetic on a prefix adder for multimedia applications
7EB9DA10	Understanding any IDL lesson one: DCE and CORBA
80FADC4C	Two-Dimensional Framework for Analyzing Variabilities in Software Product Lines
7CFA6214	Effect of traffic localization on energy dissipation in NoC-based interconnect
7D406394	Cost-free low-power test in compression-based reconfigurable scan designs
7F8B15BE	An automated deep space communications station
5E4261A9	Pegasus: An Efficient Intermediate Representation
81F5B85B	A realistic model and an efficient heuristic for scheduling with heterogeneous processors
801DFDCD	Power Modeling in SystemC at Transaction Level, Application to a DVFS Architecture
7AEC9D46	A Facility for Simulating Multiprocessors
80D014B4	Sailing the high seas with the NAVL virtual reality system
7D986A49	A new fast DCT algorithm and its systolic VLSI implementation
7DF7BB15	Multimedia features of a dynamically adaptive telemedicine system
7EE99A34	A framework for software architecture verification
764E54C3	A multi-disciplinary approach for digital systems design curricula
7E59B996	Experiences in scaling scientific applications on current-generation quad-core processors
8068E00C	LMS Bit Stream Adaptive Filter Design
684989A5	Architecting in a Solution Costing Context: Early Experiences with Solution-Based Estimating
7CF7F03A	A systolic vector quantization processor for real-time speech coding
8074836E	Managing multi-configuration hardware via dynamic working set analysis
7DEFF2BB	Thermal-aware router-sharing architecture for 3D Network-on-Chip designs
587283F0	Emergent planning: A computational architecture for situated behaviour
5A0F947D	Proactive failure recovery in OpenFlow based Software Defined Networks
7F04E74C	Dynamic hardware plugins (DHP): exploiting reconfigurable hardware for high-performance programmable routers
8004E84C	Analysis and architecture design of multi-transform architecture for H.264/AVC intra frame coder
7E1FB513	Handling different computational granularity by a reconfigurable IC featuring embedded FPGAs and a network-on-chip
5F118A7D	PISC: Polymorphic Instruction Set Computers
806F30D4	Software Product Line Engineering and Dynamic Customization of a Radio Frequency Management System
78BF81AC	An open platform for developing multiprocessor SoCs
7F465A28	Elliptic Curve Point Multiplication in GF(2 n ) using Polynomial Residue Arithmetic
7DBC7061	Peer-to-Peer Solutions for Cellular Networks
7D752E38	Efficient implementation strategies for the DRB approach in fault-tolerant hypercubes
7EBCE345	Loop-oriented metrics for exploring an application-specific architecture design-space
7DACE40E	Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips
7EE4EE89	Architecture of the high-speed standard basis multiplier with delay-boxes over GF(2/sup m/)
77698390	Software Support for LIRAC Architecture
816A0179	Designing a community-based social trust system in public health using Service Oriented Architecture
80392257	Scalable, secure, and highly available distributed file access
08C3B864	Simulation of Cache-based Parallel Processing Systems using Spreadsheets
806C0367	Evaluation of the Use of Quality Attribute Scenarios in a Plug-In Hybrid Electric Vehicle Controls System
777953E9	A Flexible and Configurable Architecture for Automatic Control Remote Laboratories
80D1B38F	Improving multi-core performance using mixed-cell cache architecture
81738A67	Maximum Coverage at Minimum Cost for Multi-Domain IP/MPLS Networks
80F531DC	A 7MB/s 64Gb 3-bit/cell DDR NAND flash memory in 20nm-node technology
7E39E389	An Improved MDCT IP Core Generator with Architectural Model Simulation
79505958	Making effective decisions in computer architects' real-world: lessons and experiences with Godson-2 processor designs
8085F7F9	Efficient dynamic scheduling through tag elimination
096EA276	Adaptive Structure Aware Memory Systems
75798D49	FPGA modeling of diverse superscalar processors
810115D5	Unifying computers and dynamical systems using the theory of synchronous concurrent algorithms
815CB588	Coarse-grain reconfigurable architectures - taxonomy -
7F12ADF9	An Ontology Based Context-Aware Model for Semantic Web Services
814CA2DF	A Saturation Avoidance Technique for Peer-to-Peer Distributed Virtual Environments
7EBBFA49	Analysis and architecture design of JPEG2000
7DB5E0A0	Establishing Trust Beliefs Based on a Uniform Disposition to Trust
815AE150	Compiler optimization-space exploration
809133F3	PACT: personal autonomic computing tools
7392A958	Adaptive Algorithms for Cache-Efficient Trie Search
7D2BFF15	Energy Aware Mapping for Reconfigurable Wireless MPSoCs
7DAC8EC5	Performance Analysis of Grid DAG Scheduling Algorithms using MONARC Simulation Tool
763AAE04	Application-specific heterogeneous multiprocessor synthesis using differential-evolution
783138C0	Variable Latency Speculative Han-Carlson Adder
7B7553BD	Product architecture modularity implications for operations economy of green supply chains
804F7435	On Creating Industry-Wide Reference Architectures
8016D6E0	Chameleon: A High Performance Flash/FRAM Hybrid Solid State Disk Architecture
754F9401	The Multi-Agent Data Collection in HLA-Based Simulation System
7A8EF21A	The implementation of DES circuit on via-programmable structured ASIC architecture VPEX3
7E50F6B8	Scalability in computing for today and tomorrow
7F6F8863	Exploring the evolution of NoC-based Spiking Neural Networks on FPGAs
76973DEA	Formalizing style to understand descriptions of software architecture
7470DB56	Tractable Model for Rate in Self-Backhauled Millimeter Wave Cellular Networks
7AF34545	Spatial-Aware Object-Level Saliency Prediction by Learning Graphlet Hierarchies
7F2D5BD7	Partial resolution in branch target buffers
7D18976D	Micro-architectural power estimation and optimization
7F9C762F	Reducing overheads of local communications in fine-grain parallel computation
813ABADD	Non-serial Polyadic Dynamic Programming on a Data-Parallel Many-core Architecture
81023D98	Development of a power protection system using an agent based architecture
7CEDA376	Design of MLP using Evolutionary Strategy with Variable Length Chromosomes
7F089FF3	Scalable interconnection networks for partial column array processor architectures
7EDADCE0	A model of saliency-based visual attention for rapid scene analysis
807023DB	Impact of JIT/JVM optimizations on JAVA application performance
7F9B121C	A New Join Algorithm for Cluster-Based Database Systems
8036EEB0	Application Specific Processors for Multimedia Applications
7BB0B6C8	Power-Efficient and Cost-Effective 2-D Symmetry Filter Architectures
81359201	Quantum-dot cellular automata
7EB8F1A7	Message transmission with timing constraints in ring networks
7EBA01DD	High-voltage-input, low-voltage-output, series-connected converters with uniform voltage distribution
7EFCCDD8	Characterizing and comparing prevailing simulation techniques
6DB45FAF	Disaster management communication networks: Challenges and architecture design
807B548B	A Secure Information Flow Architecture for Web Service Platforms
784C532B	Time-Complemented Event-Driven Architecture for Distributed Automation Systems
7B9A1DCC	Is a Unified Methodology for System-Level Design Possible?
5AED12A5	Content addressable memory project
7E938A92	System Performance Analyses on PAC Duo ESL Virtual Platform
808FD9BD	A new class of optimal bounded-degree VLSI sorting networks
7D116296	Uncomputability of Supremal Local Supports in Distributed Diagnosis
7682E3A9	CUDA Compatible GPU as an Efficient Hardware Accelerator for AES Cryptography
802D96ED	Performance Analysis of IBM Cell Broadband Engine on Sequence Alignment
7D5A609E	Using Statistical Methods to Compute the Probability Distribution of Message Response Time in Controller Area Network
77987730	A content-addressable systolic array for sparse matrix computation
7ED7DB7F	Latin squares for parallel array access
8134498C	Automatic parallelization experiments on 16PE NOC based MPSOC
815CD69D	IXM2: a parallel associative processor
807743E3	A configurable network protocol for cluster based communications using modular hardware primitives on an intelligent NIC
0A6C48CF	Survivable Loosely Coupled Architectures
5C4D187F	Computer architecture for efficient algorithmic executions in real-time systems: New technology for avionics systems and advanced space vehicles
81525DA4	Effective methodology for deadlock-free minimal routing in InfiniBand networks
7FC3D866	SAM: a flexible and secure auction architecture using trusted hardware
7CF186A4	Effective usage of vector registers in decoupled vector architectures
7EDDB0A2	Communication Model for Decentralized Meta-Scheduler in Grid Environments
7EFA8837	Providing End-to-End Guaranteed QoS in A-Serv Architecture
7D6B719D	Framework Characteristics - A Starting Point for Addressing Reuse Difficulties
809FE687	Releasing efficient beta cores to market early
7E4AB909	Performance of Triplet Based Interconnection Strategy for Multi-Core On-Chip Processors
7FBF2934	The modest software engineer
76CD6D3A	Dual-Page Mode: Exploring Parallelism in MLC Flash SSDs
796BE9C9	A new page table for 64-bit address spaces
7AD6627B	Run-time power control scheme using software feedback loop for low-power real-time application
76275E8F	A Self-Routing Benes Network and Parallel Permutation Algorithms
7EA910A3	Configurable multi-layer CNN-UM emulator on FPGA
80D71CA3	A novel ADL-based compiler-centric software framework for reconfigurable mixed-ISA processors
7AB3C965	Virtual prototyping of R2D Nasic based FPGA
80BF29E3	The Secure Three-Tier Architecture Pattern
7D99119A	A laboratory for AIN service design and validation
789C1DCA	Maximum Performance Computing with Dataflow Engines
7F6F7C72	A comparative study of maintainability of web applications on J2EE, .NET and Ruby on Rails
624AD18A	Integrating Parallel and Distributed Computing Topics into an Undergraduate CS Curriculum at UESTC
7D92B7F9	REPLICA: a bitstream manipulation filter for module relocation in partial reconfigurable systems
816655BA	Minimizing the memory requirement for continuous flow FFT implementation: continuous flow mixed mode FFT (CFMM-FFT)
5E91D7FD	Computer Architecture and Organization
8089ACA8	Performance Evaluation of Cache Memory Organizations in Embedded Systems
7B8DDE27	Static Architecture-Conformance Checking: An Illustrative Overview
804E393D	Controlling and sequencing a heavily pipelined floating-point operator
754705AD	Multimedia components for the visualization of dynamic behavior in computer architectures
7E485A7B	An adaptive approach to optimize thin client protocols
811CA2BF	Component-based software engineering (CBSE)
7F397610	A reference architecture for Web servers
7B311BE5	K-Means on Commodity GPUs with CUDA
80C57700	An Efficient VLSI Architecture of a Layered Space-Time Receiver
5C441A28	Computer architecture support for database applications
603D1D78	Real-Time Face Detection and Tracking Utilising OpenMP and ROS
7AD6B7EC	Compiler techniques for data synchronization in nested parallel loops
7E07DAFC	Memory-Conscious Reliable Execution on Embedded Chip Multiprocessors
7AAE0D34	Design considerations for managing wide area software defined networks
7E1B8776	A quick safari through the reconfiguration jungle
77DF983D	Detection of violation causes in reflexion models
5AC28C34	Why Data Needs more Attention in Architecture Design - Experiences from Prototyping a Large-Scale Mobile App Ecosystem
79C45953	A Service Framework for Scientific Workflow Management in the Cloud
750D9CF6	Survivable path computation in PCE-based multi-domain networks
7F034D1B	Fault tolerance evaluation using two software based fault injection methods
7F8EB837	An H.264 video decoder based on a latest generation DSP
7B4D0F2B	Parallel implementation of the modified subset sum problem in CUDA
7F1A0BAC	Atomic operations for task scheduling for systems based on communication on-the-fly between SMP clusters
7D1D3090	Simulation of hybrid computer architectures: simulators, methodologies and recommendations
75F83011	Small-scale reconfigurability for improved performance and double-precision in graphics hardware
7A339E77	Streamlining data cache access with fast address calculation
7CFD305E	Extensible software emulator for reconfigurable instruction cell based processors
7F69535E	Constant geometry algorithm for discrete cosine transform
7E2503A2	The robot software communications architecture (RSCA): embedded middleware for networked service robots
7B00A455	Highly concurrent scalar processing
7DFD5292	ASP modules: cost-effective building-blocks for real-time DSP systems
7516FF20	A Hierarchical Self-Repairing Architecture for Fast Fault Recovery of Digital Systems Inspired From Paralogous Gene Regulatory Circuits
7EFB2A2E	P2P grid: service oriented framework for distributed resource management
81668159	A stereo vision system for real-time automotive obstacle detection
7EDB0C6F	Dynamic security monitoring for Virtualized Environments in Cloud computing
7CF7EBD1	Using High-Speed WANs and Network Data Caches to Enable Remote and Distributed Visualization
7D9E8C49	A generic architecture of modular embedded system for miniature mobile robots
7DD11DA7	PLUS: a distributed shared-memory system
76CE7B62	L1Simplex: fault-tolerant control of cyber-physical systems
7E6EDD24	A New Cost-Effective Technique for QoS Support in Clusters
1469D573	URSIM Reference Manual
813E756B	Influence of Network Bandwidth on Parallel Computing Performance with Intra-node and Inter-node Communication
7E4DF22B	The Architecture of the Large-scale Distributed Intrusion Detection System
7F3F4EFB	A framework for fast hardware-software co-simulation
08840CD2	Systematic computer architecture prototyping
80FCFB2E	Porting Linux to the rVEX reconfigurable VLIW softcore:
802785F9	CACTI: an enhanced cache access and cycle time model
7F843BFF	Cellular and Network MIMO architectures: MU-MIMO spectral efficiency and costs of channel state information
7E53E87B	Research on software architecture adaptability based on AOP
7D6D0780	Joint evaluation of mission programming for underwater robots
816A2829	Virtual Processors Considered Harmful
7D2C0D0A	A graphical hardware design language
7633A791	Hitting the memory wall: implications of the obvious
7F4DB577	Methodology for adapting on-chip interconnect architectures
7FAC1CBA	Optimizing Dual-Core Execution for Power Efficiency and Transient-Fault Recovery
7D7D12CB	A VLSI architecture for automatic speech recognition on large vocabularies
7F0B369B	A high-speed 2-D transform architecture with unique kernel for multi-standard video applications
810664DE	Morphological decomposition of convex polytopes and its application in discrete image space
7FCD7644	Hardware/software co-simulation in a VHDL-based test bench approach
80B1C6DA	Smart Location-Aware Service Platform for Business Operation
8041DB08	Automatic pipelining from transactional datapath specifications
7DD4B713	Linking simulation model specification and parallel execution through UNITY
8169B377	Using Requirements to Define Services for Service-Centric Food Traceability Information Systems
7B9CCB41	Experimental evaluation of a Recursive InterNetwork Architecture prototype
80A02DB0	Evaluating generalized semi Markov process model of SoC bus architectures using HCFG
8192582B	Protocols and strategies for optimizing performance of remote memory operations on clusters
7F0A6FF0	A configurable Java architecture for mobile terminal software download
7A19C29A	Embedded DRAM development: Technology, physical design, and application issues
7EFF465E	Study on Interaction Behaviors of Micro-autonomous Vehicles
80FA0BFD	A Case for Continuous Data Protection at Block Level in Disk Array Storages
7E171120	A low-area flexible MIMO detector for WiFi/WiMAX standards
7307F352	Page tables for 64-bit computer systems
815A33D9	Cell Edge Performance of Cellular Mobile Systems
7CAC0852	Ultra High-Speed SM2 ASIC Implementation
7E36286E	Towards self-configurable overlay networks
7DBF2229	Designing the TFP microprocessor
7DA2E0EE	Multiple channel architecture: a new optical interconnection strategy for massively parallel computers
7F5D9856	Precise exceptions in asynchronous processors
7D7E85FB	Low-Power Sensor Stack Tunability for Multi-Radio Support
7E8ABAB1	Newton: Performance improvement through comparative analysis
7E0A1644	A matrix-vector based approach to FFT implementations
7E319FEA	Optimal vs. heuristic approaches to context scheduling for multi-context reconfigurable architectures
8109E854	DCT implementation with distributed arithmetic
7F968309	Decimal partial product generation architectures
7EF8E468	A Low Energy Soft Error-Tolerant Register File Architecture for Embedded Processors
78A6C6A4	A fault tolerant massively parallel processing architecture
7DB0419D	An architecture for addition and subtraction of long word length numbers in the logarithmic number system
7EE50A48	Design and evaluation of smart disk architecture for DSS commercial workloads
76EC41EA	Analog Integrated 2-D Optical Flow Sensor
80AE85F7	Abstraction of assembler programs for symbolic worst case execution time analysis
80719DD4	Learning observer agents
7DEBA395	Computation of Troposphere Slant Delays on a GPU
7499880D	On the benefits of using self-organising Multi-Agent architectures in network management
01B1273C	Techniques to Reduce Thread-Level Speculation Overhead
7EB3243F	On-Chip-Network cryptosystem: A high throughput and high security architecture
7EDE1F11	Multicore cluster implementations of hierarchical Bayesian cortical models
7B11084E	Towards Malware Inspired Cloud Self-Protection
7FAC6295	A Hierarchical Two-Tier Information Management Architecture for Mobile Ad-Hoc Grid Environments
7EF94BEB	A Framework for Multi-Platform SOA Security Analyses
7C2CC5A2	Securing Network Processors with High-Performance Hardware Monitors
7D9954D0	I-CASH: Intelligently Coupled Array of SSD and HDD
78D6CD40	Guest Editors' Introduction: Systolic Arrays-From Concept to Implementation
7E31CD74	LSWAP: A Large Scale Workflow Applications Platform for Cloud Environment
7CCC48A4	Parallel Permutations of Data: A Benes Network Control Algorithm for Frequently Used Permutations
8099015B	Novel management architecture for large-scale server cluster
7DB02FBE	Speed vs. accuracy in simulation for I/O-intensive applications
7E8FC429	Personal Autonomic Desktop Manager with a Circulatory Computing Approach
00E2987E	Design Specifications for Adaptive Real-Time Systems
7E4C1501	A study of dynamic network selection for HSPA dual-network users
810DA575	USGPA: A User-Centric and Secure Grid Portal Architecture for High-Performance Computing
8019F38B	Periodic real-time scheduling for FPGA computers
80862356	The NAPA adaptive processing architecture
7DF0E8AD	A simple radix-4 Booth encoded modulo 2 n +1 multiplier
75B5B49D	Designing computer architectures with SADAN
7F7685A1	DSP16000: a high performance, low-power dual-MAC DSP core for communications applications
7E0AE666	Accelerating the Evolution of Cognitive Architectures
80B51A7E	Mapping algorithms to the Amalgam programmable-reconfigurable processor
7DF44479	VLSI Architecture for Real-Time HD1080p View Synthesis Engine
7EE5EEE4	Simultaneous Multithreading VLIW DSP Architecture with Dynamic Dispatch Mechanism
7D0A11BE	Service Commitment Strategies in Allocating Services to Applications
59801A71	Closing the Loop: Control and Robot Navigation in Wireless Sensor Networks
80D734E4	Code compression as a variable in hardware/software co-design
80C07CAC	Building a high-performance collective communication library
7DF5D7A2	StaCS: a Static Control Superscalar architecture
722C623F	PIM architectures to support petaflops level computation in the HTMT machine
7E7C2582	Architectural design of a three dimensional FPGA
8024739D	Trace theory and systolic computations
7FAA3F55	An Architecture for Trust-Adaptive Agents
7F841C7D	Energy-Efficient FastICA Implementation for Biomedical Signal Separation
7D20E595	L-UCON: Towards Layered Access Control with UCON
7EDD0695	Array languages and the challenge of modern computer architecture
7F45BEDE	Efficient and Adapted Component-Based Strategies for Embedded Software Device Drivers Development
7BA4F3E9	Am embedded system case study: the firm ware development environment for a multimedia audio processor
7D3E2083	An Efficient Architecture for Lifting-Based Forward and Inverse Discrete Wavelet Transform
757C0DB9	Integrating volume data analysis and rendering on distributed memory architectures
7D90A878	Flexible Application Software Generation for Heterogeneous Multi-Processor System-on-Chip
7C5BE2BC	Open Architecture Standard for NASA's Software-Defined Space Telecommunications Radio Systems
75122A03	The Performance of Multicomputer Interconnection Networks
7C1DE404	Array architectures for block matching algorithms
7D005104	The PowerPC 620 microprocessor in distributed computing
80CB344F	Optimization of fuzzy logic inference architecture
7D9809D1	Uniform Voltage Distribution Control for Series Connected DC–DC Converters
7D792B99	Genetic algorithms and permutation problems: a comparison of recombination operators for neural net structure specification
7D62F8D2	Fault tolerance in linear systolic arrays using time redundancy
7A91DD98	Retargeting of compiled simulators for digital signal processors using a machine description language
5C681A2C	Heterogeneous multi-robot cooperation
80FDDD61	A Comparative Study of the NAS MG Benchmark across Parallel Languages and Architectures
7F0CE07A	Dynamic fine-grain leakage reduction using leakage-biased bitlines
7DF9B6B8	Architecture of the Front-End Readout ASIC for 4-D PET Imaging
7FDD275B	Capturing Architecture Documentation Navigation Trails for Content Chunking and Sharing
7ED0E12F	Distributed intelligent control and management: concepts, methods and tools for developing DICAM applications
7D35732B	On the Risk of Fault Coupling over the Chip Substrate
786047BF	Energy-efficient accelerator architecture for stereo image matching using approximate computing and statistical error compensation
7D2EE69B	Middleware for Dynamic Adaptation of Component Applications
5FB50199	Roundhouse a security architecture for active networks
7FE1FABC	A framework for secure download for software-defined radio
7FE129C3	Low-power realization of FIR filters on programmable DSPs
7FCF966F	An Architecture for Survivable Mesh Networking
7F5A0BE7	Symmetric transparent BIST for RAMs
7E191D70	Issues and Applications Driving Research in Non-Conforming Massively Parallel Processors
812DFF27	XCAT3: a framework for CCA components as OGSA services
71F205A8	Bit-modular defect/fault-tolerant convolvers
76E9B857	IASSim: a programmable emulator for the princeton IAS/Von Neumann machine
064396BF	Customizing the Computation Capabilities of Microprocessors.
7D3BC600	SH3: high code density, low power
81238C87	Parallel computation of adaptive lattice filters
80E0F1A7	A VLIW architecture based on shifting register files
7F988A73	A novel VLSI architecture for multidimensional discrete wavelet transform
71C83EB3	An efficient architecture for the in place fast cosine transform
5DE192C6	Supporting concurrent development of requirements and architecture: A model-based approach
7D157D43	A compact modular architecture for the realization of high-speed binary sorting engines based on rank ordering
7FE5BDA6	Supporting adaptable distributed systems with FORMAware
7F3A9A5C	SIGMA: a VLSI systolic array implementation of a Galois field GF(2/sup m/) based multiplication and division algorithm
7DD9F897	On VLSI implementation of median based field rate up-conversion
81340A7A	The PlayStation 3 for High-Performance Scientific Computing
7E415402	Modular Multiplication and Exponentiation Architectures for Fast RSA Cryptosystem Based on Digit Serial Computation
7A596733	Differential diffusion charge redistribution for photovoltaic cell-level power balancing
804232F8	A performance analysis framework for a system lifespan
7E1ABB16	A global criticality/local phase driven algorithm for the constrained hardware/software partitioning problem
80737F96	Algorithm and architecture design of adaptive brightness correction for video application
7D1B93FC	Scan-Architecture-Based Evaluation Technique of SET and SEU Soft-Error Rates at Each Flip-Flop in Logic VLSI Systems
720E647C	A comprehensive interface definition framework for software components
7E4559F6	Design-related reuse problems-an experience report
77A3403A	Design and implementation of a linear jerk filter for a computerized numerical controller
7E4A0F31	A high-performance processor for embedded real-time control
7BBAF707	High-speed architectures for Reed-Solomon decoders
7E06E3CF	The design of a systolic architecture to implement graphic transformations
7886F7F7	Storage in the power PC
7A10B8BE	Heterogeneous design idioms for software architecture
77FDED06	Pipeline gating: speculation control for energy reduction
7E650336	A H.264/AVC Quarter-Pixel Motion Estimation Refinement architecture targeting high resolution videos
7E708816	A self-reconfigurable hardware architecture for mesh arrays using single/double vertical track switches
7E3B4355	Error Detection by Redundant Transaction in Transactional Memory System
7F259F9E	Accelerated Flexible Co-Processor Architecture for Crypto Information
7D44FE7C	Metadata driven integration model for large scale data integration
7E712E25	Computer network architecture and software engineering
7C02120F	Adapting scan architectures for low power operation
7DD3F423	Parallel simulation of multiprocessor execution: implementation and results for simplescalar
7DA58ABB	Reliability Analysis of Software Architecture Evolution
7EE0C6EC	Design and implementation tradeoffs for wide-area resource discovery
7D9E7300	Optimizations for ARM11 MPCore on Computational Capabilities and Interrupt Processing
7DF5173D	A programmable digital neuro-processor design with dynamically reconfigurable pipeline/parallel architecture
776EBE65	Conditions for self-assembly of quantum fortresses and analysis of their possible use as quantum cellular automata
7F7AFF53	Locality-centric thread scheduling for bulk-synchronous programming models on CPU architectures
80ED20F5	A parallel implementation of the 2-D discrete wavelet transform without interprocessor communications
7F42A405	A New Approach to Reorganize Code Layout of Software Cache in Dynamic Binary Translator
7E7A0499	An architecture for rule-based visualization
8017A935	Precis: a usercentric word-length optimization tool
7E0182FE	Conflict-Free Parallel Memory Accessing Techniques for FFT Architectures
7F25D610	Exploring the Application Behavior Space Using Parameterized Synthetic Benchmarks
7D3C3C84	Integration of Shareable Containers with Distributed Hash Tables for Storage of Structured and Dynamic Data
80896AEE	Area optimization of ROM-based controllers dedicated to digital signal processing applications
7BA6B424	Integrating FPGA acceleration into HMMer
7FB65862	A framework for self-adaptive scheme in pervasive computing
7FFF0A94	An architecture concept for ubiquitous computing aware wearable computers
80C11C90	A 3D graphics processor with fast 4D vector inner product units and power aware texture cache
7BEB0EEF	A decoupled predictor-directed stream prefetching architecture
7CF1F998	Impact of dynamic voltage and frequency scaling on the architectural vulnerability of GALS architectures
7E0201FB	Dynamic data layouts for cache-conscious implementation of a class of signal transforms
7F706EEF	Lerna: an active storage framework for flexible data access and management
802CA19C	Metropolis: an integrated electronic system design environment
7F698395	Generic built-in self-repair architectures for SoC logic cores
7E35A492	Array processor supercomputers
7A5CBF03	Sharing of attacks information across clouds for improving security: A conceptual framework
7ECC4DFF	Mapping Applications to Tiled Multiprocessor Embedded Systems
7E4E87B6	A Service-Oriented Architecture for Text Analytics Enabled Business Applications
782BB18C	Analysis of reliable multicast algorithms for local networks
5867B318	Performance of Service-Discovery Architectures in Response to Node Failures
805237D7	Processor architectures for fault tolerant avionic systems
7DF843E5	A high performance image processing system
584998BD	A performance tuning approach for shared-memory multiprocessors
8092F1EA	Research and Design on Grid-Based Shareable E-learning Platform
7D69DF61	CROWN-C: A High-Assurance Service-Oriented Grid Middleware System
801EE5C0	Control of mobile robot actions
7F313B46	Formal transformation of a KPN specification to a GALS implementation
7B2903F2	Evaluating the Mflops measure
7E81BC5C	Architecture model for approximate tandem repeat detection
80DE79D4	Algorithm and Architecture for N-D Vector Cross-Product Computation
8010EBD7	Reconfigurable hardware architecture for saving power consumption on a sensor node
5B122B3D	Towards nanocomputer architecture
7BDD4B4F	Designing a NICE processor
816CA52E	Efficient realizations of encoders and decoders based on the 2-D discrete wavelet transform
80F90F38	Application-Driven Control of Network Resources in Multiservice Optical Networks
5B9E6CB8	Implementation of High Speed Matrix Multiplier Using Vedic Mathematics on FPGA
81288922	The mesh with hybrid buses: an efficient parallel architecture for digital geometry
814710E1	Design of high-speed errors-and-erasures Reed-Solomon decoders for multi-mode applications
7D783A49	Evaluating memory architectures for media applications on coarse-grained reconfigurable architectures
7ED68034	Entropy-based generation of supervised neural networks for classification of structured patterns
7D71FC5C	System level simulation for distributed antenna system
807F4E24	Performance evaluation of the Data Vortex photonic switch
76165530	User traffic collection and prediction in cellular networks: Architecture, platform and case study
810EAC88	Enhancing a multi-agent system's performance: from implementation to simulation analysis
69FE8B3D	A Machine-Checked Theory of Floating Point Arithmetic
7E98782E	Schedulability analysis of heterogeneous systems for performance message sequence chart
7ECBA4F1	Standby Power Management Architecture for Deep-Submicron Systems
7EF1307C	Program Phase Detection based on Critical Basic Block Transitions
81556E6B	Available parallelism with data value prediction
7DF0D0EC	Formal verification of an IBM CoreConnect processor local bus arbiter core
7D61896A	Analyzing software architectures with Argus-I
80F51427	Power-aware variable partitioning for DSPs with hybrid PRAM and DRAM main memory
7D9B3C30	Interrupt and low-level programming support for expanding the application domain of statically-scheduled horizontal-microcoded architectures in embedded systems
7EBD613D	Fault tolerance in a very large database system: a strawman analysis
76AE13E5	Three-dimensional finite-element analyses: implications for computer architectures
7E69C339	HPDA: A hybrid parity-based disk array for enhanced performance and reliability
7F7B5633	Simple 4-bit processor based on quantum-dot cellular automata (QCA)
5EF9443E	Control of a series-input, parallel-output cell balancing system for electric vehicle battery packs
7FAB9397	Database wrappers development: towards automatic generation
764DB37D	Retrospective on high-level language computer architecture
8446E217	Architecting for Causal Intelligence at Nanoscale
807B7FF0	From TCP/IP to convergent networks: challenges and taxonomy
75CA381C	Billion-transistor architectures: there and back again
80C2323D	A device architecture for computing with quantum dots
63147F92	Developing an approach for the recovery of distributed software architectures
81646BAF	An embedded dynamically self-reconfigurable Master-Slaves MPSoC architecture
7E028302	A bus-oriented multiprocessor fast Fourier transform
7E85517C	Fault-tolerance in nanocomputers: a cellular array approach
7EF9A7AD	A new trusted software modeling method
7EED306E	A 100 MHz 40-tap programmable FIR filter chip
7ED573D8	Software and Hardware Design Issues for Low Complexity High Performance Processor Architecture
8025103D	Statechart simulator for modeling architectural dynamics
5F0DB3E4	Performance evaluation of Data Mining algorithms on three generations of Intel ® microarchitecture
7E2D231F	Comparing fail-silence provided by process duplication versus internal error detection for DHCP server
7F2081D3	Simple-VLIW: A fundamental VLIW architectural simulation platform
7FC5B2FA	Architecture level prediction of software maintenance
7D27217E	A frame-level FSBM motion estimation architecture with large search range
7FA642A3	EXPLORER: a retargetable and visualization-based trace-driven simulator for superscalar processors
7F05DC7D	Three-level parallel high speed architecture for EBCOT in JPEG2000
10AF26E6	An Architectural Design of a Toolkit for Synchronous Groupware Applications.
7DF53003	Harmony: Integrated Resource and Reputation Management for Large-Scale Distributed Systems
77C724D0	A recursive computer architecture for VLSI
7E678453	Multiprocessor performance estimation using hybrid simulation
78D596B6	A dynamically reconfigurable hardware-based cipher chip
7E4C71D2	Using stochastic logic for efficient pattern recognition analysis
7A9B5C4F	Hardware Task/Processor Scheduling in a Polyprocessor Environment
811BD856	The second generation image understanding architecture and beyond
7D8AE8EC	A nonbinary neural network design
7DB4FAD7	A low power VLSI prototype for low bit rate video applications
7D08D3B6	The SAE Architecture Analysis & Design Language (AADL) a standard for engineering performance critical systems
7D5E6EFF	Design and Reconfiguration Strategies for Near-Optimal k-fault-tolerant Tree Architectures
8113DCDE	A delay damage model selection algorithm for NARX neural networks
7E730F74	Component-based active network architecture
7FBC4EDB	Providing Cost-effective QoS Monitoring in Multiservice Networks
7599C3C2	SLOPES: Hardware–Software Cosynthesis of Low-Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs
7FB27E7F	Quantifying the value of architecture design decisions: lessons from the field
8150C35A	GCS: high-performance gate-level simulation with GP-GPUs
778798E5	Compiler based exploration of DSP energy savings by SIMD operations
7E0E371F	Finding idle machines in a workstation-based distributed system
814A9BBC	Larrabee: a many-core x86 architecture for visual computing
809A1501	An automation agent architecture with a reflective world model in manufacturing systems
7E675C5D	A model of motion attention for video skimming
8095F33E	Systolic array implementation for fuzzy evidential reasoning systems
7DB04F69	Load Balancing towards ECU Integration
7CF260B2	Energy- and endurance-aware design of phase change memory caches
7EAB43F6	Towards Massively Parallel Numerical Computations Based on Dynamic SMP Clusters with Communication on the Fly
7E697599	Efficient Hierarchical Motion Estimation Algorithm and Its VLSI Architecture
809B2E08	A unified model for co-simulation and co-synthesis of mixed hardware/software systems
7CE7A1E4	System Performance of an LTE-A Cellular Network with Shared Relays under Different Resource Demands
7F6BCC9E	Performance model driven QoS guarantees and optimization in clouds
7FC67322	The synchronous dataflow machine: a computer architecture for real time image processing
7E5CEDC9	Parallel VLSI architectures for real-time kinematics of redundant robots
7E9BF1AF	A Generic Approach to the Services Delivery in Enterprise eBusiness Platforms
7D201FDD	Data-driven parallel production systems
7E496E2F	Streaming implementation of the ZLIB decoder algorithm on an FPGA
80C0874C	An architecture for tolerating processor failures in shared-memory multiprocessors
81A0189E	IMPACT: an architectural framework for multiple-instruction-issue processors
7532C123	An Advance Reservation Mechanism to Enhance Throughput in an Opportunistic High Performance Computing Environment
761E9E42	Automated distributed system testing: designing an RTI verification system
7CFA361C	Extracting speedup from C-code with poor instruction-level parallelism
7F0D7266	Enhancing Learning Effectiveness in Digital Design Courses Through the Use of Programmable Logic Boards
7F5A5F5D	Guaranteed Download Time in a Distributed Video on Demand System
8058620F	Simulation of SIMD and MIMD shared memory architectures on Unix-based systems
80F58A91	A 2D image filtering architecture for real-time vision processing systems
78241A4D	A Progressive Register Allocator for Irregular Architectures
75956929	Partitioning tasks between a pair of interconnected heterogeneous processors: A case study
816596D6	A Dynamic Trust Establishment and Management Framework for Wireless Sensor Networks
7E567AFA	The Gadfly: an approach to architectural-level system comprehension
80AEEA13	Mapping DAG-Based Power System Computing and Simulation Applications to Grid
7F7B8C47	Compiler synthesized dynamic branch prediction
5890CC65	The NERV methodology: A lightweight process for addressing non-functional requirements in agile software development
8032ECC0	ESIDE: An Integrated Development Environment for Component-Based Embedded Systems
7E529700	SIMP (single Instruction Stream/multiple Instruction Pipelining): A Novel High-speed Single-processor Architecture
813693E7	Service Clouds: Distributed Infrastructure for Adaptive Communication Services
7DE02450	Flexible Hardware/Software Support for Message Passing on a Distributed Shared Memory Architecture
7FC9497C	A component- and message-based architectural style for GUI software
80846032	Power and performance of read-write aware hybrid caches with non-volatile memories
80C75BF3	Security architecture for service-based mobile environments
7DF91105	Transformation of UML models for service-oriented software architectures
78F2410F	Video transcoding architectures and techniques: an overview
7DEFE332	Concepts, Design, and Development of a Multiplatform Framework for Real-Time Control in Nuclear Fusion
7DF7BA27	TigerSwitch: a case study in embedded computing system design
7672DCE7	MDE approach to the co-synthesis of embedded systems using a MOF-based internal design representation
7E2A6297	Concurrent detection of software and hardware data-access faults
7E75BC35	A massively parallel and versatile architecture for computer vision
802962A2	Data Processing Model for the CDF Experiment
807CE79A	Parallel architectures with flexible topology
7E4593CA	VLSI structures for computing the Wigner distribution
80E7B079	An efficient way of passing of data in a multithreaded scheduled dataflow architecture
7EB3DB37	Algorithms and architectures for hierarchical compression of video
7F6D427E	A debugger for computational grid applications
80ED7322	Affine Image Warping on Programmable Graph Architecture using Grid Space Algebra
7D47AC42	Asynchronous PipeRench: architecture and performance evaluations
7FDD1DFB	What governs autonomous actors
7D73E8BB	Interval-Based Timing Constraints Their Satisfactions and Applications
8102F8B2	A high-efficient software parallel CAVCL encoder based on GPU
77C964EA	Scalar operand networks
80F99D10	Using the FOMDA approach to support object-oriented real-time systems development
816C6E8B	Efficient scalable mesh algorithms for merging, sorting and selection
815DF057	The power analysis of interconnect structures
7DFA33F4	On a class of rearrangeable networks
7FFE1E11	VLSI design to unify IDCT and IQ circuit for multistandard video decoder
5DAE69CE	UaaS: Software Update as a Service for the IaaS Cloud
78A5A6C4	GPUs and the Future of Parallel Computing
804F4345	Embedded Reconfigurable Array Fabrics for Efficient Implementation of Image Compression Techniques
7AA38C86	Performance metrics: keeping the focus on runtime
7D83F674	MemoryIO: An Extended I/O Technology in Embedded Systems
5EB8C2FE	DualTrust: a distributed trust model for swarm-based autonomic computing systems
7F643531	Computationally efficient neural predictive control based on a feedforward architecture
7D21CDA9	Towards a Model-Driven Approach for Mapping Requirements on AADL Architectures
7D91C415	Efficient distributed shared state for heterogeneous machine architectures
815C5EB8	A posteriori agreement for fault-tolerant clock synchronization on broadcast networks
0636F872	Design and Programming of Systolic Array Cells for Signal Processing
7EC4927F	An Analog 2-D DCT Processor
7F8E43FB	Using views to maintain Petri-net-based process models
7BA379B4	Modelling patterns for systems of systems architectures
7E1A119C	High level modeling for parallel executions of nested loop algorithms
80DE3ACC	Instruction scheduling for the HP PA-8000
7E3B188F	VSV: L2-miss-driven variable supply-voltage scaling for low power
802A3579	A Stream Processor Cluster Architecture Model with the Hybrid Technology of MPI and CUDA
7E534BF8	The perceptual computer: an architecture for computing with words
5C17C07F	THE MIT ALEWIFE MACHINE: A LARGE-SCALE DISTRIBUTED-MEMORY MULTIPROCESSOR
7D2718D5	Extending Amdahl's Law for Energy-Efficient Computing in the Many-Core Era
7E26DA70	Reconfigurable Routers for Low Power and High Performance
808131AA	Enterprise Interaction Ontology for Change Impact Analysis of Complex Systems
7CFF4938	Information-based standards and diagnostic component technology
7EC9901F	Buffer assignment algorithms on data driven ASICs
81704686	Software clustering based on dynamic dependencies
845379BC	Exploring Representation Learning With CNNs for Frame-to-Frame Ego-Motion Estimation
739C2F52	Reconfigurable processor architectures for mobile phones
756D7555	Low-Latency Low-Complexity Architectures for Viterbi Decoders
7F3CE884	Generic RAM-based architecture for two-dimensional discrete wavelet transform with line-based method
7E5E772E	Properties and performance of folded hypercubes
5E01FFB8	Hardware/software co-design of a SIMD-DSP-based DVB-T receiver
7EBBC2ED	Energy-efficient tasks scheduling algorithm for dual-core real-time systems
801A48F1	Effective usage of vector registers in advanced vector architectures
7F24E86C	Design issues of protocols for computer mail
7F562277	Effective multi-standard macroblock prediction VLSI design for reconfigurable multimedia systems
7E86B30B	Validating Power Architecture™ Technology-Based MPSoCs Through Executable Specifications
5B7AF7F9	Processor Arrays: Architecture and Applications
80658BE5	A Module System for Isolating Untrusted Software Extensions
7E8DA854	Optimal feed-forward neural networks based on the combination of constructing and pruning by genetic algorithms
7F6DCF43	Requirements, bottlenecks, and good fortune: agents for microprocessor evolution
7BCAAC57	Design team composition for high level language computer architectures
7FA420EE	Integrated GPS/TOA Navigation using a Positioning and Communication Software Defined Radio
7D0E03BC	IEEE 1149.1-compliant access architecture for multiple core debug on digital system chips
7F7566AC	GPGPU-Accelerated Parallel and Fast Simulation of Thousand-Core Platforms
7E7CBA4E	Implementation of Adaptive FIR Filter for Pulse Doppler Radar
7E7848CA	A parallel computational model for integrated speech and natural language understanding
7DEC763D	Trace-based microarchitecture-level diagnosis of permanent hardware faults
7D15B34D	A Word-Level Finite Field Multiplier Using Normal Basis
7F4EADDB	Impact of network failures on the performance degradation of a class of cluster-based multiprocessors
8131FCE0	Dynamic program instrumentation for scalable performance tools
7ED6A728	A new systolic architecture for fast DCT computation
8034609F	Optimizing Configuration and Application Mapping for MPSoC Architectures
7B4B3F1C	Parallelizing the QUDA Library for Multi-GPU Calculations in Lattice Quantum Chromodynamics
7FFB311B	A CORBA-based architecture for service change notification
5CF4C8E4	Massively parallel inner-product array processor
79EAF26F	RDIS: Tolerating Many Stuck-At Faults in Resistive Memory
7F9EFCDC	Multi-column deep neural networks for image classification
7EE152EB	MFDSSF: A Mobile Fuzzy Decision Support System for Firefighter Cooperation in Ad Hoc Networks
7B9E6D69	A Belief Rule Based clinical decision support system framework
7D27020D	Synchronization and Specification Issues in Protocol Testing
7ECB0624	Optics in Computer Architectures: Basis of WDM, Technologies and Potentials
7D477CBC	Instruction-level parallel processors-dynamic and static scheduling tradeoffs
8143A692	Solving “large” dense matrix problems on multi-core processors
7E5DFC76	Diminished-one modulo 2/sup n/+1 adder design
7EC31DAD	Multi-application Specified Link Removal Strategy for Network on Chip
779BBC5A	Storageless value prediction using prior register values
806F1221	Multiobjective Optimization of FPGA-Based Medical Image Registration
7C977B95	Quality-Driven Design of Web Service Business Processes
80CD81E8	Design of an efficient VLSI architecture for 2-D discrete wavelet transforms
814EE599	Web-based platform for multimedia programming
806B2E92	Strategic Versus Tactical Design
78D1DBAC	Parallel Parsing on a One-Way Array of Finite-State Machines
7D4EEFCE	Efficient evolution of ART neural networks
7BCA9D2E	On the use of SPEC benchmarks in computer architecture research
7393900E	Tools and techniques for evaluating control architecture
6E5A38E5	Variable partitioning for dual memory bank DSPs
7CEB57B0	Instruction Scheduling for Clustered VLIW DSPs
7EE6F61C	A parallel architecture for secure FPGA symmetric encryption
7E536053	Dynamic dependency analysis of ordinary programs
7EFE8DC7	Temporal Streaming of Shared Memory
7F5C909D	Hierarchical architectures for computer vision
80F186D5	OpenMP extensions for FPGA accelerators
808DA39A	Cascaded feedforward architectures for parallel Viterbi decoding
5A558C82	A Fault-Tolerant Distributed Vision System Architecture for Object Tracking in a Smart Room
75901186	Architecting processors to allow voltage/reliability tradeoffs
77A26332	Transactional Memory: An Overview
7D712F45	Low-complexity multi-purpose IP Core for quantized Discrete Cosine and integer transform
7C1142A0	Downlink capacity in Cloud Radio Access Networks with Fractional Frequency Reuse
8144E607	A floating-point VLSI chip for the TRON architecture: an architecture for reliable numerical programming
79C50712	Performance Evaluation of Fast Fourier Transform Application on Heterogeneous Platforms
77A009BC	A computational environment for the management, processing, and analysis of geological data
80BF00EF	Implementation of single precision floating point square root on FPGAs
7E8C8AE3	A Survey of Autonomic Computing Systems
7FCFF41D	Low power architecture design and hardware implementations of deblocking filter in H.264/AVC
7A89FEB1	LA-XYZ: Low Latency, High Throughput Look-Ahead Routing Algorithm for 3D Network-on-Chip (3D-NoC) Architecture
8132F648	A Petri Net Control Unit for High-Speed Modular Signal Processors
7E59F611	Exploiting problem dynamics through result sharing in dataflow environments
5B960002	Performance models of multiprocessor systems
7EE42D74	Reliability and performance of multi-level loop computer networks
7F9251CF	Quantum Computing for Computer Architects
7E06359C	The K1-map reduction for pattern classifications
7E663833	Enforcing Context-Sensitive Policies in Collaborative Business Environments
7F192C57	Automated Selection of Test Paths from Architectural Descriptions
7D9F37D8	Memory latency effects in decoupled architectures
7E3ABE4D	Reconfigurable shape-adaptive template matching architectures
79F58412	Algorithms and properties of a new two-level network with folded hypercubes as basic modules
815B2EF0	Low Cost Peer-to-Peer Collaborative Caching for Clusters
799DF0EF	Realizing a foundation for programmability of ATM networks with the binding architecture
75E6F94A	Software process modeling: a behavioral approach
7FC02668	An empirical approach to software architectures
8057B70A	A rapid supervised learning neural network for function interpolation and approximation
7D9AFE95	Accelerating steady-state genetic algorithms based on CUDA architecture
7FC0E0B4	ANTS: a toolkit for building and dynamically deploying network protocols
7AAF8287	Parallelizing Epistasis Detection in GWAS on FPGA and GPU-Accelerated Computing Systems
5A591BCD	Analyzing and improving clustering based sampling for microprocessor simulation
7E004DA8	Dynamic Service Composition in Pervasive Computing
8025E6F1	SPIN-ning software architectures: a method for exploring complex systems
788FA18F	Quincy: fair scheduling for distributed computing clusters
73C225F4	Finding idle machines in a workstation-based distributed system
80120DE4	Cost-effective VLSI architectures and buffer size optimization for full-search block matching algorithms
7DFE56A7	The transition from asynchronous to synchronous system operation: an approach for distributed fault-tolerant systems
7D10A0C5	New dimensions for multiprocessor architectures: On demand heterogeneity, infrastructure and performance through reconfigurability — the RAMPSoC approach
7F696552	Thread-Local Scope Caching for Real-time Java
80626913	An event-based architecture definition language
765AADED	RNS architectures for the implementation of the `diagonal function'
7FABAA02	Impact of Network Sharing in Multi-Core Architectures
7EA95DFD	An energy-efficient reconfigurable circuit-switched network-on-chip
808F289C	Efficient algorithms for list ranking and for solving graph problems on the hypercube
7932AF9D	FPGA emulation and prototyping of a cyberphysical-system-on-chip (CPSoC)
7EA367CF	Energy-Efficient Multiprocessor Systems-on-Chip for Embedded Computing: Exploring Programming Models and Their Architectural Support
7B5FA8AB	Linguistic support for the evolutionary design of software architectures
79C09D69	Architecture modeling and analysis language for designing robotic architectures
7FED4726	Counterflow pipeline based dynamic instruction scheduling
7D5A4A78	Energy-Efficient Computing for Extreme-Scale Science
805420DB	An incremental benchmark suite for performance tuning of parallel discrete event simulation
7716BDAC	Static versus scheduled interconnect in Coarse-Grained Reconfigurable Arrays
7E7D8983	An Eclipse Plugin for the Automated Reverse-Engineering of Software Programs
7FC6E649	Software Architecture Reconstruction: A Process-Oriented Taxonomy
7D2B996F	New architecture for dynamic frame-skipping transcoder
7D2F75EF	System Level Design of Embedded Controllers: Knock Detection, A Case Study in the Automotive Domain
8134D243	Low power FIR filter realization with differential coefficients and input
80AF8C33	iREX MPO : A Multi-Path Option for the iREX Inter-Domain QoS Policy Architecture
80104154	A Modular Simulation Framework for Spatial and Temporal Task Mapping onto Multi-Processor SoC Platforms
7555D592	Ispike: A Post-link Optimizer for the Intel®Itanium®Architecture
7DD5AE8E	Relocatable register sharing technique for multithreaded processor architectures
7A579F90	Automatic and continuous software architecture validation
81341022	Mapping applications to the RaPiD configurable architecture
7F599024	A mobile-agent based distributed intelligent control system architecture for home automation
7614E10A	A novel Multi-channel Visual Simulation system with one PC
7D6B71CF	Algorithmic Aspects of Hardware/Software Partitioning: 1D Search Algorithms
7DA1AE9C	Unified Architecture for Reed-Solomon Decoder Combined With Burst-Error Correction
040B60EE	MLP yes! ILP no
7DD9A1EE	A soft radio architecture for reconfigurable platforms
806B9741	A fast pipelined FFT unit
5B8E49B4	Optimizing Supercompilers for Supercomputers
7D22AD2C	The cascaded predictor: economical and adaptive branch target prediction
7E8D3C23	Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures
7F42635A	A VLSI priority packet queue with inheritance and overwrite
7DD70D5B	Overlay Cloud Networking through Meta-Code
7DC878F3	Adaptive Dynamic Voltage and Frequency Scaling Algorithm for Symmetric Multiprocessor Architecture
80A5B416	Performance evaluation of transaction processing coupling architectures for handling system dynamics
7DD9D82B	An AES Tightly Coupled Hardware Accelerator in an FPGA-based Embedded Processor Core
802682ED	Evaluation of the Raw Microprocessor: An Exposed-Wire-Delay Architecture for ILP and Streams
7CF761EE	Spatio-temporal segmentation with edge relaxation and optimization using fully parallel methods
7ECC276B	Protocol convertibility in a network processing environment
7E170CAC	Metrics for Evaluating Coupling and Service Granularity in Service Oriented Architecture
808BFF02	Metering and accounting for composite e-services
5C2D288E	Using an Object-Based Active Storage Framework to Improve Parallel Storage Systems
7D37F1B6	A flexible and expendable neuroimage processor architecture
8088CB48	Towards an agent oriented smart manufacturing system
7F645467	Machine organization of the IBM RISC System/6000 Processor
7DEA21D4	A high speed FIR filter designed by compiler
81FEC345	Connectivity-aware service provision in vehicular cloud
7D56D01F	Archface: a contract place where architectural design and code meet together
7D35B1C6	Handling Variability in Software Architecture: Problems and Implications
7FE5FEEE	Trading bitwidth for array size: a unified reconfigurable arithmetic processor design
80DD6F02	Energy and latency evaluation of NoC topologies
7D8E18F4	Improving resource utilization in an multiple asynchronous ALU DSP architecture
7E246C1F	Custom data layout for memory parallelism
637A973C	eWatch: context sensitive system design case study
7D1D8E6A	Simultaneous subordinate microthreading (SSMT)
7D802B15	A behavior-based scheme using reinforcement learning for autonomous underwater vehicles
810B4D48	A New Application Feature Analysis Approach for System-on-Chip Hardware/Software Partitioning
814C7B49	Sealable compile-time scheduler for multi-core architectures
7DD53A1F	Design and Effective Functional Verification of an Embedded Processor with SIMD Extension
7DF45F40	PTLsim: A Cycle Accurate Full System x86-64 Microarchitectural Simulator
8164A282	A priority based output arbiter for NoC router
7E0214C3	Overview of the Software Design of the Community Climate System Model
7F6D2A3C	A unified instruction set programmable architecture for multi-standard advanced forward error correction
80E1F8C8	DART: a programmable architecture for NoC simulation on FPGAs
7DF9510B	A 10 000 fps CMOS Sensor With Massively Parallel Image Processing
7FD256EB	Optimization for viewshed analysis on GPU
7CFAD6DF	Decoupling context-aware services
05946022	C.vmp: The Analysis, Architecture and Implementation of a Fault Tolerant Multiprocessor.
7BA61365	Decision-Centric Architecture Reviews
7DA9749F	CellMT: A cooperative multithreading library for the Cell/B.E.
807A5E95	NVIDIA Tesla: A Unified Graphics and Computing Architecture
80F2BF3F	Parallel algorithms and architecture for computation of manipulator forward dynamics
7CFEFA3C	Improved algorithms for mapping pipelined and parallel computations
7B81D1A2	Performance analysis and design of a logic simulation machine
7F3151EC	A new architecture for branch-intensive loops
8152D1DA	MILSA: A New Evolutionary Architecture for Scalability, Mobility, and Multihoming in the Future Internet
810F2CB1	Resource Measurements for Water Detection Algorithm in MedioGrid Architecture
8066BCB0	UPnP QoS Architecture and lightweight preemption algorithms
7916BE6C	On the Minimization of Loads/Stores in Local Register Allocation
7F8DFFC6	Implement “Mesh+Local Trees” clock design flow in encounter
7E7D6FF9	Slack-aware scheduling on Coarse Grained Reconfigurable Arrays
80151DA8	Data Parallel Programming Model for Many-Core Architectures
7F81AE6A	Optimizing and tuning the fast multipole method for state-of-the-art multicore architectures
760737B5	Event-based blackboard architecture for multi-agent systems
7D0D0BD0	Optimal VLSI networks for multidimensional transforms
7F756349	Design and implementation of the NUMAchine multiprocessor
7E93EE0C	Formal Interaction Specification in a Reflective Information Model
7E44CC00	Profile-assisted Compiler Support for Dynamic Predication in Diverge-Merge Processors
7FC901E9	A Practical Data Flow Computer
7D2971D7	An Area-Efficient and Low-Power Multirate Decoder for Quasi-Cyclic Low-Density Parity-Check Codes
7A0B0AD9	mAgic-FPU and MADE: A customizable VLIW core and the modular VLIW processor architecture description environment
7EEE4D0D	Clusterable Cellular Visual Microprocessor
80D252A3	Makespan minimization in automatic synthesis of multiprocessor systems from parallel programs
5ECCAACC	Data Flow Computer Architecture
80A39994	Partially Reversible Pipelined QCA Circuits: Combining Low Power With High Throughput
5EF64EFC	An Open Architecture for Pervasive Systems
7EF0C977	Exploiting the Capabilities of Communications Co-Processors
8068819B	Using Trace Scratchpads to Reduce Execution Times in Predictable Real-Time Architectures
7E0C1688	An XML-Based ADL Framework for Automatic Generation of Multithreaded Computer Architecture Simulators
8100F874	From source code to runtime behaviour: Software metrics help to select the computer architecture
5A0AAC90	Wormhole networks properties and their use for optimizing worst case delay analysis of many-cores
781EBE1F	What Industry Needs from Architectural Languages: A Survey
80E0AA38	Variable radix real and complex digit-recurrence division
7E7941F9	An overview of the ATCA ® timing and synchronization resources for Control and Data Acquisition
7D03940A	Dynamic Data Reallocation in Hybrid Disk Arrays
8019B82F	Performance evaluation of wireless networks on chip architectures
75FE7BC0	A survey of the research on future internet architectures
7EE64BE9	Synthesis of DMA controllers from architecture independent descriptions of HW/SW communication protocols
7E3B931C	Cooperative cellular networks using multi-user MIMO: trade-offs, overheads, and interference control across architectures
80A7D7D4	Low level segmentation using CMOS smart hexagonal image sensor
7D66A006	Architectural support for data-intensive applications
7EA283E0	Using the Cell Processor As a Network Assist to Minimize Latency
8112D388	Exploratory geospatial analysis using GeoVISTA Studio: from a desktop to the Web
8023E282	Module management controller for MicroTCA-based controller board
70D961A0	How does resource utilization affect fault tolerance?
8148886A	A Novel DDFS Based on Trigonometric Approximation with a Scaling Block
807C9333	Hardware implementation of a general multi-way jump mechanism
7EF90FD4	Functional Verification Methodology Based on Formal Interface Specification and Transactor Generation
7D4DB6B1	Development of an integrated mobile robot system at Carnegie Mellon University : June 1988 annual report
80CC010C	Compositional, dynamic cache management for embedded chip multiprocessors
7EB90C2C	Performance evaluation of processor architectures for robotics
78380D3C	Parallel Computing Experiences with CUDA
815565C1	A Systematic Process for Implementing Gateways for Test Tools
5E79AB2B	Transforming Execution-Time Boundable Code into Temporally Predictable Code
7DBC5883	Behavior-Based Policies for Preserving Confidentiality in PCE-based Multi-domain MPLS Networks
7FDDF1EE	A Scalable Priority Queue Architecture for High Speed Network Processing
7F0BC6FC	Topology-oriented system design exploration for embedded applications implemented onto heterogeneous multiprocessor SoC
7D0D8408	Dynamic scheduling of real-time aperiodic tasks on multiprocessor architectures
80E5A75B	Performance modeling and architecture exploration of network processors
809B130A	Toward Social Internet of Vehicles: Concept, Architecture, and Applications
7F483C98	A Generalized Mixed-Radix Algorithm for Memory-Based FFT Processors
807784B4	A reversible instruction set architecture and algorithms
7C8A9E3E	Cellular-Logic Devices: Concepts and Applications
7CE867A1	Energy and performance improvements in microprocessor design using a loop cache
80CEE811	Model Driven Development with non-functional aspects
76EF140C	Synchronization for hybrid MPSoC full-system simulation
7FFBC157	A new dynamic architecture for an active network
7F18FFED	Target tracking in an urban warfare environment using particle filters
7D1F8F48	Heterogeneous Clustered VLIW Microarchitectures
7E288E5C	Parameterized programming and software architecture
8177236F	High-Throughput Architecture for H.264/AVC CABAC Compression System
76BF53B6	PRODIGY: an integrated architecture for planning and learning
7F980808	An Information Framework for Creating a Smart City Through Internet of Things
8119BA4A	Optimizing assignment of threads to SPEs on the cell BE processor
7DD66C6D	Phase characterization for power: evaluating control-flow-based and event-counter-based techniques
778F2A20	A Framework for Automated and Composable Testing of Component-Based Services
80F550F9	Towards model-based and CCM-based applications for real-time systems
7DB122B2	T&D-Bench—Innovative Combined Support for Education and Research in Computer Architecture and Embedded Systems
7F164FD8	Architecture design of a high-performance dual-symbol binary arithmetic coder for JPEG2000
795F6C74	Parallel Solution of Ordinary Differential Equations
7F57FD3B	Acceleration of Multiresolution Imaging Algorithms: A Comparative Study
7CE80C82	Designing and Deploying a Scientific Computing Cloud Platform
7F60F063	Early load address resolution via register tracking
806E41BD	Predicting Change Impact in Architecture Design with Bayesian Belief Networks
806DF97A	An Effective Methodology to Multi-objective Design of Application Domain-specific Embedded Architectures
7F8EACBF	A generalized scheme for mapping parallel algorithms
7D0AA127	Area and time efficient modular multiplication of large integers
7F3D437F	Special neural network architectures for easy electronic implementations
7DCE3538	An implementation based on the BTRON specification
7D34B03D	An architecture for a radix-4 modular pipeline fast Fourier transform
7F026386	The MVP: a highly-integrated video compression chip
7EBBED8C	Dynamic Thermal Management for system-on-chip using bus arbitration
7C611DFB	GPGPU-MiniBench: Accelerating GPGPU Micro-Architecture Simulation
7F2AA623	3-Cell Network MIMO Architectures with Sectorization and Fractional Frequency Reuse
6E451D5E	Evaluation of a semi-static approach to mapping dynamic iterative tasks onto heterogeneous computing systems
7F1400AF	Operating System for Symmetric Multiprocessors on FPGA
5CCD9E98	Implementation of high speed radix-10 parallel multiplier using Verilog
60161703	Vehicle Color Recognition With Spatial Pyramid Deep Learning
7D128D9E	A flight control and navigation system of a small size unmanned airship
5B6457EC	Hyper-Flatnet: A novel network architecture for data centers
7C92A35A	TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP
814901F8	MARS: an education-oriented MIPS assembly language simulator
5E30CEAF	Secured Handover Key Management among LTE Entities Using Device Certification
7DB3D56A	An optimized NoC architecture for accelerating TSP kernels in breakpoint median problem
5A9FECDD	Open Source Real Time Operating Systems Overview
7E35A4DB	MIPA4k: A 64×64 cell mixed-mode image processor array
7D77DEBE	Quantitative Tradeoff Analysis of Software Architecture Using the Architecture Analysis and Design Language
7E34520A	An asynchronous approach to efficient execution of programs on adaptive architectures utilizing FPGAs
81145001	Hierarchical platform for monitoring, managing and charge balancing of LiPo batteries
803AAE39	Virtual Infrastructure Management in Private and Hybrid Clouds
7D2295C5	Synthesis of algorithm-based fault-tolerant systems from dependence graphs
7A156C33	A distributed energy consumption optimization algorithm for content-centric networks via dual decomposition
7D8D21BF	Performance and area modeling of complete FPGA designs in the presence of loop transformations
5E7552F0	Dark silicon as a challenge for hardware/software co-design
7F6C9270	A Framework for Managing MapReduce Applications in Dynamic Distributed Environments
76FA7964	A reference architecture for micro-mobility support in IP networks
7ED1E1D4	A low-power VLIW processor for 3GPP-LTE complex numbers processing
7E0625CD	From Xetal-II to Xetal-Pro: On the Road Toward an Ultralow-Energy and High-Throughput SIMD Processor
7D1C15D7	Software Quality Attribute Analysis by Architecture Reconstruction (SQUA3RE)
808BE735	An integration platform for developing context-aware applications based on context reasoning and service automation techniques
81241599	Reconfigurable Hardware Architecture of a Shape Recognition System Based on Specialized Tiny Neural Networks With Online Training
6E0BA052	Latency hiding in message-passing architectures
80BC7D24	Fast factorization architecture in soft-decision Reed-Solomon decoding
71F05B39	In Situ Eddy Analysis in a High-Resolution Ocean Climate Model
7F0DB357	Mixed-autonomy local interconnect for reconfigurable SIMD arrays
800F077A	Software reliability estimation for modular software systems and its applications
7EEC6116	Energy consumption assessment in LTE baseband of eNodeB and guidelines for green baseband subsystems
7F4BCA7D	Using destination-set prediction to improve the latency/bandwidth tradeoff in shared-memory multiprocessors
801DD56D	Semi-automatic Transformation of Sequential Code to Distributed Code Using Model Driven Architecture Approach
0875016E	A study on design support for computer architecture design
8120510B	Coordinating the Design and Management of Heterogeneous Datacenter Resources
74027425	A programmable co-porcessor for MPEG-4 video
80FF1136	Model-integrated design toolset for polymorphous computer-based systems
7F8E6E3A	Memory access pattern-aware DRAM performance model for multi-core systems
5FBC4B13	Contention based fast beam switching scheme in millimeter-wave cellular systems
814C7B45	Cache-Based Scalable Deep Packet Inspection with Predictive Automaton
7D94867C	Robust Serial Nanocommunication With QCA
7F6DB793	Aspect-oriented modeling and mapping driven by Model Driven Architecture
7DED3CD6	Timed compiled-code functional simulation of embedded software for performance analysis of SOC design
7EBF3689	Comparison of Different Thread Scheduling Strategies for Asymmetric Chip MultiThreading Architectures in Embedded Systems
81411619	VLSI implementation of parallel coefficient-by-coefficient two-dimensional IDCT processor
7EFB2DC5	Mobile Social Assistive Technology: A Case Study in Supported Employment for People with Severe Mental Illness
76E20DB1	Design and realization of HA hot-swap application for CPCI/PXI system
7FACE464	Filtering Techniques to Improve Trace-Cache Efficiency
809A4916	A fast, pipelined implementation of a two-dimensional inverse discrete cosine transform
7D6B1C86	Computationally efficient fast algorithm and architecture for the IFFT/FFT in DMT/OFDM systems
78A60FC7	Symbolic model checking using SAT procedures instead of BDDs
7D89353F	Classifying Software Architecture Quality Research
71531700	A technique for high bandwidth and deterministic low latency load/store accesses to multiple cache banks
8064A11A	Flexibility as a design driver [systems analysis]
7DCD5378	Parallel architectures for 3-step hierarchical search block-matching algorithm
7EAA3382	GenWrapper: A generic wrapper for running legacy applications on desktop grids
81AA3FFA	DART: a dynamically reconfigurable architecture dealing with future mobile telecommunications constr
7EBFA5F5	Group Testing for Binary Markov Sources: Data-Driven Group Queries for Cooperative Sensor Networks
7D0EEC18	The Chimaera reconfigurable functional unit
7D2A4CFE	Complex streamed instructions: introduction and initial evaluation
600C4321	Predictable NDN Cache over Mobile Communication
7D5ED952	Toward EDA computing on GPUs
7D089149	A compact and low-power SRAM with improved read static noise margin
76FB21DF	The virtual time machine
7D84B200	An array architecture for fast computation of discrete Hartley transform
7CEA745E	Investigation on Multi-Grain Parallelism in Chip Multiprocessor for Multimedia Application
7E916B79	Semantic Lexicon-Based Multi-agent System for Web Resources Markup
7A4B9639	A computing coordination based fuzzy group decision-making (CC-FGDM) for web service oriented architecture
804986CA	Triple Space Computing Based Semantic Web Services Communication
7F2902D7	FAWN: a fast array of wimpy nodes
814E59CF	Software-managed address translation
7FA5E53A	Revisiting COTS middleware for DRE systems
810C946F	Practical Verification of an Embedded Beowulf Architecture Using Standard Cluster Benchmarks
0252511E	R2PL 2005—Proceedings of the First International Workshop on Reengineering Towards Product Lines
7F8CF43A	A limit study of local memory requirements using value reuse profiles
7D09D9BA	Aizu supercomputer: a massively parallel system for virtual reality problems
7CFB1853	High Performance Fast Multiplier
80775851	Abacus: a 1024 processor 8 ns SIMD array
7A76EAC4	P2012: building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator
7EA45438	A Scalability Framework for Reliable Services
7ED43C7D	Design and analysis of a generalized architecture for reconfigurable m-ary tree structures
0C441F57	The Mythical Creature Approach - A Simulation Alternative to Building Computer Architectures
803DA7B4	Voltage over-scaling: A cross-layer design perspective for energy efficient systems
7E6810D5	A Remote Control and Service Access Scheme for a Vehicular Public Safety Cognitive Radio
776D189B	Digital Design and Pipelined Architecture for Reversible Watermarking Based on Difference Expansion Using FPGA
7F48EA4B	Scheduling algorithms for unpredictably heterogeneous CMP architectures
7FE2427D	Computational chemistry on Fujitsu vector–parallel processors: Development and performance of applications software
80F53A70	An OS-based alternative to full hardware coherence on tiled CMPs
7EBD3321	Non-Preconditioned Conjugate Gradient on Cell and FPGA Based Hybrid Supercomputer Nodes
5981FCAA	String rearrangement metrics: a survey
7E845D3D	Architecture Reconstruction and Analysis of Medical Device Software
7F6FABDA	Asynchronous implementation of modular exponentiation for RSA cryptography
7EEA2060	COVNET: a cooperative coevolutionary model for evolving artificial neural networks
7DD5D83B	Autonomic networking - theory and practice
7D523067	Space-variant Fourier analysis: the exponential chirp transform
7C8AACDB	A high speed low power modulo 2 n +1 multiplier design using carbon-nanotube technology
7F1D6E09	The Alpha AXP architecture and 21064 processor
7DF26B78	Product families on-chip - combining the software product family paradigm with run-time reprogrammable hardware technology
7CE8F815	Reducing conflicts in direct-mapped caches with a temporality-based design
7D4BEAC7	Autonomic QoS management and supervision system for Home Networks
7E4F30B9	Priority Based Transaction Scheduling Model and Concurrency Control in Grid Database
7D022767	Fast Block Motion Estimation With 8-Bit Partial Sums Using SIMD Architectures
7DA96EA6	Architectural support for copy and tamper resistant software
81735601	The diffusion model based task remapping for distributed real-time systems
8176FA3E	A Radix-10 Digit-Recurrence Division Unit: Algorithm and Architecture
783DF098	A review of High Performance Computing foundations for scientists
7F6A8E74	Flexible policy-directed code safety
7E958E08	Guaranteeing QoS with the pipelined multi-channel central caching NoC communication architecture
7F727F9E	Integration of reactive navigation with a flexible parallel hardware architecture
7BF405A2	Object-oriented computer architectures for new generation of applications
5948BE3E	A case of precision-tunable STT-RAM memory design for approximate neural network
808BB810	Energy-Efficient GPGPU Architectures via Collaborative Compilation and Memristive Memory-Based Computing
7CBB8784	Adptable Architectures for Supersystems
7F71D422	Evaluation of scheduling techniques on a SPARC-based VLIW testbed
5C800F9A	A reconfigurable architecture for the FFT operator in a software radio context
7E042CCF	A new VLSI 2-D fourfold-rotational-symmetry filter architecture design
75B15F5D	Analysis of Chordal Ring Network
7ECB656E	The SB-PRAM: concept, design and construction
7D153101	Voltage and frequency control with adaptive reaction time in multiple-clock-domain processors
7C110FC3	Novel Approach to Protect Advanced Encryption Standard Algorithm Implementation Against Differential Electromagnetic and Power Analysis
7F6DACD7	A reinforcement neuro-fuzzy combiner for multiobjective control
7F116F97	Structuring communication software for quality-of-service guarantees
8066063D	An agent based multilayered architecture for E-learning system
7D8FC8A8	Design of a generic network on chip frame work for store & forward routing for 2D mesh topology
7FA7B63A	Microparallelism and High-Performance Protein Matching
7ED9B162	A programmable co-processor for profiling
7E8AE368	Solving dense linear systems on platforms with multiple hardware accelerators
7FA6C19D	FPGA implementation of a high speed VLSI architecture for CORDIC
7FF63EF9	Reuse so far: phasing in a revolution
8018D1BB	Concurrent Error Detection in Finite-Field Arithmetic Operations Using Pipelined and Systolic Architectures
7E2FD64B	Collaboration Supported Automatic Examination Architecture
7F18B293	FPC: a floating-point processor controller chip for systolic signal processing
7D42E9C6	An RNS based Specific Processor for Computing the Minimum Sum-of-Absolute-Differences
7CF158DE	Development of 4×4 full-MIMO channel sounder operating at 11 GHz with 400 MHz bandwidth utilizing software radio architecture
7CB723B0	FPGA-Based Parallel Hardware Architecture for Real-Time Image Classification
7F4A114E	An artificial immune system architecture for computer security applications
70CBD192	SOFA/DCUP: architecture for component trading and dynamic updating
7D2E52AC	For concurrent programming to become mainstream, we must discard threads as a programming model. Nondeterminism should be judiciously and carefully introduced where needed, and it should be explicit in programs.
7875EC65	A Scalable Sensor Management Architecture Using BDI Model for Pervasive Surveillance
7F7B0E8F	Randomized algorithms: a system-level, poly-time analysis of robust computation
7D399454	A Modularized Personal Robot DRP I: Design and Implementation
7581DF39	Secure sensor data management model in a sensor - cloud integration environment
815143BE	Hardware evaluation of KCM
8020D07F	Teaching reconfigurable systems: methods, tools, tutorials, and projects
7E65C954	Optimal artificial neural network architecture selection for bagging
788EBC27	Design and Validation of a Connection Network for Many-Processor Multiprocessor Systems
7D3B993A	VM-based Architecture for Network Monitoring and Analysis
787FAB72	An Institutional Theory for #-Components
7F7BA39B	Soft Core Embedded Processor Based Built-In Self-Test of FPGAs
7FA5D288	A high-performance hardwired CABAC decoder for ultra-high resolution video
7DEDC7A3	Reconfigurable Architecture for LDPC and Turbo Decoding: A NoC Case Study
7F0183B6	Gesture recognition using the Perseus architecture
7F74D723	The UNICORE architecture: seamless access to distributed resources
7E793C5C	Injecting software architectural constraints into legacy scientific applications
80CBE7B8	Reliability analysis techniques for complex multiple fault tolerant computer architectures
7F725973	User interaction based design of low power devices for ad-hoc networks
815E7EDF	Towards a model-driven architecture for autonomic systems
7A049326	Parallel Architecture for Hierarchical Optical Flow Estimation Based on FPGA
7E337B68	Gigabit routing on a software-exposed tiled-microprocessor
7FA8195A	Architecture rationalization: a methodology for architecture verifiability, traceability and completeness
801E5D49	GT-EP: a novel high-performance real-time architecture
7F8FD2B9	Efficient radius and list updating units design for list sphere decoders
7CF8B725	Traffic identification engine: an open platform for traffic classification
7D336A75	MASSIHN: a multi-agent architecture for intelligent home network service
80882489	A Java Simulator for Tuplespaces Based Computational Grids
7D88EF65	Dynamic resource aware sensor networks: Integration of sensor cloud and ERPs
7E702899	Rank based dynamic voltage and frequency scaling fortiled graphics processors
58C7118F	Asynchronous multipliers with variable-delay counters
7FEDB372	Complexity reductions in unrolled CORDIC architectures
7DD1E2D3	Systematic derivation of the processing element of a systolic array based on residue number system
7D38BBAF	Sustaining Web Services High-Availability Using Communities
7EE99A75	A virtual cache-based workstation architecture
7FBB7191	Numerical accuracy and hardware tradeoffs for CORDIC arithmetic for special-purpose processors
7F7AB235	Multicast in Fat-Tree-Based InfiniBand Networks
7E925BBF	Automated Comprehension Tasks in Software Exploration
7D1AEB15	Smart cars on smart roads: problems of control
7E088437	A System Framework for the Design of Embedded Software Targeting Heterogeneous Multi-core SoCs
601F9052	The central guardian approach to enforce fault isolation in the time-triggered architecture
7D4AE445	Transforms and Quantization in the High-Throughput H.264/AVC Encoder Based on Advanced Mode Selection
7E9387EA	A compact current mode neuron circuit with Gaussian taper learning capability
80F94372	Enhancing architecture-implementation conformance with change management and support for behavioral mapping
7FE1CCCD	A coprocessor for accurate and reliable numerical computations
7E7658D7	Design of a predictive filter cache for energy savings in high performance processor architectures
80DCEE89	Performance modeling of the modified mesh-connected parallel computer
7FB6A64C	Floating-Point FPGA: Architecture and Modeling
7F3D5E4F	Floating-Point Computations on Reconfigurable Computers
756E1FCF	OpenMP versus MPI for PDE solvers based on regular sparse numerical operators
7DDEF77B	The application of compiler-assisted multiple-instruction retry to VLIW architectures
80E95E76	Path-based next trace prediction
7D090566	Evaluating Algorithms for Composable Service Placement in Computer Networks
7F6F056E	Architectures and algorithms for on-line failure recovery in redundant disk arrays
7E78CAFA	ReSP: a non-intrusive transaction-level reflective MPSoC simulation platform for design space exploration
6D2B12E4	Load Balancing Using Time Series Analysis for Soft Real Time Systems with Statistically Periodic Loads.
81529F25	Analyzing Behavior of Concurrent Software Designs for Embedded Systems
7FEE338E	Ozone (O3): An Out-of-Order Flash Memory Controller Architecture
815E9FDC	Optimum Circuits for Bit Reversal
80C66F70	Intrinsic Checkpointing: A Methodology for Decreasing Simulation Time Through Binary Modification
7FEBDA54	Error scope on a computational grid: theory and practice
80DCE9F6	Dependable LQNS: a performability modeling tool for layered systems
805AFDF9	Exploring the design space of a superscalar implementation
7D50CB5B	A new HW/SW partitioning algorithm for synthesizing the highest performance pipelined ASIPs with multiple identical FUs
7D0AF10E	The M-Machine multicomputer
78F27874	High-speed signal processing using systolic arrays over finite rings
80153FBD	SENORA: A P2P Service-Oriented Framework for Collaborative Multirobot Sensor Networks
7E0FF6DA	Arithmetic Data Path Optimization Using Borrow-Save Representation
7F3E23CC	Vision for cross-layer optimization to address the dual challenges of energy and reliability
772A5CCA	The role of the computer architecture simulator in the laboratory
8107EAD2	More Tales of Clouds: Software Engineering Research Issues from the Cloud Application Perspective
7E6B34A9	Adaptive Routing in Network-on-Chips Using a Dynamic-Programming Network
7E913214	On the provision of prioritization and soft qos in dynamically reconfigurable shared data-centers over infiniband
7FCEDF86	GPUMech: GPU Performance Modeling Technique Based on Interval Analysis
7593F610	MarieSim: The MARIE computer simulator
7F9455C1	Architecture design principles for the integration of synchronization interfaces into Network-on-Chip switches
7D242B69	Architectural and compiler support for the extraction and execution of coarse-grain parallelism
7DE400A2	A New Hardware Routing Accelerator for Multi-Terminal Nets
7999355A	Service-Oriented Cloud Computing Architecture
7DA83A75	Guiding Architectural Restructuring through Architectural Styles
7EEAAF79	A monolithic LTE interleaver generator for highly parallel SMAP decoders
7D076ACE	Model-based mapping of a nonrigid image registration algorithm to heterogeneous architectures
7F57A032	Integration of indoor localization with facility maintenance management
7D94D455	Design of JPEG2000 Arithmetic Coder Using Optimized Renormalization Procedure
7D898FD7	Parallel flux tensor analysis for efficient moving object detection
7E56153A	A new systolic architecture for pipeline prime factor DFT-algorithm
83304A3F	Power optimizations for transport triggered SIMD processors
7CD1FB8D	Modelling the compression strength of polymer laminates in fire
7DEBF5B9	Architectural support for securing application data in embedded systems
772B2990	An evaluation of threaded models for a classical MD proxy application
7DFAD52B	Exploiting instruction-level parallelism for integrated control-flow monitoring
8114974E	An efficient hardware implementation for intra prediction of AVS encoder
7D5EDD56	A Software-Implemented Configurable Control Flow Checking Method
69063A8B	Shadows-a flexible support system for objects in distributed systems
80574350	Fault tolerance in a class of sorting networks
8082F79D	MPS VAX monitor and control software architecture
7BA6AD4F	Diagnosis-aware system design for automotive E/E architectures
8110B708	Hardware speech recognition for user interfaces in low cost, low power devices
7D971065	System-Level Bus-Based Communication Architecture Exploration Using a Pseudoparallel Algorithm
80B18FF4	Challenges in Automatic Optimization of Arithmetic Circuits
7E73A13C	An integer linear programming approach for identifying instruction-set extensions
7F2146CA	Evaluation of compact high-throughput reconfigurable architecture based on bit-serial computation
7FA2B5B4	System specific, source code transformations
81333FEE	Hardware synchronization for embedded multi-core processors
7ECBF170	Coordinated En-Route Web Caching in Multiserver Networks
7BB56521	The influence of microprocessors on computer architecture: Distributed processing
7D909757	An adaptive bloom filter cache partitioning scheme for multicore architectures
773F4ADF	Accelerating molecular dynamics simulations using Graphics Processing Units with CUDA
7C1740BC	Application-Specific Architecture Selection for Embedded Systems via Schedulability Analysis
7D5C3DCD	Configurable Multimode Embedded Floating-Point Units for FPGAs
5C801314	Mitigation of variations in environmental conditions by SoPC architecture adaptation
8179D0BF	Ultralow-Latency Hardware-in-the-Loop Platform for Rapid Validation of Power Electronics Designs
7E47C28D	A hybrid protocol architecture for peer-to-peer control based on SIP and UPnP
7664DFDF	The fault-tolerant architecture of the safe system
7F030209	Accuracy vs. precision in digital VLSI architectures for signal processing
7D07A8C6	Dynamic frequency and voltage scaling for a multiple-clock-domain microprocessor
80AF73D5	A digit-serial architecture for inversion and multiplication in GF(2 M )
7950111F	Experimental demonstration of end-to-end message passing for HPC systems through a hybrid optical switch
75C9D5A8	Model for exploiting associative matching in AI production systems
8149B329	Parameter and Return-value Analysis of Binary Executables
7E41561D	Modeling and analyzing software architectures
79DA8265	Concepts of high-level-language computer architecture
7D20F573	Improving processor efficiency by statically pipelining instructions
813EF723	A fast on-chip profiler memory
7FD76A8C	End-to-End Study of Parallel Volume Rendering on the IBM Blue Gene/P
7E843445	StepNP: a system-level exploration platform for network processors
7964CAA3	CS-MUVI: Video compressive sensing for spatial-multiplexing cameras
7FD7BC77	Modeled and measured instruction fetching performance for superscalar microprocessors
7E06A834	Realizing reconfigurable mesh algorithms on softcore arrays
7F0F653F	A transformation approach to derive efficient parallel implementations
58D1CD49	Software defined radio – a high performance embedded challenge
814C3A0B	HHMA: A Hierarchical Hybrid Memory Architecture Sharing Multi-Port Memory
7F077E1E	Architectural implications of a family of irregular applications
8070147B	Automatic generation of equivalent architecture model from functional specification
58CA1A58	Semi-systolic array based motion estimation processor design
7DD8B4F6	Data speculative multithreaded architecture
8020A4EC	Code compression for embedded VLIW processors using variable-to-fixed coding
80A4B066	Decoding the Golden Code: A VLSI Design
7FA008DB	A low-cost continuous flow parallel memory-based FFT processor for Ultra-Wideband (UWB) applications
7D08570D	Dynamic split: flexible border between instruction and data cache
7F615173	Design and Implementation of WSRF-Based GIS Service in Spatial Data Grid
75C8D2F8	Guest Editors' Introduction: Special Section on System-Level Design of Reliable Architectures
7F22E3B1	Predicting processor performance with a machine learnt model
7DA45669	Register integration: a simple and efficient implementation of squash reuse
7D33D807	Mesh architecture for hardware implementation of Particle Swarm Optimization
7CEC4838	Real-time IPMI protocol analyzer
7FB2C2C0	Architecture and design of a 500-MHz gallium-arsenide processing element for a parallel supercomputer
81771B9C	Evolution of neural network architecture and weights using mutation based genetic algorithm
7E941BF5	PermaDAQ: A scientific instrument for precision sensing and data recovery in environmental extremes
8123DAD2	An Efficient Fast Mode Decision Algorithm for H.264/AVC Intra Prediction
75144FD4	Spiking dynamic neural fields architectures on FPGA
7ECBAAF7	Theory and application of image neighborhood parallel processing
7D2E1D12	Modeling and Evaluation of an Energy-Efficient Hierarchical Ring Interconnect for System-on-Chip Multiprocessors
7E588B1B	Application-specific instruction design for LNS addition/subtraction computation on an SOPC system
785BD3A2	Analysis of hierarchial bus-based multicomputer architectures
7D3A91E1	Adaptive techniques for leakage power management in L2 cache peripheral circuits
7E18FC39	Time series prediction by a neural network model based on the bi-directional computation style
8170E72A	Supporting ARINC 653-based Dynamic Reconfiguration
768917A0	Von Neumann revisited: A turing machine with self-repair and self-reproduction properties
7A3EA3E8	Mediated overlay services (MOSES): Network security as a composable service
7DEAD700	Grid Datafarm Architecture for Petascale Data Intensive Computing
7BA15472	An in-operation planning tool architecture for flexgrid network re-optimization
7FB9E123	A hybrid computer architecture for machine vision
5E50D44B	Mobile Application Architectures
77734CD0	Palladio: An exploratory environment for circuit design
807A08BA	An efficient solution for aligning huge DNA sequences
80E8F971	A minimum-path mapping algorithm for 2D mesh Network on Chip architecture
80BB0BE0	Totem: Custom Reconfigurable Array Generation
7D6737B1	A systolic algorithm and architecture for Galois field arithmetic
7F3BC159	DoD Architecture Framework and Software Architecture Workshop Report
75CC6539	UNION: a unified inter/intra-chip optical network for chip multiprocessors
7E586F5A	High performance Fortran without templates: an alternative model for distribution and alignment.
81720105	Queue machines: hardware compilation in hardware
768CFD12	Self-Triggered Output Feedback Control of Linear Plants in the Presence of Unknown Disturbances
800A7F99	SDL as a system level specification language for application-specific hardware in a rapid prototyping environment
806CCDE4	Design and analysis of an NoC architecture from performance, reliability and energy perspective
7E8183D6	A Low-Power DSP for Wireless Communications
802BB0A5	Anycast routing in OBS based Grid networks under heterogeneous traffic
76535717	Teaching computer organization/architecture by building a computer
7B1598F8	Exploring the design space of IMA system architectures
73D3261E	Efficient pass-parallel architecture for EBCOT in JPEG2000
7F5829F4	Partitioning for minimal memory in hardware-software codesign
7E5B5A3A	Unsynchronized parallel discrete event simulation
5F5D4567	Efficient multi-source multicasting in Information Centric Networks
736BF27E	Deep Learning and Music Adversaries
75DB72EE	TAPP: temperature-aware application mapping for NoC-based many-core processors
5F0FA18A	Architecture of Real Time Messaging server using duplex web services
801CA6C1	Performance analysis of an H.263 video encoder for VIRAM
7F961000	Efficient VLSI Architectures for the Hadamard Transform Based on Offset-Binary Coding and ROM Decomposition
76F74034	A New Handover Strategy between Femtocell and Macrocell for LTE-Based Network
76E6A983	An MPCN-Based BCH Codec Architecture With Arbitrary Error Correcting Capability
7D9778FC	Techniques for solving graph problems in parallel environments
7EAE74BA	Understanding some software quality aspects from architecture and design models
808E6A70	Distributed feature composition: a virtual architecture for telecommunications services
7F6E961F	Quality-Attribute Based Economic Valuation of Architectural Patterns
7C0047DC	Using advanced compiler technology to exploit the performance of the Cell Broadband Engine TM architecture
7F7C81EE	Bit-parallel systolic modular multipliers for a class of GF(2/sup m/)
76A31B84	Efficient simulation of trace samples on parallel machines
8035E992	Efficient ROM size reduction for distributed arithmetic
7FB2DAD3	A FPGA architecture for real-time processing of variable-length FFTS
805760C0	Reconfiguralbe multimedia accelerator for mobile systems
7F4B3BF9	Modelling programmable logic devices and reconfigurable, microprocessor-related architectures
80B71888	Subword Permutations with MIX Instructions
7D7D2A76	A fast algorithm for computing a histogram on reconfigurable mesh
806BF367	Instruction level profiling and evaluation of the IBM RS/6000
7D745B4B	Use of Multicasting-Scan Architectures for Compound Defect Diagnosis
7ED16B54	Architecture for a low complexity rate-adaptive Reed-Solomon encoder
7B96EEE8	How much up-front?: a grounded theory of agile architecture
7920B5B5	MITRE's future generation computer architectures program
7B2371D5	Bit-Parallel Approximate Pattern Matching on the Xeon Phi Coprocessor
7D8B01E1	Interoperable Control Architecture for Cybercars and Dual-Mode Cars
8158C2E2	An approach for quantitative analysis of application-specific dataflow architectures
7CF34081	High dimensional pricing of exotic European contracts on a GPU Cluster, and comparison to a CPU cluster
7EF99BB1	Software architecture for swarm mobile robots
7EE9D816	A Graph Transformation based Approach for Runtime Constrained Evolution of Service-Oriented Architectures
07E497C7	Simulating computer architectures
7C0BC795	Performance modeling of heterogeneous systems
8077A449	Hybrid Rendering in a Multi-framework VR System
812E7BDC	A High-Speed, Energy-Efficient Two-Cycle Multiply-Accumulate (MAC) Architecture and Its Application to a Double-Throughput MAC Unit
7E7C0276	The cedar system and an initial performance study
7EB3642E	A perceptual computer software model applied to hierarchical decision making
7F6DDA06	Distributed Data Mining Based on Semantic Web and Grid
7D9C1598	Architecture optimizations for synchronization and communication on chip multiprocessors
7FC3A371	Reproducible simulation of multi-threaded workloads for architecture design exploration
779EABBE	Toward loosely coupled programming on petascale systems
7D49EF77	Lowering the Overhead of Hybrid Transactional Memory with Transact Cache
805C09AC	SprintNet: A high performance server-centric network architecture for data centers
7C34EE22	An architecture for exploiting multi-core processors to parallelize network intrusion prevention
8177A839	Robotic Software Architecture for Multisensor Fusion System
7E758F97	A High-Speed Radix-64 Parallel Multiplier Using a Novel Hardware Implementation Approach for Partial Product Generation Based on Redundant Binary Arithmetic
80113B9C	Virtualizing the VAX architecture
809DBBBB	Comparison of two SRAM matrix leakage reduction techniques in 45nm technology
60913DCD	Low-rate sampling technique for range-windowed radar/sonar using nonlinear frequency modulation
76456D1A	Speedup of Iterative Solver for Electromagnetic Analysis Using Many Integrated Core Architecture
814EB442	Frame-level pipelined motion estimation array processor
7F73842B	MDA-based development in the DECOS integrated architecture - modeling the hardware platform
70E31CA9	Fast algorithms for DCT-domain video transcoding
7AC20BDA	How accurate should early design stage power/performance tools be? A case study with statistical simulation
7FDF9159	Bi-level reconfigurations of fault tolerant arrays
786F5467	ChipDesign: from theory to real world
8006F664	Speculative Flow Control for High-Radix Datacenter Interconnect Routers
7D7BF31F	An Exploration of Tiled Architectures for Space Applications
7DDD5E55	Architectural techniques for accelerating subword permutations with repetitions
76721EA9	The integrated computer engineering design (ICED) curriculum
80B09A01	Communication overhead for space science applications on the Beowulf parallel workstation
7E540034	Speeding Up Distributed MapReduce Applications Using Hardware Accelerators
7FD21781	Systematic design space exploration for customisable multi-processor architectures
7E224042	Chip Design of LPC-cepstrum for Speech Recognition
5FAF0FF4	Rescheduling for Locality in Sparse Matrix Computations
5A03B8BB	Message Routing On Irregular 2d-meshes And Tori
7D8CC087	JIST: just-in-time scheduling translation for parallel processors
83C81CD9	Mapping Security Requirements to Identify Critical Security Areas of Focus in PaaS Cloud Models
7F2615F9	Dynamically Configurable Bus Topologies for High-Performance On-Chip Communication
765DB022	Experimental Demonstration of Datacenter Resources Integrated Provisioning Over Multi-Domain Software Defined Optical Networks
7A2073B4	Architecting Dynamic Power Management to be Formally Verifiable
8030EADB	An analog-to-information converter for wideband signals using a time encoding machine
7D99AAE0	A hybrid knowledge representation model in a natural language interface to MS-DOS
7F4879D4	A complete pipelined parallel CORDIC architecture for motion estimation
5CF48210	Numerical Analysis of Radiative Recombination and Reabsorption in GaAs/Si Tandem
7E1D3107	Subword parallel conditional execution in H.264/AVC deblocking filter implementation
80EDB2AF	Evaluating energy consumption of homogeneous MPSoCs using spare tiles
809E9C15	A New Mobile Network Architecture
76A1CD9E	CNP: An FPGA-based processor for Convolutional Networks
801FE52D	Introduction to formal processor verification at logic level: a case study
7DCE745E	A heterogeneous SoC architecture with embedded virtual FPGA cores and runtime Core Fusion
7FC659E6	A Compute Unified System Architecture for Graphics Clusters Incorporating Data Locality
759F539A	Synthetic organisms and self-designing systems
7E86F7F2	The Strong correlation Between Code Signatures and Performance
784539F7	Cache memories for dataflow systems
7D9D4A5F	Configuration steering for a reconfigurable superscalar processor
7EBE58CF	An architecture to perform NIC based MPI matching
76F3156C	Implementation of the DWT in a GPU through a Register-based Strategy
7F02607D	Multiprocessor implementation models for adaptive algorithms
7D6C6803	A real-time wavelet vector quantization algorithm and its VLSI architecture
767B6D97	ADAM: run-time agent-based distributed application mapping for on-chip communication
6F317CAB	New very compact CMOS continuous-time low-voltage analog rank-order filter architecture
7EFE07F9	BIFI: Architectural Support for Information Flow Integrity Measurement
594FE00F	Issues of interoperability in e-governance system and its impact in the developing countries: A Nepalese case study
80867EB2	A middleware based network hot swapping solution for SCA compliant radio
77BE6567	Very large scale integration architecture for integer wavelet transform
789A7705	An optimizing compiler for an SPAP architecture using AI tools
7E4BCBDD	Cherry: Checkpointed early resource recycling in out-of-order microprocessors
7DD45254	Architecture technique trade-offs using mean memory delay time
8168A0E6	Webpage-based benchmarks for mobile device design
7EA7CCEC	The associative processor system CAPRA: architecture and applications
803B0099	Real-time computing: a new discipline of computer science and engineering
79057DF0	A caching approach to reduce communication in graph search algorithms
80BF5A50	Transparent State Management for Optimistic Synchronization in the High Level Architecture
80A44E7A	Market-Driven Multi-Robot Exploration
7EE9C406	Essentia: Architecting Wireless Sensor Networks Asymmetrically
8018438F	A Novel Design of CAVLC Decoder With Low Power and High Throughput Considerations
7BB31034	Boosting the performance of shared memory multiprocessors
78A73485	Service-Centric End-to-End Abstractions in Next-Generation Networks
7F16DFD9	Controlled & automatic processing: behavior, theory, and biological mechanisms
765101E1	Reducing cache leakage energy for hybrid SPM-cache architectures
7C8B5C03	Technical note: a hierarchical computer architecture design and simulation environment
7E39020E	A next generation architecture for air traffic management systems
7F9086EE	Expanding Disparity Range in an FPGA Stereo System While Keeping Resource Utilization Low
817029F1	A reliable fail-safe system
7F4F02BD	P2P-InfoReflect: Dynamic Locality-Aware and Multi-balanced Overlay for Network Dependent Applications and Services
75C9E123	Frameworks for Enterprise Architecture
7DDF85EE	Optimizing coarse-grained units in floating point hybrid FPGA
7E63BD9F	Techniques for extracting instruction level parallelism on MIMD architectures
7EE74D48	An area-efficient truncated inversionless Berlekamp-Massey architecture for Reed-Solomon decoders
7D289F7A	Handling Non-functional Requirements in Information System Architecture Design
7F6BD525	An instance of coincidence detection architecture relying on temporal coding
7FCB5902	COOL interconnect low power interconnection technology for scalable 3D LSI design
7D04767F	Cyclical cascade chains: a dynamic barrier synchronization mechanism for multiprocessor systems
783CB3C9	An extensible, lightweight architecture for adaptive J2EE applications
77D1FAB1	On All-to-All Broadcast in Dense Gaussian Network On-Chip
8079DD6F	Circuits for wide-window superscalar processors
797ECF4E	Improving the accuracy vs. speed tradeoff for simulating shared-memory multiprocessors with ILP processors
801C474D	The ASP EE: an active network execution environment
7845C6D2	System level exploration of a STT-MRAM based level 1 data-cache
8084E587	An Open and Reconfigurable Platform for 4G Telecommunication: Concepts and Application
5A227D85	A new framework for automatic generation, insertion and verification of memory built-in self test units
7DB85246	Homogeneous VLSI for 2-D digital signal processing
8133CB5F	Multiphase complete exchange on Paragon, SP2, and CS-2
7D4906B4	An intelligent priority decision making algorithm for competitive operators in list-based scheduling
8130E2DB	Fast EBCOT Encoder Architecture for JPEG 2000
7DA6F669	DNA self-assembled parallel computer architectures
8090F5FC	Towards a software architecture for distributed and mobile collaborative systems
80492DFF	Memory efficient programmable processor chip for inverse Haar transform
7D9E97C4	Adaptive Low Shift Power Test Pattern Generator for Logic BIST
75062EF2	Video delivery in heterogenous crans: architectures and strategies
7DCE8273	Round-level concurrent error detection applied to Advanced Encryption Standard
7EF7DB85	Register Versioning: A Low-Complexity Implementation of Register Renaming in Out-of-Order Microarchitectures
7A114377	Tolerating Radiation-Induced Transient Faults in Modern Processors
7E3DF353	Evaluating Various Branch-Prediction Schemes for Biomedical-Implant Processors
75851724	An empirical study of architectural change in open-source software systems
813024E4	SAT for heterogeneous FPGA technology mapping
80BEFFD1	Machine translation of conversation on the digitized battlefield
80754DF8	Low-level run-time reconfiguration of FPGAs for dynamic environments
764B3B03	The HEROIC Framework: Encrypted Computation Without Shared Keys
800D77EA	iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures
6E5C5434	Aladdin: A Tool for Architecture-Level Dependence Analysis of Software Systems
7D64B7D4	Measuring Creativity for Innovation Management
7D9EEF96	Design and implementation of an efficient stack machine
810699C8	Parallelism Viewpoint: A Viewpoint to Model Parallelism in Parallelism-Intensive Software Systems
7A8CC2D2	FPGA Implementation of EM Algorithm for 3D CT Reconstruction
7F4F8ABA	Agent frameworks in FCVW
7B99B19A	Parallel benchmarks of turbulence in complex geometries
7DB9417E	Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy
7F4AF9E2	Dual Mode K-Best MIMO Detector Architecture and VLSI Implementation
76C2C61F	Design of a Functionally Distributed, Multiprocessor Database Machine Using Data Flow Analysis
7D848481	Controlling the Tempest: adaptive management in advanced ATM control architectures
797D81BC	The dynamic placement of virtual network functions
5A6F4A35	Examining performance differences in workload execution phases
7DA5C073	Speculative sequential consistency with little custom storage
7D2D9624	Effort Estimation in Capturing Architectural Knowledge
7F42F2D5	The TAME project: towards improvement-oriented software environments
7665C34F	Overlapping Communication and Computation with High Level Communication Routines
7EFD26B4	Area efficient parallel decoder architecture for long BCH codes
80CE4F81	ASCI application performance and the impact of commodity processor architectural trends
7FBAECA7	Packaging reusable components using patterns and hypermedia
809137FF	A Scalable, High-Performance Motion Estimation Application for a Weakly-Programmable FPGA Architecture
7F3EAD2D	A multimicro system for high performance control applications
812B36D5	MAS and SOA: A Case Study Exploring Principles and Technologies to Support Self-Properties in Assembly Systems
7F83C068	The VLIW Machine: A Multiprocessor for Compiling Scientific Code
7E065318	Architecture model for approximate palindrome detection
7FB721EA	Vulnerability Analysis of Service Architecture in NGN
5E7D80E5	Integrating Transducer Capability to GS1 EPCglobal Identify Layer for IoT Applications
5B05119D	Architectures for distributed, interactive and integrated traffic simulations
7F88F297	A performance evaluation of memory hierarchy in embedded systems
80EB0112	A VLSI architecture for advanced video coding motion estimation
80BB0CDB	FlexCore: Utilizing Exposed Datapath Control for Efficient Computing
807FEE88	A SW performance estimation framework for early system-level-design using fine-grained instrumentation
7E3D0A0F	Single Cycle Nonlinear VLSI Cell for the ICA Algorithm
7EB113BB	A modelling proposal for aspect-oriented software architectures
7DF76DF2	Integrating formal verification into an advanced computer architecture course
694BBF45	A hybrid partial sum computation unit architecture for list decoders of polar codes
817A64B6	Expandable hardware for computing cortical feature maps
7E2B1A4D	On the cost-effectiveness of PRAMs
81255281	Modeling load imbalance and fuzzy barriers for scalable shared-memory multiprocessors
7D9DA961	Parallel processing with a sorting network
804FB035	Bio-sequence database scanning on a GPU
7C29C9B7	Optimizing systems for effective block-processing: the k -delay problem
7DFAFAE7	Hardware support for interprocess communication
8006EE77	Hybrid Control Architecture of Mobile Robot Based on Subsumption Architecture
7DE0FAFD	Issues on interperceptive games
80799A6E	New VLSI array processor design for image window operations
7F9C7C0E	Connector-Driven Process for the Gradual Evolution of Component-Based Software
7F89323A	Integrating scheduling and physical design into a coherent compilation cycle for reconfigurable computing architectures
8060161F	Running a Quantum Circuit at the Speed of Data
80204B29	Scalable stacking and learning for building deep architectures
7DE5DA37	Fast Cycle-Accurate Interpreted Simulation
7E44ED0A	Addressing Cache/Memory Overheads in Enterprise Java CMP Servers
7647E766	Archetype: a unified method for the design and implementation of protocol architectures
7CF63AFB	Improved hardware implementation of a complementary sequences generator and correlator
7645B9FB	VPPET: Virtual platform power and energy estimation tool for heterogeneous MPSoC based FPGA platforms
74213AA6	Distributed framework for prototyping of observability concepts in Smart Grids
7FF174B2	Blueprint for an Autonomic Service Architecture
80D2820C	Constructing Virtual Architectures on a Tiled Processor
7EE7C031	Dynamic Software Updating Using a Relaxed Consistency Model
7F24D0F0	Wormhole IP over (connectionless) ATM
7ED93ECD	hArtes design flow for heterogeneous platforms
714E7EBB	Pipeline and Parallel-Pipeline FFT Processors for VLSI Implementations
7D1D19B2	Potential Impact of Value Prediction on Communication in Many-Core Architectures
75918B46	Human Action Recognition Based on Recognition of Linear Patterns in Action Bank Features Using Convolutional Neural Networks
59458C9D	A generalized preprocessing and feature extraction platform for scalp EEG signals on FPGA
7A552DC8	Software architecture: practice, potential, and pitfalls
7DF1CAD0	Overview of a high assurance architecture for distributed multilevel security
7A6F9A02	Analytical Models for the Performance of von Neumann Multiplexing
7F1B5759	Physical layer considerations for wideband cognitive radio
7EDA4E86	A semantic context-aware network architecture
7F1BFFF1	The GrImage Platform: A Mixed Reality Environment for Interactions
7EC3125A	A Current-Mode Analog Circuit for Reinforcement Learning Problems
7D93BDB6	An OGSA Compliant Environment for eScience Service Management
80907FB7	The mixed serial/parallel approach to VLSI search processors
7AC4D5A5	Artificial Co-Drivers as a Universal Enabling Technology for Future Intelligent Vehicles and Transportation Systems
79D1D3A0	A Redundancy-Based Calibration Technique for High-Speed Digital-to-Analog Converters
75549458	Analysis Techniques for SIMD Machine Interconnection Networks and the Effects of Processor Address Masks
7FA82352	Nonblocking Hierarchical Control of Decentralized Discrete Event Systems
7F5F39F3	A neural network multiagent architecture applied to fieldbus intelligent control
7F424FCF	Scalable Programming Models for Massively Multicore Processors
7F3541CF	A framework for efficient and programmable sensor networks
817A432D	Efficient Software Development Platforms for Multimedia Applications at Different Abstraction Levels
7FE608E8	A high-level debug environment for communication-centric debug
8155C346	Introducing MicroBlaze as an infrastructure for performance modeling
80752D06	High dependable implementation of Neural Networks with networks on chip architecture and a backtracking routing algorithm
7FD088E9	Cooperation of heterogeneous legacy information systems: a methodological framework
7FB1D338	Accelerating Speech Recognition Algorithm with Synergic Hidden Markov Model and Genetic Algorithm Based on Cellular Automata
7BF513A6	GEMM-based level 3 BLAS: high-performance model implementations and performance evaluation benchmark
7A4D1123	IMS-based distributed multimedia conferencing service for LTE
8054D812	Triplet Based Multi-core Interconnection Network and its Computational Efficiency
803DBAC1	A new system architecture for crowd simulation
813D9B09	Efficient implementation of neighborhood logic for cellular automata via the Cellular Neural Network Universal Machine
80726F52	Monitoring Strategies for Adaptive Periodic Control in Behavior-Based Robotic Systems
7D5D27D5	VLSI architectures for lattice structure based orthonormal discrete wavelet transforms
80D30A06	Reconfigurable hardware: The holy grail of matching performance with programming productivity
7EF03B18	High performance testing on SIMD machines
7F9DBD4A	A performance estimation flow for embedded systems with mixed software/hardware modeling
5995D72A	Distortions to Agricultural Incentives in Sub-Saharan and North Africa
7D92D70A	Hardware implementation of motion estimation using a sub-sampled block for frame rate up-conversion
810D742C	Accelerating Quadrature Methods for Option Valuation
7FDEE54C	Optimizing NANOS OpenMP for the IBM Cyclops multithreaded architecture
813A7830	A Self-Reconfigurable Implementation of the JPEG Encoder
80042DCF	Comprehensive evaluation of an instruction reissue mechanism
81029953	Conditional scheduling for embedded systems using genetic list scheduling
78279BE8	Convolutional networks and applications in vision
80DF1553	Advantages and problems of soft computing
7ED32FC8	Architecture for rapid prototyping of visual controllers
7E030878	Thermal optimization in multi-granularity multi-core floorplanning
7FD4CE22	Low-power VLSI decoder architectures for LDPC codes
815AD1E8	A VLIW architecture for optimal execution of branch-intensive loops
8147209F	Lifetime-sensitive modulo scheduling in a production environment
7EBC3EAE	Adaptive image sensing and enhancement using the adaptive cellular neural network Universal Machine
809D47DA	Time Multiplexed VLSI Architecture for Real-Time Barrel Distortion Correction in Video-Endoscopic Images
7FB39401	A Speed Area Optimized Embedded Co-processor for McEliece Cryptosystem
7E4DDD71	A Study of Dynamic Optimization Techniques: Lessons and Directions in Kernel Design
7E769FB2	Adaptive executive control: Flexible multiple-task performance without pervasive immutable response-selection bottlenecks
77E4303F	Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs
810A1591	Synthesis of a class of data format converters with specified delays
7231F05F	The DRACON Embedded Many-Core: Hardware-Enhanced Run-Time Management Using a Network of Dedicated Control Nodes
75823570	Low-Power and Area-Efficient Carry Select Adder
7DBB2BBD	A programming methodology for dual-tier multicomputers
7D4D8EFF	High radix parallel architecture for GF(p) elliptic curve processor
7E068272	High performance code generation for VLIW digital signal processors
7D277F67	A VLSI architecture for hierarchical mesh based motion compensation using scalable affine transformation core
807A4D32	Cooperative learning in computer architecture: an educational project and its network support
812A4160	Compute Power Market: towards a market-oriented grid
7E928390	A Low Power Wake-Up Circuitry Based on Dynamic Time Warping for Body Sensor Networks
7F7D9AC6	An Effective Architecture for Automated Appliance Management System Applying Ontology-Based Cloud Discovery
7F67472A	Rapid exploration of pipelined processors through automatic generation of synthesizable RTL models
7EB9454A	Starfish: fault-tolerant dynamic MPI programs on clusters of workstations
7D4AA41D	Constructing Portable Compiled Instruction-set Simulators-An ADL-driven Approach
7EADD5CC	Multiple processor accelerator for logic simulation
7AB3E17F	A formalized architecture-centric evolution process for component-based software system
7C625D1F	Pointy: a hybrid pointer prefetcher for managed runtime systems
7DDBAD01	A Control Software Architecture for autonomous unmanned vehicles inspired in generic components
76CFC932	Joint femtocell clustering and cross-tier interference mitigation with distributed antenna system in small cell networks
8141C579	Compiling for distributed-memory systems
7FB2AA57	A Cost-Efficient L1–L2 Multicore Interconnect: Performance, Power, and Area Considerations
7564A3DA	DySER: Unifying Functionality and Parallelism Specialization for Energy-Efficient Computing
7EA403C6	Scalable loop self-scheduling schemes for heterogeneous clusters
83509194	Modeling and mining the temporal patterns of service in cellular network
7DBBC338	Energy management architecture for multimedia applications in battery powered devices
7E25D6EE	A novel dynamic reconfigurable VLSI architecture for H.264 transforms
7E7C1284	Scalable processors in the billion-transistor era: IRAM
7E71DF05	The System Architect's Assistant for design and construction of distributed systems
7EDA79EE	Hardware/software co-design of a high-end mixed signal microcontroller
8055EB3E	Fabric-Based Systems: model, tools, applications
7EAAE773	Speeding Up Architectural Simulations for High-Performance Processors
7DAA6215	An architecture of a threaded many-to-many remote procedure call
7E275D1C	Streaming Algorithms for Biological Sequence Alignment on GPUs
7E021E9A	Processing architectures for smart pixel systems
80C0B69B	High-speed low-complexity Folded Degree-Computationless Modified Euclidean algorithm architecture for RS decoders
7DA9DB70	Vectorizing compilers: a test suite and results
81423190	A dynamic priority arbiter for Network-on-Chip
80879138	Synthetic Aperture Radar Processing with GPGPU
7E18B00E	Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder
67A67C2C	A simulation platform for multi-threaded architectures
80981D67	MCjammer: adaptive verification for multi-core designs
7FBF550A	Reconfigurable hardware for molecular biology computing systems
7D7C4CB0	Efficient coding and mapping algorithms for software-only real-time video coding at low bit rates
7E57E7AC	The Implementation and Design of a Low-Power Clock Distribution Microarchitecture
7F36F6C1	An Economical Class of Droop-Compensated Generalized Comb Filters: Analysis and Design
7EF514A9	Processing software source text in automated design recovery and transformation
694E6AA8	Exploring Processor and Memory Architectures for Multimedia
7B20918D	Compiling C on a multiple-stack architecture
7EFFE054	Polymorphic-torus architecture for computer vision
6DA7D786	A proposal for a fault-tolerant binary hypercube architecture
7F9D441C	Program partitioning for multithreaded dataflow computers
7F605C21	Configuration development of robot controller with UML
7F0BBEA0	An adaptive virtual simulation and real-time emergency response system
7ED1B7AA	Fetching instruction streams
7F1BE154	Multi-decision decentralized control of discrete event systems : Application to the C&P architecture
760454A1	ARCADE - A System for Research and Education in Computer Architecture
7FD7CA81	Area and time limitations of FPGA-based virtual hardware
81324B95	System Architecture of an Autonomic Element
7F69035C	A Low-Cost Solution for Deploying Processor Cores in Harsh Environments
80EC2FD6	On symbolic scheduling and parallel complexity of loops
809D2EE7	Componentization of Business Process Layer in the SOA Reference Architecture
7D6C1FDD	Examples of Low-Level Computer Vision on Media Processors
7DF9DF4D	Analysis and Management of Architectural Dependencies in Iterative Release Planning
7DAE56B1	Silicon Debug for Timing Errors
7FDEAC81	A Pixel-Parallel Self-Similitude Processing for Multiple-Resolution Edge-Filtering Analog Image Sensors
7DBA9CAA	FreeTIV parallel computer: architecture and environment
7FC89BB0	Using the ODP reference model for Enterprise Architecture
58ECCB6D	Study on access permission control for the Web of Things
7D4C49C3	ECG classification with neural networks and cluster analysis
7D5A0754	Automatic simultaneous architecture and parameter search in fuzzy neural network learning using novel variable length crossover differential evolution
7E38017A	Facilitating interactive distributed data stream processing and mining
81681EF1	WAD: A Feasibility study using the Wicked Audio Debugger
7DF71901	A 40 MHz trigger-free readout architecture for the LHCb experiment
7D93A3C6	Multimedia communications on a heterogeneous network
7E219DC0	Partitioned reuse cache for energy-efficient soft-error protection of functional units
81541E86	Software Architecture for a Humanoid Robot Teleoperation Based on RT-Linux/Linux/Windows Operating System
7E06A328	Stochastic Adaptation to Environmental Changes Supported by Endocrine System Principles
8094C243	A Reconfigurable SoC for Block Ciphers with a Programmable Dataflow Structure
80CD92F2	A hybrid dual-core Reconfigurable Processor for EBCOT tier-1 encoder in JPEG2000 on next generation of digital cameras
80A564A0	An Efficient Pipelined Architecture for H.264/AVC Intra Frame Processing
802568AF	Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives
6CB44EC6	Test Generation for Microprocessors
7DA79F3F	The High Performance Storage System
80D75846	Online compression of cache-filtered address traces
7E2E903A	The derivation of regular synchronous circuits
7DF4E742	Collaborative Web Services Monitoring with Active Service Broker
7DBC305D	Enabling energy efficiency in via-patterned gate array devices
7D77CAF6	Fast First-Order Polynomials Convolution Interpolation for Real-Time Digital Image Reconstruction
7E3688E2	A DSM cluster architecture supporting aggressive computation in active networks
7DB42D4F	A Hybrid VLSI System Architecture for Scientific, Matrix, Image, and DSP Computations
800524A4	Edge Reduction for EVMDDs to Speed Up Analysis of Multi-state Systems
81783DCF	An algorithmic method for protocol conversion
815F4100	Heterogeneous multi-core platform for consumer multimedia applications
7FD16B2E	Monsoon: an explicit token-store architecture
7FDCB603	Extended Reconfigurable Linear FeedBack Shift Register Operators for Software Defined Radio
7D3F060B	Knowledge-based control of a humanoid robot
7E6715B0	Analysis of architectures for fault-tolerant computation
80B2D25A	Low power image processing: analog versus digital comparison
7F6ACABF	Building a Distributed Block Storage System for Cloud Infrastructure
761658AD	Dependability modeling and evaluation of software fault-tolerant systems
7E780F5F	Software product lines: organizational alternatives
7D87F696	A High Throughput String Matching Architecture for Intrusion Detection and Prevention
78D88B86	A VLSI design for computing exponentiations in GF(2/sup m/) and its application to generate pseudorandom number sequences
7BE01F48	Accelerating I/O Forwarding in IBM Blue Gene/P Systems
7D6359F8	A network architecture supporting consistent rich behavior in collaborative interactive applications
7C9A481E	ADHT: Agent-based DHT architecture for constrained devices
7F2BE906	Performance, Cost, and Energy Evaluation of Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network
7FB1A42A	An analysis of message passing systems for distributed memory computers
7FBB224A	A High-Throughput Programmable Decoder for LDPC Convolutional Codes
5DC625C7	Parallel computers and complex systems
7E961686	An Architectural Approach to Support Online Updates of Software Product Lines
7565C6B6	On-chip supervised learning rule for ultra high density neural crossbar using memristor for synapse and neuron
5CBD63DF	Computer architecture: a quantitative approach
78B95E61	Coloured Petri Net modelling of task scheduling on a heterogeneous computational node
7E169868	Flexible LDPC Decoder Design for Multigigabit-per-Second Applications
7E088852	Protocol implementation for Short Message Service over IP
7E280CB5	An approach to mixed systems co-synthesis
7FF40CB7	Modeling the performance of general purpose instruction level parallel architectures in image processing
807E5D76	A high throughput and low cost diamond search architecture for HDTV motion estimation
76860970	CASA: A New IFU Architecture for Power-Efficient Instruction Cache and TLB Designs
7F0E4EFA	The GF11 parallel computer
80F0CEF1	A dynamic attention system that reorients to unexpected motion in real-world traffic environments
759B8AF8	A multinomial clustering model for fast simulation of computer architecture designs
7CFB7862	Impact of sharing-based thread placement on multithreaded architectures
7DC6B004	A Survey of Large Scale Data Management Approaches in Cloud Environments
7FCACD14	Frequency Planning Scheme Based on Interference Coordination for OFDM-Relay Systems
806C72A1	Quantitative Evaluation of Low Density Parity Check Convolutional Code Encoder and Decoder Algorithms for the XInC MIMD Multithreaded Microprocessor
7F9C6DE3	Virtual multiverse: Interperception in multiple virtual universes
7E929634	Novel architecture for loop acceleration: a case study
7F98F3BF	Context-Based Reasoning Using Ontologies to Adapt Visual Tracking in Surveillance
811842A5	A low latency SISO with application to broadband turbo decoding
7FD5027B	High-Level System Modeling for Rapid HW/SW Architecture Exploration
7EC11953	On the architecture and implementation of parallel ordinal machines
78E0D091	Iterative instructions in the Manchester Dataflow Computer
80490DD5	Preserving Confidentiality in PCE-based Multi-domain Networks
808D4EA3	Reversibility of the Quad-Edge operations in the Voronoi data structure
77CEA207	A survey of parallel computer architectures
802F24A4	Second workshop on dependable and secure nanocomputing
80A68744	Flexible Hardware Architecture of Hierarchical K-Means Clustering for Large Cluster Number
7F529A18	High performance FPGA based elliptic curve cryptographic co-processor
7E9A66C5	Multiple Failure Correction in the Time-Triggered Architecture
7BC83142	QUILT: a GUI-based integrated circuit floorplanning environment for computer architecture research and education
79C27C54	Distributed control plane with spectral fragmentation-aware RMSA and flexible reservation for dynamic multidomain software-defined elastic optical networks
81120517	Cost analysis of a new algorithmic-based soft-error tolerant architecture
7AA42235	Estimating interlock and improving balance for pipelined architectures
7E9553DF	Concentrated mesh and fat tree usage efficiency in System-on-Chip based multiprocessor distributed processing architectures
81172B2F	A Scalable Multi-FPGA Platform for Complex Networking Applications
800FAE2E	Design method for conceptual design of by-wire control: two case studies
76305B04	Efficient message routing in Mega-Micro-Computer networks
725E3938	An energy-aware methodology for mapping and scheduling of concurrent applications in MPSoC architectures
80314DC7	Integrated SDN/NFV management and orchestration architecture for dynamic deployment of virtual SDN control instances for virtual tenant networks [invited]
7C87ADB9	A delay model for router microarchitectures
7E95A336	A Framework for Secure Anycast Group Management
8089572C	Dynamic branch prediction with perceptrons
805BC2D6	The ETSI standard architecture, related interfaces, and reconfiguration process for reconfigurable mobile devices
76D257A1	Towards a reference architecture for large-scale smart grids system of systems
7F3CE0E2	Implementation of Para-CORDIC Algorithm and Its Applications in Satellite Communication
80BAC9AA	The SIMNET virtual world architecture
7762C8C9	An efficient caching support for critical sections in large-scale shared-memory multiprocessors
7C75DA93	A transparent and adaptive reconfigurable system
80C86F5D	Practical considerations in making CORBA services fault-tolerant
7E645831	Scheduling for an Embedded Architecture with a Flexible Datapath
7F029D1C	Multiphase systolic algorithms for spectral decomposition
588CD414	Attribute-Driven Design (ADD), Version 2.0
7F6D8830	Why we need a different view of software architecture
7E172498	SPIN: a sequential pipelined neurocomputer
7DB42177	Genetic programming of process decomposition strategies for evolvable hardware
81744C6D	A modular approach to the computation of convolution sum using distributed arithmetic principles
62F877F3	A Review on Content Centric Networking and Caching Strategies
80912EF7	An efficient architecture for 2-D biorthogonal inverse discrete wavelet transforms
7E0AB539	Architecture-centric software engineering
7FDD0043	Understanding CASE generated legacy applications: a case study
7DDD2CB8	A standards-based architecture for Grid Service Management
7D26E584	Using graph rewriting to specify software architectural transformations
7FB44E48	QoS-constraint Configuration Management Policy in Grid over GMPLS Networks
7E67EF29	Algebraic integer based 8×8 2-D DCT architecture for digital video processing
7ECD183E	Analysis, fast algorithm, and VLSI architecture design for H.264/AVC intra frame coder
7DE35949	Semantic Web Service Composition for Service-Oriented Architectures
7E0C3119	Purification, Crystallization, and Preliminary X-ray Diffraction Analysis of the Tricorn Protease Hexamer from Thermoplasma acidophilum
7EBA73A2	Modularity and protection should be decoupled
7F59EF8A	Multi-agent based reconfigurable architecture for future wireless networks
76A952CB	Divide-and-Conquer for Parallel Processing
7F632A4A	Software reliability with architectural uncertainties
7FC3AA9A	An architecture for a verilog hardware accelerator
7C96597C	Communication reduction for distributed sparse matrix factorization on a processor mesh
79E846DB	The stack growth function: cache line reference models
804CF740	Collaboration-Oriented Data Recovery for Mobile Disk Arrays
7D5A6FD4	Mastering the challenge of optoelectronic computing
81626317	Module allocation of real-time applications to distributed systems
8057B03A	The Role of Enterprise Architecture in Healthcare-IT
7E5740E8	Robustness testing and hardening of CORBA ORB implementations
7BF356B7	Embedding mesh of trees in the hypercube
7DBD3338	Multimedia information systems
7F0E156E	Virtual Machine Technology: A Bridge From Large Mainframes To Networks Of Small Computers
7FA3A48A	The TickerTAIP parallel RAID architecture
7DB19AB6	A cost-effective architecture for 8×8 two-dimensional DCT/IDCT using direct method
7E44F2C6	Multiprocessing of Combinatorial Search Problems
7775D8EC	Arrhythmia recognition strategies and hardware decisions for the implantable cardioverter-defibrillator — a review
76896F1D	Design of an array processor for image processing
7DEF4276	Research on the characteristics theory of reverse SoC TAM design based on dual-balanced strategy
797E773B	A flexible asynchronous microprocessor
7E983A6D	Optimal Selection of Function Implementation in a Hierarchical Configware Synthesis Method for a Coarse Grain Reconfigurable Architecture
780AC66E	The class kernel-models in DEVS-scheme: a hypercube architecture example
75FEC551	Design, analysis, and simulation of I/O architectures for hypercube multiprocessors
7D20DDF2	An Empirical Architecture-Centric Approach to Microarchitectural Design Space Exploration
81191388	Jade: a high-level, machine-independent language for parallel programming
7E697F85	Design of multiplierless decimation filters based on Cyclotomic Polynomials
7DAD71B6	Distributed Web-based Platform for Computer Architecture Simulation
80A79B5A	Immunity-Inspired Risk Assessment Approach for Network Security
7EBFE8F9	Higher radix square rooting
8193F275	High-performance image acquisition and processing system with MTCA.4
77798526	Automatic architectural synthesis of VLIW and EPIC processors
80965517	AQuA: an adaptive architecture that provides dependable distributed objects
8046E02B	Thermal Management of On-Chip Caches Through Power Density Minimization
7E91D06E	New Architecture for a Wireless Smart Sensor Based on a Software-Defined Radio
14A36536	A Preliminary Study of Open Signalling for ATM Networks
7EFA2FA0	Frameworks for the Development of Adaptive Systems: Evaluation of Their Adaptability Feature Through Software Metrics
80FCD245	Hardware Reuse in Modern Application-Specific Processors and Accelerators
80ADC9FC	Performance considerations in designing network interfaces
8013348B	Exploring Data-Level Error Tolerance in High-Performance Solid-State Drives
7C5DF1CC	An architecture and an interconnection scheme for time-sliced buses
7F7F648A	Automatic Assembly Program Retargeting for Micrco controllers
811A6771	Analytical design of evolutionary control flow components
75D7F3D3	ASETS: A SDN Empowered Task Scheduling System for HPCaaS on the Cloud
7DE11DCF	Tolerating memory latency through software-controlled pre-execution in simultaneous multithreading processors
7CD26EE2	Reply to "Comment on 'Optimizing supply chain collaboration based on joint replenishment and channel coordination"'
7E8BF522	Performance comparison of three modern DBMS architectures
7DF9268B	Dynamic Memory Access Management for High-Performance DSP Applications Using High-Level Synthesis
80011F23	A frequency-domain interpolation implementation for OFDM transmitters
80E0E6FB	Reconfigurable computing and electronic nanotechnology
80F4B030	Enhancement of a 2D array processor for an efficient implementation of visual perception tasks
813D16E3	Compilation Technique for Loop Overhead Minimization
7D03759A	A MDA Based Aspect-Oriented Model Dynamic Weaving Framework
7E87FB75	A Historical Overview of Computer Architecture
7D4345E9	Computing With Words for Hierarchical Decision Making Applied to Evaluating a Weapon System
764CBB34	VMODEX: A novel visualization tool for rapid analysis of heuristic-based multi-objective design space exploration of heterogeneous MPSoC architectures
80840461	Quality Criteria and an Analysis Framework for Self-Healing Systems
7F7A2652	iWarp: an integrated solution to high-speed parallel computing
80533B9E	Context-Aware, Policy-Based Seamless Mobility Using the FOCALE Autonomic Architecture
7DE27DE8	A design methodology for hybrid carry-lookahead/carry-select adders with reconfigurability
7F46FC88	An efficient modular spare allocation scheme and its application to fault tolerant binary hypercubes
7FB5B38D	Compressed code execution on DSP architectures
7F14EE90	QuickIA: Exploring heterogeneous architectures on real prototypes
7D6A04B6	Chaos computing: implementation of fundamental logical gates by chaotic elements
806FBFCC	The efficient memory-based VLSI array designs for DFT and DCT
7863FB23	A distributed resource management mechanism for a partitionable multiprocessor system
77CC3BB2	Implementation of a P1619 crypto-core for Shared Storage Media
5CB32063	Optimizations for compiled simulation using instruction type information
7E39C816	Architecture-aware adaptive clustering of OO systems
802800CB	A Methodology for Performance Modeling and Simulation Validation of Parallel 3-D Finite Element Mesh Refinement With Tetrahedra
8080D381	An algorithm for nanopipelining of RTD-based circuits and architectures
04DE769D	A configurable MIPS simulator for teaching computer architecture
80FEE578	Autonomous Data Reallocation Technology for High Assurance in Streaming Service System
77635894	Implementing Wilson-Dirac operator on the cell broadband engine
7DEDDEAF	Energy aware register file implementation through instruction predecode
7EC40CFB	Toward large scale Frequency Dependent FDTD for UWB systems
7CF2084C	Reconfigurable Viterbi decoder on mesh connected multiprocessor architecture
80A2786D	Sequoll: A framework for model checking binaries
7D924907	Digital VLSI multiprocessor design for neurocomputers
7CA02A1F	SIMCAN: a SIMulator framework for computer architectures and storage networks
7D738D50	Minimal activity mixed-signal VLSI architecture for real-time linear transforms in video
5D9B68CD	High-performance AM29000 microprocessor applications for communications
77C19F36	Reconfigurable multicomputer networks for very fast real-time applications
5DBA8ABA	The Search for Lost Cycles: A New Approach to Parallel Program Performance Evaluation
7DD65B41	A high-performance JPEG2000 architecture
7F581C80	A comparative analysis for low power motion estimation VLSI architectures
80029D2F	Whole-function vectorization
7E57AA8D	SystemCoDesigner: automatic design space exploration and rapid prototyping from behavioral models
7EAADF91	Software support for multiprocessor latency measurement and evaluation
80289F53	A model for dataflow computations: result sharing and its performance evaluation
7D440DCA	Assignment of ADT modules to processors
7EFFF24A	Determining the optimum extended instruction-set architecture for application specific reconfigurable VLIW CPUs
8046D7DA	Design of a Generic Network on Chip Frame Work Using Wormhole Routing for 2D Mesh
7B82A37B	The development of a multi-processor personal computer in a senior computer design laboratory
7FCA36E4	Z-trees: adaptive pyramid-algorithms for image segmentation
759D8227	VLSI Architecture Design and Implementation for Application Specific CORDIC Processor
7FAA5F59	Cache sensitive modulo scheduling
7EE57EBD	Architectural support of fine-grained secure computing
7726CC55	On the Network Power Effectiveness of Data Center Architectures
7ACA70EE	T- Broker : A Trust-Aware Service Brokering Scheme for Multiple Cloud Collaborative Services
7FB4761E	Total Power Modeling in FPGAs Under Spatial Correlation
7DE9CC2B	Modular Architecture for Efficient Generation and Correlation of Complementary Set of Sequences
7FB6BC99	Optimizing loop performance for clustered VLIW architectures
64B0401F	A VLSI architecture for concurrent data structures
80EEFC77	High-throughput, low-memory applications on the Pica architecture
7BFB9B39	Tool support for just-in-time architecture reconstruction and evaluation: an experience report
752466E1	Regular fabric design with ambipolar CNTFETs for FPGA and structured ASIC applications
7DB71294	On the schedulability analysis for distributed hard real-time systems
7F194A22	An optimized MC interpolation architecture for HEVC
7C90A511	A Content Aware Integer Register File Organization
7D37C6F5	Intel® Itanium® floating-point architecture
7E3D3F6E	Improving quality attributes of a complex system through architectural analysis-a case study
788C4D10	Memory and processing architecture for 3D voxel-based imagery
5AA512D6	Memory efficient architectures for 2-D lifting-based discrete wavelet transform: A survey
7585ADAE	Precision-aware soft error protection for GPUs
7D5E9AB9	MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems
717A660F	Adversarial Intent Inference for Predictive Battlespace Awareness
767AAA82	Topical perspective on massive threading and parallelism
5FAFDD6F	The Datasaab Flexible Central Processing Unit
7D1B96E2	A study on periodic shutdown for adaptive CMPs in handheld devices
808224DD	Towards Autonomic GIPSY
81231A11	CAM-8: A Computer Architecture Based on Cellular Automata
7D11B0AD	LDPC decoder design for IEEE 802.15 standard
7E53A259	Reliability simulation of fault-tolerant software and systems
7FAB464D	Comparative modeling and evaluation of CC-NUMA and COMA on hierarchical ring architectures
7F3FAD6C	Application-specific array processors for binary prefix sum computation
7D0A5ED1	Distributed Visualization Using VTK in Grid Environments
7FCEC8F3	Balance in architectural design
7CF6DB71	Software Architecture Patterns for a Context-Processing Middleware Framework
7CF8A39E	UMTS MPSoC design evaluation using a system level design framework
7DC44325	A high-efficiency grid-tie battery energy storage system
80A62AE3	A Quality-Driven Design Approach for NoCs
7DE43EA6	Design and Synthesis of a Carry-Free Signed-Digit Decimal Adder
7E940293	Multiple Sequence Alignment on an FPGA
6A318993	Parallel and distributed systems for constructive neural network learning
7F8B3CCF	A Case Study for the Verification of Complex Timed Circuits: IPCMOS
75A6F87C	Co-design of the Business and Software Architectures: A Systems Engineering and Model-Driven Method
806B1170	Enabling performance intelligence for application adaptation in the Future Internet
7ECC9595	Programming finite-difference time-domain for graphics processor units using compute unified device architecture
805FE6F1	Mapping the FDTD Application to Many-Core Chip Architectures
7D1D3C9F	Adaptive local context suppression of multiple cues for salient visual attention detection
5917C33C	The Epsilon-2 hybrid dataflow architecture
5BBFD600	An effectual elucidation of task scheduling and memory partitioning for MPSoC
7EEF5E1B	Automatic validation of pipeline specifications
7678161A	Introducing cool chips
7A637748	Exploring multicore computing education in China by model curriculum construction
719763D1	Translation error handling for multi-protocol SOA systems
7FEBC3EA	Applying fault-tolerant solutions of circulant graphs to meshes and hypercubes
795F8D03	An efficient VLSI architecture for motion estimation using new three step search algorithm
7E182418	Asynchronous processor survey
7F3321A5	A Fast Multi-valued Sbnr Multiplier
7E3DAA85	Distributed computing environment software maintenance: problems of measurement and research
7D34230F	How to cope with SEU/SET at system level?
7E58A33B	The Hadoop Distributed File System
7F4221FE	VLSI architectures for the MAP algorithm
7C44E16B	Development and validation of a hierarchical memory model incorporating CPU- and memory-operation overlap model
7FCBF20E	Embedding Paths of Different Lengths into Crossed Cubes
7AEAD06F	Use of CUDA for the Continuous Space Language Model
7F11AC54	A RISC processor based architecture for control and evaluation of grasping and manipulation with dexterous hands
7E2D387A	Area-efficient architecture for Fast Fourier transform
80C743F1	A Verilog preprocessor for representing datapath components
7FB540F5	Implementation of a non-strict functional programming language V on a threaded architecture EARTH
7D42C320	Partial and dynamic reconfiguration of FPGAs: a top down design methodology for an automatic implementation
7F7B01BA	RF Front-End Concept and Implementation for Direct Sampling of Multiband Signals
7D1104F0	Adaptive execution assistance for multiplexed fault-tolerant chip multiprocessors
7838D8FB	7.1 A low-power 64Gb MLC NAND-flash memory in 15nm CMOS technology
80981B53	An Efficient Hardware Implementation of the Tate Pairing in Characteristic Three
7CFAE30F	Design and performance evaluation of a multithreaded architecture
82592A90	Area-Efficient Subquadratic Space-Complexity Digit-Serial Multiplier for Type-II Optimal Normal Basis of $GF(2^{m})$ Using Symmetric TMVP and Block Recombination Techniques
814FC170	Analyzing Software Evolvability of an Industrial Automation Control System: A Case Study
7D49B5F8	An architecture for sensor fusion in a mobile robot
80F8402C	A safety shell for UML-RT Projects
7847BE5B	A modular systolic linearization of the Warshall-Floyd algorithm
795AFFE8	An integrated approach to deploy data warehouse in business intelligence environment
7DC20A91	VLSI architecture for digital picture comparison
7E6282FB	Reconciling software requirements and architectures: the CBSP approach
80AB372A	A reusable distributed arithmetic architecture for FIR filtering
7E4CB51D	Tussle in cyberspace: defining tomorrow's internet
7FAC0EED	Dealing with the Crosscutting Structure of Software Architectural Styles
7DF4390E	RAM based physical-layer identity detector for 3GPP Long Term Evolution
7BC236A7	Global Built-In Self-Repair for 3D memories with redundancy sharing and parallel testing
7FFD866E	A CORDIC processor with efficient table-lookup schemes for rotations and on-line scale factor compensations
80DAD85B	Single-graph multiple flows: energy efficient design alternative for GPGPUs
761A22CB	Performance evaluation for application-specific architectures
81616A2C	A Community of Learners Approach to Software Architecture Education
7F6369B2	Low latency pipelined circular CORDIC
7F0D0A81	SysteMoprh: dynamic/online/adaptive system-level optimization for SoC
6B4FEDC6	Distributed real-time computing with harness
7ECA1264	A versatile and scalable digit-serial/parallel multiplier architecture for finite fields GF(2/sup m/)
7DD8B7E3	An FPGA Implementation of Decision Tree Classification
5F376C05	On the tradeoff between energy harvesting and caching in wireless networks
822EDA3E	Active learning of local predictable representations with artificial curiosity
7CECFF3F	Non-functional refinement of computer based systems architecture
801DC508	Subcube allocation and task migration in hypercube multiprocessors
7F9A1A8E	Towards physical mashups in the Web of Things
58FBCC5F	Performance modelling and optimization of memory access on cellular computer architecture cyclops64
7FF2E8E8	A comparative study of extensible routers
7CE3D6EB	Instruction cache fetch policies for speculative execution
7EBA086C	Accelerating Regular LDPC Code Decoders on GPUs
092270BA	Interconnection networks for parallel and distributed processing
7EC4C4A6	Environment perception using dynamic polylines and particle based occupancy grids
808E6888	Efficient architecture of a programmable block matching processor
7DA5306F	Parallelizing two classes of neuromorphic models on the Cell multicore architecture
7BD9E690	A computer architecture with access control and cache option tags on individual instruction operands
591EF440	Engaging undergraduates in research that speaks their language
7F78F969	Architecture Support for Task Out-of-Order Execution in MPSoCs
7DFA1F54	Transforming Security Requirements into Architecture
81017E16	A VMM security kernel for the VAX architecture
7E553C77	D n -based architecture assessment of Java Open Source software systems
7B521174	The Case of the Missing Supercomputer Performance: Achieving Optimal Performance on the 8,192 Processors of ASCI Q
79131FC0	Unified mixed radix 2-4 redundant CORDIC processor
8038EE61	The cache-and-forward network architecture for efficient mobile content delivery services in the future internet
7526F5D9	Hardware acceleration for sparse fourier image reconstruction
7A1B0839	A Simplified Architecture for Modulo (2n + 1) Multiplication
7DA61FB7	A large, fast instruction window for tolerating cache misses
7DEE3331	Hardware Acceleration of Hidden Markov Model Decoding for Person Detection
814A385E	Floating-Point Numerical Function Generators Using EVMDDs for Monotone Elementary Functions
7E01A7D7	A binary hybrid replication strategy for improving availability and maintaining consistency of data in large scale mobile environments
78D0884B	An analytical model of locality-based parallel irregular reductions
814C694A	Power optimization of weighted bit-product summation tree for elementary function generator
7D7C018D	Multilayered Image Processing for Multiscale Harris Corner Detection in Digital Realization
7F310365	QoS-aware architecture for FHMIP micromobility
7F9FF40E	MASE: a novel infrastructure for detailed microarchitectural modeling
77773739	A hardware evaluation of cache partitioning to improve utilization and energy-efficiency while preserving responsiveness
5DA708C1	Drug design issues on the cell BE
7E01DB72	On component-based communication systems for clusters of workstations
7EE07A78	Simulation of Multi-robot Architectures in Mobile Robotics
809F027D	Design and Exploration of Low-Power Analog to Information Conversion Based on Compressed Sensing
7D01A166	The ELEKTRA railway signalling system: field experience with an actively replicated system with diversity
755CD59F	A logic simulation machine
7D07C4B9	Tagged Repair Techniques for Defect Tolerance in Hybrid Nano/CMOS Architecture
7DDDAE24	A multiprocessor machine for large-scale neural network simulation
7C680452	Direct Execution In A High-Level Computer Architecture
814E2E25	Enterprise Architecture Management's Impact on Information Technology Success
817298A0	Decorrelated state estimation for distributed tracking using multiple sensors in cluttered environments
7DF98C95	An Integrated Video Compression, Encryption and Information Hiding Architecture based on the SCAN Algorithm and the Stretch Technology
7DA6C879	Evaluating Security Properties of Architectures in Unpredictable Environments: A Case for Cloud
80C85048	A methodology for evaluating parallel graph algorithms and its application to single source reachability
7DF49884	Evaluating Indirect Branch Handling Mechanisms in Software Dynamic Translation Systems
7D448134	Optimal communication algorithms for hypercubes
7D109F76	Nectar CAB: a high-speed network processor
7EE8FF1F	Experimental evaluation of CPU performance features
7C40631A	Heterogeneous Cloud Framework for Big Data Genome Sequencing
7BBD5F94	A microprocessor survey course for learning advanced computer architecture
81245E2A	A nonseparable VLSI architecture for two-dimensional discrete periodized wavelet transform
7F510637	StackLock with simple FSM
7B79392B	Mobility Aware Health Care Monitoring System
7F862516	Experimental study of two robot arms manipulating large objects
7DD24C3B	Two Dimensional Equalizer Using Parallel FIR Filters for Data Storage
7A154958	Understanding source-to-source transformations for frequent porting of applications on changing cloud architectures
7FFFF845	Applying decay strategies to branch predictors for leakage energy savings
7FF91D54	Input space adaptive design: a high-level methodology for optimizing energy and performance
7A21053B	Synthesis and implementation of active mode power gating circuits
83B36D4C	Bulk synchronous parallel computing using a high bandwidth optical interconnect
79EAAEBC	The detection and elimination of useless misses in multiprocessors
7856E381	Improving the accuracy of history-based branch prediction
7F7DD20A	Speedups from partitioning critical software parts to coarse-grain reconfigurable hardware
7D98E1D3	A self-reconfiguration architecture for mesh arrays
7C633BE1	Communication complexity of the Gaussian elimination algorithm on multiprocessors
804E3BE6	AMP: experiences with building an exokernel-based platform for active networking
7EF18A0B	Evaluation of elementary functions using multimedia features
8071C0A8	A versatile ring-connected hypercube
7C359FCF	Remapping NUCA: Improving NUCA Cache's Power Efficiency
817099CD	Automated communication synthesis for architecture-precise rapid prototyping of real-time embedded systems
7EEA046C	Refining Service-Oriented Model Using Interpretation Mapping
7FC794B1	On the Design of an Efficient Architecture for Supporting Large Crowds of Autonomous Agents
5BCCD75B	Load-balanced cloud service interface for the HiBA mobile cloud environment
81696DFA	Tolerating node failures in cache only memory architectures
80607572	A Research on an ASIP Processing Element Architecture Suitable for FPGA Implementation
80394694	A Feasibility Study on Hyperblock-based Aggressive Speculative Execution Model
7EF6A85D	An efficient PIM (processor-in-memory) architecture for motion estimation
7DB22BB3	Reliability Analysis of H-Tree Random Access Memories Implemented With Built in Current Sensors and Parity Codes for Multiple Bit Upset Correction
771E2782	On the design and use of a simulator for teaching computer architecture
764E7C80	Distributed Coordination of Co-Channel Femtocells via Inter-Cell Signaling With Arbitrary Delay
7977F625	Pragmatic and Opportunistic Reuse in Innovative Start-up Companies
0059A223	Experiences in modeling and simulation of computer architectures in DEVS
7ED4CEBD	Performance analysis for an important class of parallel-processing networks
7FF4538F	Prediction of behavior of MPI applications
6FE099DE	Parallel Block Predictor&#8211;Corrector Methods for Ode's
81030971	Discovering Architectures from Running Systems
8061C095	A Coordinated P2P Message Delivery Mechanism in Local Association Networks for the Internet of Things
7EE06D22	Combined system synthesis and communication architecture exploration for MPSoCs
7C8B10A1	Simulation of a computer architecture for quantum chromodynamics calculations
80460BE3	A Multimedia Tool for Teaching Reconfigurable Computing
5E9E6019	Massively parallel vector processing computer
7F0482A0	Prototype real-time ATCA-based LLRF control system
8064BE1A	Software framework concepts for power distribution system analysis
7E08DFDB	Multi-robot cooperation in the MARTHA project
7C625567	Blending object-oriented design principles and software engineering practices into an undergraduate architecture simulator project
5D9D8274	Self-monitored adaptive cache warm-up for microprocessor simulation
81496D0D	Fast Power Estimation for Automatic Instruction-Set Selection
800E5CAC	Role-based security for configurable distributed control systems
80102A3A	Experimental Comparison of Misuse Case Maps with Misuse Cases and System Architecture Diagrams for Eliciting Security Vulnerabilities and Mitigations
7EBA0C95	Contributions to middleware architectures to prototype distribution infrastructures
7B9B5032	Improving CC-NUMA performance using Instruction-based Prediction
7DE524F5	A Flexible Floating-Point Wavelet Processor
80B425F0	SIMD Architectural Enhancements to Improve the Performance of the 2D Discrete Wavelet Transform
8012B584	XIOSim: power-performance modeling of mobile x86 cores
7EE48647	Multilevel communication modeling for Multiprocessor System-on-Chip
7DB493ED	The potential of reconfigurable hardware for HPC cryptanalysis of SHA-1
7E1231E0	System design: traditional concepts and new paradigms
7DE054B9	Software architecture built from behavior models
80879D8A	An ontology-based context inference service for mobile applications in next-generation networks
81F8AD5D	An Instruction Throughput Model of Superscalar Processors
7DC911ED	Parallel and distributed methods for image retrieval with dynamic feature extraction on cluster architectures
7E72EC1F	Simulation of Large-Scale HPC Architectures
7E244EB3	Optimal Matrix Computing Using Vector Division with Sub-word Parallel
811B815A	Augmented grooming in IP over Optical networks with elastic traffic
80EC1829	A field-programmable analog array using translinear elements
73E7EF08	Humans in the GPU swarm: a proposal
7E3BD30E	Meaningful learning in the tutoring system for programming
7E8BA3D1	Model-integrated program synthesis environment
7F393E65	Exploiting memory customization in FPGA for 3D stencil computations
8037685F	A hybrid architecture for mobile robots based on decentralized, parallel path planning
80F5A179	ADir/sub p/NB: a cost-effective way to implement full map directory-based cache coherence protocols
78830183	An ontology for context-aware pervasive computing environments
7E6CFCD3	Self-related traces: An alternative to full-system simulation for NoCs
80FACD4C	Intelligent Platform Management Controller for nuclear fusion fast plant system controllers
797F4E3E	Parallel I/O subsystems in massively parallel supercomputers
805DD887	Reconfigurable low-power Concurrent Error Detection in logic circuits
7D5F6A42	The design space of register renaming techniques
7FACF093	Polling Watchdog: Combining Polling and Interrupts for Efficient Message Handling
7DE691C9	Hierarchical Variability Modeling for Software Architectures
813A6105	A two-level interleaving architecture for serial convolvers
7D4C354F	Modeling live and dead lines in cache memory systems
7DBC15A2	Low Complexity Video Encoding with One-Bit Transform based Network-Driven Motion Estimation
805DD7BA	Exploiting dynamic reconfiguration techniques: the 2D-VLIW approach
8115B175	Design and implementation of a high-speed matrix multiplier based on word-width decomposition
80F040C1	Using broadcast to protect user privacy in location-based applications
6821B1A4	Active network monitoring and control: the SENCOMM architecture and implementation
80E62EE5	Reliable Networked Reconfiguration of FPGAs with HW/SW Co-design Architecture
80042D88	The service oriented optical network (SOON) project
7E589040	Communication Structures for Large Networks of Microcomputers
7F2C96D2	NoC-MPU: A secure architecture for flexible co-hosting on shared memory MPSoCs
595FC5B6	A new approach to switch fabrics based on mini-router grids and output queueing
76BCF11A	FcVcA: A fuzzy clustering-based vehicular cloud architecture
7DA2A915	Configurable emulated shared memory architecture for general purpose MP-SOCs and NOC regions
6EFCC085	Scalable module-based architecture for MPEG-4 BMA motion estimation
7D30CD1A	Performance issues of a superscalar microprocessor
7E4C2553	Double step branching CORDIC: a new algorithm for fast sine and cosine generation
7F4F3D12	Fuzzy ARTMAP with input relevances
7F887A27	Low-complexity reconfigurable complex constant multiplication for FFTs
810BF715	Software architecture design: evaluation and transformation
7EF4405C	Persistent objects in the Fleet system
75161E2A	Dynamic 3D graphics workload characterization and the architectural implications
7E4A7EB6	Cellular multiadaptive analogic architecture: a computational framework for UAV applications
7EBC083D	Complex Event Processing in EPC Sensor Network Middleware for Both RFID and WSN
589A164D	A compilation technique and performance profits for VLIW with heterogeneous vectors
8024E501	Differences and Commonalities of Service-Oriented Device Architectures, Wireless Sensor Networks and Networks-on-Chip
7EE81631	Fast Genetic Programming and Artificial Developmental Systems on GPUs
5AA3F8E0	Computer Architecture A Quantitative Approach 2nd Ed
7F6E6E2F	Choosing Service Directory Nodes in Proposed Service Discovery Model for Mobile Ad Hoc Networks
07468761	The HPEC Challenge Benchmark Suite
7E45D73E	BTB Access Filtering: A Low Energy and High Performance Design
7D81CB35	A formal approach to context scheduling for multicontext reconfigurable architectures
7FA0D585	Real-time measurement and control of an industrial system over a standard network: implementation of a prototype for educational purposes
805293EE	Low-latency photonic packet switches with large number of ports
7F117559	CUDA-based H.264/AVC deblocking filtering
7FEFC5A1	Address calculation for retargetable compilation and exploration of instruction-set architectures
7DF60F0B	A dependency-aware task-based programming environment for multi-core architectures
7E1C8513	A VLSI motion estimator for video image compression
80CAB610	CuPIDS: Increasing information system security through the use of dedicated co-processing
76A93400	Larrabee: A Many-Core x86 Architecture for Visual Computing
7D3C003A	The multicluster architecture: reducing cycle time through partitioning
7F99C0D3	Particle Swarm Optimization for Run-Time Task Decomposition and Scheduling in Evolvable MPSoC
7DCA99C9	Breaking the memory bottleneck with an optical data path
7F67E646	SWARM: Scheduling Large-Scale Jobs over the Loosely-Coupled HPC Clusters
7E720FA1	WS-CHMA: A Composite-Pattern Based Hierarchical WS-Management Architecture
5D6E35BB	A Novel Memory-Based FFT Architecture for Real-Valued Signals Based on a Radix-2 Decimation-In-Frequency Algorithm
7F345358	A crowd of little man computers: visual computer simulator teaching tools
805C28AF	HAREMS: hierarchical architecture for robotics experiments with multiple sensors
751AEAA5	Multicore Curve-Based Cryptoprocessor with Reconfigurable Modular Arithmetic Logic Units over GF(2^n)
7E390B14	Fast and High Quality Temporal Transcoding Architecture in the DCT Domain for Adaptive Video Content Delivery
5DC6E7B8	Distortions to Agricultural Incentives in the Kyrgyz Republic
7D4C37A0	One Dimensional Systolic Inversion Architecture Based on Modified GF(2^k) Extended Euclidean Algorithm
7DF68E48	High throughput relay selection and resource allocation in multihop cellular networks
801EEB52	A performance evaluation of RAID architectures
80C2AB06	Adapting distributed shared memory applications in diverse environments
7AC820F7	Ranking commercial machines through data transposition
79C435E1	Mapping hierarchical discrete event models to multiprocessor systems: Concepts, algorithm, and simulation
79889445	A join algorithm for combining AND parallel solutions in AND/OR parallel systems
7D8CBD8D	Real-time software implementation of Passive Radar
634FB9DC	Design of Vedic-multiplier using area-efficient Carry Select Adder
7EF3B35F	Compiler-assisted multiple instruction word retry for VLIW architectures
7DB6906C	Multimedia Real Time Systems Using CBD
7A1C28D9	A coordination model to specify systems including mobile agents
7D7139DA	480-GMACS/mW Resonant Adiabatic Mixed-Signal Processor Array for Charge-Based Pattern Recognition
7EF85683	Separation of concerns in modeling distributed component-based architectures
80EC9C07	Architectural principles for safety-critical real-time applications
7EC2D078	An interconnect interface for reconfigurable multimedia system
80E0B605	Integrating Theory and Practice: The Agent Architecture Framework APOC and Its Development Environment ADE
6BB8FE16	Restructuring functions with low cohesion
7F96C864	Ensuring Architecture Conventions in Multi-site Development
588963EB	Enhancing a HEVC interpolation filter hardware architecture with efficient adder compressors
7F87B875	A MOST-Only R-2R ladder-based architecture for high linearity DACs
816ED5CC	An Fuzzy Model of Emotion for Virtual Human in E-learning Software
7D342671	A change-direction-algorithm for distributed multi-agent transport systems
7DC60D3D	The D Editor: a new interactive parallel programming tool
5944818A	A semantic network of production rules in a system for describing computer structures
7F5915AB	A Topic-based approach to express dynamic capabilities of Semantic WS-Resources
7F4F767B	A high level model of a conscious embodied agent
7D7FC133	A CPU utilization limit for massively parallel MIMD computers
80D87308	A 32-bit microprocessor based on the TRON architecture: Design of the GMicro/100
80FB1D86	An architecture level simulation methodology
78063368	An integrated approach to teaching computer systems architecture
7C50D15B	A Parallel Radix-Sort-Based VLSI Architecture for Finding the First $W$ Maximum/Minimum Values
7980AE89	Documenting software architectures: views and beyond
58595F62	High-Level Language Computer Architecture
7DBFB66D	A high performance adaptive image compression system using a generative neural network: DynAmic Neural Network II (DANN II)
8090AB29	An Approach Based on DEVS for Evaluating Quality Attributes
8342372F	A Series-Stacked Power Delivery Architecture With Isolated Differential Power Conversion for Data Centers
7F9A14AF	Evaluating Service Scalability of Network Architectures
805835FE	Improving single-thread fetch performance on a multithreaded processor
7988F210	On the Power Management of Simultaneous Multithreading Processors
7E3EEC46	Learning and Leveraging the Relationship between Architecture-Level Measurements and Individual User Satisfaction
7E291160	Parallel algorithms and VLSI architectures for stack filtering using Fibonacci p-codes
80E23D5A	A Lossless Data Compression and Decompression Algorithm and Its Hardware Architecture
806718B5	A FPGA based coprocessor for gene finding using Interpolated Markov Model (IMM)
7CAA7E82	Simulating Whole Supercomputer Applications
7EDA1AB7	Study of coordinative service bus based service execution platform
7DCD644F	Algorithms for the automatic extension of an instruction-set
805932BE	Towards a service ecology for pervasive networked environments
812AE5CD	Defect tolerant sorting networks for WSI implementation
77A74750	Transforming linear algebra libraries: From abstraction to parallelism
7EC0240A	Scaling Up Multi-agent Reinforcement Learning in Complex Domains
73637DE6	System-level design guidance using algorithm properties
5A578F8D	Algorithm and implementation of an associative memory for oriented edge detection using improved clustered neural networks
811BFBFB	A Black-Box Strategy to Migrate GUI-Based Legacy Systems to Web Services
7E69E00A	Towards Self-Managed Executable Petri Nets
7E1747CE	Systematic development of architectures for multidimensional DSP using the residue number system
80A48735	Modeling and verification of embedded systems using Cadence SMV
7FCCDBAB	Area- and Power-Efficient Design of Daubechies Wavelet Transforms Using Folded AIQ Mapping
7DA3619B	A configurable framework for stream programming exploration in baseband applications
80DFBD6B	MRPF: An Architectural Transformation for Synthesis of High-Performance and Low-Power Digital Filters
7E72E335	SpiNNaker: Mapping neural networks onto a massively-parallel chip multiprocessor
8216E8DD	Modulation format-aware re-optimization in flexgrid optical networks: Concept and experimental assessment
81264A08	Low Latency Angle Recoding Methods for the Higher Bit-Width Parallel CORDIC Rotator Implementations
7EC31F66	BioBench: A Benchmark Suite of Bioinformatics Applications
7E5A372F	Designing a runtime reconfigurable processor for general purpose applications
813CE1DC	An MDE Approach to Design Enterprise Architecture Viewpoints
7F331CA1	Analog cellular image sensor processor (CISP)
7E4406D2	Instruction set processor specifications (ISPS): The notation and its applications
815FA6EC	Co-design of cyber-physical systems via controllers with flexible delay constraints
7F6D7EE9	FTMP&#8212;A highly reliable fault-tolerant multiprocess for aircraft
7DCA6B60	On the granularity and clustering of directed acyclic task graphs
7E4FE649	The RUNES Architecture for Reconfigurable Embedded and Sensor Networks
75FD7F05	Building and using a highly parallel programmable logic array
80B406CA	Using method stereotype distribution as a signature descriptor for software systems
8164FB11	High-performance signal processing on emerging many-core architectures using cuda
7E182EAF	The Development of Web Service-Based Remote Control and Monitoring System
800BE452	iShadow: Yet Another Pervasive Computing Environment
80332639	Software Visualisation for Object-Oriented Program Comprehension
733C702D	Heterogeneous reconfigurable systems
77B1E18B	Toward Standards for Integration of Instruments into Grid Computing Environments
087B8191	Automated Design of Finite State Machine Predictors
7E1712AA	Novel DRAM mitigation technique
7DB6AB71	Acceleration of nonnumeric operations using hardware support for the Ordered Table Hashing algorithms
7E14B9E3	Designing Workflows for Grid Enabled Internet Instruments
59A4234D	A novel hybrid motion estimator supporting diamond search and fast full search
7E46A1C3	Designing efficient sorting algorithms for manycore GPUs
80B5EC43	Micronets: a model for decentralising control in asynchronous processor architectures
7EEB7612	A Multi-purpose VLSI Floating-point Array Processor
815254C0	Flexible Decoupled Transactional Memory Support
792AB300	A case study in top-down performance estimation for a large-scale parallel application
8019BC10	Evolutionary strategies and intrinsic fault tolerance
7D5FBAC0	Spatial Partitioning in Self-Organizing Smart Camera Systems
7A76ACDC	Present status and future prospects of neutronics Monte Carlo
7E8F6AA1	A novel profile-driven technique for simultaneous power and code-size optimization of microcoded IPs
7E8541A9	Analyzing software licenses in open architecture software systems
7D43AF8A	Design of steering vectors for dynamically reconfigurable architectures
7A26F0F3	A Novel Dimension of Cooperation in 4G
7E6255E1	New architecture to reduce I/O bottlenecks in high-performance systems
7D8CA3EF	Source-to-source architecture transformation for performance optimization in BIP
7FDDB191	Using Architectural Perspectives
7DD324EE	Accelerating scientific applications with the SRC-6 reconfigurable computer: methodologies and analysis
817507AA	Dynamic Voltage and Frequency Scaling for Real-Time Scheduling on a Prioritized SMT Processor
804CBF8A	Stargazer: Automated regression-based GPU design space exploration
79AC3B70	PROTEUS: a high-performance parallel-architecture simulator
7F96B3BA	A Unified HW/SW Interface Refinement Approach for MPSoC Design
810DF8A2	HLA Federate Migration
7F1D1C58	An optimized systolic array architecture for full search block matching algorithm and its implementation on FPGA chips
5954B334	Computational Complexity Reductions Using Clifford Algebras
019300B8	Code Generation for the Beehive ISA
7DC5DCF3	Automatic detection of recurring operation patterns
801AEAF7	Parallel computing; one opportunity, four challenges
7CFC03FE	Image processing on high-performance RISC systems
7C4D9830	ESCAPE: environment for the simulation of computer architectures for the purpose of education
7ED16E6C	Massively parallel architecture: application to neural net emulation and image reconstruction
58B51F36	Framework for efficient cosimulation and fast prototyping on multi-components with AAA methodology: LAR codec study case
80279604	Programming the data structure accelerator
782F2F03	Dynamic partitioning of non-uniform structured workloads with spacefilling curves
7F58BD86	Declarative specification of software architectures
80E5DE73	Multi - Parameter Optimization for Two-Phase Unit-Cell based Tissue Scaffolds
7E46CB6A	An Approach to Performance Evaluation of Software Architecture
6FAD7ACD	Architecture Design of the Internet of Things Based on Cloud Computing
7D2D55B2	VLSI Architecture for Separable Mellin Transform
809F9846	Study and Implementation of Adaptive RFID Middleware Based on ALE Specification
7EEA55A4	An asynchronous architecture model for behavioral synthesis
80E82C07	PARM: a physically-aware reference model for overlay internetworking
798571A8	Retargetable estimation scheme for DSP architecture selection
7EF40C74	Ballistic deflection transistors and the emerging nanoscale era
7FC64256	A scalable MIMO detection architecture with non-sorted multiple-candidate selection
7718DA40	Trade-off optimal decision of the problem of software system architecture choice
7ECB88EA	Evaluating software quality attributes of communication components in an automated guided vehicle system
7F1D9D96	Heterogeneous cloud radio access networks: a new perspective for enhancing spectral and energy efficiencies
7D9F809D	Realization of QoS provisioning in autonomic CDMA networks under common utility-based framework
7F727ED4	Performability evaluation: where it is and what lies ahead
7E4667E4	An adaptive cache coherence protocol optimized for migratory sharing
814A808A	FlexCore: Utilizing Exposed Datapath Control for Efficient Computing
6FCF709C	High performance array processor for video decoding
5B6ED812	Building and Validating a Reduced TPC-H Benchmark
7DE759EC	Application-specific instruction set processor for SoC implementation of modern signal processing algorithms
812FEAE5	Migrating legacy systems to the Web: an experience report
7E8589D0	Efficient reconfigurable architectures of generic cyclic convolution
78485E38	Distributed wireless communication system: a new architecture for future public wireless access
7D6085AF	MT-SBST: Self-test optimization in multithreaded multicore architectures
728D836B	Optimized priority assignment for tasks and messages in distributed hard real-time systems
80E15BBB	Pipeline design tradeoffs in a 32-bit gallium arsenide microprocessor
80F6F969	On the parallelisation of bioinformatics applications
7FDE7AE0	HLA-based adaptive distributed simulation of wireless mobile systems
7F878901	Exploiting instruction level parallelism with the DS architecture
7DEAA2A6	Use of a New Moodle Module for Improving the Teaching of a Basic Course on Computer Architecture
7EB6264B	Iterative Refinement on FPGAs
8309A1C1	Framework for parameter analysis of FPGA-based image processing architectures
812A2169	OrionPlanning: Improving modularization and checking consistency on software architecture
7DCCAA05	Avalanche: an environment for design space exploration and optimization of low-power embedded systems
7DC7074B	Demystifying GPU microarchitecture through microbenchmarking
805B6083	High performance hardware architecture for constrained one-bit transform based motion estimation
6269A1A3	A 15 µm-Pitch, 8.7-ENOB, 13-Mcells/sec Logarithmic Readout Circuit for Multi-Level Cell Phase Change Memory
80925627	Building a database and search engine for reuse of course materials
803341D2	The Ynet: an interconnect structure for a highly concurrent data base computer system
7FEE976F	Toward developing reusable software components for robotic applications
7D4BB129	Key elements to enable millimeter wave communications for 5G wireless systems
7D0CE661	Implementation of behaviour-based mobile robot for obstacle avoidance using a single ultrasonic sensor
5E1BC2BD	A Ramp Converter Approach to Rank Modulation
7DBD8CCF	A Tree Based Router Search Engine Architecture with Single Port Memories
7EFECA7F	A High-Throughput Multi-cluster NoC Architecture
80764222	Hierarchical Cluster Assignment for Coarse-Grain Reconfigurable Coprocessors
8072EFA0	The design of an efficient simulator for the Pentium Pro processor
01E2AA3D	Trust Management and Security in Satellite Telecommand Processing
7E96FFE1	Code Compressor and Decompressor for Ultra Large Instruction Width Coarse-Grain Reconfigurable Systems
8116F87F	SAVE: Software Architecture Environment for Modeling Views
7FE88A9D	Synthesis of application specific instruction sets
8022A7D8	Maintenance and monitoring object models for high-availability network appliances
5F057478	Sensing services in cloud-centric Internet of Things: A survey, taxonomy and challenges
7F2AF56C	Development of a High-Level Simulation Approach and Its Application to Multicore Video Decoding
7F8FE73C	Hardware and software fault tolerance: a unified architectural approach
7F4CEC2B	DISC: dynamic instruction stream computer
7D8535A6	Dynamically Reconfigurable Architecture Design for Ultrasonic Imaging
7D59397A	Real-time event kernel architecture for home-network gateway set-top-box (HNGS)
7D5815A8	A DFT Architecture for Asynchronous Networks-on-Chip
74471665	A fine-grain multithreading superscalar architecture
7E7729FA	Synthesis of application accelerators on Runtime Reconfigurable Hardware
7897AEF6	Efficient barrier synchronization in wormhole-routed mesh networks supporting turn model
7D58DD37	Research of Secure Anycast Group Management
7F1CF9EB	Designing domain-specific processors
7E16FEE9	Operation-saving VLSI architectures for 3D geometrical transformations
7E2177F9	SAABNet: Managing qualitative knowledge in software architecture assessment
7F8971CB	A Modular Agent Architecture for an Autonomous Robot
7EE774B0	Depth-directed hardware object detection
7BA04FF1	Applying of network security situation awareness in smart substations
816889CB	Security Prospects through Cloud Computing by Adopting Multiple Clouds
7ECB758A	Traffic configuration for evaluating networks on chips
7FE09482	Runtime Reconfigurable MPSoC architecture for control drive system
7DDA2FB8	Inter-operating grids through delegated matchmaking
7E319B9E	Supporting QoS Guarantees Using Traffic Engineering and Policy Based Routing
7DA1BCAD	Stochastic Automata Network for Performance Evaluation of Heterogeneous SoC Communication
7A156F55	An eclectic 5th generation architecture for ultra high speed computing
7D55AC08	Efficient weighted modulo 2 n +1 adders by partitioned parallel-prefix computation and enhanced circular carry generation
7F0BCF86	Model-driven development of multi-core embedded software
7CBD4F1C	Scalable multi-neighborhood learning for convolutional networks
7EB697B8	Survey of virtual machine research
7DB45386	BlueBridge: A Wireless Interworking Architecture for the Ubiquitous Home
7E32824E	Looking for a common view for mobile worlds
7F1DCF88	Automatic instruction set extension and utilization for embedded processors
7E4484F2	A trust management architecture for hierarchical wireless sensor networks
7F6766BE	Efficient oblivious parallel sorting on the MasPar MP-1
80B2890A	A Design Flow for Architecture Exploration and Implementation of Partially Reconfigurable Processors
75BC8DF3	Design And Performance Of A Coherent Cache For Parallel Logic Programming Architectures
7D55EA4B	Distributed reconfiguration and recovery in the advanced architecture on-board processor
7DFFE6F2	A Web service-based experiment management system for the Grid
7EF0E4C6	PowerPC 601 and Alpha 21064: a tale of two RISCs
770719D4	Complexity of dense-linear-system solution on a multiprocessor ring
7BEEA500	Task-flow architecture for WSI parallel processing
815AAEAC	Turbo NOC: A Framework for the Design of Network-on-Chip-Based Turbo Decoder Architectures
7F2E3D3C	Mapping ADL Specifications to an Efficient and Reconfigurable Runtime Component Platform
7CFE8FBD	A practical implementation of a hierarchical control system for telerobotic land vehicles
7A5326F5	MODIFYING THE DATA-HOLDING COMPONENTS OF THE MICROPROCESSORS FOR ENERGY EFFICIENCY
81481BC1	Matrix computations on systolic-type meshes: an introduction to the multimesh graph method
7DC9B0B8	A mapping algorithm for embedded coarse-grained reconfigurable processor
7EC8451F	Self-Reconfigurable Analog Array Integrated Circuit Architecture for Space Applications
7DD2AF0B	Instruction sets and their implementations
80D95EA0	Component-based self-adaptability in peer-to-peer architectures
6E3B0705	A fast, parallel spanning tree algorithm for symmetric multiprocessors
7F67C0F2	Design of an inner-product processor for hardware realization of multi-valued exponential bidirectional associative memory
7DDE2E1D	Scalable heterogeneous programming tools
7E9DF83E	A SDR platform for mobile Wi-Fi/3G UMTS system on a dynamic reconfigurable architecture
8006BA6C	Interactive rind modeling
7C37AA95	The IBM Victor V256 partitionable multiprocessor
801296AF	An Open Source Environment for Cell Broadband Engine System Software
7F35F63E	Parallel Architecture of Motion Estimation for Video Format Conversion with Center-Biased Diamond Search
7A92904B	An FPGA-Based Multicore System for Real-Time Bearing Fault Diagnosis Using Ultrasampling Rate AE Signals
7F805379	DNA: The Digital Network Architecture
7F00B56E	Teaching basics of instruction pipelining with HDLDLX
85A6AFBD	IMPACT: an architectural framework for multiple-instruction-issue processors
7D794DC9	Synchronous modeling of avionics applications using the SIGNAL language
81038783	Metrics for Measuring the Quality of Modularization of Large-Scale Object-Oriented Software
81213BB7	Verifying the EROS confinement mechanism
7DCFF1DF	A high performance parallel approach to medial imaging
805E3846	Hierarchical reconfiguration of dataflow models
7F1712D5	A staged model for the software life cycle
7D5AA73B	Design of Smart Nodes for RFID Wireless Sensor Networks
80F1F133	Distributed component hub for reusable software components management
7F04362A	Autonomic SLA-Aware Service Virtualization for Distributed Systems
5AB687AC	Recommended Best Industrial Practice for Software Architecture Evaluation.
7E688BE9	An efficient pipelined FFT architecture
811133BF	Processor frequency setting for energy minimization of streaming multimedia application
7FC48FDA	Serialized multitasking code generation from dataflow specification
80CF0D9C	LogfP - a model for small messages in InfiniBand
7EF859A5	A personality model of virtual characters
7F87C734	Exploring Multi-Grained Parallelism in Compute-Intensive DEVS Simulations
7B2E9FE1	Multi-core and SIMD architecture based implementation of recursive digital filtering algorithms
758EAFC0	Simulation of a word recognition system on two parallel architectures
8019B554	Fast processor core selection for WLAN modem using mappability estimation
61D2EE36	Design and Implementation of Floating Point Divide-Add Fused Architecture
7FF4DDFF	Smart antenna BTS based on software radio technique for GSM/DCS system
7E99249F	Embedded computer vision framework on a multimedia processor
7E8127A7	A communication architecture for reaching consensus in decision for a large network
7E555A93	Two-Stage Tridiagonal Reduction for Dense Symmetric Matrices Using Tile Algorithms on Multicore Architectures
711A043C	Autonomous and Self Controlling Smart Objects for the Future Internet
7BEF1AFE	Fault injection experiments using FIAT
7F6662C6	Bit level processor arrays: current architectures and a design and programming tool
80FF6DD3	Modeling and simulation of steady state and transient behaviors for emergent SoCs
7CEEAF80	An FPGA implementation of discrete Hartley transforms
6BA428A1	A Computer Architecture Workbench
7D8C585B	A bit-serial sum of absolute difference accelerator for variable block size motion estimation of H.264
7D055C6A	A fast hybrid time-synchronous/event approach to parallel discrete event simulation of queuing networks
7517BE10	Dual-thread speculation: a simple approach to uncover thread-level parallelism on a simultaneous multithreaded processor
80B52DEC	Dynamic Adaptations in ab-initio Nuclear Physics Calculations on Multicore Computer Architectures
7EEB4719	A multi-microcomputer system for volume image processing
7F444C58	Enhancing Asset Search and Retrieval in a Services Repository using Consumption Contexts
7ED1616C	Validation of ASIP Architecture Description
7CF26585	Binary translation process to optimize nanowire arrays usage
7D878BF3	Visualization of Computer Architecture Simulation Data for System-Level Design Space Exploration
803EC8CB	Notacheck: a parallel DSP-based architecture for real time high resolution inspection of bank-notes
769B68C6	System-level exploration with SpecSyn
7F685C8D	Local feature based supervised object detection: Sampling, learning and detection strategies
80FB95C8	Dynamic register promotion of stack variables
804E5AFA	HK-NUCA: Boosting Data Searches in Dynamic Non-Uniform Cache Architectures for Chip Multiprocessors
81747340	A new formal model of collaboration by multi-agent systems
7DC81F16	Scalable adaptive scan (SAS)
812AF2B1	Generating test cases from an OO model with an AI planning system
80CA10FD	Impact of locality and dimensionality limits on architectural trends
7D98A10E	Rules for a cellular automaton to model quantum-dot cellular automata
7569F3AE	Realization of an arbitrary permutation on a hypercube
7D3CF153	V++: an instruction-restructurable processor architecture
7DF39DDF	Cache memory design for embedded systems based on program locality analysis
7F4411CC	Architecture of HTS leads software protection system
7FE01B8F	An Autonomic Architecture for Legacy Systems
7FB42DBD	On designing a reconfigurable fault-tolerant pyramid tree network architecture
7F738A9F	A high density embedded array programmable logic architecture
7F4D4E1E	Identifying potential coupling sources in the x86 instruction set
81765FE5	A multiple simple regular expression matching architecture and coprocessor for deep packet inspection
7EAD732F	Modeling Operation and Microarchitecture Concurrency Retargetable Simulation for Communication Architectures wit pplication to
7FFA79C9	Putting the fill unit to work: dynamic optimizations for trace cache microprocessors
80B4FD8F	A high-speed key exchange multi-core SoC architecture for IPSec real-time Internet traffic
80706DBB	Protection of query privacy for continuous location based services
7D372ED4	An Architecture for Knowledge-Based Educational Administration System
7E7DCB85	Services provisioning in ubiquitous mobile wireless environments
7A5ECD87	Resource sharing interconnection networks in multiprocessors
76438296	Phase-based visualization and analysis of Java programs
7F75B523	Resource Allocation Scheme to Minimize Communication Cost in Mobile Ad Hoc Computational Grids
7D786B8E	CNN digital pixel processor cells for automated design: Experimental results
79601AC1	Data communication in parallel architectures
7F94F40F	Real-time restoration of images degraded by uniform motion blur in foveal active vision systems
762E65CD	A detailed comparison of two transaction processing workloads
5B5BC1FB	Attribute-Based Architectural Styles
7DB2B80F	The Gannet Service-Based SoC: A Service-level Reconfigurable Architecture
8019E023	Dynamic Verification of Memory Consistency in Cache-Coherent Multithreaded Computer Architectures
7BEF1AB7	Parallel vector reduction algorithms and architectures
75714AD7	FlexBulk: intelligently forming atomic blocks in blocked-execution multiprocessors to minimize squashes
7D7DEC94	Improved framework for fast and efficient memory-based frame data reconfiguration for multi-row spanning designs on field programmable gate arrays
7CEDA0E7	Interface Implementation Using Ajax for Web-Based Instruction Set Simulator
7D152A0C	Towards an algebra of architectural connectors: a case study on synchronization for mobility
7EFFAA5A	Improvement of compiled instruction set simulator by increasing flexibility and reducing compile time
7EC18BB9	The UCSC Kestrel parallel processor
7D434151	Towards an autonomic computing environment
7F33FB29	Safe and timely scenario switching in UML real-time projects
80E0E032	Motion estimation architecture for video compression
7CED8112	Performance-Related Reliability Measures for Computing Systems
7DED0ADA	Architectural repair of open source software
8355304B	Join algorithms on GPUs: A revisit after seven years
79CA0D41	Splitting functions into single-entry regions
7E6E83FD	A language for automatic generation of fast instruction-set compiled simulators
7FF60404	A top-down hardware/software co-simulation method for embedded systems based upon a component logical bus architecture
7F6F74A4	Analysis of performance of sigma delta architecture in Software Defined Radio
7DEA060E	The scheduling algorithms in software architecture modeling
7D6D49D6	Designing software for use by humans, not machines
7F769E04	Wireless Video Access for Talent Market Multimedia Information System
7CEA3277	Survival Architecture for Distributed Intrusion Detection System (dIDS) using Mobile Agent.
60882EF7	Enriching Architecture Knowledge with Technology Design Decisions
5A1943FE	An openflow architecture for energy-aware traffic engineering in mobile networks
7EDF0E0C	A method for the construction and interpretation of high level models for distributed fault-tolerant systems
8047EC96	An Improved Frame-Level Pipelined Architecture for High Resolution Video Motion Estimation
5BE11BA2	Design space exploration using T&D-Bench
8151A5A4	A fast DSP circuit based on FHT
7FCCFC94	Spidergon STNoC design flow
5B4DD5BB	Pendulum: A Reversible Computer Architecture
7E37D68F	A metascheduler for the Grid
75CA38F3	A software product line approach for end user development of smart spaces
79E6D27D	A flexible parallel architecture adapted to block-matching motion-estimation algorithms
7E7B70F5	Web-based distributed topology discovery of IP networks
7F22B814	A proposed architecture for the GENI backbone platform
7EAECB02	A Declarative Approach to Architectural Reflection
7E2EA241	Acceleration of a 2D-FFT on an Adaptable Computing Cluster
762BC765	A modified shuffle-free architecture for linear convolution
75F73AFA	Dynamic Architectures: Problems and Solutions
7D45C416	A taxonomy for grid applications
7D246ED7	Capabilities and Features: Linking Business and Application Architectures
801091AF	Modifying the multicast tree in AMTree protocol using random core selection
79A37742	Accelerating gesture recognition algorithm using coarse grained reconfigurable architectures
807D872C	Programming MPSoC platforms: road works ahead!
811B62CA	A scalable cache coherent architecture for large-scale mesh-connected multiprocessors
78DBD5A5	A parallel spline collocation-capacitance method for elliptic partial differential equations
7D72033C	Implementation of QR decomposition for MIMO-OFDM detection systems
80166A1E	Control techniques to eliminate voltage emergencies in high performance processors
7DC7A928	Overview of the PIPE processor implementation
7F238E0C	Computer architecture education: An integrated classroom and laboratory experience
7CF4F30D	Analytical Model for the Optimization of Self-Organizing Image Processing Systems Utilizing Cellular Automata
80937B8A	Application Specific Instruction set processor specialized for block motion estimation
5B450B06	Parallelism in Production Systems
7DCD76C8	Modeling technology impact on cluster microprocessor performance
7E5DAF49	Network-aided strategy and breaker impacts on voltage instability corrective actions for power systems with DGs
77B2CCD8	Design and Implementation of a Cloud-Federation Agent for Software Defined Networking
728E002A	Modeling and formal verification of a commercial microcontroller for embedded system applications
7D4DC86C	An open notation for memory tests
806B6655	Database Optimizations for Modern Hardware
7D73D8D6	Storage systems for national information assets
810F422F	VLSI Decoder Architecture for High Throughput, Variable Block-size and Multi-rate LDPC Codes
599F30D0	A Review on Software Architecture Styles with Layered Robotic Software Architecture
7EA065FC	Control Cases during the Software Development Life-Cycle
77D4125C	HSAemu: a full system emulator for HSA platforms
80C5CFB4	Array processor featuring an effective FIFO-based data stream management
7F152537	The loss of architectural knowledge during system evolution: An industrial case study
7D1A5132	FlexVehd: A flexible testbed for vehicular radio interfaces
81689E70	Predictive design space exploration using genetically programmed response surfaces
58FD9714	An Evaluation of Architectural Platforms for Parallel Navier-Stokes Computations
801EA74E	Enhancing WLAN Capacity by Strategic Placement of Tetherless Relay Points
79B4590C	An Efficient Folded Architecture for Lifting-Based Discrete Wavelet Transform
77A3C22B	A VLSI architecture for lifting-based forward and inverse wavelet transform
8070D13A	Issues and Challenges in Development of Massively-Parallel Heterogeneous MPSoCs Based on Adaptable ASIPs
80EC8110	Integrating security in a group oriented distributed system
81669166	The Design of a Programmable Edge Node with Hybrid Multi-Core Processors for Virtual Networks
7D35F88F	Performance evaluation of Network on Chip architectures
79FC3FBE	Processor Design in 3D Die-Stacking Technologies
7E3EBFD3	Swathbuckler: HPC processing and information exploitation
60D5182B	Conceptual architecture for self-discovering in fragmented service systems
7F03F4F7	A low-power FPGA based on autonomous fine-grain power-gating
7EA7F762	Nexus: a novel weighted-graph-based prefetching algorithm for metadata servers in petabyte-scale storage systems
7F38DD27	Precise Data Race Detection in a Relaxed Memory Model Using Heuristic-Based Model Checking
8118CFA3	Efficiency of remote access caches in future SMP-based CC-NUMA multiprocessors: initial results
7E025E75	Software performance estimation strategies in a system-level design tool
7E3CE4BD	Fast combinatorial RNS processors for DSP applications
7E82981F	OpenJ: an extensible system level design language
7E32138E	Systolic like soft-detection architecture for 4x4 64-QAM MIMO system
7FC52A49	A novel zero-aware read-static-noise-margin-free SRAM cell for high density and high speed cache application
7D513A45	Implementation of Vector Floating-point processing unit on FPGAs for high performance computing
7F57AB53	A multi-agent architecture to support active fusion in a visual sensor network
7E780679	Scalability of parallel algorithm-machine combinations
7D339AC4	Efficient fast interpolation architecture for soft-decision decoding of Reed-Solomon codes
7FF13D65	Nested transactions: an approach to reliable distributed computing
814B002C	PAC-PLRU: A Cache Replacement Policy to Salvage Discarded Predictions from Hardware Prefetchers
710FEB6B	Processor Control Flow Monitoring Using Signatured Instruction Streams
7F23853B	A Workshop on Architecture Competence
7B082CDB	Adaptable Software for Supercomputers
7DA2C706	Study on Weaving Process at Software Architectural level
804AC1A7	Algorithm-based low-power transform coding architectures: the multirate approach
7CB0369C	Hands-on computer architecture: teaching processor and integrated systems design with FPGAs
7FE8E678	Minimal subset evaluation: rapid warm-up for simulated hardware state
7FA956AE	A framework of a tree-based grid information service
78C120C9	A Top-Down Approach to Architecting CPI Component Performance Counters
7E4BCFB9	An architecture-independent workload characterization model for parallel computer architectures
7D62E0B7	The impact of signaling message loss on restoration perpormance in the GMPLS based data-intensive optical grid
7BA005CE	Computer Architecture with Associative Processor Replacing Last-Level Cache and SIMD Accelerator
7EDC1075	A Novel Metadata Management Architecture Based on Service Separation in Cluster File System
77F31899	Multi-level Hierarchical Poly Tree computer architectures
7DB740D2	SLA Based Dynamic Virtualized Resources Provisioning for Shared Cloud Data Centers
7E87719F	Management of updates in the enhanced client-server DBMS
803BE3CD	Evolution of an active networks testbed
7D8A54EB	Verification-Aware Processor Design
7DB0A5FB	A fault-tolerant directory-based cache coherence protocol for CMP architectures
7EF6CACE	Effective Cell Size Scheme in Multi-Hop Cellular Networks
786B172B	Implications of a PIM architectural model for MPI
7D22BA27	Abstracting Modern FCCMs To Provide a Single Interface to Architectural Resources
804A01F8	Using Autonomic Principles to Manage Converged Services in Next Generation Networks
80332E2D	Resource-aware smart home management system by constructing resource relation graph
7FC4698E	A direct digital frequency synthesizer based on two segment fourth-order parabolic approximation
8415F5A7	Challenges and opportunities on network resource management in DCN with SDN
80FC9C25	Rapid profiling via stratified sampling
7D3E2BCC	2PARMA: Parallel Paradigms and Run-Time Management Techniques for Many-Core Architectures
7D0A395A	Towards an active network architecture
7D594833	A Cordic-based Architecture for High Performance Decimal Calculations
807FFF09	Data file management in the DIII-D data acquisition and analysis computer systems
7E1A2552	Migrating supervisory control architectures using model transformations
0678AED4	Application Configurable Processors
7F4DACF6	An Energy Efficient 40 Kb SRAM Module With Extended Read/Write Noise Margin in 0.13 $\mu$ m CMOS
8025C485	Formal guides for experimentally verifying complex software-implemented fault tolerance mechanisms
7E1BEE8E	Dynamic path-based branch correlation
7DA7643E	Spatial filtering using linear analog parallel architectures
7CF23340	Improving the Performance of the Divide-Add Fused Operation Using Variable Latency Quotient Generation
7EC9CDB5	Using paths to measure, explain, and enhance program behavior
5B661089	A computational architecture based on cellular processing
7D37A9C8	A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies
7D2FC38A	Simplified addressing scheme for mixed radix FFT algorithms
80E84D23	Performance implications of tolerating cache faults
7D119596	An Integrated Workbench for Model-Based Engineering of Service Compositions
8026AE4D	Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology
7DF65466	Input space adaptive design: a high-level methodology for energy and performance optimization
80032E43	An Architectural Foundation for Security Model Sharing and Reuse
7E5D48DE	Multi-level and Modulized Experimental Teaching Architecture for Computer Engineering
80705CF4	A multi-radix approach to asynchronous division
769AEE8F	A vision-application adaptable computer concept and its implementation in FreeTIV computer
8058AF2C	Dependable adaptive computing systems-the ROAR project
7F28948B	Critical sections and producer/consumer queues in weak memory systems
7F54C7BD	Bridging the computation gap between programmable processors and hardwired accelerators
7E5ED7CE	Optimizing data sharing and address translation for the Cell BE Heterogeneous Chip Multiprocessor
7ED50AA6	Reconfigurable computing middleware for application portability and productivity
7EC498F6	Reliable NoC architecture utilizing a robust rerouting algorithm
809BE086	Software architecture: Organizational perspectives
7F180D3C	Architecture-Centric Software Process for Pattern Based Software Reuse
73D83986	Conceptual Study for Open Energy Systems: Distributed Energy Network Using Interconnected DC Nanogrids
7FDDFD77	A two-phase process for software architecture improvement
7D8DB771	Area and power efficient trellis computational blocks in 0.13μm CMOS
7D08F393	Early Cognitive Vision: Using Gestalt-Laws for Task-Dependent, Active Image-Processing
7CF4822F	Manageable Provenace Architecture in Scientific Workflow Systems
7ED7B1F6	Soft digital signal processing
7A7C950E	Parallel Computers for Region-Level Image Processing.
72AA4EF7	A new approach to pipeline FFT processor
7FF33F6E	Massively parallel isosurface extraction
7DA2B5EE	Password-capabilities: their evolution from the password-capability system into Walnut and beyond
7F628864	Reconfiguration of binary trees in faulty hypercubes
7FBE7793	Selective Writeback: Reducing Register File Pressure and Energy Consumption
7BC35401	The pressure is on [computer systems research]
7E57F50C	A reconfigurable dynamic logic cell for programmable datapaths
7EFE3719	The Scalable Coherent Interface, IEEE P 1596, status and possible applications to data acquisition and physics
80473779	Simulation and analysis of network on chip architectures: ring, spidergon and 2D mesh
7D99A1B0	A neural architecture for a class of abduction problems
8096D707	The GRAVA self-adaptive architecture: history; design; applications; and challenges
7D5FFF53	A fault tolerant architecture for web services
80AD6779	Fine-grain Parallelism Using Multi-core, Cell/BE, and GPU Systems: Accelerating the Phylogenetic Likelihood Function
7ED9F981	FPGA Implementation of Discrete Fourier Transform Core Using NEDA
81FB743D	An ILP Formulation for the Task Graph Scheduling Problem Tailored to Bi-dimensional Reconfigurable Architectures
651C41BF	Fast subword permutation instructions using omega and flip network stages
7DF96A74	Code Compression and Decompression for Instruction Cell Based Reconfigurable Systems
80B4ACEA	Effective cluster assignment for modulo scheduling
7D38E42F	An Agent-Based Architecture for Services Management
7F6B223B	Designing an Alpha microprocessor
7E7ADBF2	Research on Open SaaS Software Architecture Based on SOA
76318138	Hi-LION: Hierarchical large-scale interconnection optical network with AWGRs [invited]
7DC8DB81	Message passing for Linux clusters with gigabit Ethernet mesh connections
7E969545	Parallelization of loops with exits on pipelined architectures
75B03D5F	Switch-Level Simulation of VLSI Using a Special-Purpose Data-Driven Computer
7FC8F781	Architecture of the Atlas chip-multiprocessor: dynamically parallelizing irregular applications
801C1510	Inspection resistant memory: architectural support for security from physical examination
78A669B4	Exploiting ADLs to specify architectural styles induced by middleware infrastructures
809CFD25	Systematic Transaction Level Modeling of Embedded Systems with SystemC
81100E16	An efficient systolic array for the discrete cosine transform based on prime-factor decomposition
7E184C54	March tests for word-oriented memories
75A493AE	An interactive environment for the teaching of computer architecture
7D1F5646	Maintaining consistency of the security policy using timestamp ordering
7F99410C	Rapid Prototyping Design Acceleration Using a Novel Merging Methodology for Partial Configuration Streams of Xilinx Virtex-II FPGAs
807E9055	Memory-Centric Video Processing
80DD2B7C	Structuring DRB computing stations in highly decentralized LAN systems
7EA11987	Intrusion tolerant software architectures
735D2807	Balancing backhaul load in heterogeneous cloud radio access networks
7FC319B3	Design of a mixed prime factor FFT for portable digital radio mondiale receiver
775CF008	Subpixel motion computing architecture
83A71687	WoT/SDN : web of things architecture using SDN
7BC268F5	A Systolic Array Parallelizing Compiler
76AEB022	Defect tolerance for nanocomputer architecture
7982D792	On the Path to Exascale
7F6ADB29	Accelerating Nussinov RNA secondary structure prediction with systolic arrays on FPGAs
7F8E9823	IDA: a cognitive agent architecture
75947378	Exploring the Design Space of SPMD Divergence Management on Data-Parallel Architectures
7E98EFC4	Task-directed configuration of networked robotic agents
79B42039	A distributed function computer for real-time control
7E61D140	On the Design and Analysis of Irregular Algorithms on the Cell Processor: A Case Study of List Ranking
7E719E5B	Control structure of a 4×4 by 40 Gbit/sec ATM switch
6C8F285C	Low power synthesis of sum-of-products computation
7C31AF96	Profiling in the ASP codesign environment
7959313D	Energy Sharing Control Scheme for State-of-Charge Balancing of Distributed Battery Energy Storage System
7FF8916E	A class of multiprocessor architectures for real-time DSP
81589018	Hardware Supported Time Synchronization in Multi-core Architectures
7FC9753E	A framework for classifying and comparing software architecture evaluation methods
80BA2B54	Architecture for reliable service discovery and delivery in manets based on power management employing slp extensions
75C69052	Three simulator tools for teaching computer architecture: Little Man computer, and RTLSim
80BFD660	Software Barrier Performance on Dual Quad-Core Opterons
7E23ECFB	An energy-efficient 3D CMP design with fine-grained voltage scaling
73894C21	Towards Adaptive Network Nodes via Service Chain Construction
7E4456AC	An affine-based algorithm and SIMD architecture for video compression with low bit-rate applications
7E9A2A12	Asymptotic minimal communication for decentralized discrete-event control
5F2CA94B	What is Really Going On at Your Cloud Service Provider? Creating Trustworthy Certifications by Continuous Auditing
80BE1D87	Balancing design options with Sherpa
76671026	Discovering and exploiting program phases
7CBBCB05	A high-level VLSI design for ultra-dense instruction set computer architectures
7F423E56	PAMD: Developing a Plug-In Architecture for Palm OS-Powered Devices Using Software Engineering
5FD5877D	A grass-root based radio environment data collections in user participation for improving frequency utilization of cognitive radio and heterogeneous networks
7F070D28	AML: an Architecture Meta-Language
80DDC09F	MavHome: an agent-based smart home
7E292B96	Design and power consumption simulation of an electonic textile in two conditions
7E2CA96F	Reducing branch delay to zero in pipelined processors
7F19BAFC	A Prototype Multithreaded Associative SIMD Processor
813C4D94	Parallel algorithms for interactive manipulation of digital terrain models
7FCA533E	High-speed customizable fuzzy-logic processor: architecture and implementation
7CF89DF1	Simulate and Eliminate: A Top-to-Bottom Design Methodology for Automatic Generation of Application Specific Architectures
809C1E26	Quadrature direct digital frequency synthesizers using interpolation-based angle rotation
7F29A39D	Communication speed selection for embedded systems with networked voltage-scalable processors
7E1692D3	Performance Analysis of MicroNet: A Higher Layer Protocol for Multiuser Remote Laboratory
7F26FD2E	Design of a Master Device for the Multifunction Vehicle Bus
7E235B75	Parallel intersecting compressed bit vectors in a high speed query server for processing postal addresses
7EB3D1D5	Bit-level systolic array for fast exponentiation in GF(2/sup m/)
77470BF7	Bridging the Twin Peaks: the case of the software industry
7F513BE6	A direct digitisation spread-spectrum architecture for GNSS receivers
808DF85C	The CMU system for mobile robot navigation
7B9E901F	Practical Strategies for Power-Efficient Computing Technologies
7AF0149B	Temperature-aware computer systems: Opportunities and challenges
810535A0	Embedded systems technologies for application-specific architecture platforms
7F6D710B	Algorithm and architecture for object tracking using particle filter
7CD63366	PLATO: Data-oriented approach to collaborative large-scale brain system modeling
7D7255CF	A middleware for distributed system in heterogeneous wireless networks
80DBE562	The declarative approach to design of robust control systems
7DDE52AB	Multi-view memory to support OS locking for transaction systems
78065752	Characterizing and modeling user activity on smartphones: summary
80C6A78F	Quantification of ISA Impact on Superscalar Processing
7EC76530	Fixed and variable multi-modulus squarer architectures for triple moduli base of RNS
7809D322	Autonomic service hosting for large-scale distributed MOVE-services
7DB17F3F	Accuracy of profile maintenance in optimizing compilers
771770B7	Incorporating Data Flow Ideas into von Neumann Processors for Parallel Execution
7D023F4E	The Need for a Multilevel Context-Aware Software Architecture Analysis and Design Method with Enterprise and System Architecture Concerns as First Class Entities
7FE76C79	A design methodology for system level synthesis of multi-core system architectures
816540F2	MSA-CUDA: Multiple Sequence Alignment on Graphics Processing Units with CUDA
78D6BDF8	Practical Fault-Tolerant Framework for eScience Infrastructure
7D65FFF0	Rendezvous type protocols without acknowledged packets
7DBD9AB6	Design issues and the system architecture of TICOM-IV, a highly parallel commercial computer
78AA9EF1	A Comparison Study on Implementing Optical Flow and Digital Communications on FPGAs and GPUs
809DDA74	Robust Bioinspired Architecture for Optical-Flow Computation
7F6E6A01	Enhancing the Performance of Electromagnetic Applications on Clustered Architectures
75A806A4	Adaptable Software for Dynamic Architectures
7DAED222	An integrated HDTV predictive pixel compensator for H.264/AVC decoder
7DD1DD6E	A High-Performance Heterogeneous Computing Platform for Biological Sequence Analysis
7FDB7211	Understanding the software communications architecture
7E63C409	A New Framework for Accessing Trusted Network
7E67D66F	C-based design flow: a case study on G.729A for voice over internet protocol (VoIP)
801C7AFF	Architecture and evaluation of a high-speed networking subsystem for distributed-memory systems
7A49A4DD	Reconfigurable computing using content addressable memory for improved performance and resource usage
7F665D51	Computer security by hardware-intrinsic authentication
81436B03	A Scalable Architecture to Support Networked Reconfiguration
80508DB8	Bio-inspired cognitive phones based on human nervous system
7D78FE72	A mobility-based framework for adaptive clustering in wireless ad hoc networks
7DB2AA0C	InP-based high-performance monostable-bistable transition logic elements (MOBILEs) using integrated multiple-input resonant-tunneling devices
74773F85	Approach to building a web-based expert system interface and its application for software provisioning in clouds
7D4EABDE	A Minimal Triple Space Computing Architecture
7F91BD54	A Low Complexity, High Speed, Regular and Flexible Reed Solomon Decoder for Wireless Communication
7881B612	Exploiting finite precision information to guide data-flow mapping
03C38723	Software Architecture for Computer Vision: Beyond Pipes and Filters
76E93C51	Increasing reliability of programmable mixed-signal systems by applying design diversity redundancy
7D14FE91	Subdocument invocation semantics in collaborative hyperdocuments
6A27446B	LTE over copper — Potential and limitations
80017A77	A power quality monitoring system: a case study in DSP-based solutions for power electronics
7E371D94	Combining Grid and Cloud Resources for Hybrid Scientific Computing Executions
7D4E87F6	Using graphics devices in reverse: GPU-based Image Processing and Computer Vision
72AC0014	User Association for HetNet Small Cell Networks
7F1832BB	Scalable Cache Miss Handling for High Memory-Level Parallelism
7CC18624	Instrumented architectural level emulation technology
7E57B7FF	Towards Linda-Based Decentralized Collaborative Applications by an Architecture Approach
7DDEB228	Predeployment of regenerators for fast service provisioning in DWDM transport networks [Invited]
7DA75350	A fully associative software-managed cache design
812F8E4C	Design ASNoC for low-power SoCs
7EBD48A1	Event driven software architecture for multi-camera and distributed surveillance research systems
803BA5D1	Implications of codesign as a natural constituent of a systems engineering discipline for computer based systems
7F84B6CD	Hamiltonicity, vertex symmetry, and broadcasting of uni-directional hypercubes
809A207B	Low latency word serial CORDIC
7EAA2130	A fast efficient architecture for MPEG-4 zerotree encoder
83CF3AD9	Multipartner demonstration of BGP-LS-enabled multidomain EON control and instantiation with H-PCE [Invited]
7EC3FB37	Multiprocessor SoC design methods and tools
803F294C	Adaptive control in Heter-RAID system
7E563981	A Context-Aware System for Mobile Data Sharing in Hybrid P2P Environment
7E96E7E7	A Novel System-on-Chip Architecture for Efficient Image Processing
8054C5AF	Energy-Efficient Floating-Point Unit Design
7EC0296E	Multifunction architectures for RNS processors
812061DA	Measuring VAX 8800 performance with a histogram hardware monitor
803C0EF2	OWSCIS: Ontology and Web Service Based Cooperation of Information Sources
815F4EEB	Techniques and mechanisms for dynamic reconfiguration in an image processor
8038226A	An interface to a reliable packet delivery service for parallel systems
7F803253	Expanding the View on Complexity within the Architecture Trade-off Analysis Method
79D5704E	iHARP: a multiple instruction issue processor
813E6A44	Applications of Heterogeneous Structure of Cell Broadband Engine Architecture for Biological Database Similarity Search
7E23BFA0	Service-Based Layered Architectural Model for Building Collaborative Applications in Heterogeneous Environments
8154AF6D	The IA-64 architecture at work
80B44E4F	A Novel Architecture for Galois Fields GF(2^m) Multipliers Based on Mastrovito Scheme
7C2B3571	Folded FFT architecture for real-valued signals based on Radix-2 3 algorithm
7DC31298	Robustness testing of a distributed simulation backplane
7A2BFE92	The connection machine: A computer architecture based on cellular automata
7DFC8436	Performance Comparison of VxWorks, Linux, RTAI, and Xenomai in a Hard Real-Time Application
809A6C92	A performance evaluation of load balancing techniques for join operations on multicomputer database systems
7F873A21	Neural networks: binary monotonic and multiple-valued
8029807A	Efficient implementations of mobile video computations on domain-specific reconfigurable arrays
7647FD38	Introduction to GPU programming for EDA
815782B8	A Virtual Layered Space-Frequency Communication Architecture with Iterative Decoding
76487EFD	Coherent depth test scheme in FreePipe
7FC32AFF	Instruction encoding synthesis for architecture exploration using hierarchical processor models
80230A72	UltraSPARC-II/: expanding the boundaries of a system on a chip
5E521805	Addressing Manufacturing Challenges in NoC-based ULSI Designs
80BFDF7E	Design and implementation of CORDIC processor for complex DPLL
7D704E20	PATUS: A Code Generation and Autotuning Framework for Parallel Iterative Stencil Computations on Modern Microarchitectures
7FCCB6D4	Assessing system software performance in complex system of systems environments
7F74E469	A two-input, one-output bit-scalable architecture for fuzzy processors
7E25C298	Universal communication module based on AMC standard
7BA68B7C	Architectural differences of efficient sequential and parallel computers
7C4BBBE8	Database operations in a cube-connected multicomputer system
7C559C3D	An overview of RISC architecture
7D8948E5	CMOS gate array implementation of the SPARC architecture
7FF07485	Why feature dependencies challenge the requirements engineering of automotive systems: An empirical study
812E2C4E	Creating a Robust Desktop Grid using Peer-to-Peer Services
815296E5	Architectural design methodology for supporting high level programming languages
7F6F7259	Loop dissevering: a technique for temporally partitioning loops in dynamically reconfigurable computing platforms
7CBE5DDA	VLSI Architectures for Multidimensional Fourier Transform Processing
7E4461CF	An Evaluation of Misaligned Data Access Handling Mechanisms in Dynamic Binary Translation Systems
7D0056FA	Machine-independent virtual memory management for paged uniprocessor and multiprocessor architectures
5F38ACD5	Playing Detective: Reconstructing Software Architecture from Available Evidence
7B8E9173	$2^n$ RNS Scalers for Extended 4-Moduli Sets
810E29F3	Design and Evaluation of Multiple-Level Data Staging for Blue Gene Systems
7F112CE1	Development of reusable, configurable, extensible holonic manufacturing system
7F20B64F	A Multiagent Approach for Logistics Performance Prediction Using Historical and Context Information
7521A256	Systolic array processing of the Viterbi algorithm
7AE55C64	The software radio concept
81377C30	Vector Processing as a Soft Processor Accelerator
7B224D30	New methods for adapting and for approximating inverses as preconditioners
7F712C24	Meeting Deadlines Cheaply
79A4ACDE	Visual simulator for ILP dynamic OOO processor
7E127249	Interconnect and communication synthesis for distributed register-file microarchitecture
7F6AEF97	Using Dijkstra to Compute Hop-by-Hop QoS Paths
7FBAB1E9	Memory reliability model for accumulated and clustered soft errors
807A3DBA	Capacity-Energy-Cost Tradeoff in Small Cell Networks
7ECF93B9	Software-extended coherent shared memory: performance and cost
7E8E581D	Two systolic architectures for modular multiplication
81434D80	Realization of array architectures for video compression algorithms
7F19EE0F	A Generic Model for Formally Verifying NoC Communication Architectures: A Case Study
7CF53D16	High-Performance Reverse Time Migration on GPU
809676BC	Does Q = MC/sup 2/? (On the relationship between Quality in electronic design and the Model of Colloidal Computing)
77249155	Adapting branch-target buffer to improve the target predictability of java code
7936268F	Transport Network Orchestration for End-to-End Multilayer Provisioning Across Heterogeneous SDN/OpenFlow and GMPLS/PCE Control Domains
7D654164	An Improved Chaos-Based Stream Cipher Algorithm and its VLSI Implementation
7D42BFB7	Design of Multiplierless Decimation Filters Using an Extended Search of Cyclotomic Polynomials
7F9F7652	CriAS: a performance-driven criticality-aware synthesis flow for on-chip multicycle communication architecture
7D769419	Fractal Color Image Compression on a Pseudo Spiral Architecture
7D6974AA	Rapid Application Development on Multi-processor Reconfigurable Systems
812B3DC7	The RR/RR CICQ switch: hardware design for 10-Gbps link speed
815FB336	Memory System Design for a Multi-core Processor
7E7D6E2C	Study of the Effects of SEU-Induced Faults on a Pipeline Protected Microprocessor
7EABF49A	How Does the Architect&#146;s Role Change as the Software Ages?
7F44B211	A Uniform Host Protocol Framework Planning to Change
7F36C616	Integrity Considerations for Secure Computer Systems
7E1E7224	A Framework for 2.5D NoC Exploration Using Homogeneous Networks over Heterogeneous Floorplans
75CBBC3B	DimNoC: a dim silicon approach towards power-efficient on-chip network
7F788273	Guaranteeing deadlines in MAFT
7743B05B	Advantages of structured hardware
7BCABD19	A rudimentary machine: experiences in the design of a pedagogic computer
7C9FECF9	Cognitive tools for locating and comprehending software objects for reuse
7F5DAAEB	Plug-n-Play Smart Sensor Based on Web Service
7E6D13DB	A data-flow processor for real-time low-level image processing
815091DE	Connection-centric network for spiking neural networks
7FB49C07	Architectural support for block transfers in a shared-memory multiprocessor
7DEF0EDE	Data Relation Vectors: A New Abstraction for Data Optimizations
7D5549C0	Software radio based re-configurable correlator/FIR filter for CDMA/TDMA receiver
5842DE2B	Ultra-low-power domain-specific multimedia processors
7DF3B36D	Analysis of CORDIC-based triangularization for MIMO MMSE filtering
7D2F6546	Low-complexity Interpolation Architecture for Soft-decision Reed-Solomon Decoding
7D5BAB30	A framework for the Virtual Heterogeneous Associative Machine
811BD02D	Very low power parallel implementation of stereo vision algorithm on a solar cell powered MIMD many core architecture
806D207F	Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems
5BB50DBB	Computer architecture (2nd ed.): a quantitative approach
815CB938	A HW/SW mixed mechanism to improve the dependability of a stack processor
8161946C	A decentralized strategy for resource allocation
7E79EA26	SERIOUS: Software Evolution, Refactoring, Improvement of Operational and Usable Systems
7D19F45E	A VLSI implementation of logarithmic and exponential functions using a novel parabolic synthesis methodology compared to the CORDIC algorithm
7FF64425	A Life-Cycle View of Architecture Analysis and Design Methods
80CA7974	A Trusted Architecture for ESCS with MLS
80D76198	A Hierarchical Modeling and Analysis for Grid Service Reliability
7E2A91D1	Flexible heterogeneous multicore architectures for versatile media processing via customized long instruction words
8074813D	Options for upgrading legacy avionics systems
80AD170F	Advanced computer architecture: parallelism
80EF3F29	Studies on some alternative architectures for fault-tolerant automotive multiplexing network systems
7ED47829	The software development workbench WSDW
76C7A8A3	Towards a Systematic Approach for Capturing Dynamic Transformation in Enterprise Models
811B27E6	Future wireless convergence platforms
7FEAB3A2	Discourse management in intelligent, multimodal user interfaces
7EF38774	Assigning confidence to conditional branch predictions
7F8B9784	A novel temperature and disturbance insensitive DAC calibration method
8134EA48	GPU acceleration of numerical weather prediction
7FFEC75A	Optimizing Software Data Prefetches with Rotating Registers
7F6E00E2	Power estimation based on transition activity analysis with an architecture precise rapid prototyping system
7FA7D8D1	VMM-Based Real-Time Embedded System
5B9D3F84	MIThril 2003: applications and architecture
59398C64	Studying the Propagation of Failures in SOAs
7D29F746	Disparity Map Estimation Using A Total Variation Bound
7ED1372F	System-level power-performance tradeoffs for reconfigurable computing
7D728ED3	Parameterized FPGA-based architecture for parallel 1-D filtering algorithms
8111BF0D	Trace cache: a low latency approach to high bandwidth instruction fetching
810B85B9	EVENODD: an optimal scheme for tolerating double disk failures in RAID architectures
7EB65949	Everything is Alive agent architecture
6F718CFC	An automorphic approach to the design of fault-tolerant multiprocessors
7EDB9847	Reduced computational redundancy implementation of DSP algorithms using computation sharing vector scaling
6E14A351	An approach for measuring software evolution using source code features
82675EFE	Developing middleware for hybrid cloud computing architectures
76AB9779	The Computer Family Architecture Project: Service Perspectives and Overview
7DC775C0	Exploration of a digital audio processing platform using a compositional system level performance estimation framework
801BBD61	Optimal dynamic redistribution of divisible load in distributed real-time systems
7D827091	Computer automated multi-paradigm modeling in control system design
0268715F	Computer architectures for artificial intelligence
7E5645B8	Hardware/software instruction set configurability for system-on-chip processors
7F5BBCCF	Foundations of Autonomic Computing Development
7D32499E	Low power video object motion-tracking architecture for very low bit rate online video applications
7F4DC196	A data and task parallel image processing environment for distributed memory systems
7F3883DB	On the Use of Diminished-1 Adders for Weighted Modulo 2n + 1 Arithmetic Components
7E2D0C31	An Application-Oriented Spectrum Sharing Architecture
7EB02EF8	Supporting communities in programmable grid networks: gTBN
7ECA066F	Optimal distance networks of low degree for parallel computers
7C133F94	The nature of the Extended Analog Computer
7C79F863	SCMP: a single-chip message-passing parallel computer
805742C5	Targeting code diversity with run-time adjustable issue-slots in a chip multiprocessor
80FF303F	An efficient task allocation scheme for 2D mesh architectures
7ED8B9DA	QoS mechanism composition at design-time and runtime
7FBBFCAF	Real time color based particle filtering for object tracking with dual cache architecture
7FEF4AB7	A simulation study of two distributed task allocation procedures
7FBFEF7A	An 8x8 IDCT Implementation on an FPGA-Augmented TriMedia
7E134F36	Computing Architectural Vulnerability Factors for Address-Based Structures
8041014A	New approach to LUT implementation and accumulation for memory-based multiplication
7FD008B0	On The Advantages of Tagged Architecture
76458BEA	A Field-Validated Architecture for the Collection of Health-Relevant Behavioural Data
79F99DD3	Switching from Computer to Microcomputer Architecture Education.
7703F076	Thermal-aware architecture and mapping for multi-channel three-dimensional DRAM systems
815B4085	Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems
7FBEDB16	A concurrent architecture for VLSI implementation of discrete cosine transform
780B6512	HERMES: a fast cross-ISA binary translator with post-optimization
80442D4F	Defending Against Attacks on Main Memory Persistence
7D4F3599	Efficient high-level programming on the AMT DAP
8156FE95	A methodology for developing transformations using the maintainability soft-goal graph
5A0E6398	Enhancing cloud connectivity among NRENs in the SADC region through a novel institution cloud infrastructure framework
813D4685	A Parallel Double-Step CORDIC Algorithm for Digital Down Converter
804F842E	Improve the Portability of J2ME Applications: An Architecture-Driven Approach
7EACB492	A data parallel C and its platforms
75C62188	Pattern-Directed Inference Systems
03562990	Architecture Reconstruction Guidelines
7CF40FAB	A Web-based collaborative design modeling environment
7CEF9558	Software prefetching for software pipelined loops
7D09D78C	Interactive planning in CIM-CASE
80378160	Hardware and software techniques for controlling DRAM power modes
8119E3D8	A new VLSI 2-D diagonal-symmetry filter architecture design
7E3A1C9C	P2P network for storage and query of a spatio-temporal flow of events
812D155C	A Trimaran based framework for exploring the design space of VLIW ASIPs with coarse grain functional units
7F8254E7	Security characterization for evaluation of software architectures using ATAM
7CF45798	Integrating cryptography in the trusted computing base
7F06FE25	Performance enhancement by eliminating redundant function execution
7FE8C2B2	MONEA: message-oriented networked-robot architecture
770E784F	Automatic identification of customized instruction based on multiple attribute decision-making for multi-issue architectures
8133475E	A Case for Visualization-integrated System-level Design Space Exploration
7DC7C108	HARP: an open architecture for parallel matrix and signal processing
7DD74BC7	A guaranteed forwarding service for Differentiated Service architecture
80D90F6F	Layout-Driven SOC Test Architecture Design for Test Time and Wire Length Minimization
81BE5F42	Memory-intensive benchmarks: IRAM vs. cache-based machines
811FC97C	An instruction throughput model of superscalar processors
7E23BDBA	Network- facilitated voltage stability control strategy for power distribution systems
7F780ECA	A Counter Architecture for Online DVFS Profitability Estimation
7E23BDBD	Microarchitectural denial of service: insuring microarchitectural fairness
7E3D0F9F	Low-cost real-time stereo vision hardware with binary confidence metric and disparity refinement
80B02EEA	The Mobile Router Forwarding Scheme for Multicast in the NEMO
808EC275	GENESYS - A Cross-Domain Architecture for Dependable Embedded Systems
7D959429	Energy-Aware Loop Parallelism Maximization for Multi-core DSP Architectures
809D4BB5	Design of a multiprocessor architecture for high performance AC drive control
7EA72947	High throughput VLSI implementation of discrete orthogonal transforms using bit-level vector-matrix multiplier
80B77F0F	Automated scalability testing of software as a service
7CF7F7D5	Performance Characterization of SPEC CPU2006 Benchmarks on Intel and AMD Platform
80814D41	Speculative alias analysis for executable code
803DCB3F	Research on Survivability of Networked Information System
7AA829B7	Digit-serial processing techniques
75B5B6AD	Linear-programming-based techniques for synthesis of network-on-chip architectures
7F87CB7D	Scalable VLSI architecture for GF(p) Montgomery modular inverse computation
80981682	Block-basis on-line BIST architecture for embedded SRAM using wordline and bitcell voltage optimal control
797413D8	Special Feature: Microprogrammable Virtual Machines
7F1A0972	ControlShell: a real-time software framework
7D3C1F7B	A low-complexity RNS multiplier
5D96E2C5	Video post processing architectures
7F216B58	Algorithmic Skeletons within an Embedded Domain Specific Language for the CELL Processor
7D3BD886	Customizing transaction models and mechanisms in a programmable environment supporting reliable workflow automation
7FF5A21E	iWatcher: Efficient Architectural Support for Software Debugging
7DC7E9BD	Flexible architectures for DCT of variable-length targeting shape-adaptive transform
785AF74F	Early design stage exploration of fixed-length block structured architectures
81BD249B	500 Mb/s soft output Viterbi decoder
7EA3733A	CRegs: a new kind of memory for referencing arrays and pointers
7FA8F012	A High-Throughput Distributed Shared-Buffer NoC Router
7857152B	History of the Development of Swiss Watch Microprocessors
80F3BA50	Implementing a cost-effective run-time reconfigurable system for stream applications
7D9205FE	A new pruning heuristic based on variance analysis of sensitivity information
80F158A4	Toward automatic transformation of enterprise business model to service model
5C48D7D3	Exploiting Modern Computing Architectures for Efficient Large-Scale Nonlinear Programming
81E4AFDD	Binarization-Based Human Detection with Hardware Reconfigurability
803AAA8A	Network-based distributed planning using coevolutionary agents: architecture and evaluation
8096381D	Automatic Modeling and Validation of Pipeline Specifications driven by an Architecture Description Language
69966B2C	SN-FMIA: SDN and NFV enabled future mobile internet architecture
7A5D22BF	The SARC Architecture
7E1009AF	A case study in performance, modifiability and extensibility analysis of a telecommunication system software architecture
8084F83E	An architecture for energy efficient sphere decoding
80DCC7BB	An application specific architecture for rate-distortion optimized motion compensation
7D5821A7	DSP Curriculum Development for Computer Engineering using Altera's DE2 FPGA Kits
81024FE2	The address translation unit of the data&#8211;intensive architecture (DIVA) system
5E4BDBF1	A Cooperative Resource Allocation Scheme Based on Self-Organized Network in Ultra-Dense Small Cell Deployment
7E019CA6	The Rainbow-II gigabit optical network
7E385221	A framework for raising the level of abstraction of explicit parallelization
7F5C7B8E	A framework for product data
806CD04B	Dynamic zero compression for cache energy reduction
7FFA112E	Physics Of Computational Abstraction
7DB9B42F	UnSync: A Soft Error Resilient Redundant Multicore Architecture
7CFE6223	A fault tolerant approach to microprocessor design
7E18E647	Simulation in the Cloud Using Handheld Devices
7D785BB4	MPICH-V: Toward a Scalable Fault Tolerant MPI for Volatile Nodes
7EA1C128	Cache Memory Simulators: A Comparative Study
7E3B8AF0	A graph matching based integrated scheduling framework for clustered VLIW processors
7D237A78	A reconfigurable low-power high-performance matrix multiplier design
5F06070D	Systemic computation using graphics processors
800D6D18	Network-based multicomputers: a practical supercomputer architecture
776F5E5A	Power consumption modeling and characterization of the TI C6201
79731E65	A Unified Solution to Scan Test Volume, Time, and Power Minimization
7E159C46	A framework for adaptive process modeling and execution (FAME)
8218EFA9	Service oriented cooperation architecture for distributed satellite networks
77130063	A Pipeline VLSI Architecture for High-Speed Computation of the 1-D Discrete Wavelet Transform
81555DFB	Efficient hardware hashing functions for high performance computers
7C9944F4	Update plans: pointers in teaching computer architecture
77138A5A	Speeding-up image processing in reaction-diffusion cellular neural networks using CUDA-enabled GPU platforms
5B145C3C	Co-Design of Massively Parallel Embedded Processor Architectures
7D216B62	Static locality analysis for cache management
75EE91C4	A programmable focal-plane MIMD image processor chip
801D5DDB	Research of Software Reliability Based on Synthetic Architecture
7FF6D11B	A component model and layered system architecture for reconfigurable CNC systems
763AEABA	The art of multiprocessor programming
7D4E969A	An adaptable FPGA-based system for regular expression matching
8012CE9D	WiFi-Based Power Aware Pervasive Device
7D642396	Energy- and Performance-Driven NoC Communication Architecture Synthesis Using a Decomposition Approach
79B06A27	Levels of representation of programs and the architecture of universal host machines
7D3B05D5	TAPE: thermal-aware agent-based power economy for multi/many-core architectures
7E1E2467	Architecture for a low power image sensor with motion detection based ROI
7F82AAD4	Efficient VLSI architectures for fast computation of the discrete Fourier transform and its inverse
805CB50A	A slicing approach for parallel component adaptation
815BEB77	Bio-inspired devices, circuits and systems
7F0B15B8	Architectural models and design methodologies for general-purpose highly-parallel computers
80BFB3FD	Polymorphic processor arrays
7E3E3BCF	A spatial mapping algorithm for heterogeneous coarse-grained reconfigurable architectures
813C1FD8	A scalable communication-centric SoC interconnect architecture
7F333AAA	Mechanisms for requirements driven component selection and design automation
7F2770EE	Using compiled knowledge to guide and focus abductive diagnosis
8075F18E	Assisting refinement in System-on-Chip design
5EA303EF	Programming Distributed Memory Architectures Using Kali
59C62AD3	Study of the effects of SET induced faults on submicron technologies
7E6655E5	Simics: A full system simulation platform
7FA0964D	Scalable, Pipelined, Cmos VLSI Content Addressable Memory Chips - Architecture And Implementation
7E41B9F9	A remote IT security evaluation scheme: a proactive approach to risk management
7DDB1351	Lightweight Chip Multi-Threading (LCMT): Maximizing Fine-Grained Parallelism On-Chip
7D3416DA	A methodology for evaluating parallel I/O performance for massively parallel processors
23BACAA7	A fault-tolerant computer architecture for space vehicle applications
7E068434	Adaptive fair resource management with an arbiter for multi-tier computing systems
7E12A357	NFA-Based Pattern Matching for Deep Packet Inspection
7D1697E9	An architecture-centric approach for multi-agent system development and application
7E50D866	Research on Secure and Reconfigurable Architecture Based on Embedded Hardware
7FA844F4	Automatic generation of a simulation compiler by a HW/SW codesign system
78AFB1C9	Minimizing development overhead with partial parallelization
7D5A07F5	RIPPLES: tool for change in legacy software
806B750A	Design of a Grid workflow for a climate application
7F90E2A9	Efficient implementation of native software simulation for MPSoC
80007BE6	Establishing a Trusted Architecture on Pervasive Terminals for Securing Context Processing
7D6AE34E	A look at application performance sensitivity to the bandwidth and latency of InfiniBand networks
7F2347ED	Behavior arbitration for autonomous mobile robots using emotion mechanisms
7E82633D	Multicore Education Through Simulation
7F8AD841	A communication latency hiding parallelization of a traffic flow simulation
7F966C5F	Source code transformation based on software cost analysis
794E937C	Adapting publish/subscribe middleware to achieve Gnutella-like functionality
7E40B57F	Evolved user equipment for collaborative wireless backhauling in next generation cellular networks
0E39EEB2	Evolutionary Computation in Polymorphous Computing Architectures: Metaoptimization of the Scale In-Lining Priority Function for Trips
80508D94	An architecture of agent-based intelligent control systems
80ADB3AD	Pipelining and bypassing in a VLIW processor
76CBE493	The architecture and the technology characterization of an FPGA-based customizable Application-Specific Vector Processor
7ECE6372	Performance Modeling and Mapping of Sparse Computations
7DF37777	An Efficient, Practical Parallelization Methodology for Multicore Architecture Simulation
801ABDBB	SIMD Vectorization of Non-Two-Power Sized FFTs
793EB522	Stochastic Networked Computation
7DF88478	Scalable Video Multicast in Hybrid 3G/Ad-Hoc Networks
812AF82E	Very fast pipelined RSA architecture based on Montgomery's algorithm
78B92A5F	Verification of microprogrammed computer architectures in the S*-system: a case study
5D344822	A data-rate adaptable modem solution for millimeter-wave wireless fronthaul networks
7C617FEC	Sep: A Fixed Degree Regular Network for MassivelyParallel Systems
81124F8D	Behavior Trust Prediction and Control Based on Electronic Commerce System
7EDBCF45	AADL behavioral annex based on generalized rewriting logic
7C10E05A	Efficient, secure, and isolated execution of cryptographic algorithms on a cryptographic unit
7ED51937	Area virtual time
8064FFA8	Design of an one-cycle decompression hardware for performance increase in embedded systems
80C62201	Rapid design of application specific FFT cores
8123A309	Low power FFT design for wireless communication systems
774491F4	Genetic programming III: Darwinian invention and problem solving [Book Review]
7DF66530	A Non-Invasive Approach to Assertive and Autonomous Dynamic Component Composition in Service-Oriented Paradigm
5FDF8E61	Analysis of Terminal Server Architectures for Thin Clients in a High Assurance Network
7F22E810	Phase-frequency synthesis using PLL-networks
7EF9AA0A	A Declarative Language Framework for Cloud Computing Management
7D4135AB	Evaluating x86 condition codes impact on superscalar execution
7D42DE39	Composing distributed objects in CORBA
71E357C9	Parallelization and Performance Analysis of the Cooley&#8211;Tukey FFT Algorithm for Shared-Memory Architectures
807B4472	Net assignment for the FPGA-based logic emulation system in the folded-Clos network structure
7E76E1A8	A biologically inspired modular VLSI system for visual measurement of self-motion
7F5F199D	Software methods for system address tracing
7E32F565	Flexible MPSoC platform with fast interconnect exploration for optimal system performance for a specific application
78EEE554	Processor reconfiguration through instruction-set metamorphosis
7EA5685C	A multiple SIMD approach to radar signal processing
7D879851	Optimistic Peripheral Devices Performance by Virtual Regionalized Network-on-Chip
7D596BAB	Routability improvement using dynamic interconnect architecture
7F2D0010	BPC permutations on the OTIS-Mesh optoelectronic computer
7EE2E212	Design and implementation of condor-UNICORE bridge
7CF59292	Context-Aware Service Composition in a Home Control Gateway
80210DCA	Loosely time-triggered architectures for cyber-physical systems
59280739	Multithreading implementation in a single core TMS320C6713 DSP
80417FF3	IMT-advanced relay standards [WiMAX/LTE Update]
7D3C71E4	Out-of-order execution in master/slave speculative parallelization architecture for computer clusters
80C854C9	Technology Infusion of SAVE into the Ground Software Development Process for NASA Missions at JHU/APL
815D1D11	Voronoi-based Continuous Query Processing for Mobile Users
7FAD9B8F	Identifying Potential Core Assets in Service-Based Systems to Support the Transition to Service-Oriented Product Lines
7F16DE71	Cost-effective global fault-tolerant multiprocessors
5FEFB614	Time-triggered architecture for safety-related distributed real-time systems in transportation systems
7E291C55	An efficient 3D NoC synthesis by using genetic algorithms
7DCB5D25	Performance assessment of a distributed intrusion detection system in a real network scenario
7F467E20	Efficient training of neural gas vector quantizers with analog circuit implementation
7F0204C8	Inherently lower-power high-performance superscalar architectures
7DE81E2C	A bidimensional Chinese interconnection network for SIMD architectures
62DD717F	Plastic cell architecture: towards reconfigurable computing for general-purpose
758359D3	A Unifying Approach to the Design of a Secure Database Operating System
5913E72E	Compiler directed architecture-dependent communication optimizations
7EF95C4A	Word length study and architecture design of a K-best based MIMO-OFDM detector algorithm
7F513593	Mobile agent system architecture for supporting mobile market application service in mobile computing environment
80675C56	Energy and reliability oriented mapping for regular Networks-on-Chip
80EE5BB1	Leveraging software architectures to guide and verify the development of sense/compute/control applications
070789AD	MolML: An Abstract Scripting Language for Assembly of Mechanical Nanocomputer Architectures
83DBD861	A case study of OpenCL-based parallel programming for low-power remote sensing applications
7DD29061	Can High Bandwidth and Latency Justify Large Cache Blocks in Scalable Multiprocessors?
80CA44CE	Development Tool for Service-Oriented Applications in Smart Homes
80B1FC62	Power analysis for Asynchronous CLICHÉ Network-on-Chip
7728EE82	Simple Cloud Federation
7F464CEC	Defect-aware logic mapping for nanowire-based programmable logic arrays via satisfiability
7FA48293	A comparison of structure accessing techniques in IdA and SISAL on the CSIRAC II dataflow multiprocessor
813D4283	POERS: a performance-oriented energy reduction scheduling technique for a high-performance MPSoC architecture
7DBFC865	A Grid Services-Oriented Architecture for Efficient Operation of Distributed Data Warehouses on Globus
7F1ADDB7	A High Speed VLSI Architecture of Full Search Variable Block Size Motion Estimator for Multiple Reference Frames
7D2E7D95	Hierarchical Clustering for Software Architecture Recovery
7DA5A990	A hybrid packet-circuit switched on-chip network based on SDM
7ED70362	Hardware/software co-synthesis with memory hierarchies
7510A82D	Per-node multithreading and remote latency
7EEE212D	SeGCom: Secure Group Communication in VANETs
7EA48DE0	A new pipelined implementation for minimum norm sorting used in square root algorithm for MIMO-VBLAST systems
7E2BB347	Design and evaluation of dynamic protocol selection architecture for reliable multicast
7F758EEA	Exploration of energy efficient acceleration concepts for the ROHCv2 in LTE handsets
7DE029A1	Aggregated resource reservation protocol in integrated scalable-terrestrial and Int-Serv satellite network
8118E40D	Exact and approximate algorithms for the extension of embedded processor instruction sets
7DC9D209	An Educational Processor: A Design Approach
7E38DFED	DISIPLE: digital signal processor programming language and environment
80386C8D	FPGA prototyping of a RISC processor core for embedded applications
7F48FF09	A two level approach to the design of software for cooperating embedded systems
75163BE2	High-performance hardware monitors to protect network processors from data plane attacks
7FB2650B	Extended design reuse trade-offs in hardware-software architecture mapping
79FD4005	Group graphs and computational symmetry on massively parallel architecture
7E8105BF	Dynamically variable step search motion estimation algorithm and a dynamically reconfigurable hardware for its implementation
7F552555	Model-integrated system development: models, architecture, and process
7FEDA42C	Evaluating the effects of cache redundancy on profit
7FB77417	BFT-WS: A Byzantine Fault Tolerance Framework for Web Services
7E0A38C1	A multimedia medical communications system
7EE16D89	Comprehension of software analysis data using 3D visualization
7E69A6D0	Visualizing metrics on areas of interest in software architecture diagrams
7D5D829C	Application Capturing and Performance Estimation in an Holistic Design Environment
80210B94	MPS beam control software architecture
8036BDEE	Performance analysis of a CC-NUMA operating system
7EF3FEE8	Prototyping pipelined applications on a heterogeneous FPGA multiprocessor virtual platform
7E5B493F	Effects of communication latency, overhead, and bandwidth in a cluster architecture
7FFF49DC	Automatic Web Services Deployment
75BC9CB0	Performance and Energy Modeling for Cooperative Hybrid Computing
7FD5B4C5	Intra-Socket and Inter-Socket Communication in Multi-core Systems
8171EC6F	Automatic Retargeting of Binary Utilities for Embedded Code Generation
80528A76	A syntactic theory of software architecture
8107A68F	A Discrete Logarithm Number System for Integer Arithmetic Modulo 2^{k}: Algorithms and Lookup Structures
7813F453	Software Entropy in Agile Product Evolution
7894F3FD	EPIMap: using epimorphism to map applications on CGRAs
80E68EDF	A hardware-oriented gold-washing adaptive vector quantizer and its VLSI architectures for image data compression
7FDAC64A	Parallelizing irregular C codes assisted by interprocedural shape analysis
80E6390B	The GAM II pyramid
7F16749B	Processor array architectures for deep packet classification
7DED29A8	Next Generation Approach towards Management
80AEA745	The Horizon supercomputing system: architecture and software
80607B1F	Adaptive routing for a bus-based multiprocessor
7DD85E14	An explicit definition of connectors for component-based software architecture
7D01B62C	Conflict resolution for multi-agent hybrid systems
7E2D0927	The 16-fold way: a microparallel taxonomy
7DC2CEF1	The Transmogrifier-2: a 1 million gate rapid-prototyping system
728053D7	Evaluation of Multithreaded Processors and Thread-Switch Policies
7AFC16AC	Performance enhancement in buffered delta networks using crossbar switches and multiple links
7DDEF9EE	On-Chip Evolution Using a Soft Processor Core Applied to Image Recognition
80A2BB1D	An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures
7E570E97	Reduction of background computations in adaptive block-matching motion estimation
7B951E16	Acceleration of atmospheric Cherenkov telescope signal processing to real-time speed with the Auto-Pipe design system
80071982	Mapping DAG-based applications to multiclusters with background workload
78586439	Computational Geometry on a Systolic Chip
7FEB86CE	Dataflow analysis of branch mispredictions and its application to early resolution of branch outcomes
7E76AEF6	Power Analyzer for Pocket Computing (PAPC)
80396840	sFPGA — A scalable switch based FPGA architecture and design methodology
80601AF1	The CLIP7A image processor
7D8F5F28	Toward visual microprocessors
7E7D9959	Access region cache: a multi-porting solution for future wide-issue processors
7EE9946A	Multi-core/tile Polymorphous Computing systems
7DCEB29A	Transparent redundancy in the time-triggered architecture
805C29F1	A Connector-Centric Approach to Aspect-Oriented Software Evolution
7EDBFF93	Implementing a conventional language for a dataflow architecture
7E0F90AC	Secure and customizable software applications in embedded networks
7D531C70	Functional Test Generation using Property Decompositions for Validation of Pipelined Processors
7DC01066	Control Architecture Design for an Gas Cutting Robot
7EB7FB96	Systems theories and architectures for ECBS
7F97F10E	Two-level pipelined implementation of systolic block Householder transformation with application to RLS algorithm
7DD61F1E	Private Buddy Search: Enabling Private Spatial Queries in Social Networks
7F3FEF50	Performance evaluation of parallel applications on multiprocessor systems on chip
812AB25C	Systolic architectures for the computation of the discrete Hartley and the discrete cosine transforms based on prime factor decomposition
7836ED5E	ToPoliNano: nanoarchitectures design made real
7DED1FB0	A Comparison of Two Architectural Power Models
8049895E	Model-Driven Evolution of Software Architectures
7DCCCFDD	DVS for buffer-constrained architectures with predictable QoS-energy tradeoffs
7F957F48	Refining and defining the Program Dependence Web
7D0156EF	Transaction level modeling of IEEE 802.11 system
7DC763A8	An architectural connectivity metric and its support for incremental re-architecting of large legacy systems
80CA74DC	Floating-point division and square root implementation using a Taylor-series expansion algorithm with reduced look-up tables
7F7C8884	Modeling of agent's behavior in human-robot interaction using model integrated computing
8021FD6C	Understanding the Role of Enterprise Architecture towards Better Institutionalization
7D054194	A Multi-layered SOA for Management of Inventories Flow Control
7D673BF6	A distributed constraint-based search architecture for bus timetabling and duty assignment
80E108BE	Organization and application of the programmable ordered access memory
7589C56D	Adaptive WTA With an Analog VLSI Neuromorphic Learning Chip
7FB2CA0E	Customisable Transformation-Driven Evolution for Service Architectures
80717625	LOP_RE: Range encoding for low power packet classification
7CFD49F4	A new Euclidean division algorithm for residue number systems
7F86C153	BioFilter: an architecture for parallel deployment and dynamic chaining of standalone bioinformatics tools
7E44DC78	Compiler-Directed Code Restructuring for Improving Performance of MPSoCs
8141C8CC	A high throughput CABAC encoder design
7FA1DF3E	Rapid Chemistry Portals through Engaging Researchers
7D0F00A6	Scheduling in and out forests in the presence of communication delays
7DF03AA7	Towards BPEL in the Cloud: Exploiting Different Delivery Models for the Execution of Business Processes
7E8B87C1	Integrating UPnP in a development environment for service-oriented applications
7C55312D	Performance of CORBA-based client-server architectures
805602C8	Tradeoffs in the design of efficient algorithm-based error detection schemes for hypercube multiprocessors
80CFBDEA	Architecture and implementation of a VLIW supercomputer
80DB1CD8	Dual-layered file cache on cc-NUMA system
806A9EC4	Media actors: characters in search of an author
7DD35CE8	High-performance extendable instruction set computing
7376D436	Making competition in neural fields suitable for computational architectures
599DF25E	Predicting memory-access cost based on data-access patterns
7F8D7C2E	ASIIST: Application Specific I/O Integration Support Tool for Real-Time Bus Architecture Designs
80999E1E	Fast Way-Prediction Instruction Cache for Energy Efficiency and High Performance
7FD8CE7C	Embedded Multi-Processor System-on-chip (MPSoC) design considering process variations
7E0C43BD	COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems
7E2F773E	A highly concurrent algorithm and pipeleined architecture for solving Toeplitz systems
7F7C6C88	A federated DBMS-based integrated environment for molecular biology
7E62EA62	Exploiting WSRF and WSRF.NET for remote job execution in grid environments
807F5FEF	Scenario-Based Genetic Synthesis of Software Architecture
7298FE72	NISC-Based Soft-Input–Soft-Output Demapper
7CEEE317	The hyper-deBruijn networks: scalable versatile architecture
844A5FE7	Matrix and vector multiplications using a 2½-dimensional systolic array
7F1D4230	Direct Root Computation Architecture for Algebraic Soft-Decision Decoding of Reed-Solomon Codes
7DD6A04D	SPAR: a new architecture for large finite element computations
775C1546	Hardware Requirements for Secure Computer Systems: A Framework
7FAE2CFE	A cluster-M based mapping methodology
7D5CBB79	Hyperspectral image compression on reconfigurable platforms
7F18AA97	Reducing memory latency via read-after-read memory dependence prediction
7F4A6CE7	A distributed QoS control architecture for heterogeneous networks applied to PLC networks
7EC69FBF	Row ordering for frontal solvers in chemical process engineering
76A0B01B	Architecture of a New Microprocessor
8043F78B	COSMECA: Application Specific Co-Synthesis of Memory and Communication Architectures for MPSoC
7F210A96	Efficient content-based event dispatching in the presence of topological reconfiguration
7EB0255E	Hybrid parallel motion estimation architecture based on fast Pel-subsampling algorithm
803D666D	Optimization neural networks for the segmentation of magnetic resonance images
7E1BF9A4	A new high compression compressor for large multiplier
7DC10992	Runlength compression techniques for FPGA configurations
7DB65D25	Mastering startup costs in assembler-based compiled instruction-set simulation
788485C3	CASL: A rapid-prototyping language for modern micro-architectures
808E79CE	A Best-Effort Mechanism for Service Deployment in Contributory Computer Systems
7F108707	picoJava-I: the Java virtual machine in hardware
7DD933A2	ReMAP: A Reconfigurable Heterogeneous Multicore Architecture
7C6D69D1	Instruction-path coprocessing to solve some RISC problems
77AD1E86	A Soft Error Tolerant Network-on-Chip Router Pipeline for Multi-Core Systems
5E19E273	An Anytime Voice Controlled Ambient Assisted Living System for motion disabled persons
7654C504	A fast inner product processor based on equal alignments
8075A3BF	An interoperable, standards-based grid resource broker and job submission service
7A90590C	A reconfigurable tree architecture with multistage interconnection network
7F80515B	Supporting Heterogeneous Architecture Descriptions in an Extensible Toolset
7DAA1D7C	An externalized infrastructure for self-healing systems
81590B24	A novel O(1) parallel deadlock detection algorithm and architecture for multi-unit resource systems
7DCFC021	Reconfiguration of embedded Java applications
7EC2757D	On realistic and efficient scheduling of DSP algorithms onto multiprocessor architectures
80598974	A quality-based analysis of architecture recovery environments
7DAA3B46	TTA and PALS: Formally verified design patterns for distributed cyber-physical systems
7FB77E77	An FPGA architecture for the Pagerank eigenvector problem
7E8843D6	Cognitive Radio and Networking Research at Virginia Tech
5A775FDC	Code generation for large scale applications
7F6D58F0	Integrated Restoration for Next-Generation IP-Over-Optical Networks
7EA7CEF8	Automatic parallelization of embedded software using hierarchical task graphs and integer linear programming
7D6D8E72	Every architecture description needs a framework: Expressing architecture frameworks using ISO/IEC 42010
7F0B75BF	An application of autonomic concepts for handset network test control
7F4E0C69	Error control coding for multi-level cell memories
7F5FCF52	Efficient Buffering and Scheduling for a Single-Chip Crosspoint-Queued Switch
80B0ABA2	Exploiting multithreaded programming on cluster architectures
810884C0	Requirements for Evaluating Architectural Stability
7D1E3ED6	Grid Analysis Environment Service Architecture for Structured Modeling
7E243D65	Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling
7E23A549	A model for intrinsic artificial development featuring structural feedback and emergent growth
7F140C9C	Linear-time matrix transpose algorithms using vector register file with diagonal registers
7FDEB4EB	A Case Study in Incremental Architecture-Based Re-engineering of a Legacy Application
77207F2F	Exploiting wavefront parallelism on large-scale shared-memory multiprocessors
7DD7291B	Deadlock avoidance for streaming computations with filtering
7F5E68FB	A Hybrid Enforcement Model for Group-centric Secure Information Sharing
817690B2	Digging Deep into the Data Mine with DataMiningGrid
80A2ED44	Unroll-and-jam using uniformly generated sets
7D328A20	A new software-based technique for low-cost fault-tolerant application
80CB846E	A methodology for parabolic synthesis of unary functions for hardware implementation
6AD525E9	Establishing a base of trust with performance counters for enterprise workloads
76D29071	Variable Resistance Spectrum Assignment in Phase Change Memory Systems
748901A6	A Selection Theory and Methodology for Heterogeneous Supercomputing
793023CC	Mapping vision algorithms to parallel architectures
7DAAA2AA	Packet Classification Using Space-Efficient Pipelined Multibit Tries
812617CE	Gabriel: a design environment for DSP
8001F45F	CODACS prototype: CHIARA language and its compiler
800D7D2D	Distributed desktop conferencing system with multiuser multimedia interface
7F45A4D2	Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors
7CF8F6B6	Performance evaluation of a decoded instruction cache for variable instruction-length computers
804542D8	2nd international workshop on the twin peaks of requirements and architecture (TwinPeaks 2013)
5C650287	The architecture of the High Performance Storage System (HPSS)
801885DC	Hierarchical interconnection structures for field programmable gate arrays
7C2C29A9	Performance evaluation of computer architectures with main memory data compression
76C975F9	HOG Feature Extractor Hardware Accelerator for Real-Time Pedestrian Detection
7E80A5E8	TunableVP: A Tunable Virtual Platform for easy SoC design space exploration
8216CD12	FPGA based architecture for realtime edge detection
7D5E0052	Performance Improvement of Tomographic Image Reconstruction Based on DSP Processors
7B6A71E0	The Cm* Testbed
72AB42B0	Stack4Things: An OpenStack-Based Framework for IoT
7CD684CF	Matching and searching analysis for parallel hardware implementation on FPGAs
806432C8	Training multiple-layer perceptrons to recognize attractors
77E15E1D	Design of a radix 4 division unit with simple selection table
7EC841AB	High Speed Biological Sequence Analysis With Hidden Markov Models on Reconfigurable Platforms
7FEC29A4	Texture filter memory: a power-efficient and scalable texture memory architecture for mobile graphics processors
7EDD14DF	An architectural approach to minimizing feature interactions in telecommunications
7EB19008	GENESIS: an extensible database management system
5B2BAF06	Linear current mode imager with low fix pattern noise
8154D4DB	Performance comparison of distributed architectures for content adaptation and delivery of Web resources
7FAF5BD7	Exploiting reality with multicast groups: a network architecture for large-scale virtual environments
7FE4DB6E	Combining Generic Programming and Service-Oriented Architectures for the Effective and Timely Development of Complex e-Learning Systems
7D10D9FF	PPAB: A Privacy-Preserving Authentication and Billing Architecture for Metropolitan Area Sharing Networks
7841BC7D	A Low-Power Multithreaded Processor for Software Defined Radio
7F77C427	A programmable VLSI architecture for 2-D discrete wavelet transform
7E83DB91	Strategies for predictability in real-time data-flow architectures
758DEA87	Dynamic Metadata Management for Petabyte-Scale File Systems
7D8BB689	Collaboration Support in Argumentation Systems for Education via Flexible Architectures
80C1E973	Realizing a Sub-Linear Time String-Matching Algorithm With a Hardware Accelerator Using Bloom Filters
7F87EB0C	Multicore Surprises: Lessons Learned from Optimizing Sweep3D on the Cell Broadband Engine
7FD0F204	QUonG: A GPU-based HPC System Dedicated to LQCD Computing
80C44C06	Wide area computing: resource sharing on a large scale
7FCF8D02	Allocation by conflict: a simple, effective multilateral cache management scheme
7860D37F	Optimal average message passing density in Moore graphs
7721982E	Research on the architecture of Internet of Things
81D68772	A two-dimensional logarithmic number system (2DLNS)-based Finite Impulse Response (FIR) filter design
7FC89AEC	Software product line reuse in practice
7757902E	Data Center Network Virtualization: A Survey
7FF5CB62	Automating the layout of reconfigurable subsystems using circuit generators
80605991	Partitioning and Pipelined Scheduling of Embedded System Using Integer Linear Programming
819DABD9	A methodology for addressing support equipment obsolescence
7F34F987	Distributed Top-k Complex Event Processing for RFID Application
7271B1A2	The superthreaded architecture: thread pipelining with run-time data dependence checking and control speculation
7F911943	The Multi Supply Function Abstraction for Multiprocessors
7F2CD9EB	Efficient hardware data mining with the Apriori algorithm on FPGAs
80510E63	DeLorean: Recording and Deterministically Replaying Shared-Memory Multiprocessor Execution Ef?ciently
7E6DB12C	Survey of software architecture description and usage in software industry of Pakistan
0E352B42	Design Automation for Streaming Systems
7F11BECB	Handling Persistent States in Process Checkpoint/Restart Mechanisms for HPC Systems
7D0FF21B	A model-based approach to adding autonomic capabilities to network fault management system
802434C3	FPGA implementation of the LRU algorithm for video compression
7E8F2142	Data Distribution Strategy Research on ESS
7E42B800	Reliable data aggregation and dissemination framework in tactical network architecture
8092522E	Design of system-on-a-chip test access architectures using integer linear programming
803C6B6E	Patients and Physicians Interface - Biotelemetric System Architecture
7EA3BB97	An extension of the plan-merging paradigm for multi-robot coordination
78EC1BB7	Using rapid prototyping in computer architecture design laboratories
7F48681E	An incremental semi-automatic method for component recovery
7DE11D67	A reconfigurable pulsed UWB receiver sampling below Nyquist rate
8025634B	Managing dynamic reconfiguration on MIMO Decoder
7DC44DC4	Reliability Analysis Approach of Grid Monitoring Architecture
8001891A	A New Pipeline/parallel Architecture For Prime Factor Discrete Fourier Transform
8070DACF	Safe online reconfiguration of time- and space-partitioned systems
7B3AADD4	An FPGA-based stream processor for embedded real-time vision with Convolutional Networks
0A7090D6	The host should get lost: Paradigms in the Tourism Theory
7F32FCD8	RETHROTTLE: Execution throttling in the REDEFINE SoC architecture
7FC67DCB	A Communication and configuration controller for NoC based reconfigurable data flow architecture
811FDE53	Multicore Architectures for Bioinformatics Applications
7F4015FA	Semantic Models For Parallel Computers
7B73C18B	An ATCA Embedded Data Acquisition and Control System for the Compass tokamak
7D2F3065	A practical fast parallel routing architecture for Clos networks
7EAABA11	The implementation of the Itanium 2 microprocessor
7F6250C7	Parallelizing applications into silicon
7D528F70	hFT-FW: Hybrid Fault-Tolerance for Cluster-Based Stateful Firewalls
7D8BB2A4	Multiprocessor simulation of neural networks with NERV
7EE0E5C3	A novel rotational VLSI architecture based on extended elementary angle set CORDIC algorithm
7DE0B503	Wavelet image compression for mobile/portable applications
714980CD	Selected methods of artificial intelligence for Internet of Things conception
7FA95A24	A novel wide-band direct conversion software radio platform
8137AEF9	Using RMA for evaluating design decisions
7EBE83F5	Towards Efficient Wireless Video Sensor Networks: A Survey of Existing Node Architectures and Proposal for A Flexi-WVSNP Design
796479A5	DCD --- Disk Caching Disk: A New Approach for Boosting I/O Performance
812F9C33	A Parallel Architecture for Successive Elimination Block Matching Algorithm
7EE51695	Adaptive Clock Gating Technique for Low Power IP Core in SoC Design
7D9C8CC9	Efficient FPGA Modular Multiplication and Exponentiation Architectures Using Digit Serial Computation
7E46774C	Increasing downlink cellular throughput with limited network MIMO coordination
817A3108	The design of a systolic array with tags input
7509168F	Optimization of instruction fetch mechanisms for high issue rates
80771785	Low-power control architecture for embedded processors
7D195C21	The P2P Communication Model for a Local Memory based Multi-core Processor
7C7E7BA4	Evaluation of the Stretch S6 Hybrid Reconfigurable Embedded CPU Architecture for Power-Efficient Scientific Computing
7F12A8D8	Unified assign and schedule: a new approach to scheduling for clustered register file microarchitectures
7D976116	Algorithms and Hardware Structures for Unobtrusive Real-Time Compression of Instruction and Data Address Traces
8023D93C	Instruction subsetting: Trading power for programmability
7D2583E8	Conflict-free vector access using a dynamic storage scheme
7E585DA6	Performance measurements of synchronization mechanisms on 16PE NOC based multi-core with dedicated synchronization and data NOC
80383952	Automatic Tracing of Decisions to Architecture and Implementation
5A2A1DBB	A Survey of Parallel Algorithms for Shared-Memory Machines
7FF24C0E	Situation assessment and decision making integrated into the process centered environment
7A7F2339	Parallel computing in the commercial marketplace: research and innovation at work
7E67D3EB	Configurable VLSI architecture of a 3-input floating-point adder
7F2DDC2A	Optimizing JPEG2000 Still Image Encoding on the Cell Broadband Engine
7D8A23B9	Delay-Bandwidth-Aware Metric Abstraction Schemes for OIF E-NNI Multidomain Traffic Engineering
7E8EA43C	A scalable counterflow-pipelined asynchronous radix-4 Booth multiplier
80C2C37A	Autonomous Clustering-Based Heterogeneous Waveband Switching in WDM Networks
7E43D944	A Selective Trigger Scan Architecture for VLSI Testing
7C1ADAEA	Flexible DSP Accelerator Architecture Exploiting Carry-Save Arithmetic
829AE3D3	An Ontology-Based Product Architecture Derivation Approach
80A6FEFD	Flexible web-based educational system for teaching computer architecture and organization
810B4EE6	Efficient fault-tolerant mesh and hypercube architectures
7D0AF641	Targeting CCM-, CEA-, and CSM-Based Computing to Specific Architectures Based upon HPCMP Systems Assessment
77B6D3FA	A global synchronization network for a non-deterministic simulation architecture
7C8FDE55	Mapping Time-Critical Safety-Critical Cyber Physical Systems to Hybrid FPGAs
7E16177D	Performance analysis of HP AlphaServer ES80 vs. SAN-based clusters
764B533C	Utilization of Java-based web application for educational visualization
7D9B487E	A source-to-source transformation for increasing rule-based system parallelism
74E68F1C	Towards Prioritizing Architecture Technical Debt: Information Needs of Architects and Product Owners
7DFC8866	Strategies for reconfiguring hypercubes under faults
59752531	ReStore: symptom based soft error detection in microprocessors
809F156E	BioPerf: a benchmark suite to evaluate high-performance computer architecture on bioinformatics applications
7D70D10C	All to-all communication with minimum start-up costs in 2D/3D tori and meshes
8029B1F9	A user-centric composition model for the Internet of Services
81086744	A comparison of message passing and shared memory architectures for data parallel programs
8104B206	Stack value file: custom microarchitecture for the stack
7E9A96E6	Evaluation of 3D Applications on Mobile Gaming Consoles Using Client-Server Architecture
7FB8FCA4	Relational profiling: enabling thread-level parallelism in virtual machines
80F63F3F	Research on Integrated and Flexible MES Based on Agency and SOA
7F37910E	Recursive architectures for the forward and inverse modified discrete cosine transforms
7D84516A	Prefetch Unit for Vector Operations on Scalar Computers
7FBD355C	Multi-Agent Autonomic Architecture based Agent-Web Services
63513567	Systolic Algorithms for the Parallel Solution of Dense Symmetric Positive-Definite Toeplitz Systems
7AD44F94	The Production and Interpretation of ARPANET Maps
5E22CECE	A Hybrid Hierarchical Control Plane for Flow-Based Large-Scale Software-Defined Networks
7F1CE78C	Accelerating leukocyte tracking using CUDA: A case study in leveraging manycore coprocessors
7D868D02	Architecture Compliance Checking - Experiences from Successful Technology Transfer to Industry
812FDCD4	Demonstration of data and control plane for optical multicast at 100 and 200 Gb/s with and without frequency conversion
7EB5B961	Architecture Design and Assessment with Design Matrix
7EFD5902	Fault tolerance property analysis for asymptotically minimal node-degree topology
7D7E2B1A	An upper bound of the throughput of multirate multiprocessor schedules
7D01251A	A QoS-Aware and Energy-Conserving Transcoding Proxy Using On-Demand Data Broadcasting
7D0F3AA2	Enhancing the robustness of skin-based face detection schemes through a visual attention architecture
8017F0D1	Timing analysis for data caches and set-associative caches
7E46B309	Variable-length instruction compression for area minimization
7D37EFDE	Collaborative Interest Management for Peer-to-Peer Networked Virtual Environment
7E2B23EF	Locality-Preserving Clustering and Discovery of Resources in Wide-Area Distributed Computational Grids
81263B47	Using Sequence Diagram to Support Aspect-Oriented Programming in MDA
7D6D4E95	An Extensible, Scalable Architecture for Managing Bioinformatics Data and Analyses
75BC5117	Purely infinite partial crossed products
7E26F1BD	PASIC: a smart sensor for computer vision
7B60F68F	Brief announcement: between all and nothing - versatile aborts in hardware transactional memory
7DBF1628	A re-engineering evaluation of Software Refinery: architecture, process and technology
802788F1	The ANL/IBM SP Scheduling System
7CDBB088	The Honeywell Modular Microprogram Machine: M 3
7E049E4F	An efficient architecture for the 2-D biorthogonal discrete wavelet transform
7E8932B5	Computer-aided modeling and evaluation of reconfigurable VLSI processor arrays with VHDL
67253BDD	Modeling the Effect of Redundancy on Yield and Performance of VLSI Systems
7BF24C1A	Sharing control [multiple miniature robots]
809E587C	Evaluating an embedded software reference architecture - industrial experience report
7FDA4591	A comparison of two context allocation approaches for fast protected calls
8137D829	READ2: Put disks at network level
7D91A11C	Efficient Color Space Conversion using Custom Instruction in a RISC Processor
80E220F2	A fuzzy neural network based scheduling algorithm for job assignment on computational grids
76FD3112	A generic pixel distribution architecture for parallel video processing
72D1B5C5	The processing graph method tool (PGMT)
7F99CDA3	The Influence of the Los Alamos and Livermore National Laboratories on the Development of Supercomputing
77C6093D	How Do Open Source Communities Document Software Architecture: An Exploratory Survey
7FAE00F6	Practice patterns for architecture reconstruction
808D9CB2	Configurable computing: the catalyst for high-performance architectures
80555712	HiBRID-SoC: A Multi-Core System-on-Chip Architecture for Multimedia Signal Processing Applications
7F5EBB1A	A strategy for soft error reduction in multi core designs
723BB2D4	Fault-Tolerant Routing for Exascale Supercomputer: The BXI Routing Architecture
024C20F4	Precise and Accurate Processor Simulation
77ACFEE5	A comparison of architectural support for messaging in the TMC CM-5 and the Cray T3D
7F851474	Unsupervised Learning of Invariant Feature Hierarchies with Applications to Object Recognition
8066DAFE	Reconfigurable Cell Architecture for Systolic and Pipelined Computing Datapaths
7E1E066C	Trigger algorithm development on FPGA-based Compute Nodes
801B2F6A	Software pipelining loops with conditional branches
7F335193	A fault-tolerant microcomputer for advanced control: architecture and performability analysis
7DDED41C	New continuous-flow mixed-radix (CFMR) FFT Processor using novel in-place strategy
7DB69C2C	Binary signed digit adder design with error detection capability
7D0676BD	Service Level Agreements in Service-Oriented Architecture Environments
7E9C32C3	A Built-In Self-Test Scheme for Soft Error Rate Characterization
8098BD10	Job Management in WebCom
80AE56C3	A network worm vaccine architecture
7DAE55DB	Queue processor architecture for novel queue computing paradigm based on produced order scheme
759F50FD	A fast computer architecture for the control of robots
8028FCC5	Intelligent Platform Management Controller for ATCA Compute Nodes
8005BF98	A Low Energy and Adaptive Architecture for Efficient Routing and Robust Mobility Management in Wireless Sensor Networks
80226F6B	Floating-Point Numeric Function Generators Based on Piecewise-Split EVMDDs
800D52E3	Procedure based program compression
7DA82129	Analytic performance modeling for a spectrum of multithreaded processor architectures
7F9EB28C	TRUMP: Supporting efficient realization of protocols for cognitive radio networks
7EDF526F	Algorithm-based fault tolerance on a hypercube multiprocessor
7E2B30BC	Real-Time Optical Flow Calculations on FPGA and GPU Architectures: A Comparison Study
7F826E8B	An on-line BIST RAM architecture with self-repair capabilities
804A01B2	Optical or Electrical Interconnects: Quantitative Comparison from Parallel Computing Performance View
7E6BFB7F	A reactive implementation of the Tau protocol composition mechanism
7AC5D7BD	A micro-architecture design for the 32-bit VLIW DSP processor core
758B62F0	A component architecture for an extensible, highly integrated context-aware computing infrastructure
7D2C4C4B	Toward an optimal foundation architecture for optoelectronic computing. Part I. Regularly interconnected device planes
7FF39317	VLSI implementation for MAC-level DWT architecture
790D2736	Generation of Heterogeneous Distributed Architectures for Memory-Intensive Applications Through High-Level Synthesis
6E34BF06	Distortions to agricultural incentives in Eastern Europe and Central Asia.
7C76D8B6	Low-complexity bit-parallel systolic architecture for computing AB/sup 2/+C in a class of finite field GF(2/sup m/)
7DA7EC83	From Agents and Plugins to Plugin-Agents, Concepts for Flexible Architectures
7F29FD7D	The Design of On-the-Fly Virtual Channel Allocation for Low Cost High Performance On-Chip Routers
7D988316	Dynamic Reconfiguration Planning with Influence Control
7DAFE796	An Energy Aware Design Space Exploration for VLIW AGU Model with Fine Grained Power Gating
7FE97EE9	FLOSS as Enterprise Application Interoperability Enabler
825048DC	Energy-Efficient Dynamic Packet Downloading for Medical IoT Platforms
80A8B31C	Cplant Runtime System Support for Multi-Processor and Heterogeneous Compute Nodes
5C6CD249	Quality Attribute Design Primitives and the Attribute Driven Design Method
7E04EE64	A Method for Strategic Scenario-Based Architecting
78698459	Replicated distributed programs
75EABC62	Optimal artificial neural network architecture selection for performance prediction of compact heat exchanger with the EBaLM-OTR technique
76269034	Branch prediction based on universal data compression algorithms
7BCFE2CB	Video Coding Tools and Their Impact on Compression Engine Architecture
7E1962DB	An Architecture Framework For Application-specific And Scalable Architectures
80A5A967	Heterogeneous vs homogeneous MPSoC approaches for a mobile LTE modem
8083D265	A state-wide senior parallel programming course
7FCF5560	An Adaptive Development Framework for Web-Based Enterprise Information System
7C2AA12D	How many system architectures?
7DC408F3	A reconfigurable VLSI coprocessing system for the block matching algorithm
7E03CD31	A network architectural style for real-time systems: NaSr
81766BEC	Design of AXI bus based MPSoC on FPGA
8098E0CC	Context Aware Middleware Architecture for Wireless Sensor Network
7F56473A	The MIT Alewife Machine
7DD064AF	A physical level study and optimization of CAM-based checkpointed register alias table
7F81E771	Image processing using a universal nonlinear cell and the WARP wafer
5BE0C9BC	Efficient subquadratic parallel multiplier based on modified SPB of GF(2 m )
80ED4248	E-Learning Platform for Educational Resources Repurposing in Earth Observation
79E5C0A5	Performance-Oriented Partitioning for Task Scheduling of Parallel Reconfigurable Architectures
69C63789	A comprehensive multimedia control architecture for the Internet
7FBA89B3	Architecture of 23GOPS video signal processor with programmable systolic array
5E1549E7	Graphical Visualization of Architectural Simulators
7EB35850	Interactions Among Techniques Addressing Quality Attributes
7F51ADD3	VALUE PREDICTION AND SPECULATION INTO THE NEXT MICROPROCESSORS GENERATION
8111D2BA	Digital Synthesizer/Mixer With Hybrid CORDIC–Multiplier Architecture: Error Analysis and Optimization
7D79CF3D	Biasing the evolution of modular neural networks
79B02AC0	Improving write operations in MLC phase change memory
7DE4E039	Optimum energy harvesting for series-connected power sources with uniform voltage distribution
760347FB	Specification and modeling of QoS based on AADL
80B3DECD	SLA Based Profit Optimization in Multi-tier Systems
7D370A49	A service-centric approach for exploiting network intelligence
80D10AF1	A 145µW 8×8 parallel multiplier based on optimized bypassing architecture
7FF6E9F7	Parallel Prefix Ling Structures for Modulo 2^n-1 Addition
7EDADD59	Reconfigurable architecture for elementary functions evaluation
7D235E19	A Digit-by-Digit Algorithm for mth Root Extraction
7CE51DA9	Reducing indirect function call overhead in C++ programs
7DD614E4	Unified Inter-Communication Architecture for Systems-on-Chip
7F4AA6D3	Architectural Complexity of Large-Scale Software Systems
7D4DF105	Matrix multiplication on the OTIS-Mesh optoelectronic computer
7DC2A016	Virtual Cluster Scheduling Through the Scheduling Graph
78E3D007	A reconfigurable computing framework for multi-scale cellular image processing
60082DB4	A new hybrid approach for overlay construction in P2P live streaming
7D813EC0	Code generation for semi-lagrangian formulations
7DFF7289	Floating-point multiply-add-fused with reduced latency
80D4EC1F	Comparing two functional programming systems
7C14C911	Architectures for the Future Networks and the Next Generation Internet
06E704F0	Analysis of x86 Data Usage (16 bits subset)
808B9DBF	A re-configurable receiver architecture for linear bi-dimensional modulation techniques
7FCCC8EA	An in-system routing strategy for evolvable hardware programmable platforms
7EB08F76	A Token-Based Access Control System for RDF Data in the Clouds
7ECBCDF1	Branch classification to control instruction fetch in simultaneous multithreaded architectures
7D46969C	The World Trade Organisation's Doha Cotton Initiative: A Tale of Two Issues
72675A56	Context-aware system for information services provision in the Internet of Things
75514FA9	The Arithmetic Cube
