###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID M66-080-2)
#  Generated on:      Sat Nov  2 17:16:02 2019
#  Design:            mpadd32
#  Command:           report_timing -net -max_paths 200 > postroute_hold_timing.rpt
###############################################################
Path 1: MET Hold Check with Pin a0_reg[0]/CK 
Endpoint:   a0_reg[0]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[0]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.013
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.040
  Slack Time                    0.055
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a0_reg[0]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.056 | 
     | a0_reg[0]/Q  |  v   | a0[0] | SDFFQX1 | 0.041 |   0.040 |   -0.015 | 
     | a0_reg[0]/SI |  v   | a0[0] | SDFFQX1 | 0.000 |   0.040 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin b0_reg[0]/CK 
Endpoint:   b0_reg[0]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b0_reg[0]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b0_reg[0]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.057 | 
     | b0_reg[0]/Q  |  v   | b0[0] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | b0_reg[0]/SI |  v   | b0[0] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin a2_reg[30]/CK 
Endpoint:   a2_reg[30]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[30]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[30]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a2_reg[30]/Q  |  v   | a2[30] | SDFFQX1 | 0.042 |   0.042 |   -0.014 | 
     | a2_reg[30]/SI |  v   | a2[30] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin a7_reg[26]/CK 
Endpoint:   a7_reg[26]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[26]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[26]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.057 | 
     | a7_reg[26]/Q  |  v   | a7[26] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a7_reg[26]/SI |  v   | a7[26] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin a2_reg[19]/CK 
Endpoint:   a2_reg[19]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[19]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[19]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a2_reg[19]/Q  |  v   | a2[19] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a2_reg[19]/SI |  v   | a2[19] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin a3_reg[29]/CK 
Endpoint:   a3_reg[29]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[29]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[29]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a3_reg[29]/Q  |  v   | a3[29] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a3_reg[29]/SI |  v   | a3[29] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin a0_reg[18]/CK 
Endpoint:   a0_reg[18]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[18]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[18]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a0_reg[18]/Q  |  v   | a0[18] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a0_reg[18]/SI |  v   | a0[18] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin a1_reg[25]/CK 
Endpoint:   a1_reg[25]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[25]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[25]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | a1_reg[25]/Q  |  v   | a1[25] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a1_reg[25]/SI |  v   | a1[25] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin a7_reg[17]/CK 
Endpoint:   a7_reg[17]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[17]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[17]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.057 | 
     | a7_reg[17]/Q  |  v   | a7[17] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a7_reg[17]/SI |  v   | a7[17] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin a7_reg[14]/CK 
Endpoint:   a7_reg[14]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[14]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[14]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.057 | 
     | a7_reg[14]/Q  |  v   | a7[14] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a7_reg[14]/SI |  v   | a7[14] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin a1_reg[29]/CK 
Endpoint:   a1_reg[29]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[29]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[29]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | a1_reg[29]/Q  |  v   | a1[29] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a1_reg[29]/SI |  v   | a1[29] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin a5_reg[15]/CK 
Endpoint:   a5_reg[15]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[15]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[15]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[15]/Q  |  v   | a5[15] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[15]/SI |  v   | a5[15] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin a5_reg[27]/CK 
Endpoint:   a5_reg[27]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[27]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[27]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[27]/Q  |  v   | a5[27] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a5_reg[27]/SI |  v   | a5[27] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin a5_reg[4]/CK 
Endpoint:   a5_reg[4]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[4]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a5_reg[4]/CK |  ^   | CTS_9 |         |       |  -0.001 |   -0.057 | 
     | a5_reg[4]/Q  |  v   | a5[4] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[4]/SI |  v   | a5[4] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin a7_reg[7]/CK 
Endpoint:   a7_reg[7]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[7]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a7_reg[7]/CK |  ^   | CTS_4 |         |       |  -0.001 |   -0.057 | 
     | a7_reg[7]/Q  |  v   | a7[7] | SDFFQX1 | 0.042 |   0.041 |   -0.015 | 
     | a7_reg[7]/SI |  v   | a7[7] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin a3_reg[16]/CK 
Endpoint:   a3_reg[16]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[16]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[16]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | a3_reg[16]/Q  |  v   | a3[16] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a3_reg[16]/SI |  v   | a3[16] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin a2_reg[15]/CK 
Endpoint:   a2_reg[15]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[15]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[15]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a2_reg[15]/Q  |  v   | a2[15] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a2_reg[15]/SI |  v   | a2[15] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin a2_reg[25]/CK 
Endpoint:   a2_reg[25]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[25]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[25]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | a2_reg[25]/Q  |  v   | a2[25] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a2_reg[25]/SI |  v   | a2[25] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin a2_reg[12]/CK 
Endpoint:   a2_reg[12]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[12]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[12]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a2_reg[12]/Q  |  v   | a2[12] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a2_reg[12]/SI |  v   | a2[12] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin a2_reg[24]/CK 
Endpoint:   a2_reg[24]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[24]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[24]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a2_reg[24]/Q  |  v   | a2[24] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a2_reg[24]/SI |  v   | a2[24] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin a2_reg[14]/CK 
Endpoint:   a2_reg[14]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[14]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[14]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a2_reg[14]/Q  |  v   | a2[14] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a2_reg[14]/SI |  v   | a2[14] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin a0_reg[11]/CK 
Endpoint:   a0_reg[11]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[11]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[11]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a0_reg[11]/Q  |  v   | a0[11] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a0_reg[11]/SI |  v   | a0[11] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin a3_reg[30]/CK 
Endpoint:   a3_reg[30]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[30]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[30]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a3_reg[30]/Q  |  v   | a3[30] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a3_reg[30]/SI |  v   | a3[30] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin a0_reg[22]/CK 
Endpoint:   a0_reg[22]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[22]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[22]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a0_reg[22]/Q  |  v   | a0[22] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a0_reg[22]/SI |  v   | a0[22] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin a4_reg[20]/CK 
Endpoint:   a4_reg[20]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[20]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a4_reg[20]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.056 | 
     | a4_reg[20]/Q  |  v   | a4[20] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a4_reg[20]/SI |  v   | a4[20] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin a4_reg[0]/CK 
Endpoint:   a4_reg[0]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[0]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a4_reg[0]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.057 | 
     | a4_reg[0]/Q  |  v   | a4[0] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a4_reg[0]/SI |  v   | a4[0] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin a4_reg[26]/CK 
Endpoint:   a4_reg[26]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[26]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a4_reg[26]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | a4_reg[26]/Q  |  v   | a4[26] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a4_reg[26]/SI |  v   | a4[26] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin a7_reg[21]/CK 
Endpoint:   a7_reg[21]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[21]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[21]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.057 | 
     | a7_reg[21]/Q  |  v   | a7[21] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a7_reg[21]/SI |  v   | a7[21] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin a7_reg[23]/CK 
Endpoint:   a7_reg[23]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[23]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[23]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | a7_reg[23]/Q  |  v   | a7[23] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a7_reg[23]/SI |  v   | a7[23] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin a4_reg[6]/CK 
Endpoint:   a4_reg[6]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[6]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a4_reg[6]/CK |  ^   | CTS_4 |         |       |  -0.001 |   -0.058 | 
     | a4_reg[6]/Q  |  v   | a4[6] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a4_reg[6]/SI |  v   | a4[6] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin a4_reg[4]/CK 
Endpoint:   a4_reg[4]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[4]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a4_reg[4]/CK |  ^   | CTS_4 |         |       |  -0.002 |   -0.058 | 
     | a4_reg[4]/Q  |  v   | a4[4] | SDFFQX1 | 0.043 |   0.041 |   -0.016 | 
     | a4_reg[4]/SI |  v   | a4[4] | SDFFQX1 | 0.000 |   0.041 |   -0.016 | 
     +--------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin a6_reg[1]/CK 
Endpoint:   a6_reg[1]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[1]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a6_reg[1]/CK |  ^   | CTS_8 |         |       |  -0.001 |   -0.058 | 
     | a6_reg[1]/Q  |  v   | a6[1] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a6_reg[1]/SI |  v   | a6[1] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin a5_reg[24]/CK 
Endpoint:   a5_reg[24]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[24]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[24]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[24]/Q  |  v   | a5[24] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[24]/SI |  v   | a5[24] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin a5_reg[1]/CK 
Endpoint:   a5_reg[1]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[1]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a5_reg[1]/CK |  ^   | CTS_9 |         |       |  -0.001 |   -0.057 | 
     | a5_reg[1]/Q  |  v   | a5[1] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a5_reg[1]/SI |  v   | a5[1] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin a6_reg[24]/CK 
Endpoint:   a6_reg[24]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[24]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a6_reg[24]/CK |  ^   | CTS_3  |         |       |  -0.000 |   -0.056 | 
     | a6_reg[24]/Q  |  v   | a6[24] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a6_reg[24]/SI |  v   | a6[24] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin a4_reg[5]/CK 
Endpoint:   a4_reg[5]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[5]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a4_reg[5]/CK |  ^   | CTS_4 |         |       |  -0.001 |   -0.058 | 
     | a4_reg[5]/Q  |  v   | a4[5] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a4_reg[5]/SI |  v   | a4[5] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin a3_reg[22]/CK 
Endpoint:   a3_reg[22]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[22]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[22]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | a3_reg[22]/Q  |  v   | a3[22] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a3_reg[22]/SI |  v   | a3[22] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin a3_reg[15]/CK 
Endpoint:   a3_reg[15]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[15]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[15]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | a3_reg[15]/Q  |  v   | a3[15] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a3_reg[15]/SI |  v   | a3[15] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin a0_reg[1]/CK 
Endpoint:   a0_reg[1]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[1]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a0_reg[1]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | a0_reg[1]/Q  |  v   | a0[1] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a0_reg[1]/SI |  v   | a0[1] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin a5_reg[18]/CK 
Endpoint:   a5_reg[18]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[18]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[18]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[18]/Q  |  v   | a5[18] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[18]/SI |  v   | a5[18] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin a5_reg[13]/CK 
Endpoint:   a5_reg[13]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[13]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[13]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[13]/Q  |  v   | a5[13] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[13]/SI |  v   | a5[13] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin a6_reg[23]/CK 
Endpoint:   a6_reg[23]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[23]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a6_reg[23]/CK |  ^   | CTS_3  |         |       |  -0.000 |   -0.056 | 
     | a6_reg[23]/Q  |  v   | a6[23] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a6_reg[23]/SI |  v   | a6[23] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin a6_reg[18]/CK 
Endpoint:   a6_reg[18]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[18]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a6_reg[18]/CK |  ^   | CTS_3  |         |       |  -0.000 |   -0.056 | 
     | a6_reg[18]/Q  |  v   | a6[18] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a6_reg[18]/SI |  v   | a6[18] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin a3_reg[12]/CK 
Endpoint:   a3_reg[12]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[12]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[12]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | a3_reg[12]/Q  |  v   | a3[12] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a3_reg[12]/SI |  v   | a3[12] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin a6_reg[5]/CK 
Endpoint:   a6_reg[5]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[5]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a6_reg[5]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | a6_reg[5]/Q  |  v   | a6[5] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a6_reg[5]/SI |  v   | a6[5] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin a1_reg[3]/CK 
Endpoint:   a1_reg[3]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[3]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a1_reg[3]/CK |  ^   | CTS_5 |         |       |  -0.001 |   -0.057 | 
     | a1_reg[3]/Q  |  v   | a1[3] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a1_reg[3]/SI |  v   | a1[3] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin a2_reg[10]/CK 
Endpoint:   a2_reg[10]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[10]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[10]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | a2_reg[10]/Q  |  v   | a2[10] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a2_reg[10]/SI |  v   | a2[10] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin a2_reg[2]/CK 
Endpoint:   a2_reg[2]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[2]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a2_reg[2]/CK |  ^   | CTS_5 |         |       |  -0.001 |   -0.057 | 
     | a2_reg[2]/Q  |  v   | a2[2] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a2_reg[2]/SI |  v   | a2[2] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin a1_reg[8]/CK 
Endpoint:   a1_reg[8]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[8]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a1_reg[8]/CK |  ^   | CTS_5 |         |       |  -0.001 |   -0.057 | 
     | a1_reg[8]/Q  |  v   | a1[8] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a1_reg[8]/SI |  v   | a1[8] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin a0_reg[12]/CK 
Endpoint:   a0_reg[12]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[12]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[12]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a0_reg[12]/Q  |  v   | a0[12] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a0_reg[12]/SI |  v   | a0[12] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 51: MET Hold Check with Pin b3_reg[0]/CK 
Endpoint:   b3_reg[0]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[0]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b3_reg[0]/CK |  ^   | CTS_2 |         |       |  -0.001 |   -0.057 | 
     | b3_reg[0]/Q  |  v   | b3[0] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b3_reg[0]/SI |  v   | b3[0] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 52: MET Hold Check with Pin a0_reg[21]/CK 
Endpoint:   a0_reg[21]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[21]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[21]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a0_reg[21]/Q  |  v   | a0[21] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a0_reg[21]/SI |  v   | a0[21] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 53: MET Hold Check with Pin a0_reg[5]/CK 
Endpoint:   a0_reg[5]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[5]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a0_reg[5]/CK |  ^   | CTS_2 |         |       |  -0.001 |   -0.057 | 
     | a0_reg[5]/Q  |  v   | a0[5] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a0_reg[5]/SI |  v   | a0[5] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 54: MET Hold Check with Pin b4_reg[3]/CK 
Endpoint:   b4_reg[3]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[3]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b4_reg[3]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.057 | 
     | b4_reg[3]/Q  |  v   | b4[3] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b4_reg[3]/SI |  v   | b4[3] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 55: MET Hold Check with Pin b5_reg[29]/CK 
Endpoint:   b5_reg[29]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[29]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b5_reg[29]/CK |  ^   | CTS_6  |         |       |  -0.001 |   -0.057 | 
     | b5_reg[29]/Q  |  v   | b5[29] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b5_reg[29]/SI |  v   | b5[29] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 56: MET Hold Check with Pin b4_reg[21]/CK 
Endpoint:   b4_reg[21]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[21]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b4_reg[21]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | b4_reg[21]/Q  |  v   | b4[21] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b4_reg[21]/SI |  v   | b4[21] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 57: MET Hold Check with Pin a4_reg[27]/CK 
Endpoint:   a4_reg[27]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[27]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a4_reg[27]/CK |  ^   | CTS_6  |         |       |  -0.001 |   -0.057 | 
     | a4_reg[27]/Q  |  v   | a4[27] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a4_reg[27]/SI |  v   | a4[27] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 58: MET Hold Check with Pin a4_reg[25]/CK 
Endpoint:   a4_reg[25]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[25]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a4_reg[25]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | a4_reg[25]/Q  |  v   | a4[25] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a4_reg[25]/SI |  v   | a4[25] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 59: MET Hold Check with Pin a5_reg[22]/CK 
Endpoint:   a5_reg[22]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[22]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[22]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | a5_reg[22]/Q  |  v   | a5[22] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a5_reg[22]/SI |  v   | a5[22] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 60: MET Hold Check with Pin a5_reg[31]/CK 
Endpoint:   a5_reg[31]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[31]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[31]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | a5_reg[31]/Q  |  v   | a5[31] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a5_reg[31]/SI |  v   | a5[31] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 61: MET Hold Check with Pin a4_reg[7]/CK 
Endpoint:   a4_reg[7]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[7]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a4_reg[7]/CK |  ^   | CTS_4 |         |       |  -0.001 |   -0.058 | 
     | a4_reg[7]/Q  |  v   | a4[7] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a4_reg[7]/SI |  v   | a4[7] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 62: MET Hold Check with Pin b1_reg[26]/CK 
Endpoint:   b1_reg[26]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[26]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[26]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | b1_reg[26]/Q  |  v   | b1[26] | SDFFQX1 | 0.043 |   0.041 |   -0.016 | 
     | b1_reg[26]/SI |  v   | b1[26] | SDFFQX1 | 0.000 |   0.041 |   -0.016 | 
     +----------------------------------------------------------------------+ 
Path 63: MET Hold Check with Pin b1_reg[3]/CK 
Endpoint:   b1_reg[3]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[3]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b1_reg[3]/CK |  ^   | CTS_8 |         |       |  -0.002 |   -0.058 | 
     | b1_reg[3]/Q  |  v   | b1[3] | SDFFQX1 | 0.043 |   0.041 |   -0.016 | 
     | b1_reg[3]/SI |  v   | b1[3] | SDFFQX1 | 0.000 |   0.041 |   -0.016 | 
     +--------------------------------------------------------------------+ 
Path 64: MET Hold Check with Pin b1_reg[2]/CK 
Endpoint:   b1_reg[2]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[2]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b1_reg[2]/CK |  ^   | CTS_8 |         |       |  -0.002 |   -0.058 | 
     | b1_reg[2]/Q  |  v   | b1[2] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b1_reg[2]/SI |  v   | b1[2] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 65: MET Hold Check with Pin a1_reg[28]/CK 
Endpoint:   a1_reg[28]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[28]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[28]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | a1_reg[28]/Q  |  v   | a1[28] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a1_reg[28]/SI |  v   | a1[28] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 66: MET Hold Check with Pin a5_reg[16]/CK 
Endpoint:   a5_reg[16]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[16]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[16]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[16]/Q  |  v   | a5[16] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[16]/SI |  v   | a5[16] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 67: MET Hold Check with Pin b7_reg[23]/CK 
Endpoint:   b7_reg[23]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[23]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[23]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[23]/Q  |  v   | b7[23] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b7_reg[23]/SI |  v   | b7[23] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 68: MET Hold Check with Pin b1_reg[19]/CK 
Endpoint:   b1_reg[19]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[19]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[19]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | b1_reg[19]/Q  |  v   | b1[19] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b1_reg[19]/SI |  v   | b1[19] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 69: MET Hold Check with Pin b0_reg[31]/CK 
Endpoint:   b0_reg[31]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b0_reg[31]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b0_reg[31]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | b0_reg[31]/Q  |  v   | b0[31] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b0_reg[31]/SI |  v   | b0[31] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 70: MET Hold Check with Pin a1_reg[30]/CK 
Endpoint:   a1_reg[30]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[30]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[30]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | a1_reg[30]/Q  |  v   | a1[30] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a1_reg[30]/SI |  v   | a1[30] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 71: MET Hold Check with Pin b5_reg[16]/CK 
Endpoint:   b5_reg[16]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[16]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b5_reg[16]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | b5_reg[16]/Q  |  v   | b5[16] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b5_reg[16]/SI |  v   | b5[16] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 72: MET Hold Check with Pin a5_reg[12]/CK 
Endpoint:   a5_reg[12]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[12]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[12]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[12]/Q  |  v   | a5[12] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[12]/SI |  v   | a5[12] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 73: MET Hold Check with Pin a5_reg[11]/CK 
Endpoint:   a5_reg[11]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[11]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[11]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[11]/Q  |  v   | a5[11] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[11]/SI |  v   | a5[11] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 74: MET Hold Check with Pin a5_reg[8]/CK 
Endpoint:   a5_reg[8]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[8]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a5_reg[8]/CK |  ^   | CTS_9 |         |       |  -0.001 |   -0.057 | 
     | a5_reg[8]/Q  |  v   | a5[8] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a5_reg[8]/SI |  v   | a5[8] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 75: MET Hold Check with Pin a5_reg[5]/CK 
Endpoint:   a5_reg[5]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[5]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a5_reg[5]/CK |  ^   | CTS_9 |         |       |  -0.001 |   -0.057 | 
     | a5_reg[5]/Q  |  v   | a5[5] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[5]/SI |  v   | a5[5] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 76: MET Hold Check with Pin a6_reg[26]/CK 
Endpoint:   a6_reg[26]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[26]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a6_reg[26]/CK |  ^   | CTS_3  |         |       |  -0.000 |   -0.057 | 
     | a6_reg[26]/Q  |  v   | a6[26] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a6_reg[26]/SI |  v   | a6[26] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 77: MET Hold Check with Pin b7_reg[27]/CK 
Endpoint:   b7_reg[27]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[27]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[27]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[27]/Q  |  v   | b7[27] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b7_reg[27]/SI |  v   | b7[27] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 78: MET Hold Check with Pin b7_reg[24]/CK 
Endpoint:   b7_reg[24]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[24]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[24]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[24]/Q  |  v   | b7[24] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b7_reg[24]/SI |  v   | b7[24] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 79: MET Hold Check with Pin b7_reg[4]/CK 
Endpoint:   b7_reg[4]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[4]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b7_reg[4]/CK |  ^   | CTS_4 |         |       |  -0.002 |   -0.058 | 
     | b7_reg[4]/Q  |  v   | b7[4] | SDFFQX1 | 0.043 |   0.041 |   -0.016 | 
     | b7_reg[4]/SI |  v   | b7[4] | SDFFQX1 | 0.000 |   0.041 |   -0.016 | 
     +--------------------------------------------------------------------+ 
Path 80: MET Hold Check with Pin a7_reg[18]/CK 
Endpoint:   a7_reg[18]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[18]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[18]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | a7_reg[18]/Q  |  v   | a7[18] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a7_reg[18]/SI |  v   | a7[18] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 81: MET Hold Check with Pin a7_reg[16]/CK 
Endpoint:   a7_reg[16]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[16]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[16]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | a7_reg[16]/Q  |  v   | a7[16] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a7_reg[16]/SI |  v   | a7[16] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 82: MET Hold Check with Pin a7_reg[15]/CK 
Endpoint:   a7_reg[15]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[15]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[15]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | a7_reg[15]/Q  |  v   | a7[15] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a7_reg[15]/SI |  v   | a7[15] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 83: MET Hold Check with Pin b3_reg[17]/CK 
Endpoint:   b3_reg[17]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[17]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b3_reg[17]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | b3_reg[17]/Q  |  v   | b3[17] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b3_reg[17]/SI |  v   | b3[17] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 84: MET Hold Check with Pin b3_reg[5]/CK 
Endpoint:   b3_reg[5]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[5]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b3_reg[5]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | b3_reg[5]/Q  |  v   | b3[5] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b3_reg[5]/SI |  v   | b3[5] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 85: MET Hold Check with Pin b3_reg[3]/CK 
Endpoint:   b3_reg[3]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[3]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b3_reg[3]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | b3_reg[3]/Q  |  v   | b3[3] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b3_reg[3]/SI |  v   | b3[3] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 86: MET Hold Check with Pin a3_reg[13]/CK 
Endpoint:   a3_reg[13]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[13]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[13]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | a3_reg[13]/Q  |  v   | a3[13] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a3_reg[13]/SI |  v   | a3[13] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 87: MET Hold Check with Pin a3_reg[11]/CK 
Endpoint:   a3_reg[11]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[11]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[11]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.057 | 
     | a3_reg[11]/Q  |  v   | a3[11] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a3_reg[11]/SI |  v   | a3[11] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 88: MET Hold Check with Pin a0_reg[2]/CK 
Endpoint:   a0_reg[2]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[2]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a0_reg[2]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | a0_reg[2]/Q  |  v   | a0[2] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a0_reg[2]/SI |  v   | a0[2] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 89: MET Hold Check with Pin b5_reg[17]/CK 
Endpoint:   b5_reg[17]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[17]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b5_reg[17]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | b5_reg[17]/Q  |  v   | b5[17] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b5_reg[17]/SI |  v   | b5[17] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 90: MET Hold Check with Pin a5_reg[10]/CK 
Endpoint:   a5_reg[10]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[10]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[10]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[10]/Q  |  v   | a5[10] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a5_reg[10]/SI |  v   | a5[10] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 91: MET Hold Check with Pin a1_reg[16]/CK 
Endpoint:   a1_reg[16]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[16]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[16]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a1_reg[16]/Q  |  v   | a1[16] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a1_reg[16]/SI |  v   | a1[16] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 92: MET Hold Check with Pin a6_reg[8]/CK 
Endpoint:   a6_reg[8]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[8]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a6_reg[8]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | a6_reg[8]/Q  |  v   | a6[8] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a6_reg[8]/SI |  v   | a6[8] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 93: MET Hold Check with Pin b3_reg[22]/CK 
Endpoint:   b3_reg[22]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[22]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b3_reg[22]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | b3_reg[22]/Q  |  v   | b3[22] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b3_reg[22]/SI |  v   | b3[22] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 94: MET Hold Check with Pin b3_reg[1]/CK 
Endpoint:   b3_reg[1]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[1]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b3_reg[1]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | b3_reg[1]/Q  |  v   | b3[1] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b3_reg[1]/SI |  v   | b3[1] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 95: MET Hold Check with Pin a3_reg[23]/CK 
Endpoint:   a3_reg[23]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[23]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[23]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | a3_reg[23]/Q  |  v   | a3[23] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a3_reg[23]/SI |  v   | a3[23] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 96: MET Hold Check with Pin a3_reg[14]/CK 
Endpoint:   a3_reg[14]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[14]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[14]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | a3_reg[14]/Q  |  v   | a3[14] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a3_reg[14]/SI |  v   | a3[14] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 97: MET Hold Check with Pin b0_reg[17]/CK 
Endpoint:   b0_reg[17]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b0_reg[17]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b0_reg[17]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | b0_reg[17]/Q  |  v   | b0[17] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b0_reg[17]/SI |  v   | b0[17] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 98: MET Hold Check with Pin a2_reg[22]/CK 
Endpoint:   a2_reg[22]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[22]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[22]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | a2_reg[22]/Q  |  v   | a2[22] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a2_reg[22]/SI |  v   | a2[22] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 99: MET Hold Check with Pin a2_reg[16]/CK 
Endpoint:   a2_reg[16]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[16]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[16]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | a2_reg[16]/Q  |  v   | a2[16] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a2_reg[16]/SI |  v   | a2[16] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 100: MET Hold Check with Pin a2_reg[6]/CK 
Endpoint:   a2_reg[6]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[6]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a2_reg[6]/CK |  ^   | CTS_5 |         |       |  -0.001 |   -0.057 | 
     | a2_reg[6]/Q  |  v   | a2[6] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a2_reg[6]/SI |  v   | a2[6] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 101: MET Hold Check with Pin b2_reg[15]/CK 
Endpoint:   b2_reg[15]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[15]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b2_reg[15]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.057 | 
     | b2_reg[15]/Q  |  v   | b2[15] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b2_reg[15]/SI |  v   | b2[15] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 102: MET Hold Check with Pin a2_reg[9]/CK 
Endpoint:   a2_reg[9]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[9]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a2_reg[9]/CK |  ^   | CTS_5 |         |       |  -0.001 |   -0.057 | 
     | a2_reg[9]/Q  |  v   | a2[9] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a2_reg[9]/SI |  v   | a2[9] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 103: MET Hold Check with Pin a0_reg[14]/CK 
Endpoint:   a0_reg[14]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[14]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[14]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | a0_reg[14]/Q  |  v   | a0[14] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a0_reg[14]/SI |  v   | a0[14] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 104: MET Hold Check with Pin a0_reg[13]/CK 
Endpoint:   a0_reg[13]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[13]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[13]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | a0_reg[13]/Q  |  v   | a0[13] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a0_reg[13]/SI |  v   | a0[13] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 105: MET Hold Check with Pin b2_reg[11]/CK 
Endpoint:   b2_reg[11]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[11]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b2_reg[11]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | b2_reg[11]/Q  |  v   | b2[11] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b2_reg[11]/SI |  v   | b2[11] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 106: MET Hold Check with Pin a0_reg[17]/CK 
Endpoint:   a0_reg[17]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[17]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[17]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | a0_reg[17]/Q  |  v   | a0[17] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a0_reg[17]/SI |  v   | a0[17] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 107: MET Hold Check with Pin b0_reg[29]/CK 
Endpoint:   b0_reg[29]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b0_reg[29]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b0_reg[29]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | b0_reg[29]/Q  |  v   | b0[29] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b0_reg[29]/SI |  v   | b0[29] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 108: MET Hold Check with Pin a2_reg[27]/CK 
Endpoint:   a2_reg[27]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[27]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[27]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a2_reg[27]/Q  |  v   | a2[27] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a2_reg[27]/SI |  v   | a2[27] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 109: MET Hold Check with Pin b2_reg[29]/CK 
Endpoint:   b2_reg[29]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[29]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b2_reg[29]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | b2_reg[29]/Q  |  v   | b2[29] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b2_reg[29]/SI |  v   | b2[29] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 110: MET Hold Check with Pin a0_reg[23]/CK 
Endpoint:   a0_reg[23]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[23]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[23]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.058 | 
     | a0_reg[23]/Q  |  v   | a0[23] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a0_reg[23]/SI |  v   | a0[23] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 111: MET Hold Check with Pin b0_reg[20]/CK 
Endpoint:   b0_reg[20]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b0_reg[20]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b0_reg[20]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.058 | 
     | b0_reg[20]/Q  |  v   | b0[20] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b0_reg[20]/SI |  v   | b0[20] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 112: MET Hold Check with Pin a2_reg[1]/CK 
Endpoint:   a2_reg[1]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[1]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a2_reg[1]/CK |  ^   | CTS_2 |         |       |  -0.001 |   -0.057 | 
     | a2_reg[1]/Q  |  v   | a2[1] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a2_reg[1]/SI |  v   | a2[1] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 113: MET Hold Check with Pin b4_reg[23]/CK 
Endpoint:   b4_reg[23]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[23]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b4_reg[23]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | b4_reg[23]/Q  |  v   | b4[23] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b4_reg[23]/SI |  v   | b4[23] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 114: MET Hold Check with Pin a4_reg[23]/CK 
Endpoint:   a4_reg[23]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[23]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a4_reg[23]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | a4_reg[23]/Q  |  v   | a4[23] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a4_reg[23]/SI |  v   | a4[23] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 115: MET Hold Check with Pin b4_reg[15]/CK 
Endpoint:   b4_reg[15]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[15]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b4_reg[15]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | b4_reg[15]/Q  |  v   | b4[15] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b4_reg[15]/SI |  v   | b4[15] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 116: MET Hold Check with Pin a7_reg[2]/CK 
Endpoint:   a7_reg[2]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[2]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a7_reg[2]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.057 | 
     | a7_reg[2]/Q  |  v   | a7[2] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a7_reg[2]/SI |  v   | a7[2] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 117: MET Hold Check with Pin a6_reg[31]/CK 
Endpoint:   a6_reg[31]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[31]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.056
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a6_reg[31]/CK |  ^   | CTS_6  |         |       |  -0.001 |   -0.057 | 
     | a6_reg[31]/Q  |  v   | a6[31] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a6_reg[31]/SI |  v   | a6[31] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 118: MET Hold Check with Pin b5_reg[27]/CK 
Endpoint:   b5_reg[27]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[27]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b5_reg[27]/CK |  ^   | CTS_6  |         |       |  -0.001 |   -0.057 | 
     | b5_reg[27]/Q  |  v   | b5[27] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b5_reg[27]/SI |  v   | b5[27] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 119: MET Hold Check with Pin a4_reg[21]/CK 
Endpoint:   a4_reg[21]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[21]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a4_reg[21]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | a4_reg[21]/Q  |  v   | a4[21] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a4_reg[21]/SI |  v   | a4[21] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 120: MET Hold Check with Pin a4_reg[18]/CK 
Endpoint:   a4_reg[18]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[18]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a4_reg[18]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | a4_reg[18]/Q  |  v   | a4[18] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a4_reg[18]/SI |  v   | a4[18] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 121: MET Hold Check with Pin a6_reg[30]/CK 
Endpoint:   a6_reg[30]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[30]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a6_reg[30]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.058 | 
     | a6_reg[30]/Q  |  v   | a6[30] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a6_reg[30]/SI |  v   | a6[30] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 122: MET Hold Check with Pin b1_reg[31]/CK 
Endpoint:   b1_reg[31]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[31]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[31]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | b1_reg[31]/Q  |  v   | b1[31] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b1_reg[31]/SI |  v   | b1[31] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 123: MET Hold Check with Pin a1_reg[26]/CK 
Endpoint:   a1_reg[26]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[26]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[26]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | a1_reg[26]/Q  |  v   | a1[26] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a1_reg[26]/SI |  v   | a1[26] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 124: MET Hold Check with Pin a1_reg[6]/CK 
Endpoint:   a1_reg[6]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[6]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a1_reg[6]/CK |  ^   | CTS_8 |         |       |  -0.002 |   -0.058 | 
     | a1_reg[6]/Q  |  v   | a1[6] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a1_reg[6]/SI |  v   | a1[6] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 125: MET Hold Check with Pin b1_reg[30]/CK 
Endpoint:   b1_reg[30]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[30]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[30]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | b1_reg[30]/Q  |  v   | b1[30] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b1_reg[30]/SI |  v   | b1[30] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 126: MET Hold Check with Pin b1_reg[28]/CK 
Endpoint:   b1_reg[28]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[28]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[28]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | b1_reg[28]/Q  |  v   | b1[28] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b1_reg[28]/SI |  v   | b1[28] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 127: MET Hold Check with Pin b1_reg[29]/CK 
Endpoint:   b1_reg[29]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[29]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[29]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | b1_reg[29]/Q  |  v   | b1[29] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b1_reg[29]/SI |  v   | b1[29] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 128: MET Hold Check with Pin a1_reg[5]/CK 
Endpoint:   a1_reg[5]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[5]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a1_reg[5]/CK |  ^   | CTS_8 |         |       |  -0.002 |   -0.058 | 
     | a1_reg[5]/Q  |  v   | a1[5] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a1_reg[5]/SI |  v   | a1[5] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 129: MET Hold Check with Pin b5_reg[0]/CK 
Endpoint:   b5_reg[0]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[0]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b5_reg[0]/CK |  ^   | CTS_9 |         |       |  -0.001 |   -0.058 | 
     | b5_reg[0]/Q  |  v   | b5[0] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b5_reg[0]/SI |  v   | b5[0] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 130: MET Hold Check with Pin b5_reg[12]/CK 
Endpoint:   b5_reg[12]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[12]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b5_reg[12]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | b5_reg[12]/Q  |  v   | b5[12] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b5_reg[12]/SI |  v   | b5[12] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 131: MET Hold Check with Pin b5_reg[2]/CK 
Endpoint:   b5_reg[2]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[2]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b5_reg[2]/CK |  ^   | CTS_9 |         |       |  -0.001 |   -0.057 | 
     | b5_reg[2]/Q  |  v   | b5[2] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b5_reg[2]/SI |  v   | b5[2] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 132: MET Hold Check with Pin a6_reg[14]/CK 
Endpoint:   a6_reg[14]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[14]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a6_reg[14]/CK |  ^   | CTS_3  |         |       |  -0.000 |   -0.057 | 
     | a6_reg[14]/Q  |  v   | a6[14] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a6_reg[14]/SI |  v   | a6[14] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 133: MET Hold Check with Pin b6_reg[3]/CK 
Endpoint:   b6_reg[3]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[3]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b6_reg[3]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | b6_reg[3]/Q  |  v   | b6[3] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b6_reg[3]/SI |  v   | b6[3] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 134: MET Hold Check with Pin b7_reg[30]/CK 
Endpoint:   b7_reg[30]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[30]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[30]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[30]/Q  |  v   | b7[30] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b7_reg[30]/SI |  v   | b7[30] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 135: MET Hold Check with Pin b7_reg[14]/CK 
Endpoint:   b7_reg[14]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[14]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[14]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[14]/Q  |  v   | b7[14] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b7_reg[14]/SI |  v   | b7[14] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 136: MET Hold Check with Pin b7_reg[12]/CK 
Endpoint:   b7_reg[12]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[12]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[12]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[12]/Q  |  v   | b7[12] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b7_reg[12]/SI |  v   | b7[12] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 137: MET Hold Check with Pin b4_reg[6]/CK 
Endpoint:   b4_reg[6]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[6]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b4_reg[6]/CK |  ^   | CTS_4 |         |       |  -0.001 |   -0.058 | 
     | b4_reg[6]/Q  |  v   | b4[6] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b4_reg[6]/SI |  v   | b4[6] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 138: MET Hold Check with Pin a7_reg[25]/CK 
Endpoint:   a7_reg[25]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[25]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[25]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | a7_reg[25]/Q  |  v   | a7[25] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a7_reg[25]/SI |  v   | a7[25] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 139: MET Hold Check with Pin b5_reg[15]/CK 
Endpoint:   b5_reg[15]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[15]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b5_reg[15]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | b5_reg[15]/Q  |  v   | b5[15] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b5_reg[15]/SI |  v   | b5[15] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 140: MET Hold Check with Pin b5_reg[1]/CK 
Endpoint:   b5_reg[1]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[1]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b5_reg[1]/CK |  ^   | CTS_9 |         |       |  -0.001 |   -0.058 | 
     | b5_reg[1]/Q  |  v   | b5[1] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b5_reg[1]/SI |  v   | b5[1] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 141: MET Hold Check with Pin b1_reg[23]/CK 
Endpoint:   b1_reg[23]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[23]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[23]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.058 | 
     | b1_reg[23]/Q  |  v   | b1[23] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b1_reg[23]/SI |  v   | b1[23] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 142: MET Hold Check with Pin a5_reg[26]/CK 
Endpoint:   a5_reg[26]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[26]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[26]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.058 | 
     | a5_reg[26]/Q  |  v   | a5[26] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a5_reg[26]/SI |  v   | a5[26] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 143: MET Hold Check with Pin a5_reg[3]/CK 
Endpoint:   a5_reg[3]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[3]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a5_reg[3]/CK |  ^   | CTS_9 |         |       |  -0.001 |   -0.057 | 
     | a5_reg[3]/Q  |  v   | a5[3] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a5_reg[3]/SI |  v   | a5[3] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 144: MET Hold Check with Pin b1_reg[13]/CK 
Endpoint:   b1_reg[13]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[13]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[13]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | b1_reg[13]/Q  |  v   | b1[13] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b1_reg[13]/SI |  v   | b1[13] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 145: MET Hold Check with Pin a1_reg[17]/CK 
Endpoint:   a1_reg[17]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[17]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[17]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a1_reg[17]/Q  |  v   | a1[17] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a1_reg[17]/SI |  v   | a1[17] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 146: MET Hold Check with Pin b7_reg[22]/CK 
Endpoint:   b7_reg[22]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[22]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[22]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[22]/Q  |  v   | b7[22] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b7_reg[22]/SI |  v   | b7[22] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 147: MET Hold Check with Pin b7_reg[20]/CK 
Endpoint:   b7_reg[20]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[20]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[20]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[20]/Q  |  v   | b7[20] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b7_reg[20]/SI |  v   | b7[20] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 148: MET Hold Check with Pin a7_reg[28]/CK 
Endpoint:   a7_reg[28]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[28]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[28]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | a7_reg[28]/Q  |  v   | a7[28] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a7_reg[28]/SI |  v   | a7[28] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 149: MET Hold Check with Pin a3_reg[19]/CK 
Endpoint:   a3_reg[19]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[19]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[19]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | a3_reg[19]/Q  |  v   | a3[19] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a3_reg[19]/SI |  v   | a3[19] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 150: MET Hold Check with Pin a3_reg[4]/CK 
Endpoint:   a3_reg[4]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[4]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a3_reg[4]/CK |  ^   | CTS_1 |         |       |  -0.001 |   -0.058 | 
     | a3_reg[4]/Q  |  v   | a3[4] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a3_reg[4]/SI |  v   | a3[4] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 151: MET Hold Check with Pin a0_reg[25]/CK 
Endpoint:   a0_reg[25]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[25]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[25]/CK |  ^   | CTS_1  |         |       |  -0.002 |   -0.058 | 
     | a0_reg[25]/Q  |  v   | a0[25] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a0_reg[25]/SI |  v   | a0[25] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 152: MET Hold Check with Pin b5_reg[19]/CK 
Endpoint:   b5_reg[19]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[19]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b5_reg[19]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | b5_reg[19]/Q  |  v   | b5[19] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b5_reg[19]/SI |  v   | b5[19] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 153: MET Hold Check with Pin a1_reg[23]/CK 
Endpoint:   a1_reg[23]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[23]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[23]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.058 | 
     | a1_reg[23]/Q  |  v   | a1[23] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a1_reg[23]/SI |  v   | a1[23] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 154: MET Hold Check with Pin b6_reg[5]/CK 
Endpoint:   b6_reg[5]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[5]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b6_reg[5]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | b6_reg[5]/Q  |  v   | b6[5] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b6_reg[5]/SI |  v   | b6[5] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 155: MET Hold Check with Pin b6_reg[28]/CK 
Endpoint:   b6_reg[28]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[28]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b6_reg[28]/CK |  ^   | CTS_3  |         |       |  -0.000 |   -0.057 | 
     | b6_reg[28]/Q  |  v   | b6[28] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b6_reg[28]/SI |  v   | b6[28] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 156: MET Hold Check with Pin b6_reg[2]/CK 
Endpoint:   b6_reg[2]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[2]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b6_reg[2]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.057 | 
     | b6_reg[2]/Q  |  v   | b6[2] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b6_reg[2]/SI |  v   | b6[2] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 157: MET Hold Check with Pin b3_reg[16]/CK 
Endpoint:   b3_reg[16]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[16]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b3_reg[16]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | b3_reg[16]/Q  |  v   | b3[16] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b3_reg[16]/SI |  v   | b3[16] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 158: MET Hold Check with Pin a3_reg[27]/CK 
Endpoint:   a3_reg[27]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a3_reg[27]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a3_reg[27]/CK |  ^   | CTS_1  |         |       |  -0.001 |   -0.058 | 
     | a3_reg[27]/Q  |  v   | a3[27] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a3_reg[27]/SI |  v   | a3[27] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 159: MET Hold Check with Pin b6_reg[6]/CK 
Endpoint:   b6_reg[6]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[6]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b6_reg[6]/CK |  ^   | CTS_3 |         |       |  -0.001 |   -0.058 | 
     | b6_reg[6]/Q  |  v   | b6[6] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b6_reg[6]/SI |  v   | b6[6] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 160: MET Hold Check with Pin b0_reg[13]/CK 
Endpoint:   b0_reg[13]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b0_reg[13]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b0_reg[13]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | b0_reg[13]/Q  |  v   | b0[13] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b0_reg[13]/SI |  v   | b0[13] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 161: MET Hold Check with Pin b0_reg[10]/CK 
Endpoint:   b0_reg[10]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b0_reg[10]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b0_reg[10]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | b0_reg[10]/Q  |  v   | b0[10] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b0_reg[10]/SI |  v   | b0[10] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 162: MET Hold Check with Pin a2_reg[17]/CK 
Endpoint:   a2_reg[17]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[17]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[17]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | a2_reg[17]/Q  |  v   | a2[17] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a2_reg[17]/SI |  v   | a2[17] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 163: MET Hold Check with Pin a2_reg[13]/CK 
Endpoint:   a2_reg[13]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[13]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[13]/CK |  ^   | CTS_5  |         |       |  -0.001 |   -0.058 | 
     | a2_reg[13]/Q  |  v   | a2[13] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a2_reg[13]/SI |  v   | a2[13] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 164: MET Hold Check with Pin b2_reg[7]/CK 
Endpoint:   b2_reg[7]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[7]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b2_reg[7]/CK |  ^   | CTS_5 |         |       |  -0.001 |   -0.058 | 
     | b2_reg[7]/Q  |  v   | b2[7] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b2_reg[7]/SI |  v   | b2[7] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 165: MET Hold Check with Pin b3_reg[29]/CK 
Endpoint:   b3_reg[29]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[29]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b3_reg[29]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | b3_reg[29]/Q  |  v   | b3[29] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b3_reg[29]/SI |  v   | b3[29] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 166: MET Hold Check with Pin b2_reg[0]/CK 
Endpoint:   b2_reg[0]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b2_reg[0]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b2_reg[0]/CK |  ^   | CTS_2 |         |       |  -0.001 |   -0.057 | 
     | b2_reg[0]/Q  |  v   | b2[0] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b2_reg[0]/SI |  v   | b2[0] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 167: MET Hold Check with Pin a2_reg[31]/CK 
Endpoint:   a2_reg[31]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a2_reg[31]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a2_reg[31]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.057 | 
     | a2_reg[31]/Q  |  v   | a2[31] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a2_reg[31]/SI |  v   | a2[31] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 168: MET Hold Check with Pin a0_reg[24]/CK 
Endpoint:   a0_reg[24]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[24]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[24]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.058 | 
     | a0_reg[24]/Q  |  v   | a0[24] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a0_reg[24]/SI |  v   | a0[24] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 169: MET Hold Check with Pin a0_reg[20]/CK 
Endpoint:   a0_reg[20]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a0_reg[20]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a0_reg[20]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.058 | 
     | a0_reg[20]/Q  |  v   | a0[20] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a0_reg[20]/SI |  v   | a0[20] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 170: MET Hold Check with Pin a4_reg[3]/CK 
Endpoint:   a4_reg[3]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[3]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a4_reg[3]/CK |  ^   | CTS_6 |         |       |  -0.000 |   -0.057 | 
     | a4_reg[3]/Q  |  v   | a4[3] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a4_reg[3]/SI |  v   | a4[3] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 171: MET Hold Check with Pin b0_reg[22]/CK 
Endpoint:   b0_reg[22]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b0_reg[22]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b0_reg[22]/CK |  ^   | CTS_2  |         |       |  -0.001 |   -0.058 | 
     | b0_reg[22]/Q  |  v   | b0[22] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b0_reg[22]/SI |  v   | b0[22] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 172: MET Hold Check with Pin a4_reg[11]/CK 
Endpoint:   a4_reg[11]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[11]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a4_reg[11]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | a4_reg[11]/Q  |  v   | a4[11] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a4_reg[11]/SI |  v   | a4[11] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 173: MET Hold Check with Pin b4_reg[13]/CK 
Endpoint:   b4_reg[13]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b4_reg[13]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b4_reg[13]/CK |  ^   | CTS_6  |         |       |  -0.000 |   -0.057 | 
     | b4_reg[13]/Q  |  v   | b4[13] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | b4_reg[13]/SI |  v   | b4[13] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 174: MET Hold Check with Pin a4_reg[1]/CK 
Endpoint:   a4_reg[1]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a4_reg[1]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a4_reg[1]/CK |  ^   | CTS_6 |         |       |  -0.001 |   -0.057 | 
     | a4_reg[1]/Q  |  v   | a4[1] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a4_reg[1]/SI |  v   | a4[1] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 175: MET Hold Check with Pin b1_reg[24]/CK 
Endpoint:   b1_reg[24]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[24]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[24]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | b1_reg[24]/Q  |  v   | b1[24] | SDFFQX1 | 0.043 |   0.041 |   -0.016 | 
     | b1_reg[24]/SI |  v   | b1[24] | SDFFQX1 | 0.000 |   0.041 |   -0.016 | 
     +----------------------------------------------------------------------+ 
Path 176: MET Hold Check with Pin a1_reg[20]/CK 
Endpoint:   a1_reg[20]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[20]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[20]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | a1_reg[20]/Q  |  v   | a1[20] | SDFFQX1 | 0.043 |   0.041 |   -0.016 | 
     | a1_reg[20]/SI |  v   | a1[20] | SDFFQX1 | 0.000 |   0.041 |   -0.016 | 
     +----------------------------------------------------------------------+ 
Path 177: MET Hold Check with Pin b7_reg[13]/CK 
Endpoint:   b7_reg[13]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[13]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[13]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[13]/Q  |  v   | b7[13] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b7_reg[13]/SI |  v   | b7[13] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 178: MET Hold Check with Pin a7_reg[13]/CK 
Endpoint:   a7_reg[13]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[13]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[13]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | a7_reg[13]/Q  |  v   | a7[13] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a7_reg[13]/SI |  v   | a7[13] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 179: MET Hold Check with Pin a7_reg[10]/CK 
Endpoint:   a7_reg[10]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[10]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a7_reg[10]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | a7_reg[10]/Q  |  v   | a7[10] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a7_reg[10]/SI |  v   | a7[10] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 180: MET Hold Check with Pin b6_reg[30]/CK 
Endpoint:   b6_reg[30]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b6_reg[30]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b6_reg[30]/CK |  ^   | CTS_8  |         |       |  -0.001 |   -0.058 | 
     | b6_reg[30]/Q  |  v   | b6[30] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b6_reg[30]/SI |  v   | b6[30] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 181: MET Hold Check with Pin b1_reg[22]/CK 
Endpoint:   b1_reg[22]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[22]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.016
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b1_reg[22]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | b1_reg[22]/Q  |  v   | b1[22] | SDFFQX1 | 0.043 |   0.041 |   -0.016 | 
     | b1_reg[22]/SI |  v   | b1[22] | SDFFQX1 | 0.000 |   0.041 |   -0.016 | 
     +----------------------------------------------------------------------+ 
Path 182: MET Hold Check with Pin b1_reg[0]/CK 
Endpoint:   b1_reg[0]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[0]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b1_reg[0]/CK |  ^   | CTS_8 |         |       |  -0.002 |   -0.058 | 
     | b1_reg[0]/Q  |  v   | b1[0] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b1_reg[0]/SI |  v   | b1[0] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 183: MET Hold Check with Pin b1_reg[9]/CK 
Endpoint:   b1_reg[9]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b1_reg[9]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | b1_reg[9]/CK |  ^   | CTS_8 |         |       |  -0.002 |   -0.058 | 
     | b1_reg[9]/Q  |  v   | b1[9] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b1_reg[9]/SI |  v   | b1[9] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 184: MET Hold Check with Pin a1_reg[11]/CK 
Endpoint:   a1_reg[11]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[11]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[11]/CK |  ^   | CTS_8  |         |       |  -0.002 |   -0.058 | 
     | a1_reg[11]/Q  |  v   | a1[11] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | a1_reg[11]/SI |  v   | a1[11] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 185: MET Hold Check with Pin a5_reg[20]/CK 
Endpoint:   a5_reg[20]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[20]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[20]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[20]/Q  |  v   | a5[20] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[20]/SI |  v   | a5[20] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 186: MET Hold Check with Pin a5_reg[25]/CK 
Endpoint:   a5_reg[25]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[25]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[25]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[25]/Q  |  v   | a5[25] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a5_reg[25]/SI |  v   | a5[25] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 187: MET Hold Check with Pin b7_reg[19]/CK 
Endpoint:   b7_reg[19]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[19]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[19]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[19]/Q  |  v   | b7[19] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b7_reg[19]/SI |  v   | b7[19] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 188: MET Hold Check with Pin b7_reg[16]/CK 
Endpoint:   b7_reg[16]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[16]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[16]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[16]/Q  |  v   | b7[16] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b7_reg[16]/SI |  v   | b7[16] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 189: MET Hold Check with Pin b7_reg[11]/CK 
Endpoint:   b7_reg[11]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b7_reg[11]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b7_reg[11]/CK |  ^   | CTS_4  |         |       |  -0.001 |   -0.058 | 
     | b7_reg[11]/Q  |  v   | b7[11] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b7_reg[11]/SI |  v   | b7[11] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 190: MET Hold Check with Pin b3_reg[28]/CK 
Endpoint:   b3_reg[28]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b3_reg[28]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.002
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.041
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.002
     = Beginpoint Arrival Time       -0.002
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b3_reg[28]/CK |  ^   | CTS_1  |         |       |  -0.002 |   -0.058 | 
     | b3_reg[28]/Q  |  v   | b3[28] | SDFFQX1 | 0.043 |   0.041 |   -0.015 | 
     | b3_reg[28]/SI |  v   | b3[28] | SDFFQX1 | 0.000 |   0.041 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 191: MET Hold Check with Pin b5_reg[14]/CK 
Endpoint:   b5_reg[14]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[14]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b5_reg[14]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | b5_reg[14]/Q  |  v   | b5[14] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | b5_reg[14]/SI |  v   | b5[14] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 192: MET Hold Check with Pin a5_reg[14]/CK 
Endpoint:   a5_reg[14]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[14]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[14]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.057 | 
     | a5_reg[14]/Q  |  v   | a5[14] | SDFFQX1 | 0.043 |   0.042 |   -0.014 | 
     | a5_reg[14]/SI |  v   | a5[14] | SDFFQX1 | 0.000 |   0.042 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 193: MET Hold Check with Pin b5_reg[25]/CK 
Endpoint:   b5_reg[25]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: b5_reg[25]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | b5_reg[25]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.058 | 
     | b5_reg[25]/Q  |  v   | b5[25] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | b5_reg[25]/SI |  v   | b5[25] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 194: MET Hold Check with Pin a5_reg[29]/CK 
Endpoint:   a5_reg[29]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[29]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a5_reg[29]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.058 | 
     | a5_reg[29]/Q  |  v   | a5[29] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a5_reg[29]/SI |  v   | a5[29] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 195: MET Hold Check with Pin a5_reg[9]/CK 
Endpoint:   a5_reg[9]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a5_reg[9]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a5_reg[9]/CK |  ^   | CTS_9 |         |       |  -0.001 |   -0.057 | 
     | a5_reg[9]/Q  |  v   | a5[9] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a5_reg[9]/SI |  v   | a5[9] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +--------------------------------------------------------------------+ 
Path 196: MET Hold Check with Pin a1_reg[24]/CK 
Endpoint:   a1_reg[24]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a1_reg[24]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.001
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.015
  Arrival Time                  0.042
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.001
     = Beginpoint Arrival Time       -0.001
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a1_reg[24]/CK |  ^   | CTS_9  |         |       |  -0.001 |   -0.058 | 
     | a1_reg[24]/Q  |  v   | a1[24] | SDFFQX1 | 0.043 |   0.042 |   -0.015 | 
     | a1_reg[24]/SI |  v   | a1[24] | SDFFQX1 | 0.000 |   0.042 |   -0.015 | 
     +----------------------------------------------------------------------+ 
Path 197: MET Hold Check with Pin a7_reg[8]/CK 
Endpoint:   a7_reg[8]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[8]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a7_reg[8]/CK |  ^   | CTS_3 |         |       |  -0.000 |   -0.057 | 
     | a7_reg[8]/Q  |  v   | a7[8] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a7_reg[8]/SI |  v   | a7[8] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 198: MET Hold Check with Pin a6_reg[20]/CK 
Endpoint:   a6_reg[20]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[20]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a6_reg[20]/CK |  ^   | CTS_3  |         |       |  -0.000 |   -0.057 | 
     | a6_reg[20]/Q  |  v   | a6[20] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a6_reg[20]/SI |  v   | a6[20] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 
Path 199: MET Hold Check with Pin a7_reg[3]/CK 
Endpoint:   a7_reg[3]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a7_reg[3]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +--------------------------------------------------------------------+ 
     |     Pin      | Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |              |      |       |         |       |  Time   |   Time   | 
     |--------------+------+-------+---------+-------+---------+----------| 
     | a7_reg[3]/CK |  ^   | CTS_3 |         |       |  -0.000 |   -0.057 | 
     | a7_reg[3]/Q  |  v   | a7[3] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a7_reg[3]/SI |  v   | a7[3] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +--------------------------------------------------------------------+ 
Path 200: MET Hold Check with Pin a6_reg[28]/CK 
Endpoint:   a6_reg[28]/SI (v) checked with  leading edge of 'clk_input'
Beginpoint: a6_reg[28]/Q  (v) triggered by  leading edge of 'clk_input'
Path Groups: {reg2reg}
Analysis View: av_bc
Other End Arrival Time         -0.000
+ Hold                         -0.014
+ Phase Shift                   0.000
= Required Time                -0.014
  Arrival Time                  0.043
  Slack Time                    0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  -0.000
     = Beginpoint Arrival Time       -0.000
     +----------------------------------------------------------------------+ 
     |      Pin      | Edge |  Net   |  Cell   | Delay | Arrival | Required | 
     |               |      |        |         |       |  Time   |   Time   | 
     |---------------+------+--------+---------+-------+---------+----------| 
     | a6_reg[28]/CK |  ^   | CTS_3  |         |       |  -0.000 |   -0.057 | 
     | a6_reg[28]/Q  |  v   | a6[28] | SDFFQX1 | 0.043 |   0.043 |   -0.014 | 
     | a6_reg[28]/SI |  v   | a6[28] | SDFFQX1 | 0.000 |   0.043 |   -0.014 | 
     +----------------------------------------------------------------------+ 

