
03-LedButtonDriver-Modular.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016c8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08001788  08001788  00011788  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080017a4  080017a4  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080017a4  080017a4  000117a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080017ac  080017ac  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080017ac  080017ac  000117ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080017b0  080017b0  000117b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080017b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  080017c0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  080017c0  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003d17  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000010bd  00000000  00000000  00023d4b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000400  00000000  00000000  00024e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000358  00000000  00000000  00025208  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000fc7f  00000000  00000000  00025560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005810  00000000  00000000  000351df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006076d  00000000  00000000  0003a9ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0009b15c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000c58  00000000  00000000  0009b1ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001770 	.word	0x08001770

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001770 	.word	0x08001770

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4647      	mov	r7, r8
 8000266:	b580      	push	{r7, lr}
 8000268:	0007      	movs	r7, r0
 800026a:	4699      	mov	r9, r3
 800026c:	0c3b      	lsrs	r3, r7, #16
 800026e:	469c      	mov	ip, r3
 8000270:	0413      	lsls	r3, r2, #16
 8000272:	0c1b      	lsrs	r3, r3, #16
 8000274:	001d      	movs	r5, r3
 8000276:	000e      	movs	r6, r1
 8000278:	4661      	mov	r1, ip
 800027a:	0400      	lsls	r0, r0, #16
 800027c:	0c14      	lsrs	r4, r2, #16
 800027e:	0c00      	lsrs	r0, r0, #16
 8000280:	4345      	muls	r5, r0
 8000282:	434b      	muls	r3, r1
 8000284:	4360      	muls	r0, r4
 8000286:	4361      	muls	r1, r4
 8000288:	18c0      	adds	r0, r0, r3
 800028a:	0c2c      	lsrs	r4, r5, #16
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4372      	muls	r2, r6
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	4463      	add	r3, ip
 80002a6:	042d      	lsls	r5, r5, #16
 80002a8:	0c2d      	lsrs	r5, r5, #16
 80002aa:	18c9      	adds	r1, r1, r3
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	1889      	adds	r1, r1, r2
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	469b      	mov	fp, r3
 80002f2:	d433      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f4:	465a      	mov	r2, fp
 80002f6:	4653      	mov	r3, sl
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83a      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e078      	b.n	8000400 <__udivmoddi4+0x144>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e075      	b.n	8000406 <__udivmoddi4+0x14a>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e028      	b.n	8000386 <__udivmoddi4+0xca>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	2320      	movs	r3, #32
 8000360:	1a9b      	subs	r3, r3, r2
 8000362:	4652      	mov	r2, sl
 8000364:	40da      	lsrs	r2, r3
 8000366:	4641      	mov	r1, r8
 8000368:	0013      	movs	r3, r2
 800036a:	464a      	mov	r2, r9
 800036c:	408a      	lsls	r2, r1
 800036e:	0017      	movs	r7, r2
 8000370:	4642      	mov	r2, r8
 8000372:	431f      	orrs	r7, r3
 8000374:	4653      	mov	r3, sl
 8000376:	4093      	lsls	r3, r2
 8000378:	001e      	movs	r6, r3
 800037a:	42af      	cmp	r7, r5
 800037c:	d9c4      	bls.n	8000308 <__udivmoddi4+0x4c>
 800037e:	2200      	movs	r2, #0
 8000380:	2300      	movs	r3, #0
 8000382:	9200      	str	r2, [sp, #0]
 8000384:	9301      	str	r3, [sp, #4]
 8000386:	4643      	mov	r3, r8
 8000388:	2b00      	cmp	r3, #0
 800038a:	d0d9      	beq.n	8000340 <__udivmoddi4+0x84>
 800038c:	07fb      	lsls	r3, r7, #31
 800038e:	0872      	lsrs	r2, r6, #1
 8000390:	431a      	orrs	r2, r3
 8000392:	4646      	mov	r6, r8
 8000394:	087b      	lsrs	r3, r7, #1
 8000396:	e00e      	b.n	80003b6 <__udivmoddi4+0xfa>
 8000398:	42ab      	cmp	r3, r5
 800039a:	d101      	bne.n	80003a0 <__udivmoddi4+0xe4>
 800039c:	42a2      	cmp	r2, r4
 800039e:	d80c      	bhi.n	80003ba <__udivmoddi4+0xfe>
 80003a0:	1aa4      	subs	r4, r4, r2
 80003a2:	419d      	sbcs	r5, r3
 80003a4:	2001      	movs	r0, #1
 80003a6:	1924      	adds	r4, r4, r4
 80003a8:	416d      	adcs	r5, r5
 80003aa:	2100      	movs	r1, #0
 80003ac:	3e01      	subs	r6, #1
 80003ae:	1824      	adds	r4, r4, r0
 80003b0:	414d      	adcs	r5, r1
 80003b2:	2e00      	cmp	r6, #0
 80003b4:	d006      	beq.n	80003c4 <__udivmoddi4+0x108>
 80003b6:	42ab      	cmp	r3, r5
 80003b8:	d9ee      	bls.n	8000398 <__udivmoddi4+0xdc>
 80003ba:	3e01      	subs	r6, #1
 80003bc:	1924      	adds	r4, r4, r4
 80003be:	416d      	adcs	r5, r5
 80003c0:	2e00      	cmp	r6, #0
 80003c2:	d1f8      	bne.n	80003b6 <__udivmoddi4+0xfa>
 80003c4:	9800      	ldr	r0, [sp, #0]
 80003c6:	9901      	ldr	r1, [sp, #4]
 80003c8:	465b      	mov	r3, fp
 80003ca:	1900      	adds	r0, r0, r4
 80003cc:	4169      	adcs	r1, r5
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	db24      	blt.n	800041c <__udivmoddi4+0x160>
 80003d2:	002b      	movs	r3, r5
 80003d4:	465a      	mov	r2, fp
 80003d6:	4644      	mov	r4, r8
 80003d8:	40d3      	lsrs	r3, r2
 80003da:	002a      	movs	r2, r5
 80003dc:	40e2      	lsrs	r2, r4
 80003de:	001c      	movs	r4, r3
 80003e0:	465b      	mov	r3, fp
 80003e2:	0015      	movs	r5, r2
 80003e4:	2b00      	cmp	r3, #0
 80003e6:	db2a      	blt.n	800043e <__udivmoddi4+0x182>
 80003e8:	0026      	movs	r6, r4
 80003ea:	409e      	lsls	r6, r3
 80003ec:	0033      	movs	r3, r6
 80003ee:	0026      	movs	r6, r4
 80003f0:	4647      	mov	r7, r8
 80003f2:	40be      	lsls	r6, r7
 80003f4:	0032      	movs	r2, r6
 80003f6:	1a80      	subs	r0, r0, r2
 80003f8:	4199      	sbcs	r1, r3
 80003fa:	9000      	str	r0, [sp, #0]
 80003fc:	9101      	str	r1, [sp, #4]
 80003fe:	e79f      	b.n	8000340 <__udivmoddi4+0x84>
 8000400:	42a3      	cmp	r3, r4
 8000402:	d8bc      	bhi.n	800037e <__udivmoddi4+0xc2>
 8000404:	e783      	b.n	800030e <__udivmoddi4+0x52>
 8000406:	4642      	mov	r2, r8
 8000408:	2320      	movs	r3, #32
 800040a:	2100      	movs	r1, #0
 800040c:	1a9b      	subs	r3, r3, r2
 800040e:	2200      	movs	r2, #0
 8000410:	9100      	str	r1, [sp, #0]
 8000412:	9201      	str	r2, [sp, #4]
 8000414:	2201      	movs	r2, #1
 8000416:	40da      	lsrs	r2, r3
 8000418:	9201      	str	r2, [sp, #4]
 800041a:	e786      	b.n	800032a <__udivmoddi4+0x6e>
 800041c:	4642      	mov	r2, r8
 800041e:	2320      	movs	r3, #32
 8000420:	1a9b      	subs	r3, r3, r2
 8000422:	002a      	movs	r2, r5
 8000424:	4646      	mov	r6, r8
 8000426:	409a      	lsls	r2, r3
 8000428:	0023      	movs	r3, r4
 800042a:	40f3      	lsrs	r3, r6
 800042c:	4644      	mov	r4, r8
 800042e:	4313      	orrs	r3, r2
 8000430:	002a      	movs	r2, r5
 8000432:	40e2      	lsrs	r2, r4
 8000434:	001c      	movs	r4, r3
 8000436:	465b      	mov	r3, fp
 8000438:	0015      	movs	r5, r2
 800043a:	2b00      	cmp	r3, #0
 800043c:	dad4      	bge.n	80003e8 <__udivmoddi4+0x12c>
 800043e:	4642      	mov	r2, r8
 8000440:	002f      	movs	r7, r5
 8000442:	2320      	movs	r3, #32
 8000444:	0026      	movs	r6, r4
 8000446:	4097      	lsls	r7, r2
 8000448:	1a9b      	subs	r3, r3, r2
 800044a:	40de      	lsrs	r6, r3
 800044c:	003b      	movs	r3, r7
 800044e:	4333      	orrs	r3, r6
 8000450:	e7cd      	b.n	80003ee <__udivmoddi4+0x132>
 8000452:	46c0      	nop			; (mov r8, r8)

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 f97a 	bl	80007a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f810 	bl	80004d4 <SystemClock_Config>
  /* Initialize all configured peripherals */
  //MX_GPIO_Init();
  //MX_USART2_UART_Init();
  /* USER CODE BEGIN 2 */

  leddriver_init();
 80004b4:	f000 f922 	bl	80006fc <leddriver_init>
  buttondriver_init();
 80004b8:	f000 f8f0 	bl	800069c <buttondriver_init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if(1==buttondriver_get_state()){
 80004bc:	f000 f90e 	bl	80006dc <buttondriver_get_state>
 80004c0:	0003      	movs	r3, r0
 80004c2:	2b01      	cmp	r3, #1
 80004c4:	d102      	bne.n	80004cc <main+0x24>
		  leddriver_on();
 80004c6:	f000 f953 	bl	8000770 <leddriver_on>
 80004ca:	e7f7      	b.n	80004bc <main+0x14>
	  }
	  else{
		  leddriver_off();
 80004cc:	f000 f95d 	bl	800078a <leddriver_off>
	  if(1==buttondriver_get_state()){
 80004d0:	e7f4      	b.n	80004bc <main+0x14>
	...

080004d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004d4:	b590      	push	{r4, r7, lr}
 80004d6:	b099      	sub	sp, #100	; 0x64
 80004d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004da:	242c      	movs	r4, #44	; 0x2c
 80004dc:	193b      	adds	r3, r7, r4
 80004de:	0018      	movs	r0, r3
 80004e0:	2334      	movs	r3, #52	; 0x34
 80004e2:	001a      	movs	r2, r3
 80004e4:	2100      	movs	r1, #0
 80004e6:	f001 f93b 	bl	8001760 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004ea:	2318      	movs	r3, #24
 80004ec:	18fb      	adds	r3, r7, r3
 80004ee:	0018      	movs	r0, r3
 80004f0:	2314      	movs	r3, #20
 80004f2:	001a      	movs	r2, r3
 80004f4:	2100      	movs	r1, #0
 80004f6:	f001 f933 	bl	8001760 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004fa:	003b      	movs	r3, r7
 80004fc:	0018      	movs	r0, r3
 80004fe:	2318      	movs	r3, #24
 8000500:	001a      	movs	r2, r3
 8000502:	2100      	movs	r1, #0
 8000504:	f001 f92c 	bl	8001760 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000508:	4b26      	ldr	r3, [pc, #152]	; (80005a4 <SystemClock_Config+0xd0>)
 800050a:	681b      	ldr	r3, [r3, #0]
 800050c:	4a26      	ldr	r2, [pc, #152]	; (80005a8 <SystemClock_Config+0xd4>)
 800050e:	401a      	ands	r2, r3
 8000510:	4b24      	ldr	r3, [pc, #144]	; (80005a4 <SystemClock_Config+0xd0>)
 8000512:	2180      	movs	r1, #128	; 0x80
 8000514:	0109      	lsls	r1, r1, #4
 8000516:	430a      	orrs	r2, r1
 8000518:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800051a:	0021      	movs	r1, r4
 800051c:	187b      	adds	r3, r7, r1
 800051e:	2210      	movs	r2, #16
 8000520:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000522:	187b      	adds	r3, r7, r1
 8000524:	2201      	movs	r2, #1
 8000526:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000528:	187b      	adds	r3, r7, r1
 800052a:	2200      	movs	r2, #0
 800052c:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	22a0      	movs	r2, #160	; 0xa0
 8000532:	0212      	lsls	r2, r2, #8
 8000534:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000536:	187b      	adds	r3, r7, r1
 8000538:	2200      	movs	r2, #0
 800053a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800053c:	187b      	adds	r3, r7, r1
 800053e:	0018      	movs	r0, r3
 8000540:	f000 fa54 	bl	80009ec <HAL_RCC_OscConfig>
 8000544:	1e03      	subs	r3, r0, #0
 8000546:	d001      	beq.n	800054c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000548:	f000 f830 	bl	80005ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800054c:	2118      	movs	r1, #24
 800054e:	187b      	adds	r3, r7, r1
 8000550:	220f      	movs	r2, #15
 8000552:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000554:	187b      	adds	r3, r7, r1
 8000556:	2200      	movs	r2, #0
 8000558:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800055a:	187b      	adds	r3, r7, r1
 800055c:	2200      	movs	r2, #0
 800055e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000560:	187b      	adds	r3, r7, r1
 8000562:	2200      	movs	r2, #0
 8000564:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000566:	187b      	adds	r3, r7, r1
 8000568:	2200      	movs	r2, #0
 800056a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2100      	movs	r1, #0
 8000570:	0018      	movs	r0, r3
 8000572:	f000 fdb7 	bl	80010e4 <HAL_RCC_ClockConfig>
 8000576:	1e03      	subs	r3, r0, #0
 8000578:	d001      	beq.n	800057e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800057a:	f000 f817 	bl	80005ac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800057e:	003b      	movs	r3, r7
 8000580:	2202      	movs	r2, #2
 8000582:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000584:	003b      	movs	r3, r7
 8000586:	2200      	movs	r2, #0
 8000588:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800058a:	003b      	movs	r3, r7
 800058c:	0018      	movs	r0, r3
 800058e:	f000 ff97 	bl	80014c0 <HAL_RCCEx_PeriphCLKConfig>
 8000592:	1e03      	subs	r3, r0, #0
 8000594:	d001      	beq.n	800059a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000596:	f000 f809 	bl	80005ac <Error_Handler>
  }
}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	46bd      	mov	sp, r7
 800059e:	b019      	add	sp, #100	; 0x64
 80005a0:	bd90      	pop	{r4, r7, pc}
 80005a2:	46c0      	nop			; (mov r8, r8)
 80005a4:	40007000 	.word	0x40007000
 80005a8:	ffffe7ff 	.word	0xffffe7ff

080005ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005b0:	b672      	cpsid	i
}
 80005b2:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005b4:	e7fe      	b.n	80005b4 <Error_Handler+0x8>
	...

080005b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005bc:	4b07      	ldr	r3, [pc, #28]	; (80005dc <HAL_MspInit+0x24>)
 80005be:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80005c0:	4b06      	ldr	r3, [pc, #24]	; (80005dc <HAL_MspInit+0x24>)
 80005c2:	2101      	movs	r1, #1
 80005c4:	430a      	orrs	r2, r1
 80005c6:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80005c8:	4b04      	ldr	r3, [pc, #16]	; (80005dc <HAL_MspInit+0x24>)
 80005ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80005cc:	4b03      	ldr	r3, [pc, #12]	; (80005dc <HAL_MspInit+0x24>)
 80005ce:	2180      	movs	r1, #128	; 0x80
 80005d0:	0549      	lsls	r1, r1, #21
 80005d2:	430a      	orrs	r2, r1
 80005d4:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	40021000 	.word	0x40021000

080005e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80005e4:	e7fe      	b.n	80005e4 <NMI_Handler+0x4>

080005e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005e6:	b580      	push	{r7, lr}
 80005e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005ea:	e7fe      	b.n	80005ea <HardFault_Handler+0x4>

080005ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80005f0:	46c0      	nop			; (mov r8, r8)
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bd80      	pop	{r7, pc}

080005f6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005f6:	b580      	push	{r7, lr}
 80005f8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005fa:	46c0      	nop			; (mov r8, r8)
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}

08000600 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000604:	f000 f922 	bl	800084c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000608:	46c0      	nop			; (mov r8, r8)
 800060a:	46bd      	mov	sp, r7
 800060c:	bd80      	pop	{r7, pc}

0800060e <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800060e:	b580      	push	{r7, lr}
 8000610:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000612:	46c0      	nop			; (mov r8, r8)
 8000614:	46bd      	mov	sp, r7
 8000616:	bd80      	pop	{r7, pc}

08000618 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8000618:	4813      	ldr	r0, [pc, #76]	; (8000668 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 800061a:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 800061c:	f7ff fff7 	bl	800060e <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 8000620:	4812      	ldr	r0, [pc, #72]	; (800066c <LoopForever+0x6>)
    LDR R1, [R0]
 8000622:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000624:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000626:	4a12      	ldr	r2, [pc, #72]	; (8000670 <LoopForever+0xa>)
    CMP R1, R2
 8000628:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800062a:	d105      	bne.n	8000638 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 800062c:	4811      	ldr	r0, [pc, #68]	; (8000674 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800062e:	4912      	ldr	r1, [pc, #72]	; (8000678 <LoopForever+0x12>)
    STR R1, [R0]
 8000630:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000632:	4812      	ldr	r0, [pc, #72]	; (800067c <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000634:	4912      	ldr	r1, [pc, #72]	; (8000680 <LoopForever+0x1a>)
    STR R1, [R0]
 8000636:	6001      	str	r1, [r0, #0]

08000638 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000638:	4812      	ldr	r0, [pc, #72]	; (8000684 <LoopForever+0x1e>)
  ldr r1, =_edata
 800063a:	4913      	ldr	r1, [pc, #76]	; (8000688 <LoopForever+0x22>)
  ldr r2, =_sidata
 800063c:	4a13      	ldr	r2, [pc, #76]	; (800068c <LoopForever+0x26>)
  movs r3, #0
 800063e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000640:	e002      	b.n	8000648 <LoopCopyDataInit>

08000642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000646:	3304      	adds	r3, #4

08000648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800064a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800064c:	d3f9      	bcc.n	8000642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800064e:	4a10      	ldr	r2, [pc, #64]	; (8000690 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8000650:	4c10      	ldr	r4, [pc, #64]	; (8000694 <LoopForever+0x2e>)
  movs r3, #0
 8000652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000654:	e001      	b.n	800065a <LoopFillZerobss>

08000656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000658:	3204      	adds	r2, #4

0800065a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800065a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800065c:	d3fb      	bcc.n	8000656 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800065e:	f001 f85b 	bl	8001718 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000662:	f7ff ff21 	bl	80004a8 <main>

08000666 <LoopForever>:

LoopForever:
    b LoopForever
 8000666:	e7fe      	b.n	8000666 <LoopForever>
   ldr   r0, =_estack
 8000668:	20005000 	.word	0x20005000
    LDR R0,=0x00000004
 800066c:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8000670:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000674:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000678:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 800067c:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8000680:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000684:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000688:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 800068c:	080017b4 	.word	0x080017b4
  ldr r2, =_sbss
 8000690:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000694:	2000002c 	.word	0x2000002c

08000698 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000698:	e7fe      	b.n	8000698 <ADC1_IRQHandler>
	...

0800069c <buttondriver_init>:
 *  Created on: Aug 13, 2023
 *      Author: brknu
 */

#include "stm32l0xx_hal.h"
void buttondriver_init(void){
 800069c:	b580      	push	{r7, lr}
 800069e:	af00      	add	r7, sp, #0
	RCC -> IOPENR |= (1<<2);
 80006a0:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <buttondriver_init+0x30>)
 80006a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006a4:	4b09      	ldr	r3, [pc, #36]	; (80006cc <buttondriver_init+0x30>)
 80006a6:	2104      	movs	r1, #4
 80006a8:	430a      	orrs	r2, r1
 80006aa:	62da      	str	r2, [r3, #44]	; 0x2c

	GPIOC -> MODER &= ~(1<<26);
 80006ac:	4b08      	ldr	r3, [pc, #32]	; (80006d0 <buttondriver_init+0x34>)
 80006ae:	681a      	ldr	r2, [r3, #0]
 80006b0:	4b07      	ldr	r3, [pc, #28]	; (80006d0 <buttondriver_init+0x34>)
 80006b2:	4908      	ldr	r1, [pc, #32]	; (80006d4 <buttondriver_init+0x38>)
 80006b4:	400a      	ands	r2, r1
 80006b6:	601a      	str	r2, [r3, #0]
	GPIOC -> MODER &= ~(1<<27);
 80006b8:	4b05      	ldr	r3, [pc, #20]	; (80006d0 <buttondriver_init+0x34>)
 80006ba:	681a      	ldr	r2, [r3, #0]
 80006bc:	4b04      	ldr	r3, [pc, #16]	; (80006d0 <buttondriver_init+0x34>)
 80006be:	4906      	ldr	r1, [pc, #24]	; (80006d8 <buttondriver_init+0x3c>)
 80006c0:	400a      	ands	r2, r1
 80006c2:	601a      	str	r2, [r3, #0]
}
 80006c4:	46c0      	nop			; (mov r8, r8)
 80006c6:	46bd      	mov	sp, r7
 80006c8:	bd80      	pop	{r7, pc}
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	40021000 	.word	0x40021000
 80006d0:	50000800 	.word	0x50000800
 80006d4:	fbffffff 	.word	0xfbffffff
 80006d8:	f7ffffff 	.word	0xf7ffffff

080006dc <buttondriver_get_state>:


int buttondriver_get_state(void){
 80006dc:	b580      	push	{r7, lr}
 80006de:	af00      	add	r7, sp, #0

	if(!(GPIOC -> IDR &(1<<13))){
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <buttondriver_get_state+0x1c>)
 80006e2:	691a      	ldr	r2, [r3, #16]
 80006e4:	2380      	movs	r3, #128	; 0x80
 80006e6:	019b      	lsls	r3, r3, #6
 80006e8:	4013      	ands	r3, r2
 80006ea:	d101      	bne.n	80006f0 <buttondriver_get_state+0x14>
		return 1;
 80006ec:	2301      	movs	r3, #1
 80006ee:	e000      	b.n	80006f2 <buttondriver_get_state+0x16>
	}
	else{
		return 0;
 80006f0:	2300      	movs	r3, #0
	}
}
 80006f2:	0018      	movs	r0, r3
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	50000800 	.word	0x50000800

080006fc <leddriver_init>:
 *  Created on: Aug 13, 2023
 *      Author: brknu
 */
#include "stm32l0xx_hal.h"

void leddriver_init(void){
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0

	RCC -> IOPENR |= (1<<0);
 8000700:	4b18      	ldr	r3, [pc, #96]	; (8000764 <leddriver_init+0x68>)
 8000702:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000704:	4b17      	ldr	r3, [pc, #92]	; (8000764 <leddriver_init+0x68>)
 8000706:	2101      	movs	r1, #1
 8000708:	430a      	orrs	r2, r1
 800070a:	62da      	str	r2, [r3, #44]	; 0x2c
	GPIOA -> MODER |= (1<<10);
 800070c:	23a0      	movs	r3, #160	; 0xa0
 800070e:	05db      	lsls	r3, r3, #23
 8000710:	681a      	ldr	r2, [r3, #0]
 8000712:	23a0      	movs	r3, #160	; 0xa0
 8000714:	05db      	lsls	r3, r3, #23
 8000716:	2180      	movs	r1, #128	; 0x80
 8000718:	00c9      	lsls	r1, r1, #3
 800071a:	430a      	orrs	r2, r1
 800071c:	601a      	str	r2, [r3, #0]
	GPIOA -> MODER &= ~(1<<11);
 800071e:	23a0      	movs	r3, #160	; 0xa0
 8000720:	05db      	lsls	r3, r3, #23
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	23a0      	movs	r3, #160	; 0xa0
 8000726:	05db      	lsls	r3, r3, #23
 8000728:	490f      	ldr	r1, [pc, #60]	; (8000768 <leddriver_init+0x6c>)
 800072a:	400a      	ands	r2, r1
 800072c:	601a      	str	r2, [r3, #0]

	GPIOA -> OTYPER &= ~(1<<5);
 800072e:	23a0      	movs	r3, #160	; 0xa0
 8000730:	05db      	lsls	r3, r3, #23
 8000732:	685a      	ldr	r2, [r3, #4]
 8000734:	23a0      	movs	r3, #160	; 0xa0
 8000736:	05db      	lsls	r3, r3, #23
 8000738:	2120      	movs	r1, #32
 800073a:	438a      	bics	r2, r1
 800073c:	605a      	str	r2, [r3, #4]

	GPIOA -> OSPEEDR &= ~(1<<10);
 800073e:	23a0      	movs	r3, #160	; 0xa0
 8000740:	05db      	lsls	r3, r3, #23
 8000742:	689a      	ldr	r2, [r3, #8]
 8000744:	23a0      	movs	r3, #160	; 0xa0
 8000746:	05db      	lsls	r3, r3, #23
 8000748:	4908      	ldr	r1, [pc, #32]	; (800076c <leddriver_init+0x70>)
 800074a:	400a      	ands	r2, r1
 800074c:	609a      	str	r2, [r3, #8]
	GPIOA -> OSPEEDR &= ~(1<<11);
 800074e:	23a0      	movs	r3, #160	; 0xa0
 8000750:	05db      	lsls	r3, r3, #23
 8000752:	689a      	ldr	r2, [r3, #8]
 8000754:	23a0      	movs	r3, #160	; 0xa0
 8000756:	05db      	lsls	r3, r3, #23
 8000758:	4903      	ldr	r1, [pc, #12]	; (8000768 <leddriver_init+0x6c>)
 800075a:	400a      	ands	r2, r1
 800075c:	609a      	str	r2, [r3, #8]
}
 800075e:	46c0      	nop			; (mov r8, r8)
 8000760:	46bd      	mov	sp, r7
 8000762:	bd80      	pop	{r7, pc}
 8000764:	40021000 	.word	0x40021000
 8000768:	fffff7ff 	.word	0xfffff7ff
 800076c:	fffffbff 	.word	0xfffffbff

08000770 <leddriver_on>:


void leddriver_on(void){
 8000770:	b580      	push	{r7, lr}
 8000772:	af00      	add	r7, sp, #0
	GPIOA -> ODR |= (1<<5);
 8000774:	23a0      	movs	r3, #160	; 0xa0
 8000776:	05db      	lsls	r3, r3, #23
 8000778:	695a      	ldr	r2, [r3, #20]
 800077a:	23a0      	movs	r3, #160	; 0xa0
 800077c:	05db      	lsls	r3, r3, #23
 800077e:	2120      	movs	r1, #32
 8000780:	430a      	orrs	r2, r1
 8000782:	615a      	str	r2, [r3, #20]
}
 8000784:	46c0      	nop			; (mov r8, r8)
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}

0800078a <leddriver_off>:


void leddriver_off(void){
 800078a:	b580      	push	{r7, lr}
 800078c:	af00      	add	r7, sp, #0
	GPIOA -> ODR &= ~(1<<5);
 800078e:	23a0      	movs	r3, #160	; 0xa0
 8000790:	05db      	lsls	r3, r3, #23
 8000792:	695a      	ldr	r2, [r3, #20]
 8000794:	23a0      	movs	r3, #160	; 0xa0
 8000796:	05db      	lsls	r3, r3, #23
 8000798:	2120      	movs	r1, #32
 800079a:	438a      	bics	r2, r1
 800079c:	615a      	str	r2, [r3, #20]
}
 800079e:	46c0      	nop			; (mov r8, r8)
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}

080007a4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	b082      	sub	sp, #8
 80007a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80007aa:	1dfb      	adds	r3, r7, #7
 80007ac:	2200      	movs	r2, #0
 80007ae:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 80007b0:	4b0b      	ldr	r3, [pc, #44]	; (80007e0 <HAL_Init+0x3c>)
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	4b0a      	ldr	r3, [pc, #40]	; (80007e0 <HAL_Init+0x3c>)
 80007b6:	2140      	movs	r1, #64	; 0x40
 80007b8:	430a      	orrs	r2, r1
 80007ba:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80007bc:	2000      	movs	r0, #0
 80007be:	f000 f811 	bl	80007e4 <HAL_InitTick>
 80007c2:	1e03      	subs	r3, r0, #0
 80007c4:	d003      	beq.n	80007ce <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 80007c6:	1dfb      	adds	r3, r7, #7
 80007c8:	2201      	movs	r2, #1
 80007ca:	701a      	strb	r2, [r3, #0]
 80007cc:	e001      	b.n	80007d2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80007ce:	f7ff fef3 	bl	80005b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80007d2:	1dfb      	adds	r3, r7, #7
 80007d4:	781b      	ldrb	r3, [r3, #0]
}
 80007d6:	0018      	movs	r0, r3
 80007d8:	46bd      	mov	sp, r7
 80007da:	b002      	add	sp, #8
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	40022000 	.word	0x40022000

080007e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007e4:	b590      	push	{r4, r7, lr}
 80007e6:	b083      	sub	sp, #12
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007ec:	4b14      	ldr	r3, [pc, #80]	; (8000840 <HAL_InitTick+0x5c>)
 80007ee:	681c      	ldr	r4, [r3, #0]
 80007f0:	4b14      	ldr	r3, [pc, #80]	; (8000844 <HAL_InitTick+0x60>)
 80007f2:	781b      	ldrb	r3, [r3, #0]
 80007f4:	0019      	movs	r1, r3
 80007f6:	23fa      	movs	r3, #250	; 0xfa
 80007f8:	0098      	lsls	r0, r3, #2
 80007fa:	f7ff fc85 	bl	8000108 <__udivsi3>
 80007fe:	0003      	movs	r3, r0
 8000800:	0019      	movs	r1, r3
 8000802:	0020      	movs	r0, r4
 8000804:	f7ff fc80 	bl	8000108 <__udivsi3>
 8000808:	0003      	movs	r3, r0
 800080a:	0018      	movs	r0, r3
 800080c:	f000 f8e1 	bl	80009d2 <HAL_SYSTICK_Config>
 8000810:	1e03      	subs	r3, r0, #0
 8000812:	d001      	beq.n	8000818 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000814:	2301      	movs	r3, #1
 8000816:	e00f      	b.n	8000838 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2b03      	cmp	r3, #3
 800081c:	d80b      	bhi.n	8000836 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800081e:	6879      	ldr	r1, [r7, #4]
 8000820:	2301      	movs	r3, #1
 8000822:	425b      	negs	r3, r3
 8000824:	2200      	movs	r2, #0
 8000826:	0018      	movs	r0, r3
 8000828:	f000 f8be 	bl	80009a8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800082c:	4b06      	ldr	r3, [pc, #24]	; (8000848 <HAL_InitTick+0x64>)
 800082e:	687a      	ldr	r2, [r7, #4]
 8000830:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000832:	2300      	movs	r3, #0
 8000834:	e000      	b.n	8000838 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000836:	2301      	movs	r3, #1
}
 8000838:	0018      	movs	r0, r3
 800083a:	46bd      	mov	sp, r7
 800083c:	b003      	add	sp, #12
 800083e:	bd90      	pop	{r4, r7, pc}
 8000840:	20000000 	.word	0x20000000
 8000844:	20000008 	.word	0x20000008
 8000848:	20000004 	.word	0x20000004

0800084c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000850:	4b05      	ldr	r3, [pc, #20]	; (8000868 <HAL_IncTick+0x1c>)
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	001a      	movs	r2, r3
 8000856:	4b05      	ldr	r3, [pc, #20]	; (800086c <HAL_IncTick+0x20>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	18d2      	adds	r2, r2, r3
 800085c:	4b03      	ldr	r3, [pc, #12]	; (800086c <HAL_IncTick+0x20>)
 800085e:	601a      	str	r2, [r3, #0]
}
 8000860:	46c0      	nop			; (mov r8, r8)
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	46c0      	nop			; (mov r8, r8)
 8000868:	20000008 	.word	0x20000008
 800086c:	20000028 	.word	0x20000028

08000870 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  return uwTick;
 8000874:	4b02      	ldr	r3, [pc, #8]	; (8000880 <HAL_GetTick+0x10>)
 8000876:	681b      	ldr	r3, [r3, #0]
}
 8000878:	0018      	movs	r0, r3
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	46c0      	nop			; (mov r8, r8)
 8000880:	20000028 	.word	0x20000028

08000884 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000884:	b590      	push	{r4, r7, lr}
 8000886:	b083      	sub	sp, #12
 8000888:	af00      	add	r7, sp, #0
 800088a:	0002      	movs	r2, r0
 800088c:	6039      	str	r1, [r7, #0]
 800088e:	1dfb      	adds	r3, r7, #7
 8000890:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000892:	1dfb      	adds	r3, r7, #7
 8000894:	781b      	ldrb	r3, [r3, #0]
 8000896:	2b7f      	cmp	r3, #127	; 0x7f
 8000898:	d828      	bhi.n	80008ec <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800089a:	4a2f      	ldr	r2, [pc, #188]	; (8000958 <__NVIC_SetPriority+0xd4>)
 800089c:	1dfb      	adds	r3, r7, #7
 800089e:	781b      	ldrb	r3, [r3, #0]
 80008a0:	b25b      	sxtb	r3, r3
 80008a2:	089b      	lsrs	r3, r3, #2
 80008a4:	33c0      	adds	r3, #192	; 0xc0
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	589b      	ldr	r3, [r3, r2]
 80008aa:	1dfa      	adds	r2, r7, #7
 80008ac:	7812      	ldrb	r2, [r2, #0]
 80008ae:	0011      	movs	r1, r2
 80008b0:	2203      	movs	r2, #3
 80008b2:	400a      	ands	r2, r1
 80008b4:	00d2      	lsls	r2, r2, #3
 80008b6:	21ff      	movs	r1, #255	; 0xff
 80008b8:	4091      	lsls	r1, r2
 80008ba:	000a      	movs	r2, r1
 80008bc:	43d2      	mvns	r2, r2
 80008be:	401a      	ands	r2, r3
 80008c0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	019b      	lsls	r3, r3, #6
 80008c6:	22ff      	movs	r2, #255	; 0xff
 80008c8:	401a      	ands	r2, r3
 80008ca:	1dfb      	adds	r3, r7, #7
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	0018      	movs	r0, r3
 80008d0:	2303      	movs	r3, #3
 80008d2:	4003      	ands	r3, r0
 80008d4:	00db      	lsls	r3, r3, #3
 80008d6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008d8:	481f      	ldr	r0, [pc, #124]	; (8000958 <__NVIC_SetPriority+0xd4>)
 80008da:	1dfb      	adds	r3, r7, #7
 80008dc:	781b      	ldrb	r3, [r3, #0]
 80008de:	b25b      	sxtb	r3, r3
 80008e0:	089b      	lsrs	r3, r3, #2
 80008e2:	430a      	orrs	r2, r1
 80008e4:	33c0      	adds	r3, #192	; 0xc0
 80008e6:	009b      	lsls	r3, r3, #2
 80008e8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80008ea:	e031      	b.n	8000950 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80008ec:	4a1b      	ldr	r2, [pc, #108]	; (800095c <__NVIC_SetPriority+0xd8>)
 80008ee:	1dfb      	adds	r3, r7, #7
 80008f0:	781b      	ldrb	r3, [r3, #0]
 80008f2:	0019      	movs	r1, r3
 80008f4:	230f      	movs	r3, #15
 80008f6:	400b      	ands	r3, r1
 80008f8:	3b08      	subs	r3, #8
 80008fa:	089b      	lsrs	r3, r3, #2
 80008fc:	3306      	adds	r3, #6
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	18d3      	adds	r3, r2, r3
 8000902:	3304      	adds	r3, #4
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	1dfa      	adds	r2, r7, #7
 8000908:	7812      	ldrb	r2, [r2, #0]
 800090a:	0011      	movs	r1, r2
 800090c:	2203      	movs	r2, #3
 800090e:	400a      	ands	r2, r1
 8000910:	00d2      	lsls	r2, r2, #3
 8000912:	21ff      	movs	r1, #255	; 0xff
 8000914:	4091      	lsls	r1, r2
 8000916:	000a      	movs	r2, r1
 8000918:	43d2      	mvns	r2, r2
 800091a:	401a      	ands	r2, r3
 800091c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800091e:	683b      	ldr	r3, [r7, #0]
 8000920:	019b      	lsls	r3, r3, #6
 8000922:	22ff      	movs	r2, #255	; 0xff
 8000924:	401a      	ands	r2, r3
 8000926:	1dfb      	adds	r3, r7, #7
 8000928:	781b      	ldrb	r3, [r3, #0]
 800092a:	0018      	movs	r0, r3
 800092c:	2303      	movs	r3, #3
 800092e:	4003      	ands	r3, r0
 8000930:	00db      	lsls	r3, r3, #3
 8000932:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000934:	4809      	ldr	r0, [pc, #36]	; (800095c <__NVIC_SetPriority+0xd8>)
 8000936:	1dfb      	adds	r3, r7, #7
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	001c      	movs	r4, r3
 800093c:	230f      	movs	r3, #15
 800093e:	4023      	ands	r3, r4
 8000940:	3b08      	subs	r3, #8
 8000942:	089b      	lsrs	r3, r3, #2
 8000944:	430a      	orrs	r2, r1
 8000946:	3306      	adds	r3, #6
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	18c3      	adds	r3, r0, r3
 800094c:	3304      	adds	r3, #4
 800094e:	601a      	str	r2, [r3, #0]
}
 8000950:	46c0      	nop			; (mov r8, r8)
 8000952:	46bd      	mov	sp, r7
 8000954:	b003      	add	sp, #12
 8000956:	bd90      	pop	{r4, r7, pc}
 8000958:	e000e100 	.word	0xe000e100
 800095c:	e000ed00 	.word	0xe000ed00

08000960 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	1e5a      	subs	r2, r3, #1
 800096c:	2380      	movs	r3, #128	; 0x80
 800096e:	045b      	lsls	r3, r3, #17
 8000970:	429a      	cmp	r2, r3
 8000972:	d301      	bcc.n	8000978 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000974:	2301      	movs	r3, #1
 8000976:	e010      	b.n	800099a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000978:	4b0a      	ldr	r3, [pc, #40]	; (80009a4 <SysTick_Config+0x44>)
 800097a:	687a      	ldr	r2, [r7, #4]
 800097c:	3a01      	subs	r2, #1
 800097e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000980:	2301      	movs	r3, #1
 8000982:	425b      	negs	r3, r3
 8000984:	2103      	movs	r1, #3
 8000986:	0018      	movs	r0, r3
 8000988:	f7ff ff7c 	bl	8000884 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800098c:	4b05      	ldr	r3, [pc, #20]	; (80009a4 <SysTick_Config+0x44>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000992:	4b04      	ldr	r3, [pc, #16]	; (80009a4 <SysTick_Config+0x44>)
 8000994:	2207      	movs	r2, #7
 8000996:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000998:	2300      	movs	r3, #0
}
 800099a:	0018      	movs	r0, r3
 800099c:	46bd      	mov	sp, r7
 800099e:	b002      	add	sp, #8
 80009a0:	bd80      	pop	{r7, pc}
 80009a2:	46c0      	nop			; (mov r8, r8)
 80009a4:	e000e010 	.word	0xe000e010

080009a8 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b084      	sub	sp, #16
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	60b9      	str	r1, [r7, #8]
 80009b0:	607a      	str	r2, [r7, #4]
 80009b2:	210f      	movs	r1, #15
 80009b4:	187b      	adds	r3, r7, r1
 80009b6:	1c02      	adds	r2, r0, #0
 80009b8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80009ba:	68ba      	ldr	r2, [r7, #8]
 80009bc:	187b      	adds	r3, r7, r1
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	b25b      	sxtb	r3, r3
 80009c2:	0011      	movs	r1, r2
 80009c4:	0018      	movs	r0, r3
 80009c6:	f7ff ff5d 	bl	8000884 <__NVIC_SetPriority>
}
 80009ca:	46c0      	nop			; (mov r8, r8)
 80009cc:	46bd      	mov	sp, r7
 80009ce:	b004      	add	sp, #16
 80009d0:	bd80      	pop	{r7, pc}

080009d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80009d2:	b580      	push	{r7, lr}
 80009d4:	b082      	sub	sp, #8
 80009d6:	af00      	add	r7, sp, #0
 80009d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	0018      	movs	r0, r3
 80009de:	f7ff ffbf 	bl	8000960 <SysTick_Config>
 80009e2:	0003      	movs	r3, r0
}
 80009e4:	0018      	movs	r0, r3
 80009e6:	46bd      	mov	sp, r7
 80009e8:	b002      	add	sp, #8
 80009ea:	bd80      	pop	{r7, pc}

080009ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80009ec:	b5b0      	push	{r4, r5, r7, lr}
 80009ee:	b08a      	sub	sp, #40	; 0x28
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d102      	bne.n	8000a00 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80009fa:	2301      	movs	r3, #1
 80009fc:	f000 fb6c 	bl	80010d8 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a00:	4bc8      	ldr	r3, [pc, #800]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a02:	68db      	ldr	r3, [r3, #12]
 8000a04:	220c      	movs	r2, #12
 8000a06:	4013      	ands	r3, r2
 8000a08:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a0a:	4bc6      	ldr	r3, [pc, #792]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a0c:	68da      	ldr	r2, [r3, #12]
 8000a0e:	2380      	movs	r3, #128	; 0x80
 8000a10:	025b      	lsls	r3, r3, #9
 8000a12:	4013      	ands	r3, r2
 8000a14:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	2201      	movs	r2, #1
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	d100      	bne.n	8000a22 <HAL_RCC_OscConfig+0x36>
 8000a20:	e07d      	b.n	8000b1e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000a22:	69fb      	ldr	r3, [r7, #28]
 8000a24:	2b08      	cmp	r3, #8
 8000a26:	d007      	beq.n	8000a38 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000a28:	69fb      	ldr	r3, [r7, #28]
 8000a2a:	2b0c      	cmp	r3, #12
 8000a2c:	d112      	bne.n	8000a54 <HAL_RCC_OscConfig+0x68>
 8000a2e:	69ba      	ldr	r2, [r7, #24]
 8000a30:	2380      	movs	r3, #128	; 0x80
 8000a32:	025b      	lsls	r3, r3, #9
 8000a34:	429a      	cmp	r2, r3
 8000a36:	d10d      	bne.n	8000a54 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000a38:	4bba      	ldr	r3, [pc, #744]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a3a:	681a      	ldr	r2, [r3, #0]
 8000a3c:	2380      	movs	r3, #128	; 0x80
 8000a3e:	029b      	lsls	r3, r3, #10
 8000a40:	4013      	ands	r3, r2
 8000a42:	d100      	bne.n	8000a46 <HAL_RCC_OscConfig+0x5a>
 8000a44:	e06a      	b.n	8000b1c <HAL_RCC_OscConfig+0x130>
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	685b      	ldr	r3, [r3, #4]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d166      	bne.n	8000b1c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8000a4e:	2301      	movs	r3, #1
 8000a50:	f000 fb42 	bl	80010d8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	685a      	ldr	r2, [r3, #4]
 8000a58:	2380      	movs	r3, #128	; 0x80
 8000a5a:	025b      	lsls	r3, r3, #9
 8000a5c:	429a      	cmp	r2, r3
 8000a5e:	d107      	bne.n	8000a70 <HAL_RCC_OscConfig+0x84>
 8000a60:	4bb0      	ldr	r3, [pc, #704]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a62:	681a      	ldr	r2, [r3, #0]
 8000a64:	4baf      	ldr	r3, [pc, #700]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a66:	2180      	movs	r1, #128	; 0x80
 8000a68:	0249      	lsls	r1, r1, #9
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	601a      	str	r2, [r3, #0]
 8000a6e:	e027      	b.n	8000ac0 <HAL_RCC_OscConfig+0xd4>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	685a      	ldr	r2, [r3, #4]
 8000a74:	23a0      	movs	r3, #160	; 0xa0
 8000a76:	02db      	lsls	r3, r3, #11
 8000a78:	429a      	cmp	r2, r3
 8000a7a:	d10e      	bne.n	8000a9a <HAL_RCC_OscConfig+0xae>
 8000a7c:	4ba9      	ldr	r3, [pc, #676]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a7e:	681a      	ldr	r2, [r3, #0]
 8000a80:	4ba8      	ldr	r3, [pc, #672]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a82:	2180      	movs	r1, #128	; 0x80
 8000a84:	02c9      	lsls	r1, r1, #11
 8000a86:	430a      	orrs	r2, r1
 8000a88:	601a      	str	r2, [r3, #0]
 8000a8a:	4ba6      	ldr	r3, [pc, #664]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a8c:	681a      	ldr	r2, [r3, #0]
 8000a8e:	4ba5      	ldr	r3, [pc, #660]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a90:	2180      	movs	r1, #128	; 0x80
 8000a92:	0249      	lsls	r1, r1, #9
 8000a94:	430a      	orrs	r2, r1
 8000a96:	601a      	str	r2, [r3, #0]
 8000a98:	e012      	b.n	8000ac0 <HAL_RCC_OscConfig+0xd4>
 8000a9a:	4ba2      	ldr	r3, [pc, #648]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000a9c:	681a      	ldr	r2, [r3, #0]
 8000a9e:	4ba1      	ldr	r3, [pc, #644]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000aa0:	49a1      	ldr	r1, [pc, #644]	; (8000d28 <HAL_RCC_OscConfig+0x33c>)
 8000aa2:	400a      	ands	r2, r1
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	4b9f      	ldr	r3, [pc, #636]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	2380      	movs	r3, #128	; 0x80
 8000aac:	025b      	lsls	r3, r3, #9
 8000aae:	4013      	ands	r3, r2
 8000ab0:	60fb      	str	r3, [r7, #12]
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	4b9b      	ldr	r3, [pc, #620]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000ab6:	681a      	ldr	r2, [r3, #0]
 8000ab8:	4b9a      	ldr	r3, [pc, #616]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000aba:	499c      	ldr	r1, [pc, #624]	; (8000d2c <HAL_RCC_OscConfig+0x340>)
 8000abc:	400a      	ands	r2, r1
 8000abe:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d014      	beq.n	8000af2 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ac8:	f7ff fed2 	bl	8000870 <HAL_GetTick>
 8000acc:	0003      	movs	r3, r0
 8000ace:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ad0:	e008      	b.n	8000ae4 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000ad2:	f7ff fecd 	bl	8000870 <HAL_GetTick>
 8000ad6:	0002      	movs	r2, r0
 8000ad8:	697b      	ldr	r3, [r7, #20]
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	2b64      	cmp	r3, #100	; 0x64
 8000ade:	d901      	bls.n	8000ae4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 8000ae0:	2303      	movs	r3, #3
 8000ae2:	e2f9      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8000ae4:	4b8f      	ldr	r3, [pc, #572]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	2380      	movs	r3, #128	; 0x80
 8000aea:	029b      	lsls	r3, r3, #10
 8000aec:	4013      	ands	r3, r2
 8000aee:	d0f0      	beq.n	8000ad2 <HAL_RCC_OscConfig+0xe6>
 8000af0:	e015      	b.n	8000b1e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000af2:	f7ff febd 	bl	8000870 <HAL_GetTick>
 8000af6:	0003      	movs	r3, r0
 8000af8:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000afa:	e008      	b.n	8000b0e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000afc:	f7ff feb8 	bl	8000870 <HAL_GetTick>
 8000b00:	0002      	movs	r2, r0
 8000b02:	697b      	ldr	r3, [r7, #20]
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	2b64      	cmp	r3, #100	; 0x64
 8000b08:	d901      	bls.n	8000b0e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8000b0a:	2303      	movs	r3, #3
 8000b0c:	e2e4      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8000b0e:	4b85      	ldr	r3, [pc, #532]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000b10:	681a      	ldr	r2, [r3, #0]
 8000b12:	2380      	movs	r3, #128	; 0x80
 8000b14:	029b      	lsls	r3, r3, #10
 8000b16:	4013      	ands	r3, r2
 8000b18:	d1f0      	bne.n	8000afc <HAL_RCC_OscConfig+0x110>
 8000b1a:	e000      	b.n	8000b1e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b1c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	2202      	movs	r2, #2
 8000b24:	4013      	ands	r3, r2
 8000b26:	d100      	bne.n	8000b2a <HAL_RCC_OscConfig+0x13e>
 8000b28:	e099      	b.n	8000c5e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	68db      	ldr	r3, [r3, #12]
 8000b2e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8000b30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b32:	2220      	movs	r2, #32
 8000b34:	4013      	ands	r3, r2
 8000b36:	d009      	beq.n	8000b4c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8000b38:	4b7a      	ldr	r3, [pc, #488]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000b3a:	681a      	ldr	r2, [r3, #0]
 8000b3c:	4b79      	ldr	r3, [pc, #484]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000b3e:	2120      	movs	r1, #32
 8000b40:	430a      	orrs	r2, r1
 8000b42:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8000b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b46:	2220      	movs	r2, #32
 8000b48:	4393      	bics	r3, r2
 8000b4a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b4c:	69fb      	ldr	r3, [r7, #28]
 8000b4e:	2b04      	cmp	r3, #4
 8000b50:	d005      	beq.n	8000b5e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000b52:	69fb      	ldr	r3, [r7, #28]
 8000b54:	2b0c      	cmp	r3, #12
 8000b56:	d13e      	bne.n	8000bd6 <HAL_RCC_OscConfig+0x1ea>
 8000b58:	69bb      	ldr	r3, [r7, #24]
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d13b      	bne.n	8000bd6 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8000b5e:	4b71      	ldr	r3, [pc, #452]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	2204      	movs	r2, #4
 8000b64:	4013      	ands	r3, r2
 8000b66:	d004      	beq.n	8000b72 <HAL_RCC_OscConfig+0x186>
 8000b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d101      	bne.n	8000b72 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8000b6e:	2301      	movs	r3, #1
 8000b70:	e2b2      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000b72:	4b6c      	ldr	r3, [pc, #432]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000b74:	685b      	ldr	r3, [r3, #4]
 8000b76:	4a6e      	ldr	r2, [pc, #440]	; (8000d30 <HAL_RCC_OscConfig+0x344>)
 8000b78:	4013      	ands	r3, r2
 8000b7a:	0019      	movs	r1, r3
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	691b      	ldr	r3, [r3, #16]
 8000b80:	021a      	lsls	r2, r3, #8
 8000b82:	4b68      	ldr	r3, [pc, #416]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000b84:	430a      	orrs	r2, r1
 8000b86:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000b88:	4b66      	ldr	r3, [pc, #408]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	2209      	movs	r2, #9
 8000b8e:	4393      	bics	r3, r2
 8000b90:	0019      	movs	r1, r3
 8000b92:	4b64      	ldr	r3, [pc, #400]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000b94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b96:	430a      	orrs	r2, r1
 8000b98:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000b9a:	f000 fbeb 	bl	8001374 <HAL_RCC_GetSysClockFreq>
 8000b9e:	0001      	movs	r1, r0
 8000ba0:	4b60      	ldr	r3, [pc, #384]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	091b      	lsrs	r3, r3, #4
 8000ba6:	220f      	movs	r2, #15
 8000ba8:	4013      	ands	r3, r2
 8000baa:	4a62      	ldr	r2, [pc, #392]	; (8000d34 <HAL_RCC_OscConfig+0x348>)
 8000bac:	5cd3      	ldrb	r3, [r2, r3]
 8000bae:	000a      	movs	r2, r1
 8000bb0:	40da      	lsrs	r2, r3
 8000bb2:	4b61      	ldr	r3, [pc, #388]	; (8000d38 <HAL_RCC_OscConfig+0x34c>)
 8000bb4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8000bb6:	4b61      	ldr	r3, [pc, #388]	; (8000d3c <HAL_RCC_OscConfig+0x350>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	2513      	movs	r5, #19
 8000bbc:	197c      	adds	r4, r7, r5
 8000bbe:	0018      	movs	r0, r3
 8000bc0:	f7ff fe10 	bl	80007e4 <HAL_InitTick>
 8000bc4:	0003      	movs	r3, r0
 8000bc6:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8000bc8:	197b      	adds	r3, r7, r5
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d046      	beq.n	8000c5e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 8000bd0:	197b      	adds	r3, r7, r5
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	e280      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8000bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d027      	beq.n	8000c2c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8000bdc:	4b51      	ldr	r3, [pc, #324]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	2209      	movs	r2, #9
 8000be2:	4393      	bics	r3, r2
 8000be4:	0019      	movs	r1, r3
 8000be6:	4b4f      	ldr	r3, [pc, #316]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000be8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000bea:	430a      	orrs	r2, r1
 8000bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bee:	f7ff fe3f 	bl	8000870 <HAL_GetTick>
 8000bf2:	0003      	movs	r3, r0
 8000bf4:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000bf6:	e008      	b.n	8000c0a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000bf8:	f7ff fe3a 	bl	8000870 <HAL_GetTick>
 8000bfc:	0002      	movs	r2, r0
 8000bfe:	697b      	ldr	r3, [r7, #20]
 8000c00:	1ad3      	subs	r3, r2, r3
 8000c02:	2b02      	cmp	r3, #2
 8000c04:	d901      	bls.n	8000c0a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8000c06:	2303      	movs	r3, #3
 8000c08:	e266      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8000c0a:	4b46      	ldr	r3, [pc, #280]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	2204      	movs	r2, #4
 8000c10:	4013      	ands	r3, r2
 8000c12:	d0f1      	beq.n	8000bf8 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c14:	4b43      	ldr	r3, [pc, #268]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	4a45      	ldr	r2, [pc, #276]	; (8000d30 <HAL_RCC_OscConfig+0x344>)
 8000c1a:	4013      	ands	r3, r2
 8000c1c:	0019      	movs	r1, r3
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	691b      	ldr	r3, [r3, #16]
 8000c22:	021a      	lsls	r2, r3, #8
 8000c24:	4b3f      	ldr	r3, [pc, #252]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c26:	430a      	orrs	r2, r1
 8000c28:	605a      	str	r2, [r3, #4]
 8000c2a:	e018      	b.n	8000c5e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c2c:	4b3d      	ldr	r3, [pc, #244]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c2e:	681a      	ldr	r2, [r3, #0]
 8000c30:	4b3c      	ldr	r3, [pc, #240]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c32:	2101      	movs	r1, #1
 8000c34:	438a      	bics	r2, r1
 8000c36:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c38:	f7ff fe1a 	bl	8000870 <HAL_GetTick>
 8000c3c:	0003      	movs	r3, r0
 8000c3e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000c40:	e008      	b.n	8000c54 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c42:	f7ff fe15 	bl	8000870 <HAL_GetTick>
 8000c46:	0002      	movs	r2, r0
 8000c48:	697b      	ldr	r3, [r7, #20]
 8000c4a:	1ad3      	subs	r3, r2, r3
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d901      	bls.n	8000c54 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8000c50:	2303      	movs	r3, #3
 8000c52:	e241      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8000c54:	4b33      	ldr	r3, [pc, #204]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2204      	movs	r2, #4
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	d1f1      	bne.n	8000c42 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	2210      	movs	r2, #16
 8000c64:	4013      	ands	r3, r2
 8000c66:	d100      	bne.n	8000c6a <HAL_RCC_OscConfig+0x27e>
 8000c68:	e0a1      	b.n	8000dae <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000c6a:	69fb      	ldr	r3, [r7, #28]
 8000c6c:	2b00      	cmp	r3, #0
 8000c6e:	d140      	bne.n	8000cf2 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c70:	4b2c      	ldr	r3, [pc, #176]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	2380      	movs	r3, #128	; 0x80
 8000c76:	009b      	lsls	r3, r3, #2
 8000c78:	4013      	ands	r3, r2
 8000c7a:	d005      	beq.n	8000c88 <HAL_RCC_OscConfig+0x29c>
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	699b      	ldr	r3, [r3, #24]
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d101      	bne.n	8000c88 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8000c84:	2301      	movs	r3, #1
 8000c86:	e227      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c88:	4b26      	ldr	r3, [pc, #152]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c8a:	685b      	ldr	r3, [r3, #4]
 8000c8c:	4a2c      	ldr	r2, [pc, #176]	; (8000d40 <HAL_RCC_OscConfig+0x354>)
 8000c8e:	4013      	ands	r3, r2
 8000c90:	0019      	movs	r1, r3
 8000c92:	687b      	ldr	r3, [r7, #4]
 8000c94:	6a1a      	ldr	r2, [r3, #32]
 8000c96:	4b23      	ldr	r3, [pc, #140]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c98:	430a      	orrs	r2, r1
 8000c9a:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c9c:	4b21      	ldr	r3, [pc, #132]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	021b      	lsls	r3, r3, #8
 8000ca2:	0a19      	lsrs	r1, r3, #8
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	69db      	ldr	r3, [r3, #28]
 8000ca8:	061a      	lsls	r2, r3, #24
 8000caa:	4b1e      	ldr	r3, [pc, #120]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000cac:	430a      	orrs	r2, r1
 8000cae:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6a1b      	ldr	r3, [r3, #32]
 8000cb4:	0b5b      	lsrs	r3, r3, #13
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	2280      	movs	r2, #128	; 0x80
 8000cba:	0212      	lsls	r2, r2, #8
 8000cbc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8000cbe:	4b19      	ldr	r3, [pc, #100]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	091b      	lsrs	r3, r3, #4
 8000cc4:	210f      	movs	r1, #15
 8000cc6:	400b      	ands	r3, r1
 8000cc8:	491a      	ldr	r1, [pc, #104]	; (8000d34 <HAL_RCC_OscConfig+0x348>)
 8000cca:	5ccb      	ldrb	r3, [r1, r3]
 8000ccc:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8000cce:	4b1a      	ldr	r3, [pc, #104]	; (8000d38 <HAL_RCC_OscConfig+0x34c>)
 8000cd0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8000cd2:	4b1a      	ldr	r3, [pc, #104]	; (8000d3c <HAL_RCC_OscConfig+0x350>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	2513      	movs	r5, #19
 8000cd8:	197c      	adds	r4, r7, r5
 8000cda:	0018      	movs	r0, r3
 8000cdc:	f7ff fd82 	bl	80007e4 <HAL_InitTick>
 8000ce0:	0003      	movs	r3, r0
 8000ce2:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8000ce4:	197b      	adds	r3, r7, r5
 8000ce6:	781b      	ldrb	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d060      	beq.n	8000dae <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 8000cec:	197b      	adds	r3, r7, r5
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	e1f2      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	699b      	ldr	r3, [r3, #24]
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d03f      	beq.n	8000d7a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000cfa:	4b0a      	ldr	r3, [pc, #40]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000cfc:	681a      	ldr	r2, [r3, #0]
 8000cfe:	4b09      	ldr	r3, [pc, #36]	; (8000d24 <HAL_RCC_OscConfig+0x338>)
 8000d00:	2180      	movs	r1, #128	; 0x80
 8000d02:	0049      	lsls	r1, r1, #1
 8000d04:	430a      	orrs	r2, r1
 8000d06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d08:	f7ff fdb2 	bl	8000870 <HAL_GetTick>
 8000d0c:	0003      	movs	r3, r0
 8000d0e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000d10:	e018      	b.n	8000d44 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d12:	f7ff fdad 	bl	8000870 <HAL_GetTick>
 8000d16:	0002      	movs	r2, r0
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	1ad3      	subs	r3, r2, r3
 8000d1c:	2b02      	cmp	r3, #2
 8000d1e:	d911      	bls.n	8000d44 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8000d20:	2303      	movs	r3, #3
 8000d22:	e1d9      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
 8000d24:	40021000 	.word	0x40021000
 8000d28:	fffeffff 	.word	0xfffeffff
 8000d2c:	fffbffff 	.word	0xfffbffff
 8000d30:	ffffe0ff 	.word	0xffffe0ff
 8000d34:	08001788 	.word	0x08001788
 8000d38:	20000000 	.word	0x20000000
 8000d3c:	20000004 	.word	0x20000004
 8000d40:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8000d44:	4bc9      	ldr	r3, [pc, #804]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000d46:	681a      	ldr	r2, [r3, #0]
 8000d48:	2380      	movs	r3, #128	; 0x80
 8000d4a:	009b      	lsls	r3, r3, #2
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	d0e0      	beq.n	8000d12 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d50:	4bc6      	ldr	r3, [pc, #792]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000d52:	685b      	ldr	r3, [r3, #4]
 8000d54:	4ac6      	ldr	r2, [pc, #792]	; (8001070 <HAL_RCC_OscConfig+0x684>)
 8000d56:	4013      	ands	r3, r2
 8000d58:	0019      	movs	r1, r3
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	6a1a      	ldr	r2, [r3, #32]
 8000d5e:	4bc3      	ldr	r3, [pc, #780]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000d60:	430a      	orrs	r2, r1
 8000d62:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d64:	4bc1      	ldr	r3, [pc, #772]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000d66:	685b      	ldr	r3, [r3, #4]
 8000d68:	021b      	lsls	r3, r3, #8
 8000d6a:	0a19      	lsrs	r1, r3, #8
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	69db      	ldr	r3, [r3, #28]
 8000d70:	061a      	lsls	r2, r3, #24
 8000d72:	4bbe      	ldr	r3, [pc, #760]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000d74:	430a      	orrs	r2, r1
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	e019      	b.n	8000dae <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000d7a:	4bbc      	ldr	r3, [pc, #752]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000d7c:	681a      	ldr	r2, [r3, #0]
 8000d7e:	4bbb      	ldr	r3, [pc, #748]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000d80:	49bc      	ldr	r1, [pc, #752]	; (8001074 <HAL_RCC_OscConfig+0x688>)
 8000d82:	400a      	ands	r2, r1
 8000d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d86:	f7ff fd73 	bl	8000870 <HAL_GetTick>
 8000d8a:	0003      	movs	r3, r0
 8000d8c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000d8e:	e008      	b.n	8000da2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d90:	f7ff fd6e 	bl	8000870 <HAL_GetTick>
 8000d94:	0002      	movs	r2, r0
 8000d96:	697b      	ldr	r3, [r7, #20]
 8000d98:	1ad3      	subs	r3, r2, r3
 8000d9a:	2b02      	cmp	r3, #2
 8000d9c:	d901      	bls.n	8000da2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8000d9e:	2303      	movs	r3, #3
 8000da0:	e19a      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8000da2:	4bb2      	ldr	r3, [pc, #712]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	2380      	movs	r3, #128	; 0x80
 8000da8:	009b      	lsls	r3, r3, #2
 8000daa:	4013      	ands	r3, r2
 8000dac:	d1f0      	bne.n	8000d90 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	2208      	movs	r2, #8
 8000db4:	4013      	ands	r3, r2
 8000db6:	d036      	beq.n	8000e26 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	695b      	ldr	r3, [r3, #20]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d019      	beq.n	8000df4 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000dc0:	4baa      	ldr	r3, [pc, #680]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000dc2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000dc4:	4ba9      	ldr	r3, [pc, #676]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000dc6:	2101      	movs	r1, #1
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000dcc:	f7ff fd50 	bl	8000870 <HAL_GetTick>
 8000dd0:	0003      	movs	r3, r0
 8000dd2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000dd4:	e008      	b.n	8000de8 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000dd6:	f7ff fd4b 	bl	8000870 <HAL_GetTick>
 8000dda:	0002      	movs	r2, r0
 8000ddc:	697b      	ldr	r3, [r7, #20]
 8000dde:	1ad3      	subs	r3, r2, r3
 8000de0:	2b02      	cmp	r3, #2
 8000de2:	d901      	bls.n	8000de8 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8000de4:	2303      	movs	r3, #3
 8000de6:	e177      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8000de8:	4ba0      	ldr	r3, [pc, #640]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000dea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000dec:	2202      	movs	r2, #2
 8000dee:	4013      	ands	r3, r2
 8000df0:	d0f1      	beq.n	8000dd6 <HAL_RCC_OscConfig+0x3ea>
 8000df2:	e018      	b.n	8000e26 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000df4:	4b9d      	ldr	r3, [pc, #628]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000df6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000df8:	4b9c      	ldr	r3, [pc, #624]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	438a      	bics	r2, r1
 8000dfe:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e00:	f7ff fd36 	bl	8000870 <HAL_GetTick>
 8000e04:	0003      	movs	r3, r0
 8000e06:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000e08:	e008      	b.n	8000e1c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000e0a:	f7ff fd31 	bl	8000870 <HAL_GetTick>
 8000e0e:	0002      	movs	r2, r0
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	2b02      	cmp	r3, #2
 8000e16:	d901      	bls.n	8000e1c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8000e18:	2303      	movs	r3, #3
 8000e1a:	e15d      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8000e1c:	4b93      	ldr	r3, [pc, #588]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000e1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e20:	2202      	movs	r2, #2
 8000e22:	4013      	ands	r3, r2
 8000e24:	d1f1      	bne.n	8000e0a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	2204      	movs	r2, #4
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	d100      	bne.n	8000e32 <HAL_RCC_OscConfig+0x446>
 8000e30:	e0ae      	b.n	8000f90 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e32:	2023      	movs	r0, #35	; 0x23
 8000e34:	183b      	adds	r3, r7, r0
 8000e36:	2200      	movs	r2, #0
 8000e38:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e3a:	4b8c      	ldr	r3, [pc, #560]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000e3c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e3e:	2380      	movs	r3, #128	; 0x80
 8000e40:	055b      	lsls	r3, r3, #21
 8000e42:	4013      	ands	r3, r2
 8000e44:	d109      	bne.n	8000e5a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e46:	4b89      	ldr	r3, [pc, #548]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000e48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000e4a:	4b88      	ldr	r3, [pc, #544]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000e4c:	2180      	movs	r1, #128	; 0x80
 8000e4e:	0549      	lsls	r1, r1, #21
 8000e50:	430a      	orrs	r2, r1
 8000e52:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8000e54:	183b      	adds	r3, r7, r0
 8000e56:	2201      	movs	r2, #1
 8000e58:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e5a:	4b87      	ldr	r3, [pc, #540]	; (8001078 <HAL_RCC_OscConfig+0x68c>)
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	2380      	movs	r3, #128	; 0x80
 8000e60:	005b      	lsls	r3, r3, #1
 8000e62:	4013      	ands	r3, r2
 8000e64:	d11a      	bne.n	8000e9c <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000e66:	4b84      	ldr	r3, [pc, #528]	; (8001078 <HAL_RCC_OscConfig+0x68c>)
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	4b83      	ldr	r3, [pc, #524]	; (8001078 <HAL_RCC_OscConfig+0x68c>)
 8000e6c:	2180      	movs	r1, #128	; 0x80
 8000e6e:	0049      	lsls	r1, r1, #1
 8000e70:	430a      	orrs	r2, r1
 8000e72:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000e74:	f7ff fcfc 	bl	8000870 <HAL_GetTick>
 8000e78:	0003      	movs	r3, r0
 8000e7a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e7c:	e008      	b.n	8000e90 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000e7e:	f7ff fcf7 	bl	8000870 <HAL_GetTick>
 8000e82:	0002      	movs	r2, r0
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	1ad3      	subs	r3, r2, r3
 8000e88:	2b64      	cmp	r3, #100	; 0x64
 8000e8a:	d901      	bls.n	8000e90 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8000e8c:	2303      	movs	r3, #3
 8000e8e:	e123      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e90:	4b79      	ldr	r3, [pc, #484]	; (8001078 <HAL_RCC_OscConfig+0x68c>)
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	2380      	movs	r3, #128	; 0x80
 8000e96:	005b      	lsls	r3, r3, #1
 8000e98:	4013      	ands	r3, r2
 8000e9a:	d0f0      	beq.n	8000e7e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	689a      	ldr	r2, [r3, #8]
 8000ea0:	2380      	movs	r3, #128	; 0x80
 8000ea2:	005b      	lsls	r3, r3, #1
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d107      	bne.n	8000eb8 <HAL_RCC_OscConfig+0x4cc>
 8000ea8:	4b70      	ldr	r3, [pc, #448]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000eaa:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000eac:	4b6f      	ldr	r3, [pc, #444]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000eae:	2180      	movs	r1, #128	; 0x80
 8000eb0:	0049      	lsls	r1, r1, #1
 8000eb2:	430a      	orrs	r2, r1
 8000eb4:	651a      	str	r2, [r3, #80]	; 0x50
 8000eb6:	e031      	b.n	8000f1c <HAL_RCC_OscConfig+0x530>
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	689b      	ldr	r3, [r3, #8]
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d10c      	bne.n	8000eda <HAL_RCC_OscConfig+0x4ee>
 8000ec0:	4b6a      	ldr	r3, [pc, #424]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000ec2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000ec4:	4b69      	ldr	r3, [pc, #420]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000ec6:	496b      	ldr	r1, [pc, #428]	; (8001074 <HAL_RCC_OscConfig+0x688>)
 8000ec8:	400a      	ands	r2, r1
 8000eca:	651a      	str	r2, [r3, #80]	; 0x50
 8000ecc:	4b67      	ldr	r3, [pc, #412]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000ece:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000ed0:	4b66      	ldr	r3, [pc, #408]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000ed2:	496a      	ldr	r1, [pc, #424]	; (800107c <HAL_RCC_OscConfig+0x690>)
 8000ed4:	400a      	ands	r2, r1
 8000ed6:	651a      	str	r2, [r3, #80]	; 0x50
 8000ed8:	e020      	b.n	8000f1c <HAL_RCC_OscConfig+0x530>
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689a      	ldr	r2, [r3, #8]
 8000ede:	23a0      	movs	r3, #160	; 0xa0
 8000ee0:	00db      	lsls	r3, r3, #3
 8000ee2:	429a      	cmp	r2, r3
 8000ee4:	d10e      	bne.n	8000f04 <HAL_RCC_OscConfig+0x518>
 8000ee6:	4b61      	ldr	r3, [pc, #388]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000ee8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000eea:	4b60      	ldr	r3, [pc, #384]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000eec:	2180      	movs	r1, #128	; 0x80
 8000eee:	00c9      	lsls	r1, r1, #3
 8000ef0:	430a      	orrs	r2, r1
 8000ef2:	651a      	str	r2, [r3, #80]	; 0x50
 8000ef4:	4b5d      	ldr	r3, [pc, #372]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000ef6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000ef8:	4b5c      	ldr	r3, [pc, #368]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000efa:	2180      	movs	r1, #128	; 0x80
 8000efc:	0049      	lsls	r1, r1, #1
 8000efe:	430a      	orrs	r2, r1
 8000f00:	651a      	str	r2, [r3, #80]	; 0x50
 8000f02:	e00b      	b.n	8000f1c <HAL_RCC_OscConfig+0x530>
 8000f04:	4b59      	ldr	r3, [pc, #356]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000f06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000f08:	4b58      	ldr	r3, [pc, #352]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000f0a:	495a      	ldr	r1, [pc, #360]	; (8001074 <HAL_RCC_OscConfig+0x688>)
 8000f0c:	400a      	ands	r2, r1
 8000f0e:	651a      	str	r2, [r3, #80]	; 0x50
 8000f10:	4b56      	ldr	r3, [pc, #344]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000f12:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000f14:	4b55      	ldr	r3, [pc, #340]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000f16:	4959      	ldr	r1, [pc, #356]	; (800107c <HAL_RCC_OscConfig+0x690>)
 8000f18:	400a      	ands	r2, r1
 8000f1a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	689b      	ldr	r3, [r3, #8]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d015      	beq.n	8000f50 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f24:	f7ff fca4 	bl	8000870 <HAL_GetTick>
 8000f28:	0003      	movs	r3, r0
 8000f2a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000f2c:	e009      	b.n	8000f42 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f2e:	f7ff fc9f 	bl	8000870 <HAL_GetTick>
 8000f32:	0002      	movs	r2, r0
 8000f34:	697b      	ldr	r3, [r7, #20]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	4a51      	ldr	r2, [pc, #324]	; (8001080 <HAL_RCC_OscConfig+0x694>)
 8000f3a:	4293      	cmp	r3, r2
 8000f3c:	d901      	bls.n	8000f42 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e0ca      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8000f42:	4b4a      	ldr	r3, [pc, #296]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000f44:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000f46:	2380      	movs	r3, #128	; 0x80
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	d0ef      	beq.n	8000f2e <HAL_RCC_OscConfig+0x542>
 8000f4e:	e014      	b.n	8000f7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f50:	f7ff fc8e 	bl	8000870 <HAL_GetTick>
 8000f54:	0003      	movs	r3, r0
 8000f56:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000f58:	e009      	b.n	8000f6e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000f5a:	f7ff fc89 	bl	8000870 <HAL_GetTick>
 8000f5e:	0002      	movs	r2, r0
 8000f60:	697b      	ldr	r3, [r7, #20]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	4a46      	ldr	r2, [pc, #280]	; (8001080 <HAL_RCC_OscConfig+0x694>)
 8000f66:	4293      	cmp	r3, r2
 8000f68:	d901      	bls.n	8000f6e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e0b4      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8000f6e:	4b3f      	ldr	r3, [pc, #252]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000f70:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8000f72:	2380      	movs	r3, #128	; 0x80
 8000f74:	009b      	lsls	r3, r3, #2
 8000f76:	4013      	ands	r3, r2
 8000f78:	d1ef      	bne.n	8000f5a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8000f7a:	2323      	movs	r3, #35	; 0x23
 8000f7c:	18fb      	adds	r3, r7, r3
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d105      	bne.n	8000f90 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000f84:	4b39      	ldr	r3, [pc, #228]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000f86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000f88:	4b38      	ldr	r3, [pc, #224]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000f8a:	493e      	ldr	r1, [pc, #248]	; (8001084 <HAL_RCC_OscConfig+0x698>)
 8000f8c:	400a      	ands	r2, r1
 8000f8e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d100      	bne.n	8000f9a <HAL_RCC_OscConfig+0x5ae>
 8000f98:	e09d      	b.n	80010d6 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000f9a:	69fb      	ldr	r3, [r7, #28]
 8000f9c:	2b0c      	cmp	r3, #12
 8000f9e:	d100      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x5b6>
 8000fa0:	e076      	b.n	8001090 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa6:	2b02      	cmp	r3, #2
 8000fa8:	d145      	bne.n	8001036 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000faa:	4b30      	ldr	r3, [pc, #192]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	4b2f      	ldr	r3, [pc, #188]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000fb0:	4935      	ldr	r1, [pc, #212]	; (8001088 <HAL_RCC_OscConfig+0x69c>)
 8000fb2:	400a      	ands	r2, r1
 8000fb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fb6:	f7ff fc5b 	bl	8000870 <HAL_GetTick>
 8000fba:	0003      	movs	r3, r0
 8000fbc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000fbe:	e008      	b.n	8000fd2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000fc0:	f7ff fc56 	bl	8000870 <HAL_GetTick>
 8000fc4:	0002      	movs	r2, r0
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	1ad3      	subs	r3, r2, r3
 8000fca:	2b02      	cmp	r3, #2
 8000fcc:	d901      	bls.n	8000fd2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8000fce:	2303      	movs	r3, #3
 8000fd0:	e082      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8000fd2:	4b26      	ldr	r3, [pc, #152]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000fd4:	681a      	ldr	r2, [r3, #0]
 8000fd6:	2380      	movs	r3, #128	; 0x80
 8000fd8:	049b      	lsls	r3, r3, #18
 8000fda:	4013      	ands	r3, r2
 8000fdc:	d1f0      	bne.n	8000fc0 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000fde:	4b23      	ldr	r3, [pc, #140]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000fe0:	68db      	ldr	r3, [r3, #12]
 8000fe2:	4a2a      	ldr	r2, [pc, #168]	; (800108c <HAL_RCC_OscConfig+0x6a0>)
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	0019      	movs	r1, r3
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ff0:	431a      	orrs	r2, r3
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ff6:	431a      	orrs	r2, r3
 8000ff8:	4b1c      	ldr	r3, [pc, #112]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8000ffa:	430a      	orrs	r2, r1
 8000ffc:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ffe:	4b1b      	ldr	r3, [pc, #108]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8001000:	681a      	ldr	r2, [r3, #0]
 8001002:	4b1a      	ldr	r3, [pc, #104]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8001004:	2180      	movs	r1, #128	; 0x80
 8001006:	0449      	lsls	r1, r1, #17
 8001008:	430a      	orrs	r2, r1
 800100a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800100c:	f7ff fc30 	bl	8000870 <HAL_GetTick>
 8001010:	0003      	movs	r3, r0
 8001012:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001014:	e008      	b.n	8001028 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001016:	f7ff fc2b 	bl	8000870 <HAL_GetTick>
 800101a:	0002      	movs	r2, r0
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	2b02      	cmp	r3, #2
 8001022:	d901      	bls.n	8001028 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001024:	2303      	movs	r3, #3
 8001026:	e057      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001028:	4b10      	ldr	r3, [pc, #64]	; (800106c <HAL_RCC_OscConfig+0x680>)
 800102a:	681a      	ldr	r2, [r3, #0]
 800102c:	2380      	movs	r3, #128	; 0x80
 800102e:	049b      	lsls	r3, r3, #18
 8001030:	4013      	ands	r3, r2
 8001032:	d0f0      	beq.n	8001016 <HAL_RCC_OscConfig+0x62a>
 8001034:	e04f      	b.n	80010d6 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001036:	4b0d      	ldr	r3, [pc, #52]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8001038:	681a      	ldr	r2, [r3, #0]
 800103a:	4b0c      	ldr	r3, [pc, #48]	; (800106c <HAL_RCC_OscConfig+0x680>)
 800103c:	4912      	ldr	r1, [pc, #72]	; (8001088 <HAL_RCC_OscConfig+0x69c>)
 800103e:	400a      	ands	r2, r1
 8001040:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001042:	f7ff fc15 	bl	8000870 <HAL_GetTick>
 8001046:	0003      	movs	r3, r0
 8001048:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800104a:	e008      	b.n	800105e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800104c:	f7ff fc10 	bl	8000870 <HAL_GetTick>
 8001050:	0002      	movs	r2, r0
 8001052:	697b      	ldr	r3, [r7, #20]
 8001054:	1ad3      	subs	r3, r2, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d901      	bls.n	800105e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 800105a:	2303      	movs	r3, #3
 800105c:	e03c      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800105e:	4b03      	ldr	r3, [pc, #12]	; (800106c <HAL_RCC_OscConfig+0x680>)
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	2380      	movs	r3, #128	; 0x80
 8001064:	049b      	lsls	r3, r3, #18
 8001066:	4013      	ands	r3, r2
 8001068:	d1f0      	bne.n	800104c <HAL_RCC_OscConfig+0x660>
 800106a:	e034      	b.n	80010d6 <HAL_RCC_OscConfig+0x6ea>
 800106c:	40021000 	.word	0x40021000
 8001070:	ffff1fff 	.word	0xffff1fff
 8001074:	fffffeff 	.word	0xfffffeff
 8001078:	40007000 	.word	0x40007000
 800107c:	fffffbff 	.word	0xfffffbff
 8001080:	00001388 	.word	0x00001388
 8001084:	efffffff 	.word	0xefffffff
 8001088:	feffffff 	.word	0xfeffffff
 800108c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001094:	2b01      	cmp	r3, #1
 8001096:	d101      	bne.n	800109c <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001098:	2301      	movs	r3, #1
 800109a:	e01d      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800109c:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <HAL_RCC_OscConfig+0x6f4>)
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010a2:	69ba      	ldr	r2, [r7, #24]
 80010a4:	2380      	movs	r3, #128	; 0x80
 80010a6:	025b      	lsls	r3, r3, #9
 80010a8:	401a      	ands	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80010ae:	429a      	cmp	r2, r3
 80010b0:	d10f      	bne.n	80010d2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80010b2:	69ba      	ldr	r2, [r7, #24]
 80010b4:	23f0      	movs	r3, #240	; 0xf0
 80010b6:	039b      	lsls	r3, r3, #14
 80010b8:	401a      	ands	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010be:	429a      	cmp	r2, r3
 80010c0:	d107      	bne.n	80010d2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	23c0      	movs	r3, #192	; 0xc0
 80010c6:	041b      	lsls	r3, r3, #16
 80010c8:	401a      	ands	r2, r3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d001      	beq.n	80010d6 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e000      	b.n	80010d8 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 80010d6:	2300      	movs	r3, #0
}
 80010d8:	0018      	movs	r0, r3
 80010da:	46bd      	mov	sp, r7
 80010dc:	b00a      	add	sp, #40	; 0x28
 80010de:	bdb0      	pop	{r4, r5, r7, pc}
 80010e0:	40021000 	.word	0x40021000

080010e4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010e4:	b5b0      	push	{r4, r5, r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d101      	bne.n	80010f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	e128      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80010f8:	4b96      	ldr	r3, [pc, #600]	; (8001354 <HAL_RCC_ClockConfig+0x270>)
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2201      	movs	r2, #1
 80010fe:	4013      	ands	r3, r2
 8001100:	683a      	ldr	r2, [r7, #0]
 8001102:	429a      	cmp	r2, r3
 8001104:	d91e      	bls.n	8001144 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001106:	4b93      	ldr	r3, [pc, #588]	; (8001354 <HAL_RCC_ClockConfig+0x270>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2201      	movs	r2, #1
 800110c:	4393      	bics	r3, r2
 800110e:	0019      	movs	r1, r3
 8001110:	4b90      	ldr	r3, [pc, #576]	; (8001354 <HAL_RCC_ClockConfig+0x270>)
 8001112:	683a      	ldr	r2, [r7, #0]
 8001114:	430a      	orrs	r2, r1
 8001116:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001118:	f7ff fbaa 	bl	8000870 <HAL_GetTick>
 800111c:	0003      	movs	r3, r0
 800111e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001120:	e009      	b.n	8001136 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001122:	f7ff fba5 	bl	8000870 <HAL_GetTick>
 8001126:	0002      	movs	r2, r0
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	1ad3      	subs	r3, r2, r3
 800112c:	4a8a      	ldr	r2, [pc, #552]	; (8001358 <HAL_RCC_ClockConfig+0x274>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d901      	bls.n	8001136 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001132:	2303      	movs	r3, #3
 8001134:	e109      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001136:	4b87      	ldr	r3, [pc, #540]	; (8001354 <HAL_RCC_ClockConfig+0x270>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2201      	movs	r2, #1
 800113c:	4013      	ands	r3, r2
 800113e:	683a      	ldr	r2, [r7, #0]
 8001140:	429a      	cmp	r2, r3
 8001142:	d1ee      	bne.n	8001122 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2202      	movs	r2, #2
 800114a:	4013      	ands	r3, r2
 800114c:	d009      	beq.n	8001162 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800114e:	4b83      	ldr	r3, [pc, #524]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 8001150:	68db      	ldr	r3, [r3, #12]
 8001152:	22f0      	movs	r2, #240	; 0xf0
 8001154:	4393      	bics	r3, r2
 8001156:	0019      	movs	r1, r3
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	689a      	ldr	r2, [r3, #8]
 800115c:	4b7f      	ldr	r3, [pc, #508]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 800115e:	430a      	orrs	r2, r1
 8001160:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	2201      	movs	r2, #1
 8001168:	4013      	ands	r3, r2
 800116a:	d100      	bne.n	800116e <HAL_RCC_ClockConfig+0x8a>
 800116c:	e089      	b.n	8001282 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	685b      	ldr	r3, [r3, #4]
 8001172:	2b02      	cmp	r3, #2
 8001174:	d107      	bne.n	8001186 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001176:	4b79      	ldr	r3, [pc, #484]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	2380      	movs	r3, #128	; 0x80
 800117c:	029b      	lsls	r3, r3, #10
 800117e:	4013      	ands	r3, r2
 8001180:	d120      	bne.n	80011c4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001182:	2301      	movs	r3, #1
 8001184:	e0e1      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	2b03      	cmp	r3, #3
 800118c:	d107      	bne.n	800119e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800118e:	4b73      	ldr	r3, [pc, #460]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 8001190:	681a      	ldr	r2, [r3, #0]
 8001192:	2380      	movs	r3, #128	; 0x80
 8001194:	049b      	lsls	r3, r3, #18
 8001196:	4013      	ands	r3, r2
 8001198:	d114      	bne.n	80011c4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e0d5      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	685b      	ldr	r3, [r3, #4]
 80011a2:	2b01      	cmp	r3, #1
 80011a4:	d106      	bne.n	80011b4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80011a6:	4b6d      	ldr	r3, [pc, #436]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	2204      	movs	r2, #4
 80011ac:	4013      	ands	r3, r2
 80011ae:	d109      	bne.n	80011c4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
 80011b2:	e0ca      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80011b4:	4b69      	ldr	r3, [pc, #420]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	2380      	movs	r3, #128	; 0x80
 80011ba:	009b      	lsls	r3, r3, #2
 80011bc:	4013      	ands	r3, r2
 80011be:	d101      	bne.n	80011c4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80011c0:	2301      	movs	r3, #1
 80011c2:	e0c2      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011c4:	4b65      	ldr	r3, [pc, #404]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	2203      	movs	r2, #3
 80011ca:	4393      	bics	r3, r2
 80011cc:	0019      	movs	r1, r3
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	685a      	ldr	r2, [r3, #4]
 80011d2:	4b62      	ldr	r3, [pc, #392]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 80011d4:	430a      	orrs	r2, r1
 80011d6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011d8:	f7ff fb4a 	bl	8000870 <HAL_GetTick>
 80011dc:	0003      	movs	r3, r0
 80011de:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	685b      	ldr	r3, [r3, #4]
 80011e4:	2b02      	cmp	r3, #2
 80011e6:	d111      	bne.n	800120c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011e8:	e009      	b.n	80011fe <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011ea:	f7ff fb41 	bl	8000870 <HAL_GetTick>
 80011ee:	0002      	movs	r2, r0
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	4a58      	ldr	r2, [pc, #352]	; (8001358 <HAL_RCC_ClockConfig+0x274>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d901      	bls.n	80011fe <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80011fa:	2303      	movs	r3, #3
 80011fc:	e0a5      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80011fe:	4b57      	ldr	r3, [pc, #348]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 8001200:	68db      	ldr	r3, [r3, #12]
 8001202:	220c      	movs	r2, #12
 8001204:	4013      	ands	r3, r2
 8001206:	2b08      	cmp	r3, #8
 8001208:	d1ef      	bne.n	80011ea <HAL_RCC_ClockConfig+0x106>
 800120a:	e03a      	b.n	8001282 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	2b03      	cmp	r3, #3
 8001212:	d111      	bne.n	8001238 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001214:	e009      	b.n	800122a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001216:	f7ff fb2b 	bl	8000870 <HAL_GetTick>
 800121a:	0002      	movs	r2, r0
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	1ad3      	subs	r3, r2, r3
 8001220:	4a4d      	ldr	r2, [pc, #308]	; (8001358 <HAL_RCC_ClockConfig+0x274>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d901      	bls.n	800122a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001226:	2303      	movs	r3, #3
 8001228:	e08f      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800122a:	4b4c      	ldr	r3, [pc, #304]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 800122c:	68db      	ldr	r3, [r3, #12]
 800122e:	220c      	movs	r2, #12
 8001230:	4013      	ands	r3, r2
 8001232:	2b0c      	cmp	r3, #12
 8001234:	d1ef      	bne.n	8001216 <HAL_RCC_ClockConfig+0x132>
 8001236:	e024      	b.n	8001282 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	2b01      	cmp	r3, #1
 800123e:	d11b      	bne.n	8001278 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001240:	e009      	b.n	8001256 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001242:	f7ff fb15 	bl	8000870 <HAL_GetTick>
 8001246:	0002      	movs	r2, r0
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	1ad3      	subs	r3, r2, r3
 800124c:	4a42      	ldr	r2, [pc, #264]	; (8001358 <HAL_RCC_ClockConfig+0x274>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d901      	bls.n	8001256 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001252:	2303      	movs	r3, #3
 8001254:	e079      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001256:	4b41      	ldr	r3, [pc, #260]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 8001258:	68db      	ldr	r3, [r3, #12]
 800125a:	220c      	movs	r2, #12
 800125c:	4013      	ands	r3, r2
 800125e:	2b04      	cmp	r3, #4
 8001260:	d1ef      	bne.n	8001242 <HAL_RCC_ClockConfig+0x15e>
 8001262:	e00e      	b.n	8001282 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001264:	f7ff fb04 	bl	8000870 <HAL_GetTick>
 8001268:	0002      	movs	r2, r0
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	4a3a      	ldr	r2, [pc, #232]	; (8001358 <HAL_RCC_ClockConfig+0x274>)
 8001270:	4293      	cmp	r3, r2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e068      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001278:	4b38      	ldr	r3, [pc, #224]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 800127a:	68db      	ldr	r3, [r3, #12]
 800127c:	220c      	movs	r2, #12
 800127e:	4013      	ands	r3, r2
 8001280:	d1f0      	bne.n	8001264 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001282:	4b34      	ldr	r3, [pc, #208]	; (8001354 <HAL_RCC_ClockConfig+0x270>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2201      	movs	r2, #1
 8001288:	4013      	ands	r3, r2
 800128a:	683a      	ldr	r2, [r7, #0]
 800128c:	429a      	cmp	r2, r3
 800128e:	d21e      	bcs.n	80012ce <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001290:	4b30      	ldr	r3, [pc, #192]	; (8001354 <HAL_RCC_ClockConfig+0x270>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2201      	movs	r2, #1
 8001296:	4393      	bics	r3, r2
 8001298:	0019      	movs	r1, r3
 800129a:	4b2e      	ldr	r3, [pc, #184]	; (8001354 <HAL_RCC_ClockConfig+0x270>)
 800129c:	683a      	ldr	r2, [r7, #0]
 800129e:	430a      	orrs	r2, r1
 80012a0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80012a2:	f7ff fae5 	bl	8000870 <HAL_GetTick>
 80012a6:	0003      	movs	r3, r0
 80012a8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012aa:	e009      	b.n	80012c0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012ac:	f7ff fae0 	bl	8000870 <HAL_GetTick>
 80012b0:	0002      	movs	r2, r0
 80012b2:	68fb      	ldr	r3, [r7, #12]
 80012b4:	1ad3      	subs	r3, r2, r3
 80012b6:	4a28      	ldr	r2, [pc, #160]	; (8001358 <HAL_RCC_ClockConfig+0x274>)
 80012b8:	4293      	cmp	r3, r2
 80012ba:	d901      	bls.n	80012c0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80012bc:	2303      	movs	r3, #3
 80012be:	e044      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80012c0:	4b24      	ldr	r3, [pc, #144]	; (8001354 <HAL_RCC_ClockConfig+0x270>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	2201      	movs	r2, #1
 80012c6:	4013      	ands	r3, r2
 80012c8:	683a      	ldr	r2, [r7, #0]
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d1ee      	bne.n	80012ac <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	2204      	movs	r2, #4
 80012d4:	4013      	ands	r3, r2
 80012d6:	d009      	beq.n	80012ec <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80012d8:	4b20      	ldr	r3, [pc, #128]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	4a20      	ldr	r2, [pc, #128]	; (8001360 <HAL_RCC_ClockConfig+0x27c>)
 80012de:	4013      	ands	r3, r2
 80012e0:	0019      	movs	r1, r3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	68da      	ldr	r2, [r3, #12]
 80012e6:	4b1d      	ldr	r3, [pc, #116]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 80012e8:	430a      	orrs	r2, r1
 80012ea:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2208      	movs	r2, #8
 80012f2:	4013      	ands	r3, r2
 80012f4:	d00a      	beq.n	800130c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80012f6:	4b19      	ldr	r3, [pc, #100]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 80012f8:	68db      	ldr	r3, [r3, #12]
 80012fa:	4a1a      	ldr	r2, [pc, #104]	; (8001364 <HAL_RCC_ClockConfig+0x280>)
 80012fc:	4013      	ands	r3, r2
 80012fe:	0019      	movs	r1, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	691b      	ldr	r3, [r3, #16]
 8001304:	00da      	lsls	r2, r3, #3
 8001306:	4b15      	ldr	r3, [pc, #84]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 8001308:	430a      	orrs	r2, r1
 800130a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800130c:	f000 f832 	bl	8001374 <HAL_RCC_GetSysClockFreq>
 8001310:	0001      	movs	r1, r0
 8001312:	4b12      	ldr	r3, [pc, #72]	; (800135c <HAL_RCC_ClockConfig+0x278>)
 8001314:	68db      	ldr	r3, [r3, #12]
 8001316:	091b      	lsrs	r3, r3, #4
 8001318:	220f      	movs	r2, #15
 800131a:	4013      	ands	r3, r2
 800131c:	4a12      	ldr	r2, [pc, #72]	; (8001368 <HAL_RCC_ClockConfig+0x284>)
 800131e:	5cd3      	ldrb	r3, [r2, r3]
 8001320:	000a      	movs	r2, r1
 8001322:	40da      	lsrs	r2, r3
 8001324:	4b11      	ldr	r3, [pc, #68]	; (800136c <HAL_RCC_ClockConfig+0x288>)
 8001326:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001328:	4b11      	ldr	r3, [pc, #68]	; (8001370 <HAL_RCC_ClockConfig+0x28c>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	250b      	movs	r5, #11
 800132e:	197c      	adds	r4, r7, r5
 8001330:	0018      	movs	r0, r3
 8001332:	f7ff fa57 	bl	80007e4 <HAL_InitTick>
 8001336:	0003      	movs	r3, r0
 8001338:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800133a:	197b      	adds	r3, r7, r5
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d002      	beq.n	8001348 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001342:	197b      	adds	r3, r7, r5
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	e000      	b.n	800134a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001348:	2300      	movs	r3, #0
}
 800134a:	0018      	movs	r0, r3
 800134c:	46bd      	mov	sp, r7
 800134e:	b004      	add	sp, #16
 8001350:	bdb0      	pop	{r4, r5, r7, pc}
 8001352:	46c0      	nop			; (mov r8, r8)
 8001354:	40022000 	.word	0x40022000
 8001358:	00001388 	.word	0x00001388
 800135c:	40021000 	.word	0x40021000
 8001360:	fffff8ff 	.word	0xfffff8ff
 8001364:	ffffc7ff 	.word	0xffffc7ff
 8001368:	08001788 	.word	0x08001788
 800136c:	20000000 	.word	0x20000000
 8001370:	20000004 	.word	0x20000004

08001374 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001374:	b5b0      	push	{r4, r5, r7, lr}
 8001376:	b08e      	sub	sp, #56	; 0x38
 8001378:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800137a:	4b4c      	ldr	r3, [pc, #304]	; (80014ac <HAL_RCC_GetSysClockFreq+0x138>)
 800137c:	68db      	ldr	r3, [r3, #12]
 800137e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001380:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001382:	230c      	movs	r3, #12
 8001384:	4013      	ands	r3, r2
 8001386:	2b0c      	cmp	r3, #12
 8001388:	d014      	beq.n	80013b4 <HAL_RCC_GetSysClockFreq+0x40>
 800138a:	d900      	bls.n	800138e <HAL_RCC_GetSysClockFreq+0x1a>
 800138c:	e07b      	b.n	8001486 <HAL_RCC_GetSysClockFreq+0x112>
 800138e:	2b04      	cmp	r3, #4
 8001390:	d002      	beq.n	8001398 <HAL_RCC_GetSysClockFreq+0x24>
 8001392:	2b08      	cmp	r3, #8
 8001394:	d00b      	beq.n	80013ae <HAL_RCC_GetSysClockFreq+0x3a>
 8001396:	e076      	b.n	8001486 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001398:	4b44      	ldr	r3, [pc, #272]	; (80014ac <HAL_RCC_GetSysClockFreq+0x138>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2210      	movs	r2, #16
 800139e:	4013      	ands	r3, r2
 80013a0:	d002      	beq.n	80013a8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80013a2:	4b43      	ldr	r3, [pc, #268]	; (80014b0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80013a4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80013a6:	e07c      	b.n	80014a2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80013a8:	4b42      	ldr	r3, [pc, #264]	; (80014b4 <HAL_RCC_GetSysClockFreq+0x140>)
 80013aa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80013ac:	e079      	b.n	80014a2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80013ae:	4b42      	ldr	r3, [pc, #264]	; (80014b8 <HAL_RCC_GetSysClockFreq+0x144>)
 80013b0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80013b2:	e076      	b.n	80014a2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80013b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013b6:	0c9a      	lsrs	r2, r3, #18
 80013b8:	230f      	movs	r3, #15
 80013ba:	401a      	ands	r2, r3
 80013bc:	4b3f      	ldr	r3, [pc, #252]	; (80014bc <HAL_RCC_GetSysClockFreq+0x148>)
 80013be:	5c9b      	ldrb	r3, [r3, r2]
 80013c0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80013c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80013c4:	0d9a      	lsrs	r2, r3, #22
 80013c6:	2303      	movs	r3, #3
 80013c8:	4013      	ands	r3, r2
 80013ca:	3301      	adds	r3, #1
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80013ce:	4b37      	ldr	r3, [pc, #220]	; (80014ac <HAL_RCC_GetSysClockFreq+0x138>)
 80013d0:	68da      	ldr	r2, [r3, #12]
 80013d2:	2380      	movs	r3, #128	; 0x80
 80013d4:	025b      	lsls	r3, r3, #9
 80013d6:	4013      	ands	r3, r2
 80013d8:	d01a      	beq.n	8001410 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80013da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80013dc:	61bb      	str	r3, [r7, #24]
 80013de:	2300      	movs	r3, #0
 80013e0:	61fb      	str	r3, [r7, #28]
 80013e2:	4a35      	ldr	r2, [pc, #212]	; (80014b8 <HAL_RCC_GetSysClockFreq+0x144>)
 80013e4:	2300      	movs	r3, #0
 80013e6:	69b8      	ldr	r0, [r7, #24]
 80013e8:	69f9      	ldr	r1, [r7, #28]
 80013ea:	f7fe ff39 	bl	8000260 <__aeabi_lmul>
 80013ee:	0002      	movs	r2, r0
 80013f0:	000b      	movs	r3, r1
 80013f2:	0010      	movs	r0, r2
 80013f4:	0019      	movs	r1, r3
 80013f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013f8:	613b      	str	r3, [r7, #16]
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	697b      	ldr	r3, [r7, #20]
 8001402:	f7fe ff0d 	bl	8000220 <__aeabi_uldivmod>
 8001406:	0002      	movs	r2, r0
 8001408:	000b      	movs	r3, r1
 800140a:	0013      	movs	r3, r2
 800140c:	637b      	str	r3, [r7, #52]	; 0x34
 800140e:	e037      	b.n	8001480 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001410:	4b26      	ldr	r3, [pc, #152]	; (80014ac <HAL_RCC_GetSysClockFreq+0x138>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	2210      	movs	r2, #16
 8001416:	4013      	ands	r3, r2
 8001418:	d01a      	beq.n	8001450 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800141a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800141c:	60bb      	str	r3, [r7, #8]
 800141e:	2300      	movs	r3, #0
 8001420:	60fb      	str	r3, [r7, #12]
 8001422:	4a23      	ldr	r2, [pc, #140]	; (80014b0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001424:	2300      	movs	r3, #0
 8001426:	68b8      	ldr	r0, [r7, #8]
 8001428:	68f9      	ldr	r1, [r7, #12]
 800142a:	f7fe ff19 	bl	8000260 <__aeabi_lmul>
 800142e:	0002      	movs	r2, r0
 8001430:	000b      	movs	r3, r1
 8001432:	0010      	movs	r0, r2
 8001434:	0019      	movs	r1, r3
 8001436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001438:	603b      	str	r3, [r7, #0]
 800143a:	2300      	movs	r3, #0
 800143c:	607b      	str	r3, [r7, #4]
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	f7fe feed 	bl	8000220 <__aeabi_uldivmod>
 8001446:	0002      	movs	r2, r0
 8001448:	000b      	movs	r3, r1
 800144a:	0013      	movs	r3, r2
 800144c:	637b      	str	r3, [r7, #52]	; 0x34
 800144e:	e017      	b.n	8001480 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001450:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001452:	0018      	movs	r0, r3
 8001454:	2300      	movs	r3, #0
 8001456:	0019      	movs	r1, r3
 8001458:	4a16      	ldr	r2, [pc, #88]	; (80014b4 <HAL_RCC_GetSysClockFreq+0x140>)
 800145a:	2300      	movs	r3, #0
 800145c:	f7fe ff00 	bl	8000260 <__aeabi_lmul>
 8001460:	0002      	movs	r2, r0
 8001462:	000b      	movs	r3, r1
 8001464:	0010      	movs	r0, r2
 8001466:	0019      	movs	r1, r3
 8001468:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800146a:	001c      	movs	r4, r3
 800146c:	2300      	movs	r3, #0
 800146e:	001d      	movs	r5, r3
 8001470:	0022      	movs	r2, r4
 8001472:	002b      	movs	r3, r5
 8001474:	f7fe fed4 	bl	8000220 <__aeabi_uldivmod>
 8001478:	0002      	movs	r2, r0
 800147a:	000b      	movs	r3, r1
 800147c:	0013      	movs	r3, r2
 800147e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001480:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001482:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001484:	e00d      	b.n	80014a2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001486:	4b09      	ldr	r3, [pc, #36]	; (80014ac <HAL_RCC_GetSysClockFreq+0x138>)
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	0b5b      	lsrs	r3, r3, #13
 800148c:	2207      	movs	r2, #7
 800148e:	4013      	ands	r3, r2
 8001490:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001492:	6a3b      	ldr	r3, [r7, #32]
 8001494:	3301      	adds	r3, #1
 8001496:	2280      	movs	r2, #128	; 0x80
 8001498:	0212      	lsls	r2, r2, #8
 800149a:	409a      	lsls	r2, r3
 800149c:	0013      	movs	r3, r2
 800149e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80014a0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80014a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80014a4:	0018      	movs	r0, r3
 80014a6:	46bd      	mov	sp, r7
 80014a8:	b00e      	add	sp, #56	; 0x38
 80014aa:	bdb0      	pop	{r4, r5, r7, pc}
 80014ac:	40021000 	.word	0x40021000
 80014b0:	003d0900 	.word	0x003d0900
 80014b4:	00f42400 	.word	0x00f42400
 80014b8:	007a1200 	.word	0x007a1200
 80014bc:	08001798 	.word	0x08001798

080014c0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80014c8:	2017      	movs	r0, #23
 80014ca:	183b      	adds	r3, r7, r0
 80014cc:	2200      	movs	r2, #0
 80014ce:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	2220      	movs	r2, #32
 80014d6:	4013      	ands	r3, r2
 80014d8:	d100      	bne.n	80014dc <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80014da:	e0c7      	b.n	800166c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014dc:	4b84      	ldr	r3, [pc, #528]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80014de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014e0:	2380      	movs	r3, #128	; 0x80
 80014e2:	055b      	lsls	r3, r3, #21
 80014e4:	4013      	ands	r3, r2
 80014e6:	d109      	bne.n	80014fc <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014e8:	4b81      	ldr	r3, [pc, #516]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80014ea:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80014ec:	4b80      	ldr	r3, [pc, #512]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80014ee:	2180      	movs	r1, #128	; 0x80
 80014f0:	0549      	lsls	r1, r1, #21
 80014f2:	430a      	orrs	r2, r1
 80014f4:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 80014f6:	183b      	adds	r3, r7, r0
 80014f8:	2201      	movs	r2, #1
 80014fa:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80014fc:	4b7d      	ldr	r3, [pc, #500]	; (80016f4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 80014fe:	681a      	ldr	r2, [r3, #0]
 8001500:	2380      	movs	r3, #128	; 0x80
 8001502:	005b      	lsls	r3, r3, #1
 8001504:	4013      	ands	r3, r2
 8001506:	d11a      	bne.n	800153e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001508:	4b7a      	ldr	r3, [pc, #488]	; (80016f4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	4b79      	ldr	r3, [pc, #484]	; (80016f4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800150e:	2180      	movs	r1, #128	; 0x80
 8001510:	0049      	lsls	r1, r1, #1
 8001512:	430a      	orrs	r2, r1
 8001514:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001516:	f7ff f9ab 	bl	8000870 <HAL_GetTick>
 800151a:	0003      	movs	r3, r0
 800151c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800151e:	e008      	b.n	8001532 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001520:	f7ff f9a6 	bl	8000870 <HAL_GetTick>
 8001524:	0002      	movs	r2, r0
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	2b64      	cmp	r3, #100	; 0x64
 800152c:	d901      	bls.n	8001532 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800152e:	2303      	movs	r3, #3
 8001530:	e0d9      	b.n	80016e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001532:	4b70      	ldr	r3, [pc, #448]	; (80016f4 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8001534:	681a      	ldr	r2, [r3, #0]
 8001536:	2380      	movs	r3, #128	; 0x80
 8001538:	005b      	lsls	r3, r3, #1
 800153a:	4013      	ands	r3, r2
 800153c:	d0f0      	beq.n	8001520 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800153e:	4b6c      	ldr	r3, [pc, #432]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001540:	681a      	ldr	r2, [r3, #0]
 8001542:	23c0      	movs	r3, #192	; 0xc0
 8001544:	039b      	lsls	r3, r3, #14
 8001546:	4013      	ands	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	685a      	ldr	r2, [r3, #4]
 800154e:	23c0      	movs	r3, #192	; 0xc0
 8001550:	039b      	lsls	r3, r3, #14
 8001552:	4013      	ands	r3, r2
 8001554:	68fa      	ldr	r2, [r7, #12]
 8001556:	429a      	cmp	r2, r3
 8001558:	d013      	beq.n	8001582 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685a      	ldr	r2, [r3, #4]
 800155e:	23c0      	movs	r3, #192	; 0xc0
 8001560:	029b      	lsls	r3, r3, #10
 8001562:	401a      	ands	r2, r3
 8001564:	23c0      	movs	r3, #192	; 0xc0
 8001566:	029b      	lsls	r3, r3, #10
 8001568:	429a      	cmp	r2, r3
 800156a:	d10a      	bne.n	8001582 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800156c:	4b60      	ldr	r3, [pc, #384]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800156e:	681a      	ldr	r2, [r3, #0]
 8001570:	2380      	movs	r3, #128	; 0x80
 8001572:	029b      	lsls	r3, r3, #10
 8001574:	401a      	ands	r2, r3
 8001576:	2380      	movs	r3, #128	; 0x80
 8001578:	029b      	lsls	r3, r3, #10
 800157a:	429a      	cmp	r2, r3
 800157c:	d101      	bne.n	8001582 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800157e:	2301      	movs	r3, #1
 8001580:	e0b1      	b.n	80016e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8001582:	4b5b      	ldr	r3, [pc, #364]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001584:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001586:	23c0      	movs	r3, #192	; 0xc0
 8001588:	029b      	lsls	r3, r3, #10
 800158a:	4013      	ands	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	2b00      	cmp	r3, #0
 8001592:	d03b      	beq.n	800160c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	685a      	ldr	r2, [r3, #4]
 8001598:	23c0      	movs	r3, #192	; 0xc0
 800159a:	029b      	lsls	r3, r3, #10
 800159c:	4013      	ands	r3, r2
 800159e:	68fa      	ldr	r2, [r7, #12]
 80015a0:	429a      	cmp	r2, r3
 80015a2:	d033      	beq.n	800160c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	2220      	movs	r2, #32
 80015aa:	4013      	ands	r3, r2
 80015ac:	d02e      	beq.n	800160c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80015ae:	4b50      	ldr	r3, [pc, #320]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80015b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015b2:	4a51      	ldr	r2, [pc, #324]	; (80016f8 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80015b4:	4013      	ands	r3, r2
 80015b6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80015b8:	4b4d      	ldr	r3, [pc, #308]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80015ba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015bc:	4b4c      	ldr	r3, [pc, #304]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80015be:	2180      	movs	r1, #128	; 0x80
 80015c0:	0309      	lsls	r1, r1, #12
 80015c2:	430a      	orrs	r2, r1
 80015c4:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80015c6:	4b4a      	ldr	r3, [pc, #296]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80015c8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80015ca:	4b49      	ldr	r3, [pc, #292]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80015cc:	494b      	ldr	r1, [pc, #300]	; (80016fc <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80015ce:	400a      	ands	r2, r1
 80015d0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80015d2:	4b47      	ldr	r3, [pc, #284]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80015d4:	68fa      	ldr	r2, [r7, #12]
 80015d6:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80015d8:	68fa      	ldr	r2, [r7, #12]
 80015da:	2380      	movs	r3, #128	; 0x80
 80015dc:	005b      	lsls	r3, r3, #1
 80015de:	4013      	ands	r3, r2
 80015e0:	d014      	beq.n	800160c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015e2:	f7ff f945 	bl	8000870 <HAL_GetTick>
 80015e6:	0003      	movs	r3, r0
 80015e8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80015ea:	e009      	b.n	8001600 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ec:	f7ff f940 	bl	8000870 <HAL_GetTick>
 80015f0:	0002      	movs	r2, r0
 80015f2:	693b      	ldr	r3, [r7, #16]
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	4a42      	ldr	r2, [pc, #264]	; (8001700 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d901      	bls.n	8001600 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 80015fc:	2303      	movs	r3, #3
 80015fe:	e072      	b.n	80016e6 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001600:	4b3b      	ldr	r3, [pc, #236]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001602:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001604:	2380      	movs	r3, #128	; 0x80
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	4013      	ands	r3, r2
 800160a:	d0ef      	beq.n	80015ec <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	2220      	movs	r2, #32
 8001612:	4013      	ands	r3, r2
 8001614:	d01f      	beq.n	8001656 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	685a      	ldr	r2, [r3, #4]
 800161a:	23c0      	movs	r3, #192	; 0xc0
 800161c:	029b      	lsls	r3, r3, #10
 800161e:	401a      	ands	r2, r3
 8001620:	23c0      	movs	r3, #192	; 0xc0
 8001622:	029b      	lsls	r3, r3, #10
 8001624:	429a      	cmp	r2, r3
 8001626:	d10c      	bne.n	8001642 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8001628:	4b31      	ldr	r3, [pc, #196]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	4a35      	ldr	r2, [pc, #212]	; (8001704 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800162e:	4013      	ands	r3, r2
 8001630:	0019      	movs	r1, r3
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685a      	ldr	r2, [r3, #4]
 8001636:	23c0      	movs	r3, #192	; 0xc0
 8001638:	039b      	lsls	r3, r3, #14
 800163a:	401a      	ands	r2, r3
 800163c:	4b2c      	ldr	r3, [pc, #176]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800163e:	430a      	orrs	r2, r1
 8001640:	601a      	str	r2, [r3, #0]
 8001642:	4b2b      	ldr	r3, [pc, #172]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001644:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	685a      	ldr	r2, [r3, #4]
 800164a:	23c0      	movs	r3, #192	; 0xc0
 800164c:	029b      	lsls	r3, r3, #10
 800164e:	401a      	ands	r2, r3
 8001650:	4b27      	ldr	r3, [pc, #156]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001652:	430a      	orrs	r2, r1
 8001654:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001656:	2317      	movs	r3, #23
 8001658:	18fb      	adds	r3, r7, r3
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b01      	cmp	r3, #1
 800165e:	d105      	bne.n	800166c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001660:	4b23      	ldr	r3, [pc, #140]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001662:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001664:	4b22      	ldr	r3, [pc, #136]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001666:	4928      	ldr	r1, [pc, #160]	; (8001708 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8001668:	400a      	ands	r2, r1
 800166a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	2202      	movs	r2, #2
 8001672:	4013      	ands	r3, r2
 8001674:	d009      	beq.n	800168a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001676:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001678:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800167a:	220c      	movs	r2, #12
 800167c:	4393      	bics	r3, r2
 800167e:	0019      	movs	r1, r3
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	689a      	ldr	r2, [r3, #8]
 8001684:	4b1a      	ldr	r3, [pc, #104]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001686:	430a      	orrs	r2, r1
 8001688:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2204      	movs	r2, #4
 8001690:	4013      	ands	r3, r2
 8001692:	d009      	beq.n	80016a8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001694:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8001696:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001698:	4a1c      	ldr	r2, [pc, #112]	; (800170c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 800169a:	4013      	ands	r3, r2
 800169c:	0019      	movs	r1, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	68da      	ldr	r2, [r3, #12]
 80016a2:	4b13      	ldr	r3, [pc, #76]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80016a4:	430a      	orrs	r2, r1
 80016a6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2208      	movs	r2, #8
 80016ae:	4013      	ands	r3, r2
 80016b0:	d009      	beq.n	80016c6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80016b2:	4b0f      	ldr	r3, [pc, #60]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80016b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016b6:	4a16      	ldr	r2, [pc, #88]	; (8001710 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80016b8:	4013      	ands	r3, r2
 80016ba:	0019      	movs	r1, r3
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	691a      	ldr	r2, [r3, #16]
 80016c0:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80016c2:	430a      	orrs	r2, r1
 80016c4:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	2280      	movs	r2, #128	; 0x80
 80016cc:	4013      	ands	r3, r2
 80016ce:	d009      	beq.n	80016e4 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80016d0:	4b07      	ldr	r3, [pc, #28]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d4:	4a0f      	ldr	r2, [pc, #60]	; (8001714 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80016d6:	4013      	ands	r3, r2
 80016d8:	0019      	movs	r1, r3
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	695a      	ldr	r2, [r3, #20]
 80016de:	4b04      	ldr	r3, [pc, #16]	; (80016f0 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80016e0:	430a      	orrs	r2, r1
 80016e2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80016e4:	2300      	movs	r3, #0
}
 80016e6:	0018      	movs	r0, r3
 80016e8:	46bd      	mov	sp, r7
 80016ea:	b006      	add	sp, #24
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	46c0      	nop			; (mov r8, r8)
 80016f0:	40021000 	.word	0x40021000
 80016f4:	40007000 	.word	0x40007000
 80016f8:	fffcffff 	.word	0xfffcffff
 80016fc:	fff7ffff 	.word	0xfff7ffff
 8001700:	00001388 	.word	0x00001388
 8001704:	ffcfffff 	.word	0xffcfffff
 8001708:	efffffff 	.word	0xefffffff
 800170c:	fffff3ff 	.word	0xfffff3ff
 8001710:	ffffcfff 	.word	0xffffcfff
 8001714:	fff3ffff 	.word	0xfff3ffff

08001718 <__libc_init_array>:
 8001718:	b570      	push	{r4, r5, r6, lr}
 800171a:	2600      	movs	r6, #0
 800171c:	4d0c      	ldr	r5, [pc, #48]	; (8001750 <__libc_init_array+0x38>)
 800171e:	4c0d      	ldr	r4, [pc, #52]	; (8001754 <__libc_init_array+0x3c>)
 8001720:	1b64      	subs	r4, r4, r5
 8001722:	10a4      	asrs	r4, r4, #2
 8001724:	42a6      	cmp	r6, r4
 8001726:	d109      	bne.n	800173c <__libc_init_array+0x24>
 8001728:	2600      	movs	r6, #0
 800172a:	f000 f821 	bl	8001770 <_init>
 800172e:	4d0a      	ldr	r5, [pc, #40]	; (8001758 <__libc_init_array+0x40>)
 8001730:	4c0a      	ldr	r4, [pc, #40]	; (800175c <__libc_init_array+0x44>)
 8001732:	1b64      	subs	r4, r4, r5
 8001734:	10a4      	asrs	r4, r4, #2
 8001736:	42a6      	cmp	r6, r4
 8001738:	d105      	bne.n	8001746 <__libc_init_array+0x2e>
 800173a:	bd70      	pop	{r4, r5, r6, pc}
 800173c:	00b3      	lsls	r3, r6, #2
 800173e:	58eb      	ldr	r3, [r5, r3]
 8001740:	4798      	blx	r3
 8001742:	3601      	adds	r6, #1
 8001744:	e7ee      	b.n	8001724 <__libc_init_array+0xc>
 8001746:	00b3      	lsls	r3, r6, #2
 8001748:	58eb      	ldr	r3, [r5, r3]
 800174a:	4798      	blx	r3
 800174c:	3601      	adds	r6, #1
 800174e:	e7f2      	b.n	8001736 <__libc_init_array+0x1e>
 8001750:	080017ac 	.word	0x080017ac
 8001754:	080017ac 	.word	0x080017ac
 8001758:	080017ac 	.word	0x080017ac
 800175c:	080017b0 	.word	0x080017b0

08001760 <memset>:
 8001760:	0003      	movs	r3, r0
 8001762:	1882      	adds	r2, r0, r2
 8001764:	4293      	cmp	r3, r2
 8001766:	d100      	bne.n	800176a <memset+0xa>
 8001768:	4770      	bx	lr
 800176a:	7019      	strb	r1, [r3, #0]
 800176c:	3301      	adds	r3, #1
 800176e:	e7f9      	b.n	8001764 <memset+0x4>

08001770 <_init>:
 8001770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001772:	46c0      	nop			; (mov r8, r8)
 8001774:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001776:	bc08      	pop	{r3}
 8001778:	469e      	mov	lr, r3
 800177a:	4770      	bx	lr

0800177c <_fini>:
 800177c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800177e:	46c0      	nop			; (mov r8, r8)
 8001780:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001782:	bc08      	pop	{r3}
 8001784:	469e      	mov	lr, r3
 8001786:	4770      	bx	lr
