<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><meta http-equiv="Content-Type" content="text/html; charset="ISO-8859-1""><title>Register Descriptions</title><link rel="home" href="#idp47355560" title="Register Descriptions"></head>
<body>
<h2 class="title"><a name="idp47355560"></a>Register Descriptions</h2>
<hr><hr><h2 class="title"><a name="sectionStart"></a>DWC_mshc_map/DWC_mshc_vendor2_block Registers</h2>
<p>This register block defines Vendor-2 related registers
Follow the link for the register to see a detailed description of the register.</p>
<a name="regtable"></a><p class="title">Table�1.�Registers for Address Block: DWC_mshc_map/DWC_mshc_vendor2_block</p>
<table summary="Registers for Address Block: DWC_mshc_map/DWC_mshc_vendor2_block" width="100%"><colgroup></colgroup><thead><tr><tr><th>Register</th><th>Offset</th><th>Description</th></tr>
</tr></thead><tbody><tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQVER" class="olink">CQVER</a></td>
<td>0x180</td>
<td><p>Command Queuing Version register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCAP" class="olink">CQCAP</a></td>
<td>0x184</td>
<td><p>Command Queuing Capabilities register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCFG" class="olink">CQCFG</a></td>
<td>0x188</td>
<td><p>Command Queuing Configuration register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCTL" class="olink">CQCTL</a></td>
<td>0x18c</td>
<td><p>Command Queuing Control register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIS" class="olink">CQIS</a></td>
<td>0x190</td>
<td><p>Command Queuing Interrupt Status register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISE" class="olink">CQISE</a></td>
<td>0x194</td>
<td><p>Command Queuing Interrupt Status Enable register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQISGE" class="olink">CQISGE</a></td>
<td>0x198</td>
<td><p>Command Queuing Interrupt signal enable register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQIC" class="olink">CQIC</a></td>
<td>0x19c</td>
<td><p>Command Queuing Interrupt Coalescing register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDLBA" class="olink">CQTDLBA</a></td>
<td>0x1a0</td>
<td><p>Command Queuing Task Descriptor List Base Address register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTDBR" class="olink">CQTDBR</a></td>
<td>0x1a8</td>
<td><p>Command Queuing DoorBell register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCN" class="olink">CQTCN</a></td>
<td>0x1ac</td>
<td><p>Command Queuing TaskClear Notification register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQDQS" class="olink">CQDQS</a></td>
<td>0x1b0</td>
<td><p>Device queue status register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQDPT" class="olink">CQDPT</a></td>
<td>0x1b4</td>
<td><p>Device pending tasks register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTCLR" class="olink">CQTCLR</a></td>
<td>0x1b8</td>
<td><p>Command Queuing Task Clear register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC1" class="olink">CQSSC1</a></td>
<td>0x1c0</td>
<td><p>CQ Send Status Configuration 1 register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQSSC2" class="olink">CQSSC2</a></td>
<td>0x1c4</td>
<td><p>CQ Send Status Configuration 2 register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRDCT" class="olink">CQCRDCT</a></td>
<td>0x1c8</td>
<td><p>Command response for direct command register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQRMEM" class="olink">CQRMEM</a></td>
<td>0x1d0</td>
<td><p>Command response mode error mask register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQTERRI" class="olink">CQTERRI</a></td>
<td>0x1d4</td>
<td><p>CQ Task Error Information register</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRI" class="olink">CQCRI</a></td>
<td>0x1d8</td>
<td><p>CQ Command response index</p>
</td>
</tr>
<tr><td><a href="details.html#H4-reg-DWC_mshc_map_DWC_mshc_vendor2_block_CQCRA" class="olink">CQCRA</a></td>
<td>0x1dc</td>
<td><p>CQ Command response argument register</p>
</td>
</tr>
</tbody></table></body></html>

