# To Design and simulate the logic diagram using Verilog

```
NAME: ASWINTH T
REGISTER NO: 212222230015
```


### AIM: 
To Design and simulate the logic diagram using Verilog.

### HARDWARE REQUIRED: 
â€“ PC, Cyclone II , USB flasher

### SOFTWARE REQUIRED:   
Quartus prime

### LOGIC DIAGRAM:
![image](https://github.com/Aswinth21/Simulation-project--Digital-Electronics/assets/120236638/14fa2630-a5fb-40a4-902c-406c093176cf)



### Procedure:
Step1:

create module encoder and decoder.

Step-2:

Get inputs and outputs for encoders and decoders.

Step-3:

perform or operation for encoder and and logic for decoders.

Step-4:

perform RTL LOGIC and get waveform.

Step-5:

End the module.


### PROGRAM:
```
Program to To Design and simulate the logic diagram using Verilog.
Developed by: ASWINTH T
RegisterNumber: 212222230015

```
![PROGRAM](https://github.com/Aswinth21/Simulation-project--Digital-Electronics/assets/120236638/40ece70f-0824-44b7-b388-60dc65ba195f)






### RTL LOGIC:
![RTL](https://github.com/Aswinth21/Simulation-project--Digital-Electronics/assets/120236638/d7ce0fd3-181a-4d8b-91e0-5a99628ce78d)




### TIMING DIGRAMS: 
![TIMING](https://github.com/Aswinth21/Simulation-project--Digital-Electronics/assets/120236638/84e3e4b1-18fa-4cc6-a220-c26939dd3a21)




### TRUTH TABLE:
![TRUTH](https://github.com/Aswinth21/Simulation-project--Digital-Electronics/assets/120236638/a9a3251e-c7ef-4efc-81a4-752a67703895)






### RESULT:
Thus the program to design and simulate the logic diagram using Verilog.
