Reading OpenROAD database at '/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/42-openroad-repairantennas/1-diodeinsertion/counter.odb'…
Reading library file at '/home/thanh/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
Reading macro library file at '/home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib'…
[WARNING STA-1140] /home/thanh/NCO/ram256x16/ram256x16_TT_1p8V_25C.lib line 1, library ram256x16_TT_1p8V_25C_lib already exists.
Reading design constraints file at '/home/thanh/NCO/counter.sdc'…
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'csb0' not found.
[WARNING STA-0366] port 'addr0[7]' not found.
[WARNING STA-0366] port 'addr0[6]' not found.
[WARNING STA-0366] port 'addr0[5]' not found.
[WARNING STA-0366] port 'addr0[4]' not found.
[WARNING STA-0366] port 'addr0[3]' not found.
[WARNING STA-0366] port 'addr0[2]' not found.
[WARNING STA-0366] port 'addr0[1]' not found.
[WARNING STA-0366] port 'addr0[0]' not found.
[WARNING STA-0366] port 'din0[15]' not found.
[WARNING STA-0366] port 'din0[14]' not found.
[WARNING STA-0366] port 'din0[13]' not found.
[WARNING STA-0366] port 'din0[12]' not found.
[WARNING STA-0366] port 'din0[11]' not found.
[WARNING STA-0366] port 'din0[10]' not found.
[WARNING STA-0366] port 'din0[9]' not found.
[WARNING STA-0366] port 'din0[8]' not found.
[WARNING STA-0366] port 'din0[7]' not found.
[WARNING STA-0366] port 'din0[6]' not found.
[WARNING STA-0366] port 'din0[5]' not found.
[WARNING STA-0366] port 'din0[4]' not found.
[WARNING STA-0366] port 'din0[3]' not found.
[WARNING STA-0366] port 'din0[2]' not found.
[WARNING STA-0366] port 'din0[1]' not found.
[WARNING STA-0366] port 'din0[0]' not found.
[INFO ORD-0030] Using 12 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       30
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   counter
Die area:                 ( 0 0 ) ( 1200000 800000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     10894
Number of terminals:      70
Number of snets:          2
Number of nets:           284

[WARNING DRT-0418] Term mem_i0/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/clk1 has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[14] has no pins on routing grid
[WARNING DRT-0418] Term mem_i0/dout1[15] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[4] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr0[7] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/addr1[0] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[1] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[3] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[5] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[6] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[8] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[10] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[12] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[13] has no pins on routing grid
[WARNING DRT-0418] Term mem_i1/dout1[15] has no pins on routing grid
[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 68.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 50006.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 24407.
[INFO DRT-0033] via shape region query size = 8860.
[INFO DRT-0033] met2 shape region query size = 5368.
[INFO DRT-0033] via2 shape region query size = 7088.
[INFO DRT-0033] met3 shape region query size = 5414.
[INFO DRT-0033] via3 shape region query size = 7088.
[INFO DRT-0033] met4 shape region query size = 2112.
[INFO DRT-0033] via4 shape region query size = 78.
[INFO DRT-0033] met5 shape region query size = 98.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 260 pins.
[INFO DRT-0081]   Complete 60 unique inst patterns.
[INFO DRT-0084]   Complete 293 groups.
#scanned instances     = 10894
#unique  instances     = 68
#stdCellGenAp          = 1356
#stdCellValidPlanarAp  = 28
#stdCellValidViaAp     = 920
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 511
#instTermValidViaApCnt = 0
#macroGenAp            = 229
#macroValidPlanarAp    = 195
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 164.56 (MB), peak = 164.56 (MB)

[INFO DRT-0157] Number of guides:     2394

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 173 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 115 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 634.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 609.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 406.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 133.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 83.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1123 vertical wires in 4 frboxes and 742 horizontal wires in 3 frboxes.
[INFO DRT-0186] Done with 61 vertical wires in 4 frboxes and 128 horizontal wires in 3 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:00, memory = 186.06 (MB), peak = 194.95 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 186.06 (MB), peak = 194.95 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 218.15 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 242.39 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 243.16 (MB).
    Completing 40% with 17 violations.
    elapsed time = 00:00:00, memory = 250.62 (MB).
    Completing 50% with 17 violations.
    elapsed time = 00:00:00, memory = 250.62 (MB).
    Completing 60% with 19 violations.
    elapsed time = 00:00:00, memory = 265.89 (MB).
    Completing 70% with 19 violations.
    elapsed time = 00:00:00, memory = 266.15 (MB).
    Completing 80% with 34 violations.
    elapsed time = 00:00:00, memory = 275.69 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:00, memory = 276.72 (MB).
    Completing 100% with 65 violations.
    elapsed time = 00:00:00, memory = 271.21 (MB).
[INFO DRT-0199]   Number of violations = 81.
Viol/Layer         li1   met1   met2   met3   met4
Metal Spacing        4      6      2      1      7
Recheck              0     13      2      1      0
Short                0     35      9      1      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:01, memory = 609.70 (MB), peak = 621.50 (MB)
Total wire length = 33547 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 17117 um.
Total wire length on LAYER met2 = 12607 um.
Total wire length on LAYER met3 = 2948 um.
Total wire length on LAYER met4 = 874 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2037.
Up-via summary (total 2037):

-----------------------
 FR_MASTERSLICE       0
            li1     901
           met1     897
           met2     148
           met3      91
           met4       0
-----------------------
                   2037


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 81 violations.
    elapsed time = 00:00:00, memory = 609.70 (MB).
    Completing 20% with 81 violations.
    elapsed time = 00:00:00, memory = 610.46 (MB).
    Completing 30% with 79 violations.
    elapsed time = 00:00:00, memory = 610.46 (MB).
    Completing 40% with 79 violations.
    elapsed time = 00:00:00, memory = 610.46 (MB).
    Completing 50% with 79 violations.
    elapsed time = 00:00:00, memory = 610.72 (MB).
    Completing 60% with 60 violations.
    elapsed time = 00:00:00, memory = 617.55 (MB).
    Completing 70% with 60 violations.
    elapsed time = 00:00:00, memory = 617.80 (MB).
    Completing 80% with 46 violations.
    elapsed time = 00:00:00, memory = 613.81 (MB).
    Completing 90% with 46 violations.
    elapsed time = 00:00:00, memory = 613.81 (MB).
    Completing 100% with 16 violations.
    elapsed time = 00:00:01, memory = 615.61 (MB).
[INFO DRT-0199]   Number of violations = 16.
Viol/Layer        met1   met2   met3   met4
Metal Spacing        1      0      1      2
Short                9      3      0      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:01, memory = 615.79 (MB), peak = 630.46 (MB)
Total wire length = 33537 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 17152 um.
Total wire length on LAYER met2 = 12720 um.
Total wire length on LAYER met3 = 2932 um.
Total wire length on LAYER met4 = 732 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2022.
Up-via summary (total 2022):

-----------------------
 FR_MASTERSLICE       0
            li1     900
           met1     888
           met2     147
           met3      87
           met4       0
-----------------------
                   2022


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 16 violations.
    elapsed time = 00:00:00, memory = 615.79 (MB).
    Completing 20% with 16 violations.
    elapsed time = 00:00:00, memory = 615.79 (MB).
    Completing 30% with 16 violations.
    elapsed time = 00:00:00, memory = 615.79 (MB).
    Completing 40% with 16 violations.
    elapsed time = 00:00:00, memory = 615.79 (MB).
    Completing 50% with 16 violations.
    elapsed time = 00:00:00, memory = 615.79 (MB).
    Completing 60% with 14 violations.
    elapsed time = 00:00:00, memory = 615.79 (MB).
    Completing 70% with 14 violations.
    elapsed time = 00:00:00, memory = 615.79 (MB).
    Completing 80% with 13 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 90% with 13 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 100% with 4 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
[INFO DRT-0199]   Number of violations = 4.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short                1      1
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 616.82 (MB), peak = 631.63 (MB)
Total wire length = 33541 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 17147 um.
Total wire length on LAYER met2 = 12738 um.
Total wire length on LAYER met3 = 2930 um.
Total wire length on LAYER met4 = 725 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2032.
Up-via summary (total 2032):

-----------------------
 FR_MASTERSLICE       0
            li1     900
           met1     898
           met2     147
           met3      87
           met4       0
-----------------------
                   2032


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 20% with 4 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 616.82 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 616.89 (MB), peak = 631.69 (MB)
Total wire length = 33545 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 17151 um.
Total wire length on LAYER met2 = 12737 um.
Total wire length on LAYER met3 = 2930 um.
Total wire length on LAYER met4 = 725 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2036.
Up-via summary (total 2036):

-----------------------
 FR_MASTERSLICE       0
            li1     900
           met1     902
           met2     147
           met3      87
           met4       0
-----------------------
                   2036


[INFO DRT-0198] Complete detail routing.
Total wire length = 33545 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 17151 um.
Total wire length on LAYER met2 = 12737 um.
Total wire length on LAYER met3 = 2930 um.
Total wire length on LAYER met4 = 725 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2036.
Up-via summary (total 2036):

-----------------------
 FR_MASTERSLICE       0
            li1     900
           met1     902
           met2     147
           met3      87
           met4       0
-----------------------
                   2036


[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:03, memory = 616.89 (MB), peak = 631.69 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
mem_i.* matched with mem_i1_111
mem_i.* matched with mem_i0
mem_i.* matched with mem_i1
mem_i.* matched with mem_i0_110
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     2  247030.69
  Fill cell                              1000    3753.60
  Tap cell                               9275   11604.88
  Antenna cell                            414    1035.99
  Clock buffer                              5      80.08
  Timing Repair Buffer                    109     618.09
  Inverter                                 26      97.59
  Clock inverter                            3      17.52
  Sequential cell                          25     650.62
  Multi-Input combinational cell           35     302.79
  Total                                 10894  265191.85
Writing OpenROAD database to '/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/44-openroad-detailedrouting/counter.odb'…
Writing netlist to '/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/44-openroad-detailedrouting/counter.nl.v'…
Writing powered netlist to '/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/44-openroad-detailedrouting/counter.pnl.v'…
Writing layout to '/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/44-openroad-detailedrouting/counter.def'…
Writing timing constraints to '/home/thanh/NCO/runs/RUN_2025-03-05_00-36-18/44-openroad-detailedrouting/counter.sdc'…
