INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/project_final_2/project_final_2.srcs/sources_1/new/project_tsk2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module project_tsk2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Asus/project_final_2/project_final_2.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
