half_adder_AND_generic_0_0.v,verilog,xil_defaultlib,../../../bd/half_adder/ip/half_adder_AND_generic_0_0/sim/half_adder_AND_generic_0_0.v,
half_adder_xor_generic_0_0.v,verilog,xil_defaultlib,../../../bd/half_adder/ip/half_adder_xor_generic_0_0/sim/half_adder_xor_generic_0_0.v,
xlconcat_v2_1_vl_rfs.v,verilog,xlconcat_v2_1_5,../../../../lab_5.gen/sources_1/bd/half_adder/ipshared/147b/hdl/xlconcat_v2_1_vl_rfs.v,
half_adder_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/half_adder/ip/half_adder_xlconcat_0_0/sim/half_adder_xlconcat_0_0.v,
half_adder.v,verilog,xil_defaultlib,../../../bd/half_adder/sim/half_adder.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
