#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri Apr 23 16:50:35 2021
# Process ID: 4572
# Log file: Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/planAhead_run_1/planAhead.log
# Journal file: Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source Z:/WorkSpace/Verilog/Young_02_LookaheadAdder_4bit/pa.fromNetlist.tcl
set_property package_pin "" [get_ports [list  {A[2]}]]
startgroup
set_property package_pin T3 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin U3 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {A[1]}]
endgroup
set_property package_pin "" [get_ports [list  {B[3]}]]
startgroup
set_property package_pin V4 [get_ports {A[0]}]
endgroup
startgroup
set_property package_pin T4 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin T3 [get_ports {A[3]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
startgroup
set_property package_pin T4 [get_ports {A[1]}]
endgroup
set_property pulltype PULLDOWN [get_ports [list {A[3]} {A[2]} {A[1]} {A[0]}]]
startgroup
set_property package_pin A1 [get_ports {B[3]}]
endgroup
set_property package_pin "" [get_ports [list  {B[1]}]]
set_property package_pin "" [get_ports [list  {B[2]}]]
startgroup
set_property package_pin R3 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin T6 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin R6 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {B[0]}]
endgroup
set_property package_pin "" [get_ports [list  {F[3]}]]
set_property iostandard LVCMOS33 [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property pulltype PULLDOWN [get_ports [list {B[3]} {B[2]} {B[1]} {B[0]}]]
set_property package_pin "" [get_ports [list  {F[3]}]]
set_property package_pin "" [get_ports [list  {F[3]}]]
startgroup
set_property package_pin R1 [get_ports {F[3]}]
endgroup
set_property package_pin "" [get_ports [list  {F[1]}]]
startgroup
set_property package_pin P2 [get_ports {F[2]}]
endgroup
startgroup
set_property package_pin K1 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {F[0]}]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {F[3]} {F[2]} {F[1]} {F[0]}]]
set_property pulltype PULLDOWN [get_ports [list C0]]
startgroup
set_property package_pin L3 [get_ports C0]
endgroup
set_property package_pin "" [get_ports [list  C4]]
startgroup
set_property package_pin T1 [get_ports C0]
endgroup
startgroup
set_property package_pin G4 [get_ports C4]
endgroup
set_property iostandard LVCMOS33 [get_ports [list C0]]
set_property iostandard LVCMOS33 [get_ports [list C4]]
save_constraints
startgroup
set_property package_pin K1 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin N2 [get_ports {F[0]}]
endgroup
startgroup
set_property package_pin U9 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {F[0]}]
endgroup
startgroup
set_property package_pin U7 [get_ports {B[0]}]
endgroup
startgroup
set_property package_pin U8 [get_ports C4]
endgroup
save_constraints
startgroup
set_property package_pin T1 [get_ports C0]
endgroup
save_constraints
