
-- VHDL Instantiation Created from source file test_adc.vhd -- 11:19:38 03/26/2024
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT test_adc
	PORT(
		in_clk : IN std_logic;
		reset : IN std_logic--;       
		);
	END COMPONENT;

	Inst_test_adc: test_adc PORT MAP(
		in_clk => ,
		reset => 
	);


