@online{1,
  author =       {Daniel Gruss},
  title =        {{Software-based Microarchitectural Attacks}},
  url =          {https://gruss.cc/files/phd_thesis.pdf},
}

@online{2,
  author =       {Moritz Lipp and Daniel Gruss},
  title =        {{ARMageddon: Cache Attacks on Mobile Devices}},
  url =
                  {https://www.blackhat.com/docs/eu-16/materials/eu-16-Lipp-ARMageddon-How-Your-Smartphone-CPU-Breaks-Software-Level-Security-And-Privacy-wp.pdf},
}

@online{3,
  author =       {D. Page},
  title =        {{MASCAB}: a {M}icro-{A}rchitectural {S}ide-{C}hannel {A}ttack
                  {B}ibliography},
  url =          {http://www.github.com/danpage/mascab},
}

@online{4,
  author =       {P. Pessl and D. Gruss},
  title =        {{DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks}},
  url =
                  {https://www.blackhat.com/docs/eu-16/materials/eu-16-Schwarz-How-Your-DRAM-Becomes-A-Security-Problem-wp.pdf},
}

@online{5,
  author =       {H. Bos and Y. Fratantonio},
  title =        {{Drammer: Determenistic Rowhammer Attacks on Mobile Platforms}},
  url =          {https://gruss.cc/files/drammer.pdf},
}

@online{6,
  author =       {Microsoft},
  title =        {{Mitigating speculative execution side channel hardware
                  vulnerabilities}},
  url =
                  {https://blogs.technet.microsoft.com/srd/2018/03/15/mitigating-speculative-execution-side-channel-hardware-vulnerabilities/},
}

@online{7,
  author =       {Jann Horn},
  title =        {{Reading privileged memory with a side-channel}},
  url =
                  {https://googleprojectzero.blogspot.com/2018/01/reading-privileged-memory-with-side.html},
}

@online{8,
  author =       {Daniel Gruss and Moritz Lipp},
  title =        {{KASLR is Dead: Long Live KASLR}},
  url =          {https://gruss.cc/files/kaiser.pdf},
}

@online{9,
  author =       {Daniel Gruss and Clémentine Maurice},
  title =        {{Flush+Flush: A Fast and Stealthy Cache Attack}},
  url =          {https://arxiv.org/abs/1511.04594},
}

@online{10,
  author =       {Fangfei Liu and Yuval Yarom},
  title =        {{Last-Level Cache Side-Channel Attacks are Practical}},
  url =          {http://palms.ee.princeton.edu/system/files/SP_vfinal.pdf},
}


@online{11,
  author =       {Caroline Trippel and Daniel Lustig and Margaret Martonosi},
  title =        {{MeltdownPrime and SpectrePrime: Automatically-Synthesized
                  Attacks Exploiting Invalidation-Based Coherence Protocols}},
  url =          {https://arxiv.org/abs/1802.03802},
}

@online{12,
  author =       {Michael Schwarz and Clémentine Maurice and Daniel Gruss and
                  Stefan Mangard},
  title =        {{Fantastic Timers and Where to Find Them: High-Resolution
                  Microarchitectural Attacks in JavaScript}},
  url =          {https://gruss.cc/files/fantastictimers.pdf},
}

@online{13,
  author =       {Moritz Lipp and Misiker Tadesse Aga},
  title =        {{Nethammer: Inducing Rowhammer Faults through Network
                  Requests}},
  url =          {https://arxiv.org/abs/1805.04956},
}

@online{14,
  author =       {Andrei Tatar and Radhesh Krishnan},
  title =        {{Throwhammer: Rowhammer Attacks over the Network and Defenses}},
  url =          {https://www.cs.vu.nl/
                  herbertb/download/papers/throwhammer_atc18.pdf},
}

@online{15,
  author =       {Giovanni Camurati and Sebastian Poeplau},
  title =        {{Screaming Channels: When Electromagnetic Side Channels Meet
                  Radio Transceivers}},
  url =          {http://s3.eurecom.fr/tools/screaming_channels/},
}

@online{16,
  author =       {Julian Stecklina and Thomas Prescher},
  title =        {{LazyFP: Leaking FPU Register State using Microarchitectural
                  Side-Channels}},
  url =          {https://blog.cyberus-technology.de/images/lazyFP.pdf},
}

@online{17,
  author =       {Mordechai Guri and Assaf Kachlon},
  title =        {{GSMem: Data Exfiltration from Air-Gapped Computers over GSM
                  Frequencies}},
  url =
                  {https://www.usenix.org/conference/usenixsecurity15/technical-sessions/presentation/guri},
}

@online{18,
  author =       {Dean Sullivan and Orlando Arias and Travis Meade and Yier Jin},
  title =        {{Microarchitectural Minefields: 4K-Aliasing Covert Channel and
                  Multi-Tenant Detection in IaaS Clouds}},
  url =
                  {http://wp.internetsociety.org/ndss/wp-content/uploads/sites/25/2018/03/NDSS2018-06A-3_Sullivan_Slides.pdf},
}

@online{19,
  author =       {B. Gras and K. Razavi and E. Bosman and H. Bos and C.
                  Giuffrida},
  title =        {{ASLR on the Line: Practical Cache Attacks on the MMU}},
  url =          {https://www.vusec.net/download/?t=papers/anc_ndss17.pdf},
}

@online{20,
  author =       {S. van Schaik and C. Giuffrida and H. Bos and K. Razavi},
  title =        {{Malicious Management Unit: Why Stopping Cache Attacks in
                  Software is Harder Than You Think}},
  url =
                  {https://bibbase.org/network/publication/vanschaik-giuffrida-bos-razavi-maliciousmanagementunitwhystoppingcacheattacksinsoftwareisharderthanyouthink-2018},
}

@online{21,
  author =       {Daniel Gruss and Anders Fogh},
  title =        {{Prefetch Side-Channel Attacks: Bypassing SMAP and Kernel
                  ASLR}},
  url =          {https://gruss.cc/files/prefetch.pdf},
}

@online{22,
  author =       {Esmaeil Mohammadian Koruyeh and Khaled N. Khasawneh},
  title =        {{Spectre Returns! Speculation Attacks using the Return Stack
                  Buffer}},
  url =          {https://arxiv.org/abs/1807.07940},
}

@online{23,
  author =       {Giorgi Maisuradze and Christian Rossow},
  title =        {{ret2spec: Speculative Execution Using Return Stack Buffers}},
  url =          {https://christian-rossow.de/publications/ret2spec-ccs2018.pdf},
}

@online{24,
  author =       {Guoxing Chen and Sanchuan Chen},
  title =        {{SgxPectre Attacks: Leaking Enclave Secrets via Speculative
                  Execution}},
  url =          {https://arxiv.org/abs/1802.09085},
}

@online{25,
  author =       {Moritz Lipp and Michael Schwarz},
  title =        {{Meltdown}},
  url =          {https://meltdownattack.com/meltdown.pdf},
}

@online{26,
  author =       {Paul Kocher and Daniel Genkin},
  title =        {{Spectre Attacks: Exploiting Speculative Execution}},
  url =          {https://spectreattack.com/spectre.pdf},
}

@online{27,
  author =       {ARM},
  title =        {{Cache Speculation Side-channels}},
  url =
                  {https://developer.arm.com/support/security-update/download-the-whitepaper},
}

@online{28,
  author =       {Michael Schwarz and Martin Schwarzl and Moritz Lipp and Daniel
                  Gruss},
  title =        {{NetSpectre: Read Arbitrary Memory over Network}},
  url =          {https://misc0110.net/web/files/netspectre.pdf},
}

@online{29,
  author =       {Sophia D'Antoine},
  title =        {{Out-of-Order Execution and Its Applications}},
  url =
                  {https://deepsec.net/docs/Slides/2017/Out-Of-Order_Execution_and_its_applications_Sophia_dAntoine.pdf},
}

@online{30,
  author =       {Vladimir Kiriansky and Carl Waldspurger},
  title =        {{Speculative Buffer Overflows: Attacks and Defenses}},
  url =          {https://people.csail.mit.edu/vlk/spectre11.pdf},
}

@online{31,
  author =       {B. Gras and K. Razavi and H. Bos and C. Giuffrida},
  title =        {{Translation Leak-aside Buffer: Defeating Cache Side-channel
                  Protections with TLB Attacks}},
  url =          {https://www.vusec.net/projects/tlbleed/},
}

@online{32,
  author =       {Craig Disselkoen and David Kohlbrenner and Leo Porter and Dean
                  Tullsen},
  title =        {{Prime+Abort: A Timer-Free High-Precision L3 Cache Attack using
                  Intel TSX}},
  url =
                  {https://www.usenix.org/conference/usenixsecurity17/technical-sessions/presentation/disselkoen},
}

@online{33,
  author =       {Moritz Lipp and Michael Schwarz},
  title =        {{Meltdown \& Spectre Side-channels considered hARMful}},
  url =          {https://mlq.me/download/qmss2018_slides.pdf},
}

@online{34,
  author =       {Jon Masters},
  title =        {{Exploiting modern microarchitectures: Meltdown, Spectre, and
                  other attacks}},
  url =          {http://people.redhat.com/jcm/talks/FOSDEM_2018.pdf},
}


@online{35,
  author =       {Moritz Lipp},
  title =        {{Cache attacks on ARM}},
  url =
                  {https://www.blackhat.com/docs/eu-16/materials/eu-16-Lipp-ARMageddon-How-Your-Smartphone-CPU-Breaks-Software-Level-Security-And-Privacy-wp.pdf},
}

@online{36,
  author =       {D. Evtyushkin and D. Ponomarev and N. Abu-Ghazaleh},
  title =        {{Jump over ASLR: attacking branch predictors to bypass ASLR}},
  url =          {https://dl.acm.org/citation.cfm?id=3195638.3195686},
}