{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724642120094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724642120097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 26 00:15:20 2024 " "Processing started: Mon Aug 26 00:15:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724642120097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1724642120097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc SAM -c SAM " "Command: quartus_drc SAM -c SAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1724642120099 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1724642120578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SAM.sdc " "Synopsys Design Constraints File file not found: 'SAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1724642120629 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1724642120630 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1724642120631 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1724642120631 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " Reset " "Node  \"Reset\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120638 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1724642120638 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " ck~inputCLKENA0 " "Node  \"ck~inputCLKENA0\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " Selector10~0 " "Node  \"Selector10~0\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 472 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " state.DONE " "Node  \"state.DONE\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " A\[0\] " "Node  \"A\[0\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 425 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " state.LOAD " "Node  \"state.LOAD\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " state.ADD " "Node  \"state.ADD\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " state.SUB~DUPLICATE " "Node  \"state.SUB~DUPLICATE\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " state.SUB " "Node  \"state.SUB\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " A\[1\] " "Node  \"A\[1\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 424 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " A\[2\] " "Node  \"A\[2\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " A\[3\] " "Node  \"A\[3\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " B\[0\] " "Node  \"B\[0\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " Equal1~0 " "Node  \"Equal1~0\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " P\[0\] " "Node  \"P\[0\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " B\[3\] " "Node  \"B\[3\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 438 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " state.CHECK_B " "Node  \"state.CHECK_B\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " B\[1\] " "Node  \"B\[1\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 440 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " Selector5~0 " "Node  \"Selector5~0\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " Selector4~0 " "Node  \"Selector4~0\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " state.IDLE~0 " "Node  \"state.IDLE~0\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 43 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " B\[2\] " "Node  \"B\[2\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 439 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " P\[1\] " "Node  \"P\[1\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " P\[2\] " "Node  \"P\[2\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 431 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " P\[3\] " "Node  \"P\[3\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 430 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " pronto~reg0 " "Node  \"pronto~reg0\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 53 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " Reset " "Node  \"Reset\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " Selector5~1 " "Node  \"Selector5~1\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 475 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " Selector7~0 " "Node  \"Selector7~0\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " entA\[3\] " "Node  \"entA\[3\]\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_NODES_INFO" " Selector8~0 " "Node  \"Selector8~0\"" {  } { { "sd.vhd" "" { Text "C:/Users/joaod/Documents/2024.2/phi/sd.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joaod/Documents/2024.2/phi/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1724642120639 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1724642120639 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1724642120639 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "50 1 " "Design Assistant information: finished post-fitting analysis of current design -- generated 50 information messages and 1 warning messages" {  } {  } 2 308007 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1724642120640 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 4 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724642120663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 26 00:15:20 2024 " "Processing ended: Mon Aug 26 00:15:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724642120663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724642120663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724642120663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1724642120663 ""}
