# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../FPGA_AI/src/vhdl/fix_address.vhd" \
"../../../../../FPGA_AI/src/vhdl/not_gate.vhd" \
"../../../../../FPGA_AI/src/vhdl/nn_ctrl.vhd" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_afc3_psr_aclk_0.vhd" \
"../../../../EMBD_FPGA.ip_user_files/bd/design_1/ip/design_1_rst_ps7_0_100M_0/sim/design_1_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
