# pipelined-processor
- Designing a pipelined processor using VHDL
- Diagram Link: 
		https://lucid.app/lucidchart/7387d9fb-1afb-4d46-9f77-843128b0902b/edit?viewport_loc=-1234%2C-967%2C5450%2C2650%2C0_0&invitationId=inv_f9f93ef8-e94d-4a18-856e-ce90483b8241
- arc.docx Link:
		https://docs.google.com/document/d/1bzLPeU0qgI14iJZmsRB_uzWfIUlRg_JwR1xho28Jjaw/edit?usp=drive_web&ouid=108390782521807695251
- arc_phase_1.5 Link:
		https://lucid.app/lucidchart/16a81f48-7cea-4014-96b4-33e613ac7b9e/edit?viewport_loc=-2461%2C-1268%2C7354%2C3575%2C0_0&invitationId=inv_86c9cde6-a097-49f1-842c-ffdc7fb5a7a5