Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 22:26:16 2021
| Host         : OliversXPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file homeAutoCtrl_top_timing_summary_routed.rpt -pb homeAutoCtrl_top_timing_summary_routed.pb -rpx homeAutoCtrl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : homeAutoCtrl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.793        0.000                      0                  522        0.198        0.000                      0                  522        4.500        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.793        0.000                      0                  522        0.198        0.000                      0                  522        4.500        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.952ns (20.175%)  route 3.767ns (79.825%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.635     5.156    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  de_East/beatEvent/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  de_East/beatEvent/count_reg[13]/Q
                         net (fo=2, routed)           1.042     6.654    de_East/beatEvent/count_reg[13]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  de_East/beatEvent/pipeline[0]_i_5__1/O
                         net (fo=1, routed)           0.405     7.184    de_East/beatEvent/pipeline[0]_i_5__1_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.124     7.308 r  de_East/beatEvent/pipeline[0]_i_3__1/O
                         net (fo=1, routed)           0.304     7.612    de_East/beatEvent/pipeline[0]_i_3__1_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.124     7.736 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.768     8.503    de_Center/beatEvent/beat_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.124     8.627 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.248     9.875    de_East/beatEvent/count_reg[20]_0
    SLICE_X4Y0           FDRE                                         r  de_East/beatEvent/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.518    14.859    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  de_East/beatEvent/count_reg[0]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y0           FDRE (Setup_fdre_C_R)       -0.429    14.668    de_East/beatEvent/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.952ns (20.175%)  route 3.767ns (79.825%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.635     5.156    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  de_East/beatEvent/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  de_East/beatEvent/count_reg[13]/Q
                         net (fo=2, routed)           1.042     6.654    de_East/beatEvent/count_reg[13]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  de_East/beatEvent/pipeline[0]_i_5__1/O
                         net (fo=1, routed)           0.405     7.184    de_East/beatEvent/pipeline[0]_i_5__1_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.124     7.308 r  de_East/beatEvent/pipeline[0]_i_3__1/O
                         net (fo=1, routed)           0.304     7.612    de_East/beatEvent/pipeline[0]_i_3__1_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.124     7.736 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.768     8.503    de_Center/beatEvent/beat_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.124     8.627 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.248     9.875    de_East/beatEvent/count_reg[20]_0
    SLICE_X4Y0           FDRE                                         r  de_East/beatEvent/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.518    14.859    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  de_East/beatEvent/count_reg[1]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y0           FDRE (Setup_fdre_C_R)       -0.429    14.668    de_East/beatEvent/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.952ns (20.175%)  route 3.767ns (79.825%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.635     5.156    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  de_East/beatEvent/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  de_East/beatEvent/count_reg[13]/Q
                         net (fo=2, routed)           1.042     6.654    de_East/beatEvent/count_reg[13]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  de_East/beatEvent/pipeline[0]_i_5__1/O
                         net (fo=1, routed)           0.405     7.184    de_East/beatEvent/pipeline[0]_i_5__1_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.124     7.308 r  de_East/beatEvent/pipeline[0]_i_3__1/O
                         net (fo=1, routed)           0.304     7.612    de_East/beatEvent/pipeline[0]_i_3__1_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.124     7.736 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.768     8.503    de_Center/beatEvent/beat_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.124     8.627 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.248     9.875    de_East/beatEvent/count_reg[20]_0
    SLICE_X4Y0           FDRE                                         r  de_East/beatEvent/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.518    14.859    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  de_East/beatEvent/count_reg[2]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y0           FDRE (Setup_fdre_C_R)       -0.429    14.668    de_East/beatEvent/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 de_East/beatEvent/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.719ns  (logic 0.952ns (20.175%)  route 3.767ns (79.825%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.635     5.156    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X4Y3           FDRE                                         r  de_East/beatEvent/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y3           FDRE (Prop_fdre_C_Q)         0.456     5.612 f  de_East/beatEvent/count_reg[13]/Q
                         net (fo=2, routed)           1.042     6.654    de_East/beatEvent/count_reg[13]
    SLICE_X3Y3           LUT6 (Prop_lut6_I1_O)        0.124     6.778 r  de_East/beatEvent/pipeline[0]_i_5__1/O
                         net (fo=1, routed)           0.405     7.184    de_East/beatEvent/pipeline[0]_i_5__1_n_0
    SLICE_X3Y2           LUT5 (Prop_lut5_I0_O)        0.124     7.308 r  de_East/beatEvent/pipeline[0]_i_3__1/O
                         net (fo=1, routed)           0.304     7.612    de_East/beatEvent/pipeline[0]_i_3__1_n_0
    SLICE_X3Y1           LUT5 (Prop_lut5_I4_O)        0.124     7.736 r  de_East/beatEvent/pipeline[0]_i_1__1/O
                         net (fo=4, routed)           0.768     8.503    de_Center/beatEvent/beat_0
    SLICE_X4Y7           LUT5 (Prop_lut5_I4_O)        0.124     8.627 r  de_Center/beatEvent/count[0]_i_1__1/O
                         net (fo=21, routed)          1.248     9.875    de_East/beatEvent/count_reg[20]_0
    SLICE_X4Y0           FDRE                                         r  de_East/beatEvent/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.518    14.859    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  de_East/beatEvent/count_reg[3]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y0           FDRE (Setup_fdre_C_R)       -0.429    14.668    de_East/beatEvent/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.014ns (22.349%)  route 3.523ns (77.651%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.637     5.158    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.271     6.948    de_Center/beatEvent/count_reg[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  de_Center/beatEvent/pipeline[0]_i_5/O
                         net (fo=1, routed)           0.429     7.501    de_Center/beatEvent/pipeline[0]_i_5_n_0
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.124     7.625 r  de_Center/beatEvent/pipeline[0]_i_3/O
                         net (fo=1, routed)           0.292     7.917    de_Center/beatEvent/pipeline[0]_i_3_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.041 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.704     8.746    de_Center/beatEvent/beat_2
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.124     8.870 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          0.826     9.695    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  de_Center/beatEvent/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.519    14.860    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  de_Center/beatEvent/count_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y4           FDRE (Setup_fdre_C_R)       -0.524    14.575    de_Center/beatEvent/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.014ns (22.349%)  route 3.523ns (77.651%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.637     5.158    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.271     6.948    de_Center/beatEvent/count_reg[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  de_Center/beatEvent/pipeline[0]_i_5/O
                         net (fo=1, routed)           0.429     7.501    de_Center/beatEvent/pipeline[0]_i_5_n_0
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.124     7.625 r  de_Center/beatEvent/pipeline[0]_i_3/O
                         net (fo=1, routed)           0.292     7.917    de_Center/beatEvent/pipeline[0]_i_3_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.041 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.704     8.746    de_Center/beatEvent/beat_2
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.124     8.870 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          0.826     9.695    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  de_Center/beatEvent/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.519    14.860    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  de_Center/beatEvent/count_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y4           FDRE (Setup_fdre_C_R)       -0.524    14.575    de_Center/beatEvent/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.014ns (22.349%)  route 3.523ns (77.651%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.637     5.158    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.271     6.948    de_Center/beatEvent/count_reg[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  de_Center/beatEvent/pipeline[0]_i_5/O
                         net (fo=1, routed)           0.429     7.501    de_Center/beatEvent/pipeline[0]_i_5_n_0
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.124     7.625 r  de_Center/beatEvent/pipeline[0]_i_3/O
                         net (fo=1, routed)           0.292     7.917    de_Center/beatEvent/pipeline[0]_i_3_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.041 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.704     8.746    de_Center/beatEvent/beat_2
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.124     8.870 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          0.826     9.695    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  de_Center/beatEvent/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.519    14.860    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  de_Center/beatEvent/count_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y4           FDRE (Setup_fdre_C_R)       -0.524    14.575    de_Center/beatEvent/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.537ns  (logic 1.014ns (22.349%)  route 3.523ns (77.651%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.637     5.158    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.518     5.676 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.271     6.948    de_Center/beatEvent/count_reg[12]
    SLICE_X3Y7           LUT6 (Prop_lut6_I0_O)        0.124     7.072 r  de_Center/beatEvent/pipeline[0]_i_5/O
                         net (fo=1, routed)           0.429     7.501    de_Center/beatEvent/pipeline[0]_i_5_n_0
    SLICE_X3Y6           LUT5 (Prop_lut5_I0_O)        0.124     7.625 r  de_Center/beatEvent/pipeline[0]_i_3/O
                         net (fo=1, routed)           0.292     7.917    de_Center/beatEvent/pipeline[0]_i_3_n_0
    SLICE_X3Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.041 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.704     8.746    de_Center/beatEvent/beat_2
    SLICE_X3Y9           LUT5 (Prop_lut5_I4_O)        0.124     8.870 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          0.826     9.695    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X2Y4           FDRE                                         r  de_Center/beatEvent/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.519    14.860    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X2Y4           FDRE                                         r  de_Center/beatEvent/count_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X2Y4           FDRE (Setup_fdre_C_R)       -0.524    14.575    de_Center/beatEvent/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 this_hearbeat/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            this_hearbeat/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.008ns (23.395%)  route 3.301ns (76.605%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.635     5.156    this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  this_hearbeat/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518     5.674 r  this_hearbeat/count_reg[7]/Q
                         net (fo=2, routed)           0.677     6.352    this_hearbeat/count_reg[7]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.476 r  this_hearbeat/delay[1]_i_6/O
                         net (fo=1, routed)           0.669     7.145    this_hearbeat/delay[1]_i_6_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.269 r  this_hearbeat/delay[1]_i_3/O
                         net (fo=1, routed)           0.546     7.815    this_hearbeat/delay[1]_i_3_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  this_hearbeat/delay[1]_i_2/O
                         net (fo=3, routed)           0.562     8.501    de_Center/oneHzbeat
    SLICE_X5Y8           LUT5 (Prop_lut5_I4_O)        0.118     8.619 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.846     9.465    this_hearbeat/count_reg[0]_0
    SLICE_X6Y4           FDRE                                         r  this_hearbeat/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.517    14.858    this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  this_hearbeat/count_reg[10]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y4           FDRE (Setup_fdre_C_R)       -0.726    14.370    this_hearbeat/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 this_hearbeat/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            this_hearbeat/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 1.008ns (23.395%)  route 3.301ns (76.605%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.635     5.156    this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X6Y3           FDRE                                         r  this_hearbeat/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.518     5.674 r  this_hearbeat/count_reg[7]/Q
                         net (fo=2, routed)           0.677     6.352    this_hearbeat/count_reg[7]
    SLICE_X6Y1           LUT4 (Prop_lut4_I0_O)        0.124     6.476 r  this_hearbeat/delay[1]_i_6/O
                         net (fo=1, routed)           0.669     7.145    this_hearbeat/delay[1]_i_6_n_0
    SLICE_X6Y1           LUT6 (Prop_lut6_I0_O)        0.124     7.269 r  this_hearbeat/delay[1]_i_3/O
                         net (fo=1, routed)           0.546     7.815    this_hearbeat/delay[1]_i_3_n_0
    SLICE_X7Y5           LUT6 (Prop_lut6_I0_O)        0.124     7.939 r  this_hearbeat/delay[1]_i_2/O
                         net (fo=3, routed)           0.562     8.501    de_Center/oneHzbeat
    SLICE_X5Y8           LUT5 (Prop_lut5_I4_O)        0.118     8.619 r  de_Center/count[0]_i_1__3/O
                         net (fo=27, routed)          0.846     9.465    this_hearbeat/count_reg[0]_0
    SLICE_X6Y4           FDRE                                         r  this_hearbeat/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.517    14.858    this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X6Y4           FDRE                                         r  this_hearbeat/count_reg[11]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X6Y4           FDRE (Setup_fdre_C_R)       -0.726    14.370    this_hearbeat/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.370    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  4.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 de_East/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.592     1.475    de_East/sysclk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  de_East/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  de_East/pipeline_reg[0]/Q
                         net (fo=2, routed)           0.093     1.732    de_East/pipeline_reg_n_0_[0]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.045     1.777 r  de_East/pipeline[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    de_East/pipeline[1]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  de_East/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.862     1.989    de_East/sysclk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  de_East/pipeline_reg[1]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.091     1.579    de_East/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 spot_East/delayed_spot_in_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperatureController/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.591     1.474    spot_East/sysclk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  spot_East/delayed_spot_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  spot_East/delayed_spot_in_reg/Q
                         net (fo=2, routed)           0.069     1.671    temperatureController/delayed_spot_in
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.099     1.770 r  temperatureController/FSM_sequential_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.770    temperatureController/FSM_sequential_state[1]_i_1__0_n_0
    SLICE_X5Y11          FDRE                                         r  temperatureController/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.862     1.989    temperatureController/sysclk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  temperatureController/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.091     1.565    temperatureController/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 de_West/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spot_West/delayed_spot_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.190ns (56.512%)  route 0.146ns (43.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.594     1.477    de_West/sysclk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  de_West/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  de_West/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.146     1.764    de_West/pipeline_reg_n_0_[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I2_O)        0.049     1.813 r  de_West/delayed_spot_in_i_1__2/O
                         net (fo=1, routed)           0.000     1.813    spot_West/de_btn_W
    SLICE_X3Y6           FDRE                                         r  spot_West/delayed_spot_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.866     1.993    spot_West/sysclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  spot_West/delayed_spot_in_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.104     1.598    spot_West/delayed_spot_in_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 de_West/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_West/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.158%)  route 0.145ns (43.842%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.594     1.477    de_West/sysclk_IBUF_BUFG
    SLICE_X3Y7           FDRE                                         r  de_West/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  de_West/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.145     1.763    de_West/pipeline_reg_n_0_[0]
    SLICE_X3Y6           LUT3 (Prop_lut3_I0_O)        0.045     1.808 r  de_West/pipeline[1]_i_1/O
                         net (fo=1, routed)           0.000     1.808    de_West/pipeline[1]_i_1_n_0
    SLICE_X3Y6           FDRE                                         r  de_West/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.866     1.993    de_West/sysclk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  de_West/pipeline_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X3Y6           FDRE (Hold_fdre_C_D)         0.091     1.585    de_West/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.589%)  route 0.175ns (48.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.591     1.474    sysclk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  delay_reg[0]/Q
                         net (fo=5, routed)           0.175     1.790    de_Center/state_reg[0]_2
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  de_Center/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    de_Center_n_0
    SLICE_X3Y11          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     1.991    sysclk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  state_reg[0]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.091     1.604    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 delay_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.446%)  route 0.176ns (48.554%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.591     1.474    sysclk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  delay_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y11          FDRE (Prop_fdre_C_Q)         0.141     1.615 f  delay_reg[0]/Q
                         net (fo=5, routed)           0.176     1.791    de_Center/state_reg[0]_2
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.045     1.836 r  de_Center/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.836    de_Center_n_7
    SLICE_X3Y11          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.864     1.991    sysclk_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  state_reg[1]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.092     1.605    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 garageController/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/delay_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.227ns (69.053%)  route 0.102ns (30.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.592     1.475    garageController/sysclk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  garageController/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     1.603 f  garageController/state_reg[2]/Q
                         net (fo=23, routed)          0.102     1.705    garageController/state[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I3_O)        0.099     1.804 r  garageController/delay[0]_i_1/O
                         net (fo=1, routed)           0.000     1.804    garageController/delay[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  garageController/delay_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.862     1.989    garageController/sysclk_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  garageController/delay_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.091     1.566    garageController/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 de_North/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_North/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.209ns (60.368%)  route 0.137ns (39.632%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.590     1.473    de_North/sysclk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  de_North/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  de_North/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.137     1.774    de_North/pipeline_reg_n_0_[0]
    SLICE_X5Y12          LUT3 (Prop_lut3_I0_O)        0.045     1.819 r  de_North/pipeline[1]_i_1/O
                         net (fo=1, routed)           0.000     1.819    de_North/pipeline[1]_i_1_n_0
    SLICE_X5Y12          FDRE                                         r  de_North/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.860     1.987    de_North/sysclk_IBUF_BUFG
    SLICE_X5Y12          FDRE                                         r  de_North/pipeline_reg[1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.092     1.580    de_North/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 de_East/pipeline_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/pipeline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.592     1.475    de_East/sysclk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  de_East/pipeline_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  de_East/pipeline_reg[1]/Q
                         net (fo=3, routed)           0.167     1.783    de_East/pipeline_reg_n_0_[1]
    SLICE_X3Y12          LUT3 (Prop_lut3_I0_O)        0.042     1.825 r  de_East/pipeline[2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    de_East/pipeline[2]_i_1_n_0
    SLICE_X3Y12          FDRE                                         r  de_East/pipeline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.862     1.989    de_East/sysclk_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  de_East/pipeline_reg[2]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.107     1.582    de_East/pipeline_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 de_Center/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.663%)  route 0.167ns (47.337%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.594     1.477    de_Center/sysclk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  de_Center/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  de_Center/pipeline_reg[0]/Q
                         net (fo=10, routed)          0.167     1.785    de_Center/pipeline[0]
    SLICE_X3Y8           LUT3 (Prop_lut3_I0_O)        0.045     1.830 r  de_Center/pipeline[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    de_Center/pipeline[1]_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  de_Center/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.865     1.992    de_Center/sysclk_IBUF_BUFG
    SLICE_X3Y8           FDRE                                         r  de_Center/pipeline_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y8           FDRE (Hold_fdre_C_D)         0.092     1.585    de_Center/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     de_Center/beatEvent/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     de_Center/beatEvent/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     de_Center/beatEvent/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y7     de_Center/beatEvent/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y5     de_Center/beatEvent/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y5     de_Center/beatEvent/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y5     de_Center/beatEvent/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     de_Center/beatEvent/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     de_Center/beatEvent/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    displayCtrl/activeDisplay_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    displayCtrl/activeDisplay_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y11    temperatureController/roomTemp_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   lightController/OMSDelay_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   lightController/OMSDelay_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y7     de_Center/beatEvent/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y4     de_East/beatEvent/count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y5     de_East/beatEvent/count_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    de_North/beatEvent/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y12    de_North/beatEvent/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     de_Center/beatEvent/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     de_Center/beatEvent/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     de_Center/beatEvent/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     de_Center/beatEvent/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     de_Center/beatEvent/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y5     de_Center/beatEvent/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     de_Center/beatEvent/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     de_Center/beatEvent/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    de_North/beatEvent/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    de_North/beatEvent/count_reg[17]/C



