# Hi there 👋, Myself HEMANTH S

**RTL Design and Verification Engineer , India!**

---

## 👨‍💻 About Me
- 🎯 RTL Design and Verification Enthusiast  
- 📚 Bachelor's in Electronics and Communication Engineering *(2023–2027*)*  
- 🏫 Sri sivasubramaniya nadar college of engineering (SSN) 

---

## 🛠 Skills
- **RTL Design:** Verilog, SystemVerilog
- **Programming:** C, Python  



---

## 🎯 Fields of Interest
- VLSI  
- RTL Design and Verification  
--



## 📫 Contact
- 📧 Email: **hemanth2310772@ssn.edu.in**  
- 📧 Email: **hemanth.s28925@gmail.com**

---
