{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 18:34:38 2019 " "Info: Processing started: Wed Oct 16 18:34:38 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[0\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[1\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[2\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[3\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[4\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[5\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[6\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxIorD:MuxIorD\|MuxIorDOut\[7\] " "Warning: Node \"MuxIorD:MuxIorD\|MuxIorDOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[6\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[24\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[4\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[5\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[7\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[25\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[26\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[27\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[28\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[29\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[30\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[31\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[2\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[1\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[4\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxRegDst:MuxRegDst\|MuxRegDstOut\[3\] " "Warning: Node \"MuxRegDst:MuxRegDst\|MuxRegDstOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[0\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[0\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[2\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[3\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[3\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[6\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[6\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[0\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[0\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[1\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[1\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[2\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[2\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[3\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[3\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[4\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[4\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[5\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[5\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[6\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[6\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[7\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[7\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[1\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[1\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[4\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[4\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[5\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[5\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[7\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[7\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[24\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[24\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[2\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[2\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[25\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[25\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[26\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[26\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[27\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[27\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[28\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[28\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[29\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[29\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[30\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[30\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[31\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[31\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[16\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[17\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[18\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[19\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[20\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[21\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[22\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[23\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[24\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[25\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[26\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[27\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[28\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[29\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[30\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[31\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[22\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[24\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[26\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[28\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[30\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[23\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[21\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[22\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[20\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[19\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[16\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[16\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[17\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[17\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[18\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[18\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[19\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[19\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[20\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[20\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[21\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[21\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[22\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[22\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[23\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[23\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[25\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[27\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[29\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[31\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[21\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[23\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[19\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[20\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[18\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[18\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[17\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[15\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[16\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[14\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[16\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[17\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[11\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[13\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[12\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[10\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[8\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[9\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[10\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[11\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[12\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[14\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[14\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[15\] " "Warning: Node \"MuxMemToReg:MuxMemToReg\|MuxMemToRegOut\[15\]\" is a latch" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[15\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[15\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[14\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[14\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[11\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[13\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[12\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[10\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[9\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[8\] " "Warning: Node \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[11\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[11\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[13\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[13\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[12\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[12\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[10\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[10\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[9\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\] " "Warning: Node \"MuxPCSource:MuxPCSource\|MuxPCSourceOut\[8\]\" is a latch" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[9\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[9\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "LoadSize:LS\|LSControlOut\[8\] " "Warning: Node \"LoadSize:LS\|LSControlOut\[8\]\" is a latch" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "23 " "Warning: Found 23 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|LSControl\[0\] " "Info: Detected ripple clock \"Controle:controle\|LSControl\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|LSControl\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|LSControl\[1\] " "Info: Detected ripple clock \"Controle:controle\|LSControl\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|LSControl\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "LoadSize:LS\|Mux24~0 " "Info: Detected gated clock \"LoadSize:LS\|Mux24~0\" as buffer" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "LoadSize:LS\|Mux24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxRegDst:MuxRegDst\|Mux5~0 " "Info: Detected gated clock \"MuxRegDst:MuxRegDst\|Mux5~0\" as buffer" {  } { { "Multiplexadores/MuxRegDst.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxRegDst.v" 10 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxRegDst:MuxRegDst\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[2\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[1\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|RegDst\[0\] " "Info: Detected ripple clock \"Controle:controle\|RegDst\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|RegDst\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[2\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[3\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[3\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[1\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|MemToReg\[0\] " "Info: Detected ripple clock \"Controle:controle\|MemToReg\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|MemToReg\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxMemToReg:MuxMemToReg\|Mux32~0 " "Info: Detected gated clock \"MuxMemToReg:MuxMemToReg\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxMemToReg.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxMemToReg.v" 17 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxMemToReg:MuxMemToReg\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxPCSource:MuxPCSource\|Mux32~0 " "Info: Detected gated clock \"MuxPCSource:MuxPCSource\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxPCSource.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxPCSource.v" 13 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxPCSource:MuxPCSource\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[2\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[1\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxAluSrcB:MuxAluSrcB\|Mux32~0 " "Info: Detected gated clock \"MuxAluSrcB:MuxAluSrcB\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxAluSrcB:MuxAluSrcB\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[1\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[0\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MuxIorD:MuxIorD\|Mux32~0 " "Info: Detected gated clock \"MuxIorD:MuxIorD\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxIorD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxIorD.v" 12 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxIorD:MuxIorD\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|IorD\[0\] " "Info: Detected ripple clock \"Controle:controle\|IorD\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|IorD\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|IorD\[2\] " "Info: Detected ripple clock \"Controle:controle\|IorD\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|IorD\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|IorD\[1\] " "Info: Detected ripple clock \"Controle:controle\|IorD\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|IorD\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[2\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] register Registrador:AluOut\|Saida\[31\] 49.36 MHz 20.26 ns Internal " "Info: Clock \"clock\" has Internal fmax of 49.36 MHz between source register \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]\" and destination register \"Registrador:AluOut\|Saida\[31\]\" (period= 20.26 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.428 ns + Longest register register " "Info: + Longest register to register delay is 6.428 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 1 REG LCCOMB_X23_Y15_N12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.053 ns) 0.432 ns Ula32:Alu\|Mux62~0 2 COMB LCCOMB_X23_Y15_N20 5 " "Info: 2: + IC(0.379 ns) + CELL(0.053 ns) = 0.432 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|Mux62~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 0.717 ns Ula32:Alu\|carry_temp\[1\]~37 3 COMB LCCOMB_X23_Y15_N30 3 " "Info: 3: + IC(0.232 ns) + CELL(0.053 ns) = 0.717 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~37'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~37 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.272 ns) 1.251 ns Ula32:Alu\|carry_temp\[2\]~66 4 COMB LCCOMB_X23_Y15_N16 4 " "Info: 4: + IC(0.262 ns) + CELL(0.272 ns) = 1.251 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~66'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Alu|carry_temp[1]~37 Ula32:Alu|carry_temp[2]~66 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.154 ns) 1.734 ns Ula32:Alu\|carry_temp\[4\]~7DUPLICATE 5 COMB LCCOMB_X23_Y15_N6 2 " "Info: 5: + IC(0.329 ns) + CELL(0.154 ns) = 1.734 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~7DUPLICATE'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Ula32:Alu|carry_temp[2]~66 Ula32:Alu|carry_temp[4]~7DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 2.100 ns Ula32:Alu\|carry_temp\[6\]~10 6 COMB LCCOMB_X23_Y15_N8 5 " "Info: 6: + IC(0.212 ns) + CELL(0.154 ns) = 2.100 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[6\]~10'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[4]~7DUPLICATE Ula32:Alu|carry_temp[6]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.053 ns) 2.475 ns Ula32:Alu\|carry_temp\[10\]~16DUPLICATE 7 COMB LCCOMB_X22_Y15_N22 2 " "Info: 7: + IC(0.322 ns) + CELL(0.053 ns) = 2.475 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[10\]~16DUPLICATE'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { Ula32:Alu|carry_temp[6]~10 Ula32:Alu|carry_temp[10]~16DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.154 ns) 2.952 ns Ula32:Alu\|carry_temp\[14\]~22DUPLICATE 8 COMB LCCOMB_X21_Y15_N2 3 " "Info: 8: + IC(0.323 ns) + CELL(0.154 ns) = 2.952 ns; Loc. = LCCOMB_X21_Y15_N2; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[14\]~22DUPLICATE'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Ula32:Alu|carry_temp[10]~16DUPLICATE Ula32:Alu|carry_temp[14]~22DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.346 ns) 3.656 ns Ula32:Alu\|carry_temp\[18\]~27 9 COMB LCCOMB_X22_Y15_N28 3 " "Info: 9: + IC(0.358 ns) + CELL(0.346 ns) = 3.656 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[18\]~27'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Ula32:Alu|carry_temp[14]~22DUPLICATE Ula32:Alu|carry_temp[18]~27 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.228 ns) 4.483 ns Ula32:Alu\|carry_temp\[20\]~30 10 COMB LCCOMB_X22_Y16_N4 1 " "Info: 10: + IC(0.599 ns) + CELL(0.228 ns) = 4.483 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[20\]~30'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { Ula32:Alu|carry_temp[18]~27 Ula32:Alu|carry_temp[20]~30 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 4.735 ns Ula32:Alu\|carry_temp\[23\]~33 11 COMB LCCOMB_X22_Y16_N14 4 " "Info: 11: + IC(0.199 ns) + CELL(0.053 ns) = 4.735 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~33'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~33 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 4.999 ns Ula32:Alu\|carry_temp\[25\]~34 12 COMB LCCOMB_X22_Y16_N0 4 " "Info: 12: + IC(0.211 ns) + CELL(0.053 ns) = 4.999 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~34'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[23]~33 Ula32:Alu|carry_temp[25]~34 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.346 ns) 5.620 ns Ula32:Alu\|carry_temp\[27\]~35 13 COMB LCCOMB_X22_Y16_N20 5 " "Info: 13: + IC(0.275 ns) + CELL(0.346 ns) = 5.620 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~35'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Ula32:Alu|carry_temp[25]~34 Ula32:Alu|carry_temp[27]~35 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 5.900 ns Ula32:Alu\|carry_temp\[29\]~36 14 COMB LCCOMB_X22_Y16_N26 3 " "Info: 14: + IC(0.227 ns) + CELL(0.053 ns) = 5.900 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~36'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:Alu|carry_temp[27]~35 Ula32:Alu|carry_temp[29]~36 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.053 ns) 6.273 ns Ula32:Alu\|Mux0~1 15 COMB LCCOMB_X21_Y16_N2 3 " "Info: 15: + IC(0.320 ns) + CELL(0.053 ns) = 6.273 ns; Loc. = LCCOMB_X21_Y16_N2; Fanout = 3; COMB Node = 'Ula32:Alu\|Mux0~1'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.373 ns" { Ula32:Alu|carry_temp[29]~36 Ula32:Alu|Mux0~1 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 6.428 ns Registrador:AluOut\|Saida\[31\] 16 REG LCFF_X21_Y16_N3 2 " "Info: 16: + IC(0.000 ns) + CELL(0.155 ns) = 6.428 ns; Loc. = LCFF_X21_Y16_N3; Fanout = 2; REG Node = 'Registrador:AluOut\|Saida\[31\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:Alu|Mux0~1 Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 33.91 % ) " "Info: Total cell delay = 2.180 ns ( 33.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.248 ns ( 66.09 % ) " "Info: Total interconnect delay = 4.248 ns ( 66.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~37 Ula32:Alu|carry_temp[2]~66 Ula32:Alu|carry_temp[4]~7DUPLICATE Ula32:Alu|carry_temp[6]~10 Ula32:Alu|carry_temp[10]~16DUPLICATE Ula32:Alu|carry_temp[14]~22DUPLICATE Ula32:Alu|carry_temp[18]~27 Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~33 Ula32:Alu|carry_temp[25]~34 Ula32:Alu|carry_temp[27]~35 Ula32:Alu|carry_temp[29]~36 Ula32:Alu|Mux0~1 Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.428 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~37 {} Ula32:Alu|carry_temp[2]~66 {} Ula32:Alu|carry_temp[4]~7DUPLICATE {} Ula32:Alu|carry_temp[6]~10 {} Ula32:Alu|carry_temp[10]~16DUPLICATE {} Ula32:Alu|carry_temp[14]~22DUPLICATE {} Ula32:Alu|carry_temp[18]~27 {} Ula32:Alu|carry_temp[20]~30 {} Ula32:Alu|carry_temp[23]~33 {} Ula32:Alu|carry_temp[25]~34 {} Ula32:Alu|carry_temp[27]~35 {} Ula32:Alu|carry_temp[29]~36 {} Ula32:Alu|Mux0~1 {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.379ns 0.232ns 0.262ns 0.329ns 0.212ns 0.322ns 0.323ns 0.358ns 0.599ns 0.199ns 0.211ns 0.275ns 0.227ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.154ns 0.346ns 0.228ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.612 ns - Smallest " "Info: - Smallest clock skew is -3.612 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1398 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns Registrador:AluOut\|Saida\[31\] 3 REG LCFF_X21_Y16_N3 2 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X21_Y16_N3; Fanout = 2; REG Node = 'Registrador:AluOut\|Saida\[31\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clock~clkctrl Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.084 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 6.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.712 ns) 2.880 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X17_Y8_N3 20 " "Info: 2: + IC(1.314 ns) + CELL(0.712 ns) = 2.880 ns; Loc. = LCFF_X17_Y8_N3; Fanout = 20; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.346 ns) 3.586 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0 3 COMB LCCOMB_X18_Y8_N28 1 " "Info: 3: + IC(0.360 ns) + CELL(0.346 ns) = 3.586 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Controle:controle|AluSrcB[1] MuxAluSrcB:MuxAluSrcB|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 5.128 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G4 32 " "Info: 4: + IC(1.542 ns) + CELL(0.000 ns) = 5.128 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.053 ns) 6.084 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 5 REG LCCOMB_X23_Y15_N12 3 " "Info: 5: + IC(0.903 ns) + CELL(0.053 ns) = 6.084 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 32.30 % ) " "Info: Total cell delay = 1.965 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.119 ns ( 67.70 % ) " "Info: Total interconnect delay = 4.119 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { clock Controle:controle|AluSrcB[1] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.314ns 0.360ns 1.542ns 0.903ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { clock Controle:controle|AluSrcB[1] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.314ns 0.360ns 1.542ns 0.903ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.428 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~37 Ula32:Alu|carry_temp[2]~66 Ula32:Alu|carry_temp[4]~7DUPLICATE Ula32:Alu|carry_temp[6]~10 Ula32:Alu|carry_temp[10]~16DUPLICATE Ula32:Alu|carry_temp[14]~22DUPLICATE Ula32:Alu|carry_temp[18]~27 Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~33 Ula32:Alu|carry_temp[25]~34 Ula32:Alu|carry_temp[27]~35 Ula32:Alu|carry_temp[29]~36 Ula32:Alu|Mux0~1 Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.428 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~37 {} Ula32:Alu|carry_temp[2]~66 {} Ula32:Alu|carry_temp[4]~7DUPLICATE {} Ula32:Alu|carry_temp[6]~10 {} Ula32:Alu|carry_temp[10]~16DUPLICATE {} Ula32:Alu|carry_temp[14]~22DUPLICATE {} Ula32:Alu|carry_temp[18]~27 {} Ula32:Alu|carry_temp[20]~30 {} Ula32:Alu|carry_temp[23]~33 {} Ula32:Alu|carry_temp[25]~34 {} Ula32:Alu|carry_temp[27]~35 {} Ula32:Alu|carry_temp[29]~36 {} Ula32:Alu|Mux0~1 {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.379ns 0.232ns 0.262ns 0.329ns 0.212ns 0.322ns 0.323ns 0.358ns 0.599ns 0.199ns 0.211ns 0.275ns 0.227ns 0.320ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.154ns 0.346ns 0.228ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clock clock~clkctrl Registrador:AluOut|Saida[31] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:AluOut|Saida[31] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { clock Controle:controle|AluSrcB[1] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.314ns 0.360ns 1.542ns 0.903ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Registrador:MDR\|Saida\[4\] LoadSize:LS\|LSControlOut\[4\] clock 3.216 ns " "Info: Found hold time violation between source  pin or register \"Registrador:MDR\|Saida\[4\]\" and destination pin or register \"LoadSize:LS\|LSControlOut\[4\]\" for clock \"clock\" (Hold time is 3.216 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.643 ns + Largest " "Info: + Largest clock skew is 3.643 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.127 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 6.127 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.712 ns) 2.880 ns Controle:controle\|LSControl\[1\] 2 REG LCFF_X17_Y8_N5 25 " "Info: 2: + IC(1.314 ns) + CELL(0.712 ns) = 2.880 ns; Loc. = LCFF_X17_Y8_N5; Fanout = 25; REG Node = 'Controle:controle\|LSControl\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { clock Controle:controle|LSControl[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.622 ns) + CELL(0.228 ns) 3.730 ns LoadSize:LS\|Mux24~0 3 COMB LCCOMB_X18_Y12_N18 1 " "Info: 3: + IC(0.622 ns) + CELL(0.228 ns) = 3.730 ns; Loc. = LCCOMB_X18_Y12_N18; Fanout = 1; COMB Node = 'LoadSize:LS\|Mux24~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { Controle:controle|LSControl[1] LoadSize:LS|Mux24~0 } "NODE_NAME" } } { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.440 ns) + CELL(0.000 ns) 5.170 ns LoadSize:LS\|Mux24~0clkctrl 4 COMB CLKCTRL_G12 32 " "Info: 4: + IC(1.440 ns) + CELL(0.000 ns) = 5.170 ns; Loc. = CLKCTRL_G12; Fanout = 32; COMB Node = 'LoadSize:LS\|Mux24~0clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { LoadSize:LS|Mux24~0 LoadSize:LS|Mux24~0clkctrl } "NODE_NAME" } } { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.904 ns) + CELL(0.053 ns) 6.127 ns LoadSize:LS\|LSControlOut\[4\] 5 REG LCCOMB_X23_Y11_N20 2 " "Info: 5: + IC(0.904 ns) + CELL(0.053 ns) = 6.127 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; REG Node = 'LoadSize:LS\|LSControlOut\[4\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.957 ns" { LoadSize:LS|Mux24~0clkctrl LoadSize:LS|LSControlOut[4] } "NODE_NAME" } } { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.847 ns ( 30.15 % ) " "Info: Total cell delay = 1.847 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.280 ns ( 69.85 % ) " "Info: Total interconnect delay = 4.280 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clock Controle:controle|LSControl[1] LoadSize:LS|Mux24~0 LoadSize:LS|Mux24~0clkctrl LoadSize:LS|LSControlOut[4] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clock {} clock~combout {} Controle:controle|LSControl[1] {} LoadSize:LS|Mux24~0 {} LoadSize:LS|Mux24~0clkctrl {} LoadSize:LS|LSControlOut[4] {} } { 0.000ns 0.000ns 1.314ns 0.622ns 1.440ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.484 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1398 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.618 ns) 2.484 ns Registrador:MDR\|Saida\[4\] 3 REG LCFF_X23_Y11_N21 1 " "Info: 3: + IC(0.669 ns) + CELL(0.618 ns) = 2.484 ns; Loc. = LCFF_X23_Y11_N21; Fanout = 1; REG Node = 'Registrador:MDR\|Saida\[4\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { clock~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.26 % ) " "Info: Total cell delay = 1.472 ns ( 59.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.012 ns ( 40.74 % ) " "Info: Total interconnect delay = 1.012 ns ( 40.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[4] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clock Controle:controle|LSControl[1] LoadSize:LS|Mux24~0 LoadSize:LS|Mux24~0clkctrl LoadSize:LS|LSControlOut[4] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clock {} clock~combout {} Controle:controle|LSControl[1] {} LoadSize:LS|Mux24~0 {} LoadSize:LS|Mux24~0clkctrl {} LoadSize:LS|LSControlOut[4] {} } { 0.000ns 0.000ns 1.314ns 0.622ns 1.440ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[4] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.333 ns - Shortest register register " "Info: - Shortest register to register delay is 0.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Registrador:MDR\|Saida\[4\] 1 REG LCFF_X23_Y11_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y11_N21; Fanout = 1; REG Node = 'Registrador:MDR\|Saida\[4\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { Registrador:MDR|Saida[4] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns LoadSize:LS\|LSControlOut\[4\] 2 REG LCCOMB_X23_Y11_N20 2 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X23_Y11_N20; Fanout = 2; REG Node = 'LoadSize:LS\|LSControlOut\[4\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Registrador:MDR|Saida[4] LoadSize:LS|LSControlOut[4] } "NODE_NAME" } } { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.333 ns ( 100.00 % ) " "Info: Total cell delay = 0.333 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Registrador:MDR|Saida[4] LoadSize:LS|LSControlOut[4] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "0.333 ns" { Registrador:MDR|Saida[4] {} LoadSize:LS|LSControlOut[4] {} } { 0.000ns 0.000ns } { 0.000ns 0.333ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LoadSize.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/LoadSize.v" 8 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.127 ns" { clock Controle:controle|LSControl[1] LoadSize:LS|Mux24~0 LoadSize:LS|Mux24~0clkctrl LoadSize:LS|LSControlOut[4] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.127 ns" { clock {} clock~combout {} Controle:controle|LSControl[1] {} LoadSize:LS|Mux24~0 {} LoadSize:LS|Mux24~0clkctrl {} LoadSize:LS|LSControlOut[4] {} } { 0.000ns 0.000ns 1.314ns 0.622ns 1.440ns 0.904ns } { 0.000ns 0.854ns 0.712ns 0.228ns 0.000ns 0.053ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clock clock~clkctrl Registrador:MDR|Saida[4] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:MDR|Saida[4] {} } { 0.000ns 0.000ns 0.343ns 0.669ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { Registrador:MDR|Saida[4] LoadSize:LS|LSControlOut[4] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "0.333 ns" { Registrador:MDR|Saida[4] {} LoadSize:LS|LSControlOut[4] {} } { 0.000ns 0.000ns } { 0.000ns 0.333ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:controle\|RegWrite reset clock 5.649 ns register " "Info: tsu for register \"Controle:controle\|RegWrite\" (data pin = \"reset\", clock pin = \"clock\") is 5.649 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.017 ns + Longest pin register " "Info: + Longest pin to register delay is 8.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 45 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 45; PIN Node = 'reset'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.429 ns) + CELL(0.272 ns) 6.565 ns Controle:controle\|RegWrite~5 2 COMB LCCOMB_X15_Y8_N24 2 " "Info: 2: + IC(5.429 ns) + CELL(0.272 ns) = 6.565 ns; Loc. = LCCOMB_X15_Y8_N24; Fanout = 2; COMB Node = 'Controle:controle\|RegWrite~5'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "5.701 ns" { reset Controle:controle|RegWrite~5 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.746 ns) 8.017 ns Controle:controle\|RegWrite 3 REG LCFF_X17_Y6_N1 32 " "Info: 3: + IC(0.706 ns) + CELL(0.746 ns) = 8.017 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 32; REG Node = 'Controle:controle\|RegWrite'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.452 ns" { Controle:controle|RegWrite~5 Controle:controle|RegWrite } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.882 ns ( 23.48 % ) " "Info: Total cell delay = 1.882 ns ( 23.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.135 ns ( 76.52 % ) " "Info: Total interconnect delay = 6.135 ns ( 76.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "8.017 ns" { reset Controle:controle|RegWrite~5 Controle:controle|RegWrite } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "8.017 ns" { reset {} reset~combout {} Controle:controle|RegWrite~5 {} Controle:controle|RegWrite {} } { 0.000ns 0.000ns 5.429ns 0.706ns } { 0.000ns 0.864ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.458 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 1398 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1398; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.458 ns Controle:controle\|RegWrite 3 REG LCFF_X17_Y6_N1 32 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.458 ns; Loc. = LCFF_X17_Y6_N1; Fanout = 32; REG Node = 'Controle:controle\|RegWrite'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { clock~clkctrl Controle:controle|RegWrite } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.89 % ) " "Info: Total cell delay = 1.472 ns ( 59.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.986 ns ( 40.11 % ) " "Info: Total interconnect delay = 0.986 ns ( 40.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl Controle:controle|RegWrite } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|RegWrite {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "8.017 ns" { reset Controle:controle|RegWrite~5 Controle:controle|RegWrite } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "8.017 ns" { reset {} reset~combout {} Controle:controle|RegWrite~5 {} Controle:controle|RegWrite {} } { 0.000ns 0.000ns 5.429ns 0.706ns } { 0.000ns 0.864ns 0.272ns 0.746ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.458 ns" { clock clock~clkctrl Controle:controle|RegWrite } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.458 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|RegWrite {} } { 0.000ns 0.000ns 0.343ns 0.643ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[30\] MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 16.251 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[30\]\" through register \"MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]\" is 16.251 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.084 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 6.084 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.314 ns) + CELL(0.712 ns) 2.880 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X17_Y8_N3 20 " "Info: 2: + IC(1.314 ns) + CELL(0.712 ns) = 2.880 ns; Loc. = LCFF_X17_Y8_N3; Fanout = 20; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.346 ns) 3.586 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0 3 COMB LCCOMB_X18_Y8_N28 1 " "Info: 3: + IC(0.360 ns) + CELL(0.346 ns) = 3.586 ns; Loc. = LCCOMB_X18_Y8_N28; Fanout = 1; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { Controle:controle|AluSrcB[1] MuxAluSrcB:MuxAluSrcB|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.000 ns) 5.128 ns MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl 4 COMB CLKCTRL_G4 32 " "Info: 4: + IC(1.542 ns) + CELL(0.000 ns) = 5.128 ns; Loc. = CLKCTRL_G4; Fanout = 32; COMB Node = 'MuxAluSrcB:MuxAluSrcB\|Mux32~0clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.053 ns) 6.084 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 5 REG LCCOMB_X23_Y15_N12 3 " "Info: 5: + IC(0.903 ns) + CELL(0.053 ns) = 6.084 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.956 ns" { MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.965 ns ( 32.30 % ) " "Info: Total cell delay = 1.965 ns ( 32.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.119 ns ( 67.70 % ) " "Info: Total interconnect delay = 4.119 ns ( 67.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { clock Controle:controle|AluSrcB[1] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.314ns 0.360ns 1.542ns 0.903ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.167 ns + Longest register pin " "Info: + Longest register to pin delay is 10.167 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\] 1 REG LCCOMB_X23_Y15_N12 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y15_N12; Fanout = 3; REG Node = 'MuxAluSrcB:MuxAluSrcB\|MuxAluSrcBOut\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "Multiplexadores/MuxAluSrcB.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxAluSrcB.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.053 ns) 0.432 ns Ula32:Alu\|Mux62~0 2 COMB LCCOMB_X23_Y15_N20 5 " "Info: 2: + IC(0.379 ns) + CELL(0.053 ns) = 0.432 ns; Loc. = LCCOMB_X23_Y15_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|Mux62~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.432 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 0.717 ns Ula32:Alu\|carry_temp\[1\]~37 3 COMB LCCOMB_X23_Y15_N30 3 " "Info: 3: + IC(0.232 ns) + CELL(0.053 ns) = 0.717 ns; Loc. = LCCOMB_X23_Y15_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[1\]~37'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~37 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.272 ns) 1.251 ns Ula32:Alu\|carry_temp\[2\]~66 4 COMB LCCOMB_X23_Y15_N16 4 " "Info: 4: + IC(0.262 ns) + CELL(0.272 ns) = 1.251 ns; Loc. = LCCOMB_X23_Y15_N16; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[2\]~66'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Ula32:Alu|carry_temp[1]~37 Ula32:Alu|carry_temp[2]~66 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.329 ns) + CELL(0.154 ns) 1.734 ns Ula32:Alu\|carry_temp\[4\]~7DUPLICATE 5 COMB LCCOMB_X23_Y15_N6 2 " "Info: 5: + IC(0.329 ns) + CELL(0.154 ns) = 1.734 ns; Loc. = LCCOMB_X23_Y15_N6; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[4\]~7DUPLICATE'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Ula32:Alu|carry_temp[2]~66 Ula32:Alu|carry_temp[4]~7DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 2.100 ns Ula32:Alu\|carry_temp\[6\]~10 6 COMB LCCOMB_X23_Y15_N8 5 " "Info: 6: + IC(0.212 ns) + CELL(0.154 ns) = 2.100 ns; Loc. = LCCOMB_X23_Y15_N8; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[6\]~10'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[4]~7DUPLICATE Ula32:Alu|carry_temp[6]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.053 ns) 2.475 ns Ula32:Alu\|carry_temp\[10\]~16DUPLICATE 7 COMB LCCOMB_X22_Y15_N22 2 " "Info: 7: + IC(0.322 ns) + CELL(0.053 ns) = 2.475 ns; Loc. = LCCOMB_X22_Y15_N22; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[10\]~16DUPLICATE'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.375 ns" { Ula32:Alu|carry_temp[6]~10 Ula32:Alu|carry_temp[10]~16DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.154 ns) 2.952 ns Ula32:Alu\|carry_temp\[14\]~22DUPLICATE 8 COMB LCCOMB_X21_Y15_N2 3 " "Info: 8: + IC(0.323 ns) + CELL(0.154 ns) = 2.952 ns; Loc. = LCCOMB_X21_Y15_N2; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[14\]~22DUPLICATE'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.477 ns" { Ula32:Alu|carry_temp[10]~16DUPLICATE Ula32:Alu|carry_temp[14]~22DUPLICATE } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.358 ns) + CELL(0.346 ns) 3.656 ns Ula32:Alu\|carry_temp\[18\]~27 9 COMB LCCOMB_X22_Y15_N28 3 " "Info: 9: + IC(0.358 ns) + CELL(0.346 ns) = 3.656 ns; Loc. = LCCOMB_X22_Y15_N28; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[18\]~27'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { Ula32:Alu|carry_temp[14]~22DUPLICATE Ula32:Alu|carry_temp[18]~27 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.599 ns) + CELL(0.228 ns) 4.483 ns Ula32:Alu\|carry_temp\[20\]~30 10 COMB LCCOMB_X22_Y16_N4 1 " "Info: 10: + IC(0.599 ns) + CELL(0.228 ns) = 4.483 ns; Loc. = LCCOMB_X22_Y16_N4; Fanout = 1; COMB Node = 'Ula32:Alu\|carry_temp\[20\]~30'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.827 ns" { Ula32:Alu|carry_temp[18]~27 Ula32:Alu|carry_temp[20]~30 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.199 ns) + CELL(0.053 ns) 4.735 ns Ula32:Alu\|carry_temp\[23\]~33 11 COMB LCCOMB_X22_Y16_N14 4 " "Info: 11: + IC(0.199 ns) + CELL(0.053 ns) = 4.735 ns; Loc. = LCCOMB_X22_Y16_N14; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~33'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.252 ns" { Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~33 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 4.999 ns Ula32:Alu\|carry_temp\[25\]~34 12 COMB LCCOMB_X22_Y16_N0 4 " "Info: 12: + IC(0.211 ns) + CELL(0.053 ns) = 4.999 ns; Loc. = LCCOMB_X22_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~34'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[23]~33 Ula32:Alu|carry_temp[25]~34 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.275 ns) + CELL(0.346 ns) 5.620 ns Ula32:Alu\|carry_temp\[27\]~35 13 COMB LCCOMB_X22_Y16_N20 5 " "Info: 13: + IC(0.275 ns) + CELL(0.346 ns) = 5.620 ns; Loc. = LCCOMB_X22_Y16_N20; Fanout = 5; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~35'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { Ula32:Alu|carry_temp[25]~34 Ula32:Alu|carry_temp[27]~35 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.227 ns) + CELL(0.053 ns) 5.900 ns Ula32:Alu\|carry_temp\[29\]~36 14 COMB LCCOMB_X22_Y16_N26 3 " "Info: 14: + IC(0.227 ns) + CELL(0.053 ns) = 5.900 ns; Loc. = LCCOMB_X22_Y16_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~36'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.280 ns" { Ula32:Alu|carry_temp[27]~35 Ula32:Alu|carry_temp[29]~36 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.053 ns) 6.165 ns Ula32:Alu\|Mux1~1 15 COMB LCCOMB_X22_Y16_N30 2 " "Info: 15: + IC(0.212 ns) + CELL(0.053 ns) = 6.165 ns; Loc. = LCCOMB_X22_Y16_N30; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux1~1'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.265 ns" { Ula32:Alu|carry_temp[29]~36 Ula32:Alu|Mux1~1 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(2.134 ns) 10.167 ns AluResult\[30\] 16 PIN PIN_J19 0 " "Info: 16: + IC(1.868 ns) + CELL(2.134 ns) = 10.167 ns; Loc. = PIN_J19; Fanout = 0; PIN Node = 'AluResult\[30\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.002 ns" { Ula32:Alu|Mux1~1 AluResult[30] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.159 ns ( 40.91 % ) " "Info: Total cell delay = 4.159 ns ( 40.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.008 ns ( 59.09 % ) " "Info: Total interconnect delay = 6.008 ns ( 59.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "10.167 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~37 Ula32:Alu|carry_temp[2]~66 Ula32:Alu|carry_temp[4]~7DUPLICATE Ula32:Alu|carry_temp[6]~10 Ula32:Alu|carry_temp[10]~16DUPLICATE Ula32:Alu|carry_temp[14]~22DUPLICATE Ula32:Alu|carry_temp[18]~27 Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~33 Ula32:Alu|carry_temp[25]~34 Ula32:Alu|carry_temp[27]~35 Ula32:Alu|carry_temp[29]~36 Ula32:Alu|Mux1~1 AluResult[30] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "10.167 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~37 {} Ula32:Alu|carry_temp[2]~66 {} Ula32:Alu|carry_temp[4]~7DUPLICATE {} Ula32:Alu|carry_temp[6]~10 {} Ula32:Alu|carry_temp[10]~16DUPLICATE {} Ula32:Alu|carry_temp[14]~22DUPLICATE {} Ula32:Alu|carry_temp[18]~27 {} Ula32:Alu|carry_temp[20]~30 {} Ula32:Alu|carry_temp[23]~33 {} Ula32:Alu|carry_temp[25]~34 {} Ula32:Alu|carry_temp[27]~35 {} Ula32:Alu|carry_temp[29]~36 {} Ula32:Alu|Mux1~1 {} AluResult[30] {} } { 0.000ns 0.379ns 0.232ns 0.262ns 0.329ns 0.212ns 0.322ns 0.323ns 0.358ns 0.599ns 0.199ns 0.211ns 0.275ns 0.227ns 0.212ns 1.868ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.154ns 0.346ns 0.228ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.084 ns" { clock Controle:controle|AluSrcB[1] MuxAluSrcB:MuxAluSrcB|Mux32~0 MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.084 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxAluSrcB:MuxAluSrcB|Mux32~0 {} MuxAluSrcB:MuxAluSrcB|Mux32~0clkctrl {} MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} } { 0.000ns 0.000ns 1.314ns 0.360ns 1.542ns 0.903ns } { 0.000ns 0.854ns 0.712ns 0.346ns 0.000ns 0.053ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "10.167 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] Ula32:Alu|Mux62~0 Ula32:Alu|carry_temp[1]~37 Ula32:Alu|carry_temp[2]~66 Ula32:Alu|carry_temp[4]~7DUPLICATE Ula32:Alu|carry_temp[6]~10 Ula32:Alu|carry_temp[10]~16DUPLICATE Ula32:Alu|carry_temp[14]~22DUPLICATE Ula32:Alu|carry_temp[18]~27 Ula32:Alu|carry_temp[20]~30 Ula32:Alu|carry_temp[23]~33 Ula32:Alu|carry_temp[25]~34 Ula32:Alu|carry_temp[27]~35 Ula32:Alu|carry_temp[29]~36 Ula32:Alu|Mux1~1 AluResult[30] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "10.167 ns" { MuxAluSrcB:MuxAluSrcB|MuxAluSrcBOut[1] {} Ula32:Alu|Mux62~0 {} Ula32:Alu|carry_temp[1]~37 {} Ula32:Alu|carry_temp[2]~66 {} Ula32:Alu|carry_temp[4]~7DUPLICATE {} Ula32:Alu|carry_temp[6]~10 {} Ula32:Alu|carry_temp[10]~16DUPLICATE {} Ula32:Alu|carry_temp[14]~22DUPLICATE {} Ula32:Alu|carry_temp[18]~27 {} Ula32:Alu|carry_temp[20]~30 {} Ula32:Alu|carry_temp[23]~33 {} Ula32:Alu|carry_temp[25]~34 {} Ula32:Alu|carry_temp[27]~35 {} Ula32:Alu|carry_temp[29]~36 {} Ula32:Alu|Mux1~1 {} AluResult[30] {} } { 0.000ns 0.379ns 0.232ns 0.262ns 0.329ns 0.212ns 0.322ns 0.323ns 0.358ns 0.599ns 0.199ns 0.211ns 0.275ns 0.227ns 0.212ns 1.868ns } { 0.000ns 0.053ns 0.053ns 0.272ns 0.154ns 0.154ns 0.053ns 0.154ns 0.346ns 0.228ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:controle\|MemToReg\[1\] reset clock -3.096 ns register " "Info: th for register \"Controle:controle\|MemToReg\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -3.096 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.785 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.785 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 18 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 18; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.618 ns) 2.785 ns Controle:controle\|MemToReg\[1\] 2 REG LCFF_X15_Y8_N5 53 " "Info: 2: + IC(1.313 ns) + CELL(0.618 ns) = 2.785 ns; Loc. = LCFF_X15_Y8_N5; Fanout = 53; REG Node = 'Controle:controle\|MemToReg\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.931 ns" { clock Controle:controle|MemToReg[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 52.85 % ) " "Info: Total cell delay = 1.472 ns ( 52.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.313 ns ( 47.15 % ) " "Info: Total interconnect delay = 1.313 ns ( 47.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clock Controle:controle|MemToReg[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clock {} clock~combout {} Controle:controle|MemToReg[1] {} } { 0.000ns 0.000ns 1.313ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.030 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.030 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 45 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 45; PIN Node = 'reset'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.663 ns) + CELL(0.503 ns) 6.030 ns Controle:controle\|MemToReg\[1\] 2 REG LCFF_X15_Y8_N5 53 " "Info: 2: + IC(4.663 ns) + CELL(0.503 ns) = 6.030 ns; Loc. = LCFF_X15_Y8_N5; Fanout = 53; REG Node = 'Controle:controle\|MemToReg\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "5.166 ns" { reset Controle:controle|MemToReg[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 123 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.367 ns ( 22.67 % ) " "Info: Total cell delay = 1.367 ns ( 22.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.663 ns ( 77.33 % ) " "Info: Total interconnect delay = 4.663 ns ( 77.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { reset Controle:controle|MemToReg[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { reset {} reset~combout {} Controle:controle|MemToReg[1] {} } { 0.000ns 0.000ns 4.663ns } { 0.000ns 0.864ns 0.503ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.785 ns" { clock Controle:controle|MemToReg[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.785 ns" { clock {} clock~combout {} Controle:controle|MemToReg[1] {} } { 0.000ns 0.000ns 1.313ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.030 ns" { reset Controle:controle|MemToReg[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.030 ns" { reset {} reset~combout {} Controle:controle|MemToReg[1] {} } { 0.000ns 0.000ns 4.663ns } { 0.000ns 0.864ns 0.503ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 145 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 145 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 18:34:39 2019 " "Info: Processing ended: Wed Oct 16 18:34:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
