
---------- Begin Simulation Statistics ----------
final_tick                               661761660000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 129773                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661752                       # Number of bytes of host memory used
host_op_rate                                   129777                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   770.58                       # Real time elapsed on the host
host_tick_rate                              858785720                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003676                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.661762                       # Number of seconds simulated
sim_ticks                                661761660000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003676                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.617617                       # CPI: cycles per instruction
system.cpu.discardedOps                         20904                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       530886447                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.151112                       # IPC: instructions per cycle
system.cpu.numCycles                        661761660                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995472     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     88      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892238     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115854     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003676                       # Class of committed instruction
system.cpu.tickCycles                       130875213                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5917545                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      11868949                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         2930                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5957125                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1091                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11917389                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1091                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  605816                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604068                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               824                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602150                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601432                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.880761                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     503                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             342                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                173                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              169                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          102                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     36886624                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36886624                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     36886645                       # number of overall hits
system.cpu.dcache.overall_hits::total        36886645                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     11908750                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11908750                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     11908782                       # number of overall misses
system.cpu.dcache.overall_misses::total      11908782                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1139893907000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1139893907000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1139893907000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1139893907000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48795374                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48795374                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795427                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795427                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.244055                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.244055                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.244055                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.244055                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 95719.022316                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95719.022316                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 95718.765110                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95718.765110                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           42                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5950847                       # number of writebacks
system.cpu.dcache.writebacks::total           5950847                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5949854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5949854                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5949854                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5949854                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5958896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5958896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5958928                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5958928                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 590107080000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 590107080000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 590110239000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 590110239000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.122120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.122120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.122121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.122121                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 99029.598771                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 99029.598771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 99029.597102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 99029.597102                       # average overall mshr miss latency
system.cpu.dcache.replacements                5956881                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35693825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35693825                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         8961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          8961                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    363255000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    363255000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702786                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 40537.328423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40537.328423                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8952                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    344561000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    344561000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000251                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38489.834674                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38489.834674                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1192799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1192799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     11899789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     11899789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1139530652000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1139530652000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092588                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.908895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.908895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95760.576259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95760.576259                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5949845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5949845                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5949944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5949944                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 589762519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 589762519000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.454451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.454451                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 99120.683993                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 99120.683993                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            21                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           32                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           53                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.603774                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.603774                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           32                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3159000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3159000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.603774                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.603774                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98718.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98718.750000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           12                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       204000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       102000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       102000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       200000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       200000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       100000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       100000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2047.254752                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            42845600                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5958929                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.190151                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2047.254752                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999636                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1148                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          54754384                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         54754384                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49653593                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37077646                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13160740                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     16812585                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         16812585                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     16812585                       # number of overall hits
system.cpu.icache.overall_hits::total        16812585                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1335                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1335                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1335                       # number of overall misses
system.cpu.icache.overall_misses::total          1335                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    125683000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    125683000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    125683000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    125683000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     16813920                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     16813920                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     16813920                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     16813920                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000079                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000079                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94144.569288                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94144.569288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94144.569288                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94144.569288                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          243                       # number of writebacks
system.cpu.icache.writebacks::total               243                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1335                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1335                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1335                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1335                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    123013000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    123013000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    123013000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    123013000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000079                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000079                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92144.569288                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92144.569288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92144.569288                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92144.569288                       # average overall mshr miss latency
system.cpu.icache.replacements                    243                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     16812585                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        16812585                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1335                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1335                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    125683000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    125683000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     16813920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     16813920                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94144.569288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94144.569288                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1335                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    123013000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    123013000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92144.569288                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92144.569288                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1091.872774                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            16813920                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1335                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12594.696629                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1091.872774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.266571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.266571                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1092                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1092                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.266602                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16815255                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16815255                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 661761660000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003676                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  116                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8742                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8858                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 116                       # number of overall hits
system.l2.overall_hits::.cpu.data                8742                       # number of overall hits
system.l2.overall_hits::total                    8858                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1219                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5950188                       # number of demand (read+write) misses
system.l2.demand_misses::total                5951407                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1219                       # number of overall misses
system.l2.overall_misses::.cpu.data           5950188                       # number of overall misses
system.l2.overall_misses::total               5951407                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    116543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 571936748000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     572053291000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    116543000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 571936748000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    572053291000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5958930                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5960265                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5958930                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5960265                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.913109                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.998533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.998514                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.913109                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.998533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.998514                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95605.414274                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 96120.786100                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96120.680538                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95605.414274                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 96120.786100                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96120.680538                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5917212                       # number of writebacks
system.l2.writebacks::total                   5917212                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5950187                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5951405                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5950187                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5951405                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     92101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 452932988000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 453025089000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     92101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 452932988000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 453025089000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.912360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.998533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.998513                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.912360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.998533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.998513                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75616.584565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76120.798893                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76120.695701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75616.584565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76120.798893                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76120.695701                       # average overall mshr miss latency
system.l2.replacements                        5918636                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5950847                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5950847                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5950847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5950847                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          240                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              240                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          240                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          240                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5949942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5949942                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 571912647000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  571912647000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5949944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5949944                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     1.000000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         1.000000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96120.709580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96120.709580                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5949942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5949942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 452913827000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 452913827000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     1.000000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     1.000000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76120.712941                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76120.712941                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                116                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    116543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.913109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913109                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95605.414274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95605.414274                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1218                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     92101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92101000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.912360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.912360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75616.584565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75616.584565                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          8740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              8740                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8986                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8986                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.027376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027376                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97971.544715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97971.544715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19161000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19161000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.027265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027265                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78208.163265                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78208.163265                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32678.214762                       # Cycle average of tags in use
system.l2.tags.total_refs                    11914456                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5951404                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.001957                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         6.173434                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32672.041328                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997260                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23774                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29780322                       # Number of tag accesses
system.l2.tags.data_accesses                 29780322                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1480049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5950186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001928712500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92456                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92456                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17894801                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1391312                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5951404                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5917212                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5951404                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5917212                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4437163                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4               5951404                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4              5917212                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5951141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     240                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  92457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        92456                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      64.369592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.007655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    106.284504                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        92455    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92456                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92456                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.007831                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.007380                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.124901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92094     99.61%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              362      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92456                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95222464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             94675392                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    143.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    143.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  661761611000                       # Total gap between requests
system.mem_ctrls.avgGap                      55757.27                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        19488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95202976                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     23680320                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 29448.668875739942                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 143862936.997589111328                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 35783759.367383114994                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1218                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5950186                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5917212                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     29631500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 147886591500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 16166623871250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24328.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24854.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2732135.31                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        19488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95202976                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95222464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        19488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        19488                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     94675392                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     94675392                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1218                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5950186                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5951404                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5917212                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5917212                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        29449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    143862937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        143892386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        29449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        29449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    143065695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       143065695                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    143065695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        29449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    143862937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       286958081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5951404                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1480020                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       371982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       371846                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       371948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       371777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       371838                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       372009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       372234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       372288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       372427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       372262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       371776                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       371768                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       371871                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       371760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       371789                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       371829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        92781                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        92456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        92804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        92431                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        92423                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        92481                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        92544                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        92516                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        92416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        92416                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             36327398000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           29757020000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       147916223000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 6104.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24854.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             5498553                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1373728                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.82                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       559142                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   850.608625                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   753.304589                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   289.488477                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        14486      2.59%      2.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        21164      3.79%      6.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        28229      5.05%     11.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        30239      5.41%     16.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        19799      3.54%     20.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        29773      5.32%     25.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        25282      4.52%     30.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        18324      3.28%     33.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       371846     66.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       559142                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             380889856                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           94721280                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              575.569543                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              143.135037                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.61                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2001391980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1063765065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    21248083080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3865222080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 52238868240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 150705966240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 127206190080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  358329486765                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.478161                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 326745021250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  22097660000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 312918978750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1990889040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1058178825                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    21244941480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3860482320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 52238868240.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 151390668480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 126629598720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  358413627105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.605307                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 325251536750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  22097660000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 314412463250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1463                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5917212                       # Transaction distribution
system.membus.trans_dist::CleanEvict              333                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5949941                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5949941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1463                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     17820353                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               17820353                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    189897856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               189897856                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5951404                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5951404    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5951404                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         17786161000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13490070000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             10321                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11868059                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5949944                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5949943                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1335                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8986                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2913                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     17874740                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              17877653                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        25248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    190556416                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              190581664                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5918636                       # Total snoops (count)
system.tol2bus.snoopTraffic                  94675392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11878901                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000339                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018398                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11874879     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4022      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11878901                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 661761660000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        17868479000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2670999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       11917858999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
