Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\quartus\system.qsys --block-symbol-file --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\quartus\system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/system.qsys
Progress: Reading input file
Progress: Adding LCD_Controller [LT24_Controller 1.0]
Progress: Parameterizing module LCD_Controller
Progress: Adding LCD_Reset_N [altera_avalon_pio 17.1]
Progress: Parameterizing module LCD_Reset_N
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding dram_ctrl [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module dram_ctrl
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pll [altera_pll 17.1]
Progress: Parameterizing module pll
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding touch_panel_busy [altera_avalon_pio 17.1]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 17.1]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 17.1]
Progress: Parameterizing module touch_panel_spi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.dram_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll: Able to implement PLL with user settings
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\quartus\system.qsys --synthesis=VHDL --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\quartus\system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading quartus/system.qsys
Progress: Reading input file
Progress: Adding LCD_Controller [LT24_Controller 1.0]
Progress: Parameterizing module LCD_Controller
Progress: Adding LCD_Reset_N [altera_avalon_pio 17.1]
Progress: Parameterizing module LCD_Reset_N
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding cpu [altera_nios2_gen2 17.1]
Progress: Parameterizing module cpu
Progress: Adding dram_ctrl [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module dram_ctrl
Progress: Adding jtag_uart [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart
Progress: Adding pll [altera_pll 17.1]
Progress: Parameterizing module pll
Progress: Adding sysid [altera_avalon_sysid_qsys 17.1]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 17.1]
Progress: Parameterizing module timer
Progress: Adding touch_panel_busy [altera_avalon_pio 17.1]
Progress: Parameterizing module touch_panel_busy
Progress: Adding touch_panel_pen_irq_n [altera_avalon_pio 17.1]
Progress: Parameterizing module touch_panel_pen_irq_n
Progress: Adding touch_panel_spi [altera_avalon_spi 17.1]
Progress: Parameterizing module touch_panel_spi
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: system.dram_ctrl: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: system.pll: Able to implement PLL with user settings
Info: system.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: system.sysid: Time stamp will be automatically updated when this component is generated.
Info: system.touch_panel_busy: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system.touch_panel_pen_irq_n: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: system: Generating system "system" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux.src7 and cmd_mux_007.sink0
Info: Inserting clock-crossing logic between cmd_demux.src9 and cmd_mux_009.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux.sink7
Info: Inserting clock-crossing logic between rsp_demux_009.src0 and rsp_mux.sink9
Info: LCD_Controller: "system" instantiated LT24_Controller "LCD_Controller"
Info: LCD_Reset_N: Starting RTL generation for module 'system_LCD_Reset_N'
Info: LCD_Reset_N:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_LCD_Reset_N --dir=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0003_LCD_Reset_N_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0003_LCD_Reset_N_gen//system_LCD_Reset_N_component_configuration.pl  --do_build_sim=0  ]
Info: LCD_Reset_N: Done RTL generation for module 'system_LCD_Reset_N'
Info: LCD_Reset_N: "system" instantiated altera_avalon_pio "LCD_Reset_N"
Info: cpu: "system" instantiated altera_nios2_gen2 "cpu"
Info: dram_ctrl: Starting RTL generation for module 'system_dram_ctrl'
Info: dram_ctrl:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=system_dram_ctrl --dir=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0004_dram_ctrl_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0004_dram_ctrl_gen//system_dram_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: dram_ctrl: Done RTL generation for module 'system_dram_ctrl'
Info: dram_ctrl: "system" instantiated altera_avalon_new_sdram_controller "dram_ctrl"
Info: jtag_uart: Starting RTL generation for module 'system_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=system_jtag_uart --dir=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0005_jtag_uart_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0005_jtag_uart_gen//system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'system_jtag_uart'
Info: jtag_uart: "system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: pll: "system" instantiated altera_pll "pll"
Info: sysid: "system" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'system_timer'
Info: timer:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=system_timer --dir=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0008_timer_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0008_timer_gen//system_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'system_timer'
Info: timer: "system" instantiated altera_avalon_timer "timer"
Info: touch_panel_busy: Starting RTL generation for module 'system_touch_panel_busy'
Info: touch_panel_busy:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_touch_panel_busy --dir=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0009_touch_panel_busy_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0009_touch_panel_busy_gen//system_touch_panel_busy_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_busy: Done RTL generation for module 'system_touch_panel_busy'
Info: touch_panel_busy: "system" instantiated altera_avalon_pio "touch_panel_busy"
Info: touch_panel_pen_irq_n: Starting RTL generation for module 'system_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_touch_panel_pen_irq_n --dir=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0010_touch_panel_pen_irq_n_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0010_touch_panel_pen_irq_n_gen//system_touch_panel_pen_irq_n_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_pen_irq_n: Done RTL generation for module 'system_touch_panel_pen_irq_n'
Info: touch_panel_pen_irq_n: "system" instantiated altera_avalon_pio "touch_panel_pen_irq_n"
Info: touch_panel_spi: Starting RTL generation for module 'system_touch_panel_spi'
Info: touch_panel_spi:   Generation command is [exec C:/intelfpga/17.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/17.1/quartus/bin64/perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelfpga/17.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_touch_panel_spi --dir=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0011_touch_panel_spi_gen/ --quartus_dir=C:/intelfpga/17.1/quartus --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0011_touch_panel_spi_gen//system_touch_panel_spi_component_configuration.pl  --do_build_sim=0  ]
Info: touch_panel_spi: Done RTL generation for module 'system_touch_panel_spi'
Info: touch_panel_spi: "system" instantiated altera_avalon_spi "touch_panel_spi"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "system" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'system_cpu_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/17.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/17.1/quartus/bin64//perl/lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/17.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/17.1/quartus/sopc_builder/bin -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/17.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=system_cpu_cpu --dir=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA/17.1/quartus/bin64/ --verilog --config=C:/Users/aesch/AppData/Local/Temp/alt8374_5192815280955388013.dir/0015_cpu_gen//system_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2020.04.22 15:02:59 (*) Starting Nios II generation
Info: cpu: # 2020.04.22 15:02:59 (*)   Checking for plaintext license.
Info: cpu: # 2020.04.22 15:03:01 (*)   Plaintext license not found.
Info: cpu: # 2020.04.22 15:03:01 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2020.04.22 15:03:02 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2020.04.22 15:03:02 (*)   Elaborating CPU configuration settings
Info: cpu: # 2020.04.22 15:03:02 (*)   Creating all objects for CPU
Info: cpu: # 2020.04.22 15:03:02 (*)     Testbench
Info: cpu: # 2020.04.22 15:03:02 (*)     Instruction decoding
Info: cpu: # 2020.04.22 15:03:02 (*)       Instruction fields
Info: cpu: # 2020.04.22 15:03:02 (*)       Instruction decodes
Info: cpu: # 2020.04.22 15:03:03 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2020.04.22 15:03:03 (*)       Instruction controls
Info: cpu: # 2020.04.22 15:03:03 (*)     Pipeline frontend
Info: cpu: # 2020.04.22 15:03:03 (*)     Pipeline backend
Info: cpu: # 2020.04.22 15:03:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2020.04.22 15:03:11 (*)   Creating encrypted RTL
Info: cpu: # 2020.04.22 15:03:12 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'system_cpu_cpu'
Info: cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: cpu_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "cpu_data_master_limiter"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: dram_ctrl_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "dram_ctrl_s1_burst_adapter"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: dram_ctrl_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "dram_ctrl_s1_rsp_width_adapter"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus/system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file D:/GitHub/Projekt6/DigitalTheremin/DigitalThereminP6/quartus/system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: system: Done "system" with 44 modules, 77 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
