<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>RISCVCompressInstEmitter.cpp source code [llvm/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp'; var root_path = '../../../..'; var data_path = '../../../../../data';</script>
<script src='../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>llvm</a>/<a href='../..'>llvm</a>/<a href='..'>utils</a>/<a href='./'>TableGen</a>/<a href='RISCVCompressInstEmitter.cpp.html'>RISCVCompressInstEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===- RISCVCompressInstEmitter.cpp - Generator for RISCV Compression -===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>// RISCVCompressInstEmitter implements a tablegen-driven CompressPat based</i></td></tr>
<tr><th id="8">8</th><td><i>// RISCV Instruction Compression mechanism.</i></td></tr>
<tr><th id="9">9</th><td><i>//</i></td></tr>
<tr><th id="10">10</th><td><i>//===--------------------------------------------------------------===//</i></td></tr>
<tr><th id="11">11</th><td><i>//</i></td></tr>
<tr><th id="12">12</th><td><i>// RISCVCompressInstEmitter implements a tablegen-driven CompressPat Instruction</i></td></tr>
<tr><th id="13">13</th><td><i>// Compression mechanism for generating RISCV compressed instructions</i></td></tr>
<tr><th id="14">14</th><td><i>// (C ISA Extension) from the expanded instruction form.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i>// This tablegen backend processes CompressPat declarations in a</i></td></tr>
<tr><th id="17">17</th><td><i>// td file and generates all the required checks to validate the pattern</i></td></tr>
<tr><th id="18">18</th><td><i>// declarations; validate the input and output operands to generate the correct</i></td></tr>
<tr><th id="19">19</th><td><i>// compressed instructions. The checks include validating  different types of</i></td></tr>
<tr><th id="20">20</th><td><i>// operands; register operands, immediate operands, fixed register and fixed</i></td></tr>
<tr><th id="21">21</th><td><i>// immediate inputs.</i></td></tr>
<tr><th id="22">22</th><td><i>//</i></td></tr>
<tr><th id="23">23</th><td><i>// Example:</i></td></tr>
<tr><th id="24">24</th><td><i>// class CompressPat&lt;dag input, dag output&gt; {</i></td></tr>
<tr><th id="25">25</th><td><i>//   dag Input  = input;</i></td></tr>
<tr><th id="26">26</th><td><i>//   dag Output    = output;</i></td></tr>
<tr><th id="27">27</th><td><i>//   list&lt;Predicate&gt; Predicates = [];</i></td></tr>
<tr><th id="28">28</th><td><i>// }</i></td></tr>
<tr><th id="29">29</th><td><i>//</i></td></tr>
<tr><th id="30">30</th><td><i>// let Predicates = [HasStdExtC] in {</i></td></tr>
<tr><th id="31">31</th><td><i>// def : CompressPat&lt;(ADD GPRNoX0:$rs1, GPRNoX0:$rs1, GPRNoX0:$rs2),</i></td></tr>
<tr><th id="32">32</th><td><i>//                   (C_ADD GPRNoX0:$rs1, GPRNoX0:$rs2)&gt;;</i></td></tr>
<tr><th id="33">33</th><td><i>// }</i></td></tr>
<tr><th id="34">34</th><td><i>//</i></td></tr>
<tr><th id="35">35</th><td><i>// The result is an auto-generated header file</i></td></tr>
<tr><th id="36">36</th><td><i>// 'RISCVGenCompressInstEmitter.inc' which exports two functions for</i></td></tr>
<tr><th id="37">37</th><td><i>// compressing/uncompressing MCInst instructions, plus</i></td></tr>
<tr><th id="38">38</th><td><i>// some helper functions:</i></td></tr>
<tr><th id="39">39</th><td><i>//</i></td></tr>
<tr><th id="40">40</th><td><i>// bool compressInst(MCInst&amp; OutInst, const MCInst &amp;MI,</i></td></tr>
<tr><th id="41">41</th><td><i>//                   const MCSubtargetInfo &amp;STI,</i></td></tr>
<tr><th id="42">42</th><td><i>//                   MCContext &amp;Context);</i></td></tr>
<tr><th id="43">43</th><td><i>//</i></td></tr>
<tr><th id="44">44</th><td><i>// bool uncompressInst(MCInst&amp; OutInst, const MCInst &amp;MI,</i></td></tr>
<tr><th id="45">45</th><td><i>//                     const MCRegisterInfo &amp;MRI,</i></td></tr>
<tr><th id="46">46</th><td><i>//                     const MCSubtargetInfo &amp;STI);</i></td></tr>
<tr><th id="47">47</th><td><i>//</i></td></tr>
<tr><th id="48">48</th><td><i>// The clients that include this auto-generated header file and</i></td></tr>
<tr><th id="49">49</th><td><i>// invoke these functions can compress an instruction before emitting</i></td></tr>
<tr><th id="50">50</th><td><i>// it in the target-specific ASM or ELF streamer or can uncompress</i></td></tr>
<tr><th id="51">51</th><td><i>// an instruction before printing it when the expanded instruction</i></td></tr>
<tr><th id="52">52</th><td><i>// format aliases is favored.</i></td></tr>
<tr><th id="53">53</th><td><i></i></td></tr>
<tr><th id="54">54</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><u>#include <a href="CodeGenInstruction.h.html">"CodeGenInstruction.h"</a></u></td></tr>
<tr><th id="57">57</th><td><u>#include <a href="CodeGenTarget.h.html">"CodeGenTarget.h"</a></u></td></tr>
<tr><th id="58">58</th><td><u>#include <a href="../../include/llvm/ADT/IndexedMap.h.html">"llvm/ADT/IndexedMap.h"</a></u></td></tr>
<tr><th id="59">59</th><td><u>#include <a href="../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="60">60</th><td><u>#include <a href="../../include/llvm/ADT/StringExtras.h.html">"llvm/ADT/StringExtras.h"</a></u></td></tr>
<tr><th id="61">61</th><td><u>#include <a href="../../include/llvm/ADT/StringMap.h.html">"llvm/ADT/StringMap.h"</a></u></td></tr>
<tr><th id="62">62</th><td><u>#include <a href="../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="63">63</th><td><u>#include <a href="../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="64">64</th><td><u>#include <a href="../../include/llvm/TableGen/Error.h.html">"llvm/TableGen/Error.h"</a></u></td></tr>
<tr><th id="65">65</th><td><u>#include <a href="../../include/llvm/TableGen/Record.h.html">"llvm/TableGen/Record.h"</a></u></td></tr>
<tr><th id="66">66</th><td><u>#include <a href="../../include/llvm/TableGen/TableGenBackend.h.html">"llvm/TableGen/TableGenBackend.h"</a></u></td></tr>
<tr><th id="67">67</th><td><u>#include <a href="../../../../include/c++/7/set.html">&lt;set&gt;</a></u></td></tr>
<tr><th id="68">68</th><td><u>#include <a href="../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="69">69</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "compress-inst-emitter"</u></td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><b>namespace</b> {</td></tr>
<tr><th id="74">74</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</dfn> {</td></tr>
<tr><th id="75">75</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</dfn> {</td></tr>
<tr><th id="76">76</th><td>    <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind">MapKind</dfn> { <dfn class="tu enum" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand' data-type='0' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand">Operand</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm' data-type='1' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm">Imm</dfn>, <dfn class="tu enum" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg' data-type='2' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg">Reg</dfn> };</td></tr>
<tr><th id="77">77</th><td>    <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind">MapKind</a> <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-type='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</dfn>;</td></tr>
<tr><th id="78">78</th><td>    <b>union</b> {</td></tr>
<tr><th id="79">79</th><td>      <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Operand' data-type='unsigned int' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand">Operand</dfn>; <i  data-doc="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand">// Operand number mapped to.</i></td></tr>
<tr><th id="80">80</th><td>      <a class="typedef" href="../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Imm' data-type='uint64_t' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm">Imm</dfn>;     <i  data-doc="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm">// Integer immediate value.</i></td></tr>
<tr><th id="81">81</th><td>      <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Reg" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Reg' data-type='llvm::Record *' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Reg">Reg</dfn>;      <i  data-doc="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Reg">// Physical register.</i></td></tr>
<tr><th id="82">82</th><td>    } <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-type='union (anonymous union at /root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp:78:5)' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</dfn>;</td></tr>
<tr><th id="83">83</th><td>    <em>int</em> <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx' data-type='int' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx">TiedOpIdx</dfn> = -<var>1</var>; <i  data-doc="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx">// Tied operand index within the instruction.</i></td></tr>
<tr><th id="84">84</th><td>  };</td></tr>
<tr><th id="85">85</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat">CompressPat</dfn> {</td></tr>
<tr><th id="86">86</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Source' data-type='llvm::CodeGenInstruction' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source">Source</dfn>; <i  data-doc="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source">// The source instruction definition.</i></td></tr>
<tr><th id="87">87</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Dest' data-type='llvm::CodeGenInstruction' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest">Dest</dfn>;   <i  data-doc="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest">// The destination instruction to transform to.</i></td></tr>
<tr><th id="88">88</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt;</td></tr>
<tr><th id="89">89</th><td>        <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::PatReqFeatures" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::PatReqFeatures' data-type='std::vector&lt;Record *&gt;' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::PatReqFeatures">PatReqFeatures</dfn>; <i>// Required target features to enable pattern.</i></td></tr>
<tr><th id="90">90</th><td>    <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt;</td></tr>
<tr><th id="91">91</th><td>        <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt;' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap">SourceOperandMap</dfn>; <i>// Maps operands in the Source Instruction to</i></td></tr>
<tr><th id="92">92</th><td>                          <i  data-doc="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap">// the corresponding Dest instruction operand.</i></td></tr>
<tr><th id="93">93</th><td>    <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt;</td></tr>
<tr><th id="94">94</th><td>        <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt;' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap">DestOperandMap</dfn>; <i>// Maps operands in the Dest Instruction</i></td></tr>
<tr><th id="95">95</th><td>                        <i  data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter11CompressPatC1ERN4llvm18CodeGenInstructionES4_St6vectorIPNS2_6RecordESaIS7_EERNS2_10IndexedMapINS0_6OpData2226653">// to the corresponding Source instruction operand.</i></td></tr>
<tr><th id="96">96</th><td>    <dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter11CompressPatC1ERN4llvm18CodeGenInstructionES4_St6vectorIPNS2_6RecordESaIS7_EERNS2_10IndexedMapINS0_6OpData2226653" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::CompressPat' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::CompressPat::CompressPat(llvm::CodeGenInstruction &amp; S, llvm::CodeGenInstruction &amp; D, std::vector&lt;Record *&gt; RF, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; SourceMap, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; DestMap)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter11CompressPatC1ERN4llvm18CodeGenInstructionES4_St6vectorIPNS2_6RecordESaIS7_EERNS2_10IndexedMapINS0_6OpData2226653">CompressPat</dfn>(<a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col1 decl" id="1S" title='S' data-type='llvm::CodeGenInstruction &amp;' data-ref="1S">S</dfn>, <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col2 decl" id="2D" title='D' data-type='llvm::CodeGenInstruction &amp;' data-ref="2D">D</dfn>,</td></tr>
<tr><th id="97">97</th><td>                <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <dfn class="local col3 decl" id="3RF" title='RF' data-type='std::vector&lt;Record *&gt;' data-ref="3RF">RF</dfn>, <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col4 decl" id="4SourceMap" title='SourceMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="4SourceMap">SourceMap</dfn>,</td></tr>
<tr><th id="98">98</th><td>                <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col5 decl" id="5DestMap" title='DestMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="5DestMap">DestMap</dfn>)</td></tr>
<tr><th id="99">99</th><td>        : <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Source' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source">Source</a><a class="ref" href="CodeGenInstruction.h.html#216" title='llvm::CodeGenInstruction::CodeGenInstruction' data-ref="_ZN4llvm18CodeGenInstructionC1ERKS0_">(</a><a class="local col1 ref" href="#1S" title='S' data-ref="1S">S</a>), <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Dest' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest">Dest</a><a class="ref" href="CodeGenInstruction.h.html#216" title='llvm::CodeGenInstruction::CodeGenInstruction' data-ref="_ZN4llvm18CodeGenInstructionC1ERKS0_">(</a><a class="local col2 ref" href="#2D" title='D' data-ref="2D">D</a>), <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::PatReqFeatures" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::PatReqFeatures' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::PatReqFeatures">PatReqFeatures</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E">(</a><a class="local col3 ref" href="#3RF" title='RF' data-ref="3RF">RF</a>), <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap">SourceOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#29" title='llvm::IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData, llvm::identity&lt;unsigned int&gt; &gt;::IndexedMap' data-use='c' data-ref="_ZN4llvm10IndexedMapIN12_GLOBAL__N_124RISCVCompressInstEmitter6OpDataENS_8identityIjEEEC1ERKS6_">(</a><a class="local col4 ref" href="#4SourceMap" title='SourceMap' data-ref="4SourceMap">SourceMap</a>),</td></tr>
<tr><th id="100">100</th><td>          <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#29" title='llvm::IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData, llvm::identity&lt;unsigned int&gt; &gt;::IndexedMap' data-use='c' data-ref="_ZN4llvm10IndexedMapIN12_GLOBAL__N_124RISCVCompressInstEmitter6OpDataENS_8identityIjEEEC1ERKS6_">(</a><a class="local col5 ref" href="#5DestMap" title='DestMap' data-ref="5DestMap">DestMap</a>) {}</td></tr>
<tr><th id="101">101</th><td>  };</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::Records" title='(anonymous namespace)::RISCVCompressInstEmitter::Records' data-type='llvm::RecordKeeper &amp;' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Records">Records</dfn>;</td></tr>
<tr><th id="104">104</th><td>  <a class="type" href="CodeGenTarget.h.html#llvm::CodeGenTarget" title='llvm::CodeGenTarget' data-ref="llvm::CodeGenTarget">CodeGenTarget</a> <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::Target" title='(anonymous namespace)::RISCVCompressInstEmitter::Target' data-type='llvm::CodeGenTarget' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Target">Target</dfn>;</td></tr>
<tr><th id="105">105</th><td>  <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat">CompressPat</a>, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPatterns' data-type='SmallVector&lt;(anonymous namespace)::RISCVCompressInstEmitter::CompressPat, 4&gt;' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns">CompressPatterns</dfn>;</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398" title='(anonymous namespace)::RISCVCompressInstEmitter::addDagOperandMapping' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::addDagOperandMapping(llvm::Record * Rec, llvm::DagInit * Dag, llvm::CodeGenInstruction &amp; Inst, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; OperandMap, bool IsSourceInst)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">addDagOperandMapping</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col6 decl" id="6Rec" title='Rec' data-type='llvm::Record *' data-ref="6Rec">Rec</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col7 decl" id="7Dag" title='Dag' data-type='llvm::DagInit *' data-ref="7Dag">Dag</dfn>, <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col8 decl" id="8Inst" title='Inst' data-type='llvm::CodeGenInstruction &amp;' data-ref="8Inst">Inst</dfn>,</td></tr>
<tr><th id="108">108</th><td>                            <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col9 decl" id="9OperandMap" title='OperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="9OperandMap">OperandMap</dfn>, <em>bool</em> <dfn class="local col0 decl" id="10IsSourceInst" title='IsSourceInst' data-type='bool' data-ref="10IsSourceInst">IsSourceInst</dfn>);</td></tr>
<tr><th id="109">109</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE" title='(anonymous namespace)::RISCVCompressInstEmitter::evaluateCompressPat' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::evaluateCompressPat(llvm::Record * Compress)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">evaluateCompressPat</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col1 decl" id="11Compress" title='Compress' data-type='llvm::Record *' data-ref="11Compress">Compress</dfn>);</td></tr>
<tr><th id="110">110</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23emitCompressInstEmitterERN4llvm11raw_ostreamEb" title='(anonymous namespace)::RISCVCompressInstEmitter::emitCompressInstEmitter' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::emitCompressInstEmitter(llvm::raw_ostream &amp; o, bool Compress)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23emitCompressInstEmitterERN4llvm11raw_ostreamEb">emitCompressInstEmitter</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col2 decl" id="12o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="12o">o</dfn>, <em>bool</em> <dfn class="local col3 decl" id="13Compress" title='Compress' data-type='bool' data-ref="13Compress">Compress</dfn>);</td></tr>
<tr><th id="111">111</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter13validateTypesEPN4llvm6RecordES3_b" title='(anonymous namespace)::RISCVCompressInstEmitter::validateTypes' data-type='bool (anonymous namespace)::RISCVCompressInstEmitter::validateTypes(llvm::Record * SubType, llvm::Record * Type, bool IsSourceInst)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter13validateTypesEPN4llvm6RecordES3_b">validateTypes</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="14SubType" title='SubType' data-type='llvm::Record *' data-ref="14SubType">SubType</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="15Type" title='Type' data-type='llvm::Record *' data-ref="15Type">Type</dfn>, <em>bool</em> <dfn class="local col6 decl" id="16IsSourceInst" title='IsSourceInst' data-type='bool' data-ref="16IsSourceInst">IsSourceInst</dfn>);</td></tr>
<tr><th id="112">112</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter16validateRegisterEPN4llvm6RecordES3_" title='(anonymous namespace)::RISCVCompressInstEmitter::validateRegister' data-type='bool (anonymous namespace)::RISCVCompressInstEmitter::validateRegister(llvm::Record * Reg, llvm::Record * RegClass)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter16validateRegisterEPN4llvm6RecordES3_">validateRegister</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="17Reg" title='Reg' data-type='llvm::Record *' data-ref="17Reg">Reg</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="18RegClass" title='RegClass' data-type='llvm::Record *' data-ref="18RegClass">RegClass</dfn>);</td></tr>
<tr><th id="113">113</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349" title='(anonymous namespace)::RISCVCompressInstEmitter::createDagOperandMapping' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::createDagOperandMapping(llvm::Record * Rec, StringMap&lt;unsigned int&gt; &amp; SourceOperands, StringMap&lt;unsigned int&gt; &amp; DestOperands, llvm::DagInit * SourceDag, llvm::DagInit * DestDag, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; SourceOperandMap)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349">createDagOperandMapping</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="19Rec" title='Rec' data-type='llvm::Record *' data-ref="19Rec">Rec</dfn>, <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="20SourceOperands" title='SourceOperands' data-type='StringMap&lt;unsigned int&gt; &amp;' data-ref="20SourceOperands">SourceOperands</dfn>,</td></tr>
<tr><th id="114">114</th><td>                               <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="21DestOperands" title='DestOperands' data-type='StringMap&lt;unsigned int&gt; &amp;' data-ref="21DestOperands">DestOperands</dfn>,</td></tr>
<tr><th id="115">115</th><td>                               <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col2 decl" id="22SourceDag" title='SourceDag' data-type='llvm::DagInit *' data-ref="22SourceDag">SourceDag</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col3 decl" id="23DestDag" title='DestDag' data-type='llvm::DagInit *' data-ref="23DestDag">DestDag</dfn>,</td></tr>
<tr><th id="116">116</th><td>                               <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col4 decl" id="24SourceOperandMap" title='SourceOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="24SourceOperandMap">SourceOperandMap</dfn>);</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter24createInstOperandMappingEPN4llvm6RecordEPNS1_7DagInitES5_RNS1_10IndexedMapINS0_6OpDataENS1_8identityIjEEE13697053" title='(anonymous namespace)::RISCVCompressInstEmitter::createInstOperandMapping' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::createInstOperandMapping(llvm::Record * Rec, llvm::DagInit * SourceDag, llvm::DagInit * DestDag, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; SourceOperandMap, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; DestOperandMap, StringMap&lt;unsigned int&gt; &amp; SourceOperands, llvm::CodeGenInstruction &amp; DestInst)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter24createInstOperandMappingEPN4llvm6RecordEPNS1_7DagInitES5_RNS1_10IndexedMapINS0_6OpDataENS1_8identityIjEEE13697053">createInstOperandMapping</a>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="25Rec" title='Rec' data-type='llvm::Record *' data-ref="25Rec">Rec</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col6 decl" id="26SourceDag" title='SourceDag' data-type='llvm::DagInit *' data-ref="26SourceDag">SourceDag</dfn>,</td></tr>
<tr><th id="119">119</th><td>                                <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col7 decl" id="27DestDag" title='DestDag' data-type='llvm::DagInit *' data-ref="27DestDag">DestDag</dfn>,</td></tr>
<tr><th id="120">120</th><td>                                <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col8 decl" id="28SourceOperandMap" title='SourceOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="28SourceOperandMap">SourceOperandMap</dfn>,</td></tr>
<tr><th id="121">121</th><td>                                <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col9 decl" id="29DestOperandMap" title='DestOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="29DestOperandMap">DestOperandMap</dfn>,</td></tr>
<tr><th id="122">122</th><td>                                <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="30SourceOperands" title='SourceOperands' data-type='StringMap&lt;unsigned int&gt; &amp;' data-ref="30SourceOperands">SourceOperands</dfn>,</td></tr>
<tr><th id="123">123</th><td>                                <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col1 decl" id="31DestInst" title='DestInst' data-type='llvm::CodeGenInstruction &amp;' data-ref="31DestInst">DestInst</dfn>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td><b>public</b>:</td></tr>
<tr><th id="126">126</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitterC1ERN4llvm12RecordKeeperE" title='(anonymous namespace)::RISCVCompressInstEmitter::RISCVCompressInstEmitter' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::RISCVCompressInstEmitter(llvm::RecordKeeper &amp; R)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitterC1ERN4llvm12RecordKeeperE">RISCVCompressInstEmitter</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col2 decl" id="32R" title='R' data-type='llvm::RecordKeeper &amp;' data-ref="32R">R</dfn>) : <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Records" title='(anonymous namespace)::RISCVCompressInstEmitter::Records' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Records">Records</a>(<a class="local col2 ref" href="#32R" title='R' data-ref="32R">R</a>), <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Target" title='(anonymous namespace)::RISCVCompressInstEmitter::Target' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Target">Target</a><a class="ref" href="CodeGenTarget.h.html#_ZN4llvm13CodeGenTargetC1ERNS_12RecordKeeperE" title='llvm::CodeGenTarget::CodeGenTarget' data-ref="_ZN4llvm13CodeGenTargetC1ERNS_12RecordKeeperE">(</a><a class="local col2 ref" href="#32R" title='R' data-ref="32R">R</a>) {}</td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::RISCVCompressInstEmitter::run' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::run(llvm::raw_ostream &amp; o)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter3runERN4llvm11raw_ostreamE">run</a>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="33o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="33o">o</dfn>);</td></tr>
<tr><th id="129">129</th><td>};</td></tr>
<tr><th id="130">130</th><td>} <i>// End anonymous namespace.</i></td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter16validateRegisterEPN4llvm6RecordES3_" title='(anonymous namespace)::RISCVCompressInstEmitter::validateRegister' data-type='bool (anonymous namespace)::RISCVCompressInstEmitter::validateRegister(llvm::Record * Reg, llvm::Record * RegClass)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter16validateRegisterEPN4llvm6RecordES3_">validateRegister</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="34Reg" title='Reg' data-type='llvm::Record *' data-ref="34Reg">Reg</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="35RegClass" title='RegClass' data-type='llvm::Record *' data-ref="35RegClass">RegClass</dfn>) {</td></tr>
<tr><th id="133">133</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Reg-&gt;isSubClassOf(&quot;Register&quot;) &amp;&amp; &quot;Reg record should be a Register\n&quot;) ? void (0) : __assert_fail (&quot;Reg-&gt;isSubClassOf(\&quot;Register\&quot;) &amp;&amp; \&quot;Reg record should be a Register\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 133, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Register"</q>) &amp;&amp; <q>"Reg record should be a Register\n"</q>);</td></tr>
<tr><th id="134">134</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RegClass-&gt;isSubClassOf(&quot;RegisterClass&quot;) &amp;&amp; &quot;RegClass record should be&quot; &quot; a RegisterClass\n&quot;) ? void (0) : __assert_fail (&quot;RegClass-&gt;isSubClassOf(\&quot;RegisterClass\&quot;) &amp;&amp; \&quot;RegClass record should be\&quot; \&quot; a RegisterClass\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 135, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#35RegClass" title='RegClass' data-ref="35RegClass">RegClass</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>) &amp;&amp; <q>"RegClass record should be"</q></td></tr>
<tr><th id="135">135</th><td>                                                    <q>" a RegisterClass\n"</q>);</td></tr>
<tr><th id="136">136</th><td>  <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> <dfn class="local col6 decl" id="36RC" title='RC' data-type='llvm::CodeGenRegisterClass' data-ref="36RC">RC</dfn> = <a class="ref fake" href="CodeGenRegisters.h.html#291" title='llvm::CodeGenRegisterClass::CodeGenRegisterClass' data-ref="_ZN4llvm20CodeGenRegisterClassC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Target" title='(anonymous namespace)::RISCVCompressInstEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget16getRegisterClassEPNS_6RecordE" title='llvm::CodeGenTarget::getRegisterClass' data-ref="_ZNK4llvm13CodeGenTarget16getRegisterClassEPNS_6RecordE">getRegisterClass</a>(<a class="local col5 ref" href="#35RegClass" title='RegClass' data-ref="35RegClass">RegClass</a>);</td></tr>
<tr><th id="137">137</th><td>  <em>const</em> <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegister" title='llvm::CodeGenRegister' data-ref="llvm::CodeGenRegister">CodeGenRegister</a> *<dfn class="local col7 decl" id="37R" title='R' data-type='const llvm::CodeGenRegister *' data-ref="37R">R</dfn> = <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Target" title='(anonymous namespace)::RISCVCompressInstEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget17getRegisterByNameENS_9StringRefE" title='llvm::CodeGenTarget::getRegisterByName' data-ref="_ZNK4llvm13CodeGenTarget17getRegisterByNameENS_9StringRefE">getRegisterByName</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5lowerEv" title='llvm::StringRef::lower' data-ref="_ZNK4llvm9StringRef5lowerEv">lower</a>());</td></tr>
<tr><th id="138">138</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((R != nullptr) &amp;&amp; (&quot;Register&quot; + Reg-&gt;getName().str() + &quot; not defined!!\n&quot;).c_str()) ? void (0) : __assert_fail (&quot;(R != nullptr) &amp;&amp; (\&quot;Register\&quot; + Reg-&gt;getName().str() + \&quot; not defined!!\\n\&quot;).c_str()&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 139, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col7 ref" href="#37R" title='R' data-ref="37R">R</a> != <b>nullptr</b>) &amp;&amp;</td></tr>
<tr><th id="139">139</th><td>         (<q>"Register"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col4 ref" href="#34Reg" title='Reg' data-ref="34Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>" not defined!!\n"</q>).<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string5c_strEv" title='std::__cxx11::basic_string::c_str' data-ref="_ZNKSt7__cxx1112basic_string5c_strEv">c_str</a>());</td></tr>
<tr><th id="140">140</th><td>  <b>return</b> <a class="local col6 ref" href="#36RC" title='RC' data-ref="36RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE" title='llvm::CodeGenRegisterClass::contains' data-ref="_ZNK4llvm20CodeGenRegisterClass8containsEPKNS_15CodeGenRegisterE">contains</a>(<a class="local col7 ref" href="#37R" title='R' data-ref="37R">R</a>);</td></tr>
<tr><th id="141">141</th><td>}</td></tr>
<tr><th id="142">142</th><td></td></tr>
<tr><th id="143">143</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter13validateTypesEPN4llvm6RecordES3_b" title='(anonymous namespace)::RISCVCompressInstEmitter::validateTypes' data-type='bool (anonymous namespace)::RISCVCompressInstEmitter::validateTypes(llvm::Record * DagOpType, llvm::Record * InstOpType, bool IsSourceInst)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter13validateTypesEPN4llvm6RecordES3_b">validateTypes</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="38DagOpType" title='DagOpType' data-type='llvm::Record *' data-ref="38DagOpType">DagOpType</dfn>,</td></tr>
<tr><th id="144">144</th><td>                                             <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="39InstOpType" title='InstOpType' data-type='llvm::Record *' data-ref="39InstOpType">InstOpType</dfn>,</td></tr>
<tr><th id="145">145</th><td>                                             <em>bool</em> <dfn class="local col0 decl" id="40IsSourceInst" title='IsSourceInst' data-type='bool' data-ref="40IsSourceInst">IsSourceInst</dfn>) {</td></tr>
<tr><th id="146">146</th><td>  <b>if</b> (<a class="local col8 ref" href="#38DagOpType" title='DagOpType' data-ref="38DagOpType">DagOpType</a> == <a class="local col9 ref" href="#39InstOpType" title='InstOpType' data-ref="39InstOpType">InstOpType</a>)</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="148">148</th><td>  <i>// Only source instruction operands are allowed to not match Input Dag</i></td></tr>
<tr><th id="149">149</th><td><i>  // operands.</i></td></tr>
<tr><th id="150">150</th><td>  <b>if</b> (!<a class="local col0 ref" href="#40IsSourceInst" title='IsSourceInst' data-ref="40IsSourceInst">IsSourceInst</a>)</td></tr>
<tr><th id="151">151</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="152">152</th><td></td></tr>
<tr><th id="153">153</th><td>  <b>if</b> (<a class="local col8 ref" href="#38DagOpType" title='DagOpType' data-ref="38DagOpType">DagOpType</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>) &amp;&amp;</td></tr>
<tr><th id="154">154</th><td>      <a class="local col9 ref" href="#39InstOpType" title='InstOpType' data-ref="39InstOpType">InstOpType</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>)) {</td></tr>
<tr><th id="155">155</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> <dfn class="local col1 decl" id="41RC" title='RC' data-type='llvm::CodeGenRegisterClass' data-ref="41RC">RC</dfn> = <a class="ref fake" href="CodeGenRegisters.h.html#291" title='llvm::CodeGenRegisterClass::CodeGenRegisterClass' data-ref="_ZN4llvm20CodeGenRegisterClassC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Target" title='(anonymous namespace)::RISCVCompressInstEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget16getRegisterClassEPNS_6RecordE" title='llvm::CodeGenTarget::getRegisterClass' data-ref="_ZNK4llvm13CodeGenTarget16getRegisterClassEPNS_6RecordE">getRegisterClass</a>(<a class="local col9 ref" href="#39InstOpType" title='InstOpType' data-ref="39InstOpType">InstOpType</a>);</td></tr>
<tr><th id="156">156</th><td>    <a class="type" href="CodeGenRegisters.h.html#llvm::CodeGenRegisterClass" title='llvm::CodeGenRegisterClass' data-ref="llvm::CodeGenRegisterClass">CodeGenRegisterClass</a> <dfn class="local col2 decl" id="42SubRC" title='SubRC' data-type='llvm::CodeGenRegisterClass' data-ref="42SubRC">SubRC</dfn> = <a class="ref fake" href="CodeGenRegisters.h.html#291" title='llvm::CodeGenRegisterClass::CodeGenRegisterClass' data-ref="_ZN4llvm20CodeGenRegisterClassC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Target" title='(anonymous namespace)::RISCVCompressInstEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget16getRegisterClassEPNS_6RecordE" title='llvm::CodeGenTarget::getRegisterClass' data-ref="_ZNK4llvm13CodeGenTarget16getRegisterClassEPNS_6RecordE">getRegisterClass</a>(<a class="local col8 ref" href="#38DagOpType" title='DagOpType' data-ref="38DagOpType">DagOpType</a>);</td></tr>
<tr><th id="157">157</th><td>    <b>return</b> <a class="local col1 ref" href="#41RC" title='RC' data-ref="41RC">RC</a>.<a class="ref" href="CodeGenRegisters.h.html#_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_" title='llvm::CodeGenRegisterClass::hasSubClass' data-ref="_ZNK4llvm20CodeGenRegisterClass11hasSubClassEPKS0_">hasSubClass</a>(&amp;<a class="local col2 ref" href="#42SubRC" title='SubRC' data-ref="42SubRC">SubRC</a>);</td></tr>
<tr><th id="158">158</th><td>  }</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>  <i>// At this point either or both types are not registers, reject the pattern.</i></td></tr>
<tr><th id="161">161</th><td>  <b>if</b> (<a class="local col8 ref" href="#38DagOpType" title='DagOpType' data-ref="38DagOpType">DagOpType</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>) ||</td></tr>
<tr><th id="162">162</th><td>      <a class="local col9 ref" href="#39InstOpType" title='InstOpType' data-ref="39InstOpType">InstOpType</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>))</td></tr>
<tr><th id="163">163</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i>// Let further validation happen when compress()/uncompress() functions are</i></td></tr>
<tr><th id="166">166</th><td><i>  // invoked.</i></td></tr>
<tr><th id="167">167</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;compress-inst-emitter&quot;)) { dbgs() &lt;&lt; (IsSourceInst ? &quot;Input&quot; : &quot;Output&quot;) &lt;&lt; &quot; Dag Operand Type: &apos;&quot; &lt;&lt; DagOpType-&gt;getName() &lt;&lt; &quot;&apos; and &quot; &lt;&lt; &quot;Instruction Operand Type: &apos;&quot; &lt;&lt; InstOpType-&gt;getName() &lt;&lt; &quot;&apos; can&apos;t be checked at pattern validation time!\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col0 ref" href="#40IsSourceInst" title='IsSourceInst' data-ref="40IsSourceInst">IsSourceInst</a> ? <q>"Input"</q> : <q>"Output"</q>)</td></tr>
<tr><th id="168">168</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" Dag Operand Type: '"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col8 ref" href="#38DagOpType" title='DagOpType' data-ref="38DagOpType">DagOpType</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>()</td></tr>
<tr><th id="169">169</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' and "</q></td></tr>
<tr><th id="170">170</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Instruction Operand Type: '"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col9 ref" href="#39InstOpType" title='InstOpType' data-ref="39InstOpType">InstOpType</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>()</td></tr>
<tr><th id="171">171</th><td>                    <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' can't be checked at pattern validation time!\n"</q>);</td></tr>
<tr><th id="172">172</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="173">173</th><td>}</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">/// The patterns in the Dag contain different types of operands:</i></td></tr>
<tr><th id="176">176</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">/// Register operands, e.g.: GPRC:$rs1; Fixed registers, e.g: X1; Immediate</i></td></tr>
<tr><th id="177">177</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">/// operands, e.g.: simm6:$imm; Fixed immediate operands, e.g.: 0. This function</i></td></tr>
<tr><th id="178">178</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">/// maps Dag operands to its corresponding instruction operands. For register</i></td></tr>
<tr><th id="179">179</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">/// operands and fixed registers it expects the Dag operand type to be contained</i></td></tr>
<tr><th id="180">180</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">/// in the instantiated instruction operand type. For immediate operands and</i></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">/// immediates no validation checks are enforced at pattern validation time.</i></td></tr>
<tr><th id="182">182</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398" title='(anonymous namespace)::RISCVCompressInstEmitter::addDagOperandMapping' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::addDagOperandMapping(llvm::Record * Rec, llvm::DagInit * Dag, llvm::CodeGenInstruction &amp; Inst, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; OperandMap, bool IsSourceInst)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">addDagOperandMapping</dfn>(</td></tr>
<tr><th id="183">183</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="43Rec" title='Rec' data-type='llvm::Record *' data-ref="43Rec">Rec</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col4 decl" id="44Dag" title='Dag' data-type='llvm::DagInit *' data-ref="44Dag">Dag</dfn>, <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col5 decl" id="45Inst" title='Inst' data-type='llvm::CodeGenInstruction &amp;' data-ref="45Inst">Inst</dfn>,</td></tr>
<tr><th id="184">184</th><td>    <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col6 decl" id="46OperandMap" title='OperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="46OperandMap">OperandMap</dfn>, <em>bool</em> <dfn class="local col7 decl" id="47IsSourceInst" title='IsSourceInst' data-type='bool' data-ref="47IsSourceInst">IsSourceInst</dfn>) {</td></tr>
<tr><th id="185">185</th><td>  <i>// TiedCount keeps track of the number of operands skipped in Inst</i></td></tr>
<tr><th id="186">186</th><td><i>  // operands list to get to the corresponding Dag operand. This is</i></td></tr>
<tr><th id="187">187</th><td><i>  // necessary because the number of operands in Inst might be greater</i></td></tr>
<tr><th id="188">188</th><td><i>  // than number of operands in the Dag due to how tied operands</i></td></tr>
<tr><th id="189">189</th><td><i>  // are represented.</i></td></tr>
<tr><th id="190">190</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="48TiedCount" title='TiedCount' data-type='unsigned int' data-ref="48TiedCount">TiedCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="191">191</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="49i" title='i' data-type='unsigned int' data-ref="49i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="50e" title='e' data-type='unsigned int' data-ref="50e">e</dfn> = <a class="local col5 ref" href="#45Inst" title='Inst' data-ref="45Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>(); <a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a> != <a class="local col0 ref" href="#50e" title='e' data-ref="50e">e</a>; ++<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>) {</td></tr>
<tr><th id="192">192</th><td>    <em>int</em> <dfn class="local col1 decl" id="51TiedOpIdx" title='TiedOpIdx' data-type='int' data-ref="51TiedOpIdx">TiedOpIdx</dfn> = <a class="local col5 ref" href="#45Inst" title='Inst' data-ref="45Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZN4llvm14CGIOperandListixEj">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList11OperandInfo15getTiedRegisterEv" title='llvm::CGIOperandList::OperandInfo::getTiedRegister' data-ref="_ZNK4llvm14CGIOperandList11OperandInfo15getTiedRegisterEv">getTiedRegister</a>();</td></tr>
<tr><th id="193">193</th><td>    <b>if</b> (-<var>1</var> != <a class="local col1 ref" href="#51TiedOpIdx" title='TiedOpIdx' data-ref="51TiedOpIdx">TiedOpIdx</a>) {</td></tr>
<tr><th id="194">194</th><td>      <i>// Set the entry in OperandMap for the tied operand we're skipping.</i></td></tr>
<tr><th id="195">195</th><td>      <a class="local col6 ref" href="#46OperandMap" title='OperandMap' data-ref="46OperandMap">OperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a> = <a class="local col6 ref" href="#46OperandMap" title='OperandMap' data-ref="46OperandMap">OperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col1 ref" href="#51TiedOpIdx" title='TiedOpIdx' data-ref="51TiedOpIdx">TiedOpIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a>;</td></tr>
<tr><th id="196">196</th><td>      <a class="local col6 ref" href="#46OperandMap" title='OperandMap' data-ref="46OperandMap">OperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a> <a class="tu ref" href="#78" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter6OpData3$_0aSERKS2_">=</a> <a class="local col6 ref" href="#46OperandMap" title='OperandMap' data-ref="46OperandMap">OperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col1 ref" href="#51TiedOpIdx" title='TiedOpIdx' data-ref="51TiedOpIdx">TiedOpIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>;</td></tr>
<tr><th id="197">197</th><td>      <a class="local col8 ref" href="#48TiedCount" title='TiedCount' data-ref="48TiedCount">TiedCount</a>++;</td></tr>
<tr><th id="198">198</th><td>      <b>continue</b>;</td></tr>
<tr><th id="199">199</th><td>    }</td></tr>
<tr><th id="200">200</th><td>    <b>if</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a> *<dfn class="local col2 decl" id="52DI" title='DI' data-type='llvm::DefInit *' data-ref="52DI"><a class="local col2 ref" href="#52DI" title='DI' data-ref="52DI">DI</a></dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a>&gt;(<a class="local col4 ref" href="#44Dag" title='Dag' data-ref="44Dag">Dag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit6getArgEj" title='llvm::DagInit::getArg' data-ref="_ZNK4llvm7DagInit6getArgEj">getArg</a>(<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a> - <a class="local col8 ref" href="#48TiedCount" title='TiedCount' data-ref="48TiedCount">TiedCount</a>))) {</td></tr>
<tr><th id="201">201</th><td>      <b>if</b> (<a class="local col2 ref" href="#52DI" title='DI' data-ref="52DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>()-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Register"</q>)) {</td></tr>
<tr><th id="202">202</th><td>        <i>// Check if the fixed register belongs to the Register class.</i></td></tr>
<tr><th id="203">203</th><td>        <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter16validateRegisterEPN4llvm6RecordES3_" title='(anonymous namespace)::RISCVCompressInstEmitter::validateRegister' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter16validateRegisterEPN4llvm6RecordES3_">validateRegister</a>(<a class="local col2 ref" href="#52DI" title='DI' data-ref="52DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>(), <a class="local col5 ref" href="#45Inst" title='Inst' data-ref="45Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZN4llvm14CGIOperandListixEj">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>))</td></tr>
<tr><th id="204">204</th><td>          <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col3 ref" href="#43Rec" title='Rec' data-ref="43Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="205">205</th><td>                          <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><q>"Error in Dag '"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col4 ref" href="#44Dag" title='Dag' data-ref="44Dag">Dag</a>-&gt;<a class="virtual ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit11getAsStringEv" title='llvm::DagInit::getAsString' data-ref="_ZNK4llvm7DagInit11getAsStringEv">getAsString</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="206">206</th><td>                              <q>"'Register: '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col2 ref" href="#52DI" title='DI' data-ref="52DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>()-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="207">207</th><td>                              <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' is not in register class '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="208">208</th><td>                              <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col5 ref" href="#45Inst" title='Inst' data-ref="45Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZN4llvm14CGIOperandListixEj">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"'"</q>);</td></tr>
<tr><th id="209">209</th><td>        <a class="local col6 ref" href="#46OperandMap" title='OperandMap' data-ref="46OperandMap">OperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a> = <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg">Reg</a>;</td></tr>
<tr><th id="210">210</th><td>        <a class="local col6 ref" href="#46OperandMap" title='OperandMap' data-ref="46OperandMap">OperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Reg" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Reg' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Reg">Reg</a> = <a class="local col2 ref" href="#52DI" title='DI' data-ref="52DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>();</td></tr>
<tr><th id="211">211</th><td>        <b>continue</b>;</td></tr>
<tr><th id="212">212</th><td>      }</td></tr>
<tr><th id="213">213</th><td>      <i>// Validate that Dag operand type matches the type defined in the</i></td></tr>
<tr><th id="214">214</th><td><i>      // corresponding instruction. Operands in the input Dag pattern are</i></td></tr>
<tr><th id="215">215</th><td><i>      // allowed to be a subclass of the type specified in corresponding</i></td></tr>
<tr><th id="216">216</th><td><i>      // instruction operand instead of being an exact match.</i></td></tr>
<tr><th id="217">217</th><td>      <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter13validateTypesEPN4llvm6RecordES3_b" title='(anonymous namespace)::RISCVCompressInstEmitter::validateTypes' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter13validateTypesEPN4llvm6RecordES3_b">validateTypes</a>(<a class="local col2 ref" href="#52DI" title='DI' data-ref="52DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>(), <a class="local col5 ref" href="#45Inst" title='Inst' data-ref="45Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZN4llvm14CGIOperandListixEj">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>, <a class="local col7 ref" href="#47IsSourceInst" title='IsSourceInst' data-ref="47IsSourceInst">IsSourceInst</a>))</td></tr>
<tr><th id="218">218</th><td>        <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col3 ref" href="#43Rec" title='Rec' data-ref="43Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="219">219</th><td>                        <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><q>"Error in Dag '"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col4 ref" href="#44Dag" title='Dag' data-ref="44Dag">Dag</a>-&gt;<a class="virtual ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit11getAsStringEv" title='llvm::DagInit::getAsString' data-ref="_ZNK4llvm7DagInit11getAsStringEv">getAsString</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"'. Operand '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="220">220</th><td>                            <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col4 ref" href="#44Dag" title='Dag' data-ref="44Dag">Dag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a> - <a class="local col8 ref" href="#48TiedCount" title='TiedCount' data-ref="48TiedCount">TiedCount</a>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' has type '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="221">221</th><td>                            <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col2 ref" href="#52DI" title='DI' data-ref="52DI">DI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>()-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="222">222</th><td>                            <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' which does not match the type '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="223">223</th><td>                            <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col5 ref" href="#45Inst" title='Inst' data-ref="45Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZN4llvm14CGIOperandListixEj">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="224">224</th><td>                            <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' in the corresponding instruction operand!"</q>);</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td>      <a class="local col6 ref" href="#46OperandMap" title='OperandMap' data-ref="46OperandMap">OperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a> = <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand">Operand</a>;</td></tr>
<tr><th id="227">227</th><td>    } <b>else</b> <b>if</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::IntInit" title='llvm::IntInit' data-ref="llvm::IntInit">IntInit</a> *<dfn class="local col3 decl" id="53II" title='II' data-type='llvm::IntInit *' data-ref="53II"><a class="local col3 ref" href="#53II" title='II' data-ref="53II">II</a></dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::IntInit" title='llvm::IntInit' data-ref="llvm::IntInit">IntInit</a>&gt;(<a class="local col4 ref" href="#44Dag" title='Dag' data-ref="44Dag">Dag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit6getArgEj" title='llvm::DagInit::getArg' data-ref="_ZNK4llvm7DagInit6getArgEj">getArg</a>(<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a> - <a class="local col8 ref" href="#48TiedCount" title='TiedCount' data-ref="48TiedCount">TiedCount</a>))) {</td></tr>
<tr><th id="228">228</th><td>      <i>// Validate that corresponding instruction operand expects an immediate.</i></td></tr>
<tr><th id="229">229</th><td>      <b>if</b> (<a class="local col5 ref" href="#45Inst" title='Inst' data-ref="45Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZN4llvm14CGIOperandListixEj">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>))</td></tr>
<tr><th id="230">230</th><td>        <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(</td></tr>
<tr><th id="231">231</th><td>            <a class="local col3 ref" href="#43Rec" title='Rec' data-ref="43Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="232">232</th><td>            <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a>(<q>"Error in Dag '"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col4 ref" href="#44Dag" title='Dag' data-ref="44Dag">Dag</a>-&gt;<a class="virtual ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit11getAsStringEv" title='llvm::DagInit::getAsString' data-ref="_ZNK4llvm7DagInit11getAsStringEv">getAsString</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"' Found immediate: '"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a></td></tr>
<tr><th id="233">233</th><td>             <a class="local col3 ref" href="#53II" title='II' data-ref="53II">II</a>-&gt;<a class="virtual ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7IntInit11getAsStringEv" title='llvm::IntInit::getAsString' data-ref="_ZNK4llvm7IntInit11getAsStringEv">getAsString</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="234">234</th><td>             <q>"' but corresponding instruction operand expected a register!"</q>));</td></tr>
<tr><th id="235">235</th><td>      <i>// No pattern validation check possible for values of fixed immediate.</i></td></tr>
<tr><th id="236">236</th><td>      <a class="local col6 ref" href="#46OperandMap" title='OperandMap' data-ref="46OperandMap">OperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a> = <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm">Imm</a>;</td></tr>
<tr><th id="237">237</th><td>      <a class="local col6 ref" href="#46OperandMap" title='OperandMap' data-ref="46OperandMap">OperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col9 ref" href="#49i" title='i' data-ref="49i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Imm' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm">Imm</a> = <a class="local col3 ref" href="#53II" title='II' data-ref="53II">II</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7IntInit8getValueEv" title='llvm::IntInit::getValue' data-ref="_ZNK4llvm7IntInit8getValueEv">getValue</a>();</td></tr>
<tr><th id="238">238</th><td>      <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;compress-inst-emitter&quot;)) { dbgs() &lt;&lt; &quot;  Found immediate &apos;&quot; &lt;&lt; II-&gt;getValue() &lt;&lt; &quot;&apos; at &quot; &lt;&lt; (IsSourceInst ? &quot;input &quot; : &quot;output &quot;) &lt;&lt; &quot;Dag. No validation time check possible for values of &quot; &quot;fixed immediate.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="239">239</th><td>          <a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Found immediate '"</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEl" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEl">&lt;&lt;</a> <a class="local col3 ref" href="#53II" title='II' data-ref="53II">II</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7IntInit8getValueEv" title='llvm::IntInit::getValue' data-ref="_ZNK4llvm7IntInit8getValueEv">getValue</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"' at "</q></td></tr>
<tr><th id="240">240</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> (<a class="local col7 ref" href="#47IsSourceInst" title='IsSourceInst' data-ref="47IsSourceInst">IsSourceInst</a> ? <q>"input "</q> : <q>"output "</q>)</td></tr>
<tr><th id="241">241</th><td>                 <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Dag. No validation time check possible for values of "</q></td></tr>
<tr><th id="242">242</th><td>                    <q>"fixed immediate.\n"</q>);</td></tr>
<tr><th id="243">243</th><td>    } <b>else</b></td></tr>
<tr><th id="244">244</th><td>      <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unhandled CompressPat argument type!&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 244)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unhandled CompressPat argument type!"</q>);</td></tr>
<tr><th id="245">245</th><td>  }</td></tr>
<tr><th id="246">246</th><td>}</td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><i  data-doc="_ZL16verifyDagOpCountRN4llvm18CodeGenInstructionEPNS_7DagInitEb">// Verify the Dag operand count is enough to build an instruction.</i></td></tr>
<tr><th id="249">249</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL16verifyDagOpCountRN4llvm18CodeGenInstructionEPNS_7DagInitEb" title='verifyDagOpCount' data-type='bool verifyDagOpCount(llvm::CodeGenInstruction &amp; Inst, llvm::DagInit * Dag, bool IsSource)' data-ref="_ZL16verifyDagOpCountRN4llvm18CodeGenInstructionEPNS_7DagInitEb">verifyDagOpCount</dfn>(<a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col4 decl" id="54Inst" title='Inst' data-type='llvm::CodeGenInstruction &amp;' data-ref="54Inst">Inst</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col5 decl" id="55Dag" title='Dag' data-type='llvm::DagInit *' data-ref="55Dag">Dag</dfn>,</td></tr>
<tr><th id="250">250</th><td>                             <em>bool</em> <dfn class="local col6 decl" id="56IsSource" title='IsSource' data-type='bool' data-ref="56IsSource">IsSource</dfn>) {</td></tr>
<tr><th id="251">251</th><td>  <b>if</b> (<a class="local col5 ref" href="#55Dag" title='Dag' data-ref="55Dag">Dag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit10getNumArgsEv" title='llvm::DagInit::getNumArgs' data-ref="_ZNK4llvm7DagInit10getNumArgsEv">getNumArgs</a>() == <a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>())</td></tr>
<tr><th id="252">252</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="253">253</th><td>  <i>// Source instructions are non compressed instructions and don't have tied</i></td></tr>
<tr><th id="254">254</th><td><i>  // operands.</i></td></tr>
<tr><th id="255">255</th><td>  <b>if</b> (<a class="local col6 ref" href="#56IsSource" title='IsSource' data-ref="56IsSource">IsSource</a>)</td></tr>
<tr><th id="256">256</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="257">257</th><td>                    <q>"Input operands for Inst '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="258">258</th><td>                        <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' and input Dag operand count mismatch"</q>);</td></tr>
<tr><th id="259">259</th><td>  <i>// The Dag can't have more arguments than the Instruction.</i></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (<a class="local col5 ref" href="#55Dag" title='Dag' data-ref="55Dag">Dag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit10getNumArgsEv" title='llvm::DagInit::getNumArgs' data-ref="_ZNK4llvm7DagInit10getNumArgsEv">getNumArgs</a>() &gt; <a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>())</td></tr>
<tr><th id="261">261</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="262">262</th><td>                    <q>"Inst '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="263">263</th><td>                        <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' and Dag operand count mismatch"</q>);</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <i>// The Instruction might have tied operands so the Dag might have</i></td></tr>
<tr><th id="266">266</th><td><i>  //  a fewer operand count.</i></td></tr>
<tr><th id="267">267</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57RealCount" title='RealCount' data-type='unsigned int' data-ref="57RealCount">RealCount</dfn> = <a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>();</td></tr>
<tr><th id="268">268</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="58i" title='i' data-type='unsigned int' data-ref="58i">i</dfn> = <var>0</var>; <a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a> &lt; <a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>(); <a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a>++)</td></tr>
<tr><th id="269">269</th><td>    <b>if</b> (<a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZN4llvm14CGIOperandListixEj">[<a class="local col8 ref" href="#58i" title='i' data-ref="58i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList11OperandInfo15getTiedRegisterEv" title='llvm::CGIOperandList::OperandInfo::getTiedRegister' data-ref="_ZNK4llvm14CGIOperandList11OperandInfo15getTiedRegisterEv">getTiedRegister</a>() != -<var>1</var>)</td></tr>
<tr><th id="270">270</th><td>      --<a class="local col7 ref" href="#57RealCount" title='RealCount' data-ref="57RealCount">RealCount</a>;</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <b>if</b> (<a class="local col5 ref" href="#55Dag" title='Dag' data-ref="55Dag">Dag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit10getNumArgsEv" title='llvm::DagInit::getNumArgs' data-ref="_ZNK4llvm7DagInit10getNumArgsEv">getNumArgs</a>() != <a class="local col7 ref" href="#57RealCount" title='RealCount' data-ref="57RealCount">RealCount</a>)</td></tr>
<tr><th id="273">273</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="274">274</th><td>                    <q>"Inst '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col4 ref" href="#54Inst" title='Inst' data-ref="54Inst">Inst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="275">275</th><td>                        <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' and Dag operand count mismatch"</q>);</td></tr>
<tr><th id="276">276</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="277">277</th><td>}</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17validateArgsTypesPN4llvm4InitES1_" title='validateArgsTypes' data-type='bool validateArgsTypes(llvm::Init * Arg1, llvm::Init * Arg2)' data-ref="_ZL17validateArgsTypesPN4llvm4InitES1_">validateArgsTypes</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Init" title='llvm::Init' data-ref="llvm::Init">Init</a> *<dfn class="local col9 decl" id="59Arg1" title='Arg1' data-type='llvm::Init *' data-ref="59Arg1">Arg1</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Init" title='llvm::Init' data-ref="llvm::Init">Init</a> *<dfn class="local col0 decl" id="60Arg2" title='Arg2' data-type='llvm::Init *' data-ref="60Arg2">Arg2</dfn>) {</td></tr>
<tr><th id="280">280</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a> *<dfn class="local col1 decl" id="61Type1" title='Type1' data-type='llvm::DefInit *' data-ref="61Type1">Type1</dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a>&gt;(<a class="local col9 ref" href="#59Arg1" title='Arg1' data-ref="59Arg1">Arg1</a>);</td></tr>
<tr><th id="281">281</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a> *<dfn class="local col2 decl" id="62Type2" title='Type2' data-type='llvm::DefInit *' data-ref="62Type2">Type2</dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a>&gt;(<a class="local col0 ref" href="#60Arg2" title='Arg2' data-ref="60Arg2">Arg2</a>);</td></tr>
<tr><th id="282">282</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Type1 &amp;&amp; (&quot;Arg1 type not found\n&quot;)) ? void (0) : __assert_fail (&quot;Type1 &amp;&amp; (\&quot;Arg1 type not found\\n\&quot;)&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 282, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#61Type1" title='Type1' data-ref="61Type1">Type1</a> &amp;&amp; (<q>"Arg1 type not found\n"</q>));</td></tr>
<tr><th id="283">283</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Type2 &amp;&amp; (&quot;Arg2 type not found\n&quot;)) ? void (0) : __assert_fail (&quot;Type2 &amp;&amp; (\&quot;Arg2 type not found\\n\&quot;)&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 283, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62Type2" title='Type2' data-ref="62Type2">Type2</a> &amp;&amp; (<q>"Arg2 type not found\n"</q>));</td></tr>
<tr><th id="284">284</th><td>  <b>return</b> <a class="local col1 ref" href="#61Type1" title='Type1' data-ref="61Type1">Type1</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>() == <a class="local col2 ref" href="#62Type2" title='Type2' data-ref="62Type2">Type2</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>();</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><i  data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349">// Creates a mapping between the operand name in the Dag (e.g. $rs1) and</i></td></tr>
<tr><th id="288">288</th><td><i  data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349">// its index in the list of Dag operands and checks that operands with the same</i></td></tr>
<tr><th id="289">289</th><td><i  data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349">// name have the same types. For example in 'C_ADD $rs1, $rs2' we generate the</i></td></tr>
<tr><th id="290">290</th><td><i  data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349">// mapping $rs1 --&gt; 0, $rs2 ---&gt; 1. If the operand appears twice in the (tied)</i></td></tr>
<tr><th id="291">291</th><td><i  data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349">// same Dag we use the last occurrence for indexing.</i></td></tr>
<tr><th id="292">292</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349" title='(anonymous namespace)::RISCVCompressInstEmitter::createDagOperandMapping' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::createDagOperandMapping(llvm::Record * Rec, StringMap&lt;unsigned int&gt; &amp; SourceOperands, StringMap&lt;unsigned int&gt; &amp; DestOperands, llvm::DagInit * SourceDag, llvm::DagInit * DestDag, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; SourceOperandMap)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349">createDagOperandMapping</dfn>(</td></tr>
<tr><th id="293">293</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col3 decl" id="63Rec" title='Rec' data-type='llvm::Record *' data-ref="63Rec">Rec</dfn>, <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="64SourceOperands" title='SourceOperands' data-type='StringMap&lt;unsigned int&gt; &amp;' data-ref="64SourceOperands">SourceOperands</dfn>,</td></tr>
<tr><th id="294">294</th><td>    <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="65DestOperands" title='DestOperands' data-type='StringMap&lt;unsigned int&gt; &amp;' data-ref="65DestOperands">DestOperands</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col6 decl" id="66SourceDag" title='SourceDag' data-type='llvm::DagInit *' data-ref="66SourceDag">SourceDag</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col7 decl" id="67DestDag" title='DestDag' data-type='llvm::DagInit *' data-ref="67DestDag">DestDag</dfn>,</td></tr>
<tr><th id="295">295</th><td>    <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col8 decl" id="68SourceOperandMap" title='SourceOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="68SourceOperandMap">SourceOperandMap</dfn>) {</td></tr>
<tr><th id="296">296</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69i" title='i' data-type='unsigned int' data-ref="69i">i</dfn> = <var>0</var>; <a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a> &lt; <a class="local col7 ref" href="#67DestDag" title='DestDag' data-ref="67DestDag">DestDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit10getNumArgsEv" title='llvm::DagInit::getNumArgs' data-ref="_ZNK4llvm7DagInit10getNumArgsEv">getNumArgs</a>(); ++<a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a>) {</td></tr>
<tr><th id="297">297</th><td>    <i>// Skip fixed immediates and registers, they were handled in</i></td></tr>
<tr><th id="298">298</th><td><i>    // addDagOperandMapping.</i></td></tr>
<tr><th id="299">299</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="local col7 ref" href="#67DestDag" title='DestDag' data-ref="67DestDag">DestDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a>))</td></tr>
<tr><th id="300">300</th><td>      <b>continue</b>;</td></tr>
<tr><th id="301">301</th><td>    <a class="local col5 ref" href="#65DestOperands" title='DestOperands' data-ref="65DestOperands">DestOperands</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="local col7 ref" href="#67DestDag" title='DestDag' data-ref="67DestDag">DestDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a>)]</a> = <a class="local col9 ref" href="#69i" title='i' data-ref="69i">i</a>;</td></tr>
<tr><th id="302">302</th><td>  }</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="70i" title='i' data-type='unsigned int' data-ref="70i">i</dfn> = <var>0</var>; <a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a> &lt; <a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit10getNumArgsEv" title='llvm::DagInit::getNumArgs' data-ref="_ZNK4llvm7DagInit10getNumArgsEv">getNumArgs</a>(); ++<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>) {</td></tr>
<tr><th id="305">305</th><td>    <i>// Skip fixed immediates and registers, they were handled in</i></td></tr>
<tr><th id="306">306</th><td><i>    // addDagOperandMapping.</i></td></tr>
<tr><th id="307">307</th><td>    <b>if</b> (<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>""</q> <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a> <a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>))</td></tr>
<tr><th id="308">308</th><td>      <b>continue</b>;</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td>    <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap{unsignedint,llvm::MallocAllocator}::iterator" title='llvm::StringMap&lt;unsigned int, llvm::MallocAllocator&gt;::iterator' data-type='StringMapIterator&lt;unsigned int&gt;' data-ref="llvm::StringMap{unsignedint,llvm::MallocAllocator}::iterator">iterator</a> <dfn class="local col1 decl" id="71it" title='it' data-type='StringMap&lt;unsigned int&gt;::iterator' data-ref="71it">it</dfn> =</td></tr>
<tr><th id="311">311</th><td>        <a class="local col4 ref" href="#64SourceOperands" title='SourceOperands' data-ref="64SourceOperands">SourceOperands</a>.<a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMap4findENS_9StringRefE" title='llvm::StringMap::find' data-ref="_ZN4llvm9StringMap4findENS_9StringRefE">find</a>(<a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>));</td></tr>
<tr><th id="312">312</th><td>    <b>if</b> (<a class="local col1 ref" href="#71it" title='it' data-ref="71it">it</a> <a class="ref" href="../../include/llvm/ADT/iterator.h.html#_ZNK4llvm20iterator_facade_baseneERKT_" title='llvm::iterator_facade_base::operator!=' data-ref="_ZNK4llvm20iterator_facade_baseneERKT_">!=</a> <a class="local col4 ref" href="#64SourceOperands" title='SourceOperands' data-ref="64SourceOperands">SourceOperands</a>.<a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMap3endEv" title='llvm::StringMap::end' data-ref="_ZN4llvm9StringMap3endEv">end</a>()) {</td></tr>
<tr><th id="313">313</th><td>      <i>// Operand sharing the same name in the Dag should be mapped as tied.</i></td></tr>
<tr><th id="314">314</th><td>      <a class="local col8 ref" href="#68SourceOperandMap" title='SourceOperandMap' data-ref="68SourceOperandMap">SourceOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx">TiedOpIdx</a> = <a class="local col1 ref" href="#71it" title='it' data-ref="71it">it</a><a class="ref" href="../../include/llvm/ADT/iterator.h.html#_ZN4llvm20iterator_facade_baseptEv" title='llvm::iterator_facade_base::operator-&gt;' data-ref="_ZN4llvm20iterator_facade_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm14StringMapEntry8getValueEv" title='llvm::StringMapEntry::getValue' data-ref="_ZN4llvm14StringMapEntry8getValueEv">getValue</a>();</td></tr>
<tr><th id="315">315</th><td>      <b>if</b> (!<a class="tu ref" href="#_ZL17validateArgsTypesPN4llvm4InitES1_" title='validateArgsTypes' data-use='c' data-ref="_ZL17validateArgsTypesPN4llvm4InitES1_">validateArgsTypes</a>(<a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit6getArgEj" title='llvm::DagInit::getArg' data-ref="_ZNK4llvm7DagInit6getArgEj">getArg</a>(<a class="local col1 ref" href="#71it" title='it' data-ref="71it">it</a><a class="ref" href="../../include/llvm/ADT/iterator.h.html#_ZN4llvm20iterator_facade_baseptEv" title='llvm::iterator_facade_base::operator-&gt;' data-ref="_ZN4llvm20iterator_facade_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm14StringMapEntry8getValueEv" title='llvm::StringMapEntry::getValue' data-ref="_ZN4llvm14StringMapEntry8getValueEv">getValue</a>()),</td></tr>
<tr><th id="316">316</th><td>                             <a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit6getArgEj" title='llvm::DagInit::getArg' data-ref="_ZNK4llvm7DagInit6getArgEj">getArg</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>)))</td></tr>
<tr><th id="317">317</th><td>        <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col3 ref" href="#63Rec" title='Rec' data-ref="63Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="318">318</th><td>                        <q>"Input Operand '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="319">319</th><td>                            <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' has a mismatched tied operand!\n"</q>);</td></tr>
<tr><th id="320">320</th><td>    }</td></tr>
<tr><th id="321">321</th><td>    <a class="local col1 ref" href="#71it" title='it' data-ref="71it">it</a> <a class="ref" href="../../include/llvm/ADT/StringMap.h.html#515" title='llvm::StringMapIterator&lt;unsigned int&gt;::operator=' data-ref="_ZN4llvm17StringMapIteratorIjEaSEOS1_">=</a> <a class="local col5 ref" href="#65DestOperands" title='DestOperands' data-ref="65DestOperands">DestOperands</a>.<a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMap4findENS_9StringRefE" title='llvm::StringMap::find' data-ref="_ZN4llvm9StringMap4findENS_9StringRefE">find</a>(<a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>));</td></tr>
<tr><th id="322">322</th><td>    <b>if</b> (<a class="local col1 ref" href="#71it" title='it' data-ref="71it">it</a> <a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZNK4llvm17StringMapIterBaseeqERKT_" title='llvm::StringMapIterBase::operator==' data-ref="_ZNK4llvm17StringMapIterBaseeqERKT_">==</a> <a class="local col5 ref" href="#65DestOperands" title='DestOperands' data-ref="65DestOperands">DestOperands</a>.<a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMap3endEv" title='llvm::StringMap::end' data-ref="_ZN4llvm9StringMap3endEv">end</a>())</td></tr>
<tr><th id="323">323</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col3 ref" href="#63Rec" title='Rec' data-ref="63Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <q>"Operand "</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="324">324</th><td>                                         <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>" defined in Input Dag but not used in"</q></td></tr>
<tr><th id="325">325</th><td>                                         <q>" Output Dag!\n"</q>);</td></tr>
<tr><th id="326">326</th><td>    <i>// Input Dag operand types must match output Dag operand type.</i></td></tr>
<tr><th id="327">327</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL17validateArgsTypesPN4llvm4InitES1_" title='validateArgsTypes' data-use='c' data-ref="_ZL17validateArgsTypesPN4llvm4InitES1_">validateArgsTypes</a>(<a class="local col7 ref" href="#67DestDag" title='DestDag' data-ref="67DestDag">DestDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit6getArgEj" title='llvm::DagInit::getArg' data-ref="_ZNK4llvm7DagInit6getArgEj">getArg</a>(<a class="local col1 ref" href="#71it" title='it' data-ref="71it">it</a><a class="ref" href="../../include/llvm/ADT/iterator.h.html#_ZN4llvm20iterator_facade_baseptEv" title='llvm::iterator_facade_base::operator-&gt;' data-ref="_ZN4llvm20iterator_facade_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm14StringMapEntry8getValueEv" title='llvm::StringMapEntry::getValue' data-ref="_ZN4llvm14StringMapEntry8getValueEv">getValue</a>()),</td></tr>
<tr><th id="328">328</th><td>                           <a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit6getArgEj" title='llvm::DagInit::getArg' data-ref="_ZNK4llvm7DagInit6getArgEj">getArg</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>)))</td></tr>
<tr><th id="329">329</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col3 ref" href="#63Rec" title='Rec' data-ref="63Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <q>"Type mismatch between Input and "</q></td></tr>
<tr><th id="330">330</th><td>                                     <q>"Output Dag operand '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a></td></tr>
<tr><th id="331">331</th><td>                                         <a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"'!"</q>);</td></tr>
<tr><th id="332">332</th><td>    <a class="local col4 ref" href="#64SourceOperands" title='SourceOperands' data-ref="64SourceOperands">SourceOperands</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapixENS_9StringRefE" title='llvm::StringMap::operator[]' data-ref="_ZN4llvm9StringMapixENS_9StringRefE">[<a class="local col6 ref" href="#66SourceDag" title='SourceDag' data-ref="66SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>)]</a> = <a class="local col0 ref" href="#70i" title='i' data-ref="70i">i</a>;</td></tr>
<tr><th id="333">333</th><td>  }</td></tr>
<tr><th id="334">334</th><td>}</td></tr>
<tr><th id="335">335</th><td></td></tr>
<tr><th id="336">336</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter24createInstOperandMappingEPN4llvm6RecordEPNS1_7DagInitES5_RNS1_10IndexedMapINS0_6OpDataENS1_8identityIjEEE13697053">/// Map operand names in the Dag to their index in both corresponding input and</i></td></tr>
<tr><th id="337">337</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter24createInstOperandMappingEPN4llvm6RecordEPNS1_7DagInitES5_RNS1_10IndexedMapINS0_6OpDataENS1_8identityIjEEE13697053">/// output instructions. Validate that operands defined in the input are</i></td></tr>
<tr><th id="338">338</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter24createInstOperandMappingEPN4llvm6RecordEPNS1_7DagInitES5_RNS1_10IndexedMapINS0_6OpDataENS1_8identityIjEEE13697053">/// used in the output pattern while populating the maps.</i></td></tr>
<tr><th id="339">339</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter24createInstOperandMappingEPN4llvm6RecordEPNS1_7DagInitES5_RNS1_10IndexedMapINS0_6OpDataENS1_8identityIjEEE13697053" title='(anonymous namespace)::RISCVCompressInstEmitter::createInstOperandMapping' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::createInstOperandMapping(llvm::Record * Rec, llvm::DagInit * SourceDag, llvm::DagInit * DestDag, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; SourceOperandMap, IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp; DestOperandMap, StringMap&lt;unsigned int&gt; &amp; SourceOperands, llvm::CodeGenInstruction &amp; DestInst)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter24createInstOperandMappingEPN4llvm6RecordEPNS1_7DagInitES5_RNS1_10IndexedMapINS0_6OpDataENS1_8identityIjEEE13697053">createInstOperandMapping</dfn>(</td></tr>
<tr><th id="340">340</th><td>    <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="72Rec" title='Rec' data-type='llvm::Record *' data-ref="72Rec">Rec</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col3 decl" id="73SourceDag" title='SourceDag' data-type='llvm::DagInit *' data-ref="73SourceDag">SourceDag</dfn>, <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col4 decl" id="74DestDag" title='DestDag' data-type='llvm::DagInit *' data-ref="74DestDag">DestDag</dfn>,</td></tr>
<tr><th id="341">341</th><td>    <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col5 decl" id="75SourceOperandMap" title='SourceOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="75SourceOperandMap">SourceOperandMap</dfn>, <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col6 decl" id="76DestOperandMap" title='DestOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="76DestOperandMap">DestOperandMap</dfn>,</td></tr>
<tr><th id="342">342</th><td>    <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="77SourceOperands" title='SourceOperands' data-type='StringMap&lt;unsigned int&gt; &amp;' data-ref="77SourceOperands">SourceOperands</dfn>, <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col8 decl" id="78DestInst" title='DestInst' data-type='llvm::CodeGenInstruction &amp;' data-ref="78DestInst">DestInst</dfn>) {</td></tr>
<tr><th id="343">343</th><td>  <i>// TiedCount keeps track of the number of operands skipped in Inst</i></td></tr>
<tr><th id="344">344</th><td><i>  // operands list to get to the corresponding Dag operand.</i></td></tr>
<tr><th id="345">345</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79TiedCount" title='TiedCount' data-type='unsigned int' data-ref="79TiedCount">TiedCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="346">346</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;compress-inst-emitter&quot;)) { dbgs() &lt;&lt; &quot;  Operand mapping:\n  Source   Dest\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Operand mapping:\n  Source   Dest\n"</q>);</td></tr>
<tr><th id="347">347</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="80i" title='i' data-type='unsigned int' data-ref="80i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="81e" title='e' data-type='unsigned int' data-ref="81e">e</dfn> = <a class="local col8 ref" href="#78DestInst" title='DestInst' data-ref="78DestInst">DestInst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>(); <a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a> != <a class="local col1 ref" href="#81e" title='e' data-ref="81e">e</a>; ++<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>) {</td></tr>
<tr><th id="348">348</th><td>    <em>int</em> <dfn class="local col2 decl" id="82TiedInstOpIdx" title='TiedInstOpIdx' data-type='int' data-ref="82TiedInstOpIdx">TiedInstOpIdx</dfn> = <a class="local col8 ref" href="#78DestInst" title='DestInst' data-ref="78DestInst">DestInst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZN4llvm14CGIOperandListixEj">[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList11OperandInfo15getTiedRegisterEv" title='llvm::CGIOperandList::OperandInfo::getTiedRegister' data-ref="_ZNK4llvm14CGIOperandList11OperandInfo15getTiedRegisterEv">getTiedRegister</a>();</td></tr>
<tr><th id="349">349</th><td>    <b>if</b> (<a class="local col2 ref" href="#82TiedInstOpIdx" title='TiedInstOpIdx' data-ref="82TiedInstOpIdx">TiedInstOpIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="350">350</th><td>      ++<a class="local col9 ref" href="#79TiedCount" title='TiedCount' data-ref="79TiedCount">TiedCount</a>;</td></tr>
<tr><th id="351">351</th><td>      <a class="local col6 ref" href="#76DestOperandMap" title='DestOperandMap' data-ref="76DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a> <a class="tu ref" href="#78" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::operator=' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter6OpData3$_0aSERKS2_">=</a> <a class="local col6 ref" href="#76DestOperandMap" title='DestOperandMap' data-ref="76DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#82TiedInstOpIdx" title='TiedInstOpIdx' data-ref="82TiedInstOpIdx">TiedInstOpIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>;</td></tr>
<tr><th id="352">352</th><td>      <a class="local col6 ref" href="#76DestOperandMap" title='DestOperandMap' data-ref="76DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a> = <a class="local col6 ref" href="#76DestOperandMap" title='DestOperandMap' data-ref="76DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col2 ref" href="#82TiedInstOpIdx" title='TiedInstOpIdx' data-ref="82TiedInstOpIdx">TiedInstOpIdx</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a>;</td></tr>
<tr><th id="353">353</th><td>      <b>if</b> (<a class="local col6 ref" href="#76DestOperandMap" title='DestOperandMap' data-ref="76DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a> == <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand">Operand</a>)</td></tr>
<tr><th id="354">354</th><td>        <i>// No need to fill the SourceOperandMap here since it was mapped to</i></td></tr>
<tr><th id="355">355</th><td><i>        // destination operand 'TiedInstOpIdx' in a previous iteration.</i></td></tr>
<tr><th id="356">356</th><td>        <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;compress-inst-emitter&quot;)) { dbgs() &lt;&lt; &quot;    &quot; &lt;&lt; DestOperandMap[i].Data.Operand &lt;&lt; &quot; ====&gt; &quot; &lt;&lt; i &lt;&lt; &quot;  Dest operand tied with operand &apos;&quot; &lt;&lt; TiedInstOpIdx &lt;&lt; &quot;&apos;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col6 ref" href="#76DestOperandMap" title='DestOperandMap' data-ref="76DestOperandMap">DestOperandMap</a>[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>].<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Operand' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand">Operand</a></td></tr>
<tr><th id="357">357</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ====&gt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a></td></tr>
<tr><th id="358">358</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  Dest operand tied with operand '"</q></td></tr>
<tr><th id="359">359</th><td>                          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col2 ref" href="#82TiedInstOpIdx" title='TiedInstOpIdx' data-ref="82TiedInstOpIdx">TiedInstOpIdx</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"'\n"</q>);</td></tr>
<tr><th id="360">360</th><td>      <b>continue</b>;</td></tr>
<tr><th id="361">361</th><td>    }</td></tr>
<tr><th id="362">362</th><td>    <i>// Skip fixed immediates and registers, they were handled in</i></td></tr>
<tr><th id="363">363</th><td><i>    // addDagOperandMapping.</i></td></tr>
<tr><th id="364">364</th><td>    <b>if</b> (<a class="local col6 ref" href="#76DestOperandMap" title='DestOperandMap' data-ref="76DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a> != <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand">Operand</a>)</td></tr>
<tr><th id="365">365</th><td>      <b>continue</b>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="83DagArgIdx" title='DagArgIdx' data-type='unsigned int' data-ref="83DagArgIdx">DagArgIdx</dfn> = <a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a> - <a class="local col9 ref" href="#79TiedCount" title='TiedCount' data-ref="79TiedCount">TiedCount</a>;</td></tr>
<tr><th id="368">368</th><td>    <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt;::<a class="typedef" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap{unsignedint,llvm::MallocAllocator}::iterator" title='llvm::StringMap&lt;unsigned int, llvm::MallocAllocator&gt;::iterator' data-type='StringMapIterator&lt;unsigned int&gt;' data-ref="llvm::StringMap{unsignedint,llvm::MallocAllocator}::iterator">iterator</a> <dfn class="local col4 decl" id="84SourceOp" title='SourceOp' data-type='StringMap&lt;unsigned int&gt;::iterator' data-ref="84SourceOp">SourceOp</dfn> =</td></tr>
<tr><th id="369">369</th><td>        <a class="local col7 ref" href="#77SourceOperands" title='SourceOperands' data-ref="77SourceOperands">SourceOperands</a>.<a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMap4findENS_9StringRefE" title='llvm::StringMap::find' data-ref="_ZN4llvm9StringMap4findENS_9StringRefE">find</a>(<a class="local col4 ref" href="#74DestDag" title='DestDag' data-ref="74DestDag">DestDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col3 ref" href="#83DagArgIdx" title='DagArgIdx' data-ref="83DagArgIdx">DagArgIdx</a>));</td></tr>
<tr><th id="370">370</th><td>    <b>if</b> (<a class="local col4 ref" href="#84SourceOp" title='SourceOp' data-ref="84SourceOp">SourceOp</a> <a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZNK4llvm17StringMapIterBaseeqERKT_" title='llvm::StringMapIterBase::operator==' data-ref="_ZNK4llvm17StringMapIterBaseeqERKT_">==</a> <a class="local col7 ref" href="#77SourceOperands" title='SourceOperands' data-ref="77SourceOperands">SourceOperands</a>.<a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMap3endEv" title='llvm::StringMap::end' data-ref="_ZN4llvm9StringMap3endEv">end</a>())</td></tr>
<tr><th id="371">371</th><td>      <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col2 ref" href="#72Rec" title='Rec' data-ref="72Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="372">372</th><td>                      <q>"Output Dag operand '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a></td></tr>
<tr><th id="373">373</th><td>                          <a class="local col4 ref" href="#74DestDag" title='DestDag' data-ref="74DestDag">DestDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col3 ref" href="#83DagArgIdx" title='DagArgIdx' data-ref="83DagArgIdx">DagArgIdx</a>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="374">374</th><td>                          <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' has no matching input Dag operand."</q>);</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DestDag-&gt;getArgNameStr(DagArgIdx) == SourceDag-&gt;getArgNameStr(SourceOp-&gt;getValue()) &amp;&amp; &quot;Incorrect operand mapping detected!\n&quot;) ? void (0) : __assert_fail (&quot;DestDag-&gt;getArgNameStr(DagArgIdx) == SourceDag-&gt;getArgNameStr(SourceOp-&gt;getValue()) &amp;&amp; \&quot;Incorrect operand mapping detected!\\n\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 378, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#74DestDag" title='DestDag' data-ref="74DestDag">DestDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col3 ref" href="#83DagArgIdx" title='DagArgIdx' data-ref="83DagArgIdx">DagArgIdx</a>) <a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvmeqENS_9StringRefES0_" title='llvm::operator==' data-ref="_ZN4llvmeqENS_9StringRefES0_">==</a></td></tr>
<tr><th id="377">377</th><td>               <a class="local col3 ref" href="#73SourceDag" title='SourceDag' data-ref="73SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit13getArgNameStrEj" title='llvm::DagInit::getArgNameStr' data-ref="_ZNK4llvm7DagInit13getArgNameStrEj">getArgNameStr</a>(<a class="local col4 ref" href="#84SourceOp" title='SourceOp' data-ref="84SourceOp">SourceOp</a><a class="ref" href="../../include/llvm/ADT/iterator.h.html#_ZN4llvm20iterator_facade_baseptEv" title='llvm::iterator_facade_base::operator-&gt;' data-ref="_ZN4llvm20iterator_facade_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm14StringMapEntry8getValueEv" title='llvm::StringMapEntry::getValue' data-ref="_ZN4llvm14StringMapEntry8getValueEv">getValue</a>()) &amp;&amp;</td></tr>
<tr><th id="378">378</th><td>           <q>"Incorrect operand mapping detected!\n"</q>);</td></tr>
<tr><th id="379">379</th><td>    <a class="local col6 ref" href="#76DestOperandMap" title='DestOperandMap' data-ref="76DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Operand' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand">Operand</a> = <a class="local col4 ref" href="#84SourceOp" title='SourceOp' data-ref="84SourceOp">SourceOp</a><a class="ref" href="../../include/llvm/ADT/iterator.h.html#_ZN4llvm20iterator_facade_baseptEv" title='llvm::iterator_facade_base::operator-&gt;' data-ref="_ZN4llvm20iterator_facade_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm14StringMapEntry8getValueEv" title='llvm::StringMapEntry::getValue' data-ref="_ZN4llvm14StringMapEntry8getValueEv">getValue</a>();</td></tr>
<tr><th id="380">380</th><td>    <a class="local col5 ref" href="#75SourceOperandMap" title='SourceOperandMap' data-ref="75SourceOperandMap">SourceOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col4 ref" href="#84SourceOp" title='SourceOp' data-ref="84SourceOp">SourceOp</a><a class="ref" href="../../include/llvm/ADT/iterator.h.html#_ZN4llvm20iterator_facade_baseptEv" title='llvm::iterator_facade_base::operator-&gt;' data-ref="_ZN4llvm20iterator_facade_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm14StringMapEntry8getValueEv" title='llvm::StringMapEntry::getValue' data-ref="_ZN4llvm14StringMapEntry8getValueEv">getValue</a>()]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Operand' data-use='w' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand">Operand</a> = <a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a>;</td></tr>
<tr><th id="381">381</th><td>    <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;compress-inst-emitter&quot;)) { dbgs() &lt;&lt; &quot;    &quot; &lt;&lt; SourceOp-&gt;getValue() &lt;&lt; &quot; ====&gt; &quot; &lt;&lt; i &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col4 ref" href="#84SourceOp" title='SourceOp' data-ref="84SourceOp">SourceOp</a><a class="ref" href="../../include/llvm/ADT/iterator.h.html#_ZN4llvm20iterator_facade_baseptEv" title='llvm::iterator_facade_base::operator-&gt;' data-ref="_ZN4llvm20iterator_facade_baseptEv">-&gt;</a><a class="ref" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm14StringMapEntry8getValueEv" title='llvm::StringMapEntry::getValue' data-ref="_ZN4llvm14StringMapEntry8getValueEv">getValue</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" ====&gt; "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#80i" title='i' data-ref="80i">i</a></td></tr>
<tr><th id="382">382</th><td>                      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="383">383</th><td>  }</td></tr>
<tr><th id="384">384</th><td>}</td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// Validates the CompressPattern and create operand mapping.</i></td></tr>
<tr><th id="387">387</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// These are the checks to validate a CompressPat pattern declarations.</i></td></tr>
<tr><th id="388">388</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// Error out with message under these conditions:</i></td></tr>
<tr><th id="389">389</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Dag Input opcode is an expanded instruction and Dag Output opcode is a</i></td></tr>
<tr><th id="390">390</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">///   compressed instruction.</i></td></tr>
<tr><th id="391">391</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Operands in Dag Input must be all used in Dag Output.</i></td></tr>
<tr><th id="392">392</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">///   Register Operand type in Dag Input Type  must be contained in the</i></td></tr>
<tr><th id="393">393</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">///   corresponding Source Instruction type.</i></td></tr>
<tr><th id="394">394</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Register Operand type in Dag Input must be the  same as in  Dag Ouput.</i></td></tr>
<tr><th id="395">395</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Register Operand type in  Dag Output must be the same  as the</i></td></tr>
<tr><th id="396">396</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">///   corresponding Destination Inst type.</i></td></tr>
<tr><th id="397">397</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Immediate Operand type in Dag Input must be the same as in Dag Ouput.</i></td></tr>
<tr><th id="398">398</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Immediate Operand type in Dag Ouput must be the same as the corresponding</i></td></tr>
<tr><th id="399">399</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">///   Destination Instruction type.</i></td></tr>
<tr><th id="400">400</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Fixed register must be contained in the corresponding Source Instruction</i></td></tr>
<tr><th id="401">401</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">///   type.</i></td></tr>
<tr><th id="402">402</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Fixed register must be contained in the corresponding Destination</i></td></tr>
<tr><th id="403">403</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">///   Instruction type. Warning message printed under these conditions:</i></td></tr>
<tr><th id="404">404</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Fixed immediate in Dag Input or Dag Ouput cannot be checked at this time</i></td></tr>
<tr><th id="405">405</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">///   and generate warning.</i></td></tr>
<tr><th id="406">406</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">/// - Immediate operand type in Dag Input differs from the corresponding Source</i></td></tr>
<tr><th id="407">407</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">///   Instruction type  and generate a warning.</i></td></tr>
<tr><th id="408">408</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE" title='(anonymous namespace)::RISCVCompressInstEmitter::evaluateCompressPat' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::evaluateCompressPat(llvm::Record * Rec)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">evaluateCompressPat</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col5 decl" id="85Rec" title='Rec' data-type='llvm::Record *' data-ref="85Rec">Rec</dfn>) {</td></tr>
<tr><th id="409">409</th><td>  <i>// Validate input Dag operands.</i></td></tr>
<tr><th id="410">410</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col6 decl" id="86SourceDag" title='SourceDag' data-type='llvm::DagInit *' data-ref="86SourceDag">SourceDag</dfn> = <a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDagENS_9StringRefE" title='llvm::Record::getValueAsDag' data-ref="_ZNK4llvm6Record13getValueAsDagENS_9StringRefE">getValueAsDag</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Input"</q>);</td></tr>
<tr><th id="411">411</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (SourceDag &amp;&amp; &quot;Missing &apos;Input&apos; in compress pattern!&quot;) ? void (0) : __assert_fail (&quot;SourceDag &amp;&amp; \&quot;Missing &apos;Input&apos; in compress pattern!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 411, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#86SourceDag" title='SourceDag' data-ref="86SourceDag">SourceDag</a> &amp;&amp; <q>"Missing 'Input' in compress pattern!"</q>);</td></tr>
<tr><th id="412">412</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;compress-inst-emitter&quot;)) { dbgs() &lt;&lt; &quot;Input: &quot; &lt;&lt; *SourceDag &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Input: "</q> <a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_4InitE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_4InitE">&lt;&lt;</a> *<a class="local col6 ref" href="#86SourceDag" title='SourceDag' data-ref="86SourceDag">SourceDag</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a> *<dfn class="local col7 decl" id="87OpDef" title='OpDef' data-type='llvm::DefInit *' data-ref="87OpDef">OpDef</dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a>&gt;(<a class="local col6 ref" href="#86SourceDag" title='SourceDag' data-ref="86SourceDag">SourceDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit11getOperatorEv" title='llvm::DagInit::getOperator' data-ref="_ZNK4llvm7DagInit11getOperatorEv">getOperator</a>());</td></tr>
<tr><th id="415">415</th><td>  <b>if</b> (!<a class="local col7 ref" href="#87OpDef" title='OpDef' data-ref="87OpDef">OpDef</a>)</td></tr>
<tr><th id="416">416</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="417">417</th><td>                    <a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_9StringRefEPKc" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_9StringRefEPKc">+</a> <q>" has unexpected operator type!"</q>);</td></tr>
<tr><th id="418">418</th><td>  <i>// Checking we are transforming from compressed to uncompressed instructions.</i></td></tr>
<tr><th id="419">419</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col8 decl" id="88Operator" title='Operator' data-type='llvm::Record *' data-ref="88Operator">Operator</dfn> = <a class="local col7 ref" href="#87OpDef" title='OpDef' data-ref="87OpDef">OpDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>();</td></tr>
<tr><th id="420">420</th><td>  <b>if</b> (!<a class="local col8 ref" href="#88Operator" title='Operator' data-ref="88Operator">Operator</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RVInst"</q>))</td></tr>
<tr><th id="421">421</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <q>"Input instruction '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a> <a class="local col8 ref" href="#88Operator" title='Operator' data-ref="88Operator">Operator</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="422">422</th><td>                                       <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' is not a 32 bit wide instruction!"</q>);</td></tr>
<tr><th id="423">423</th><td>  <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> <dfn class="local col9 decl" id="89SourceInst" title='SourceInst' data-type='llvm::CodeGenInstruction' data-ref="89SourceInst">SourceInst</dfn><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm18CodeGenInstructionC1EPNS_6RecordE" title='llvm::CodeGenInstruction::CodeGenInstruction' data-ref="_ZN4llvm18CodeGenInstructionC1EPNS_6RecordE">(</a><a class="local col8 ref" href="#88Operator" title='Operator' data-ref="88Operator">Operator</a>);</td></tr>
<tr><th id="424">424</th><td>  <a class="tu ref" href="#_ZL16verifyDagOpCountRN4llvm18CodeGenInstructionEPNS_7DagInitEb" title='verifyDagOpCount' data-use='c' data-ref="_ZL16verifyDagOpCountRN4llvm18CodeGenInstructionEPNS_7DagInitEb">verifyDagOpCount</a>(<span class='refarg'><a class="local col9 ref" href="#89SourceInst" title='SourceInst' data-ref="89SourceInst">SourceInst</a></span>, <a class="local col6 ref" href="#86SourceDag" title='SourceDag' data-ref="86SourceDag">SourceDag</a>, <b>true</b>);</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>  <i>// Validate output Dag operands.</i></td></tr>
<tr><th id="427">427</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DagInit" title='llvm::DagInit' data-ref="llvm::DagInit">DagInit</a> *<dfn class="local col0 decl" id="90DestDag" title='DestDag' data-type='llvm::DagInit *' data-ref="90DestDag">DestDag</dfn> = <a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsDagENS_9StringRefE" title='llvm::Record::getValueAsDag' data-ref="_ZNK4llvm6Record13getValueAsDagENS_9StringRefE">getValueAsDag</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Output"</q>);</td></tr>
<tr><th id="428">428</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (DestDag &amp;&amp; &quot;Missing &apos;Output&apos; in compress pattern!&quot;) ? void (0) : __assert_fail (&quot;DestDag &amp;&amp; \&quot;Missing &apos;Output&apos; in compress pattern!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 428, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#90DestDag" title='DestDag' data-ref="90DestDag">DestDag</a> &amp;&amp; <q>"Missing 'Output' in compress pattern!"</q>);</td></tr>
<tr><th id="429">429</th><td>  <a class="macro" href="../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;compress-inst-emitter&quot;)) { dbgs() &lt;&lt; &quot;Output: &quot; &lt;&lt; *DestDag &lt;&lt; &quot;\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Output: "</q> <a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_4InitE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_4InitE">&lt;&lt;</a> *<a class="local col0 ref" href="#90DestDag" title='DestDag' data-ref="90DestDag">DestDag</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>);</td></tr>
<tr><th id="430">430</th><td></td></tr>
<tr><th id="431">431</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a> *<dfn class="local col1 decl" id="91DestOpDef" title='DestOpDef' data-type='llvm::DefInit *' data-ref="91DestOpDef">DestOpDef</dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::DefInit" title='llvm::DefInit' data-ref="llvm::DefInit">DefInit</a>&gt;(<a class="local col0 ref" href="#90DestDag" title='DestDag' data-ref="90DestDag">DestDag</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DagInit11getOperatorEv" title='llvm::DagInit::getOperator' data-ref="_ZNK4llvm7DagInit11getOperatorEv">getOperator</a>());</td></tr>
<tr><th id="432">432</th><td>  <b>if</b> (!<a class="local col1 ref" href="#91DestOpDef" title='DestOpDef' data-ref="91DestOpDef">DestOpDef</a>)</td></tr>
<tr><th id="433">433</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="434">434</th><td>                    <a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_9StringRefEPKc" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_9StringRefEPKc">+</a> <q>" has unexpected operator type!"</q>);</td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="92DestOperator" title='DestOperator' data-type='llvm::Record *' data-ref="92DestOperator">DestOperator</dfn> = <a class="local col1 ref" href="#91DestOpDef" title='DestOpDef' data-ref="91DestOpDef">DestOpDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm7DefInit6getDefEv" title='llvm::DefInit::getDef' data-ref="_ZNK4llvm7DefInit6getDefEv">getDef</a>();</td></tr>
<tr><th id="437">437</th><td>  <b>if</b> (!<a class="local col2 ref" href="#92DestOperator" title='DestOperator' data-ref="92DestOperator">DestOperator</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RVInst16"</q>))</td></tr>
<tr><th id="438">438</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(), <q>"Output instruction  '"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplEPKcRKNS_9StringRefE" title='llvm::operator+' data-ref="_ZN4llvmplEPKcRKNS_9StringRefE">+</a></td></tr>
<tr><th id="439">439</th><td>                                       <a class="local col2 ref" href="#92DestOperator" title='DestOperator' data-ref="92DestOperator">DestOperator</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>() <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a></td></tr>
<tr><th id="440">440</th><td>                                       <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"' is not a 16 bit wide instruction!"</q>);</td></tr>
<tr><th id="441">441</th><td>  <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> <dfn class="local col3 decl" id="93DestInst" title='DestInst' data-type='llvm::CodeGenInstruction' data-ref="93DestInst">DestInst</dfn><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm18CodeGenInstructionC1EPNS_6RecordE" title='llvm::CodeGenInstruction::CodeGenInstruction' data-ref="_ZN4llvm18CodeGenInstructionC1EPNS_6RecordE">(</a><a class="local col2 ref" href="#92DestOperator" title='DestOperator' data-ref="92DestOperator">DestOperator</a>);</td></tr>
<tr><th id="442">442</th><td>  <a class="tu ref" href="#_ZL16verifyDagOpCountRN4llvm18CodeGenInstructionEPNS_7DagInitEb" title='verifyDagOpCount' data-use='c' data-ref="_ZL16verifyDagOpCountRN4llvm18CodeGenInstructionEPNS_7DagInitEb">verifyDagOpCount</a>(<span class='refarg'><a class="local col3 ref" href="#93DestInst" title='DestInst' data-ref="93DestInst">DestInst</a></span>, <a class="local col0 ref" href="#90DestDag" title='DestDag' data-ref="90DestDag">DestDag</a>, <b>false</b>);</td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td>  <i>// Fill the mapping from the source to destination instructions.</i></td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; <a class="tu ref fake" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapC1Ev" title='llvm::IndexedMap::IndexedMap&lt;T, ToIndexT&gt;' data-use='c' data-ref="_ZN4llvm10IndexedMapC1Ev"></a><dfn class="local col4 decl" id="94SourceOperandMap" title='SourceOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt;' data-ref="94SourceOperandMap">SourceOperandMap</dfn>;</td></tr>
<tr><th id="447">447</th><td>  <a class="local col4 ref" href="#94SourceOperandMap" title='SourceOperandMap' data-ref="94SourceOperandMap">SourceOperandMap</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap4growENT0_13argument_typeE" title='llvm::IndexedMap::grow' data-use='c' data-ref="_ZN4llvm10IndexedMap4growENT0_13argument_typeE">grow</a>(<a class="local col9 ref" href="#89SourceInst" title='SourceInst' data-ref="89SourceInst">SourceInst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>());</td></tr>
<tr><th id="448">448</th><td>  <i>// Create a mapping between source Dag operands and source Inst operands.</i></td></tr>
<tr><th id="449">449</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398" title='(anonymous namespace)::RISCVCompressInstEmitter::addDagOperandMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">addDagOperandMapping</a>(<a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>, <a class="local col6 ref" href="#86SourceDag" title='SourceDag' data-ref="86SourceDag">SourceDag</a>, <span class='refarg'><a class="local col9 ref" href="#89SourceInst" title='SourceInst' data-ref="89SourceInst">SourceInst</a></span>, <span class='refarg'><a class="local col4 ref" href="#94SourceOperandMap" title='SourceOperandMap' data-ref="94SourceOperandMap">SourceOperandMap</a></span>,</td></tr>
<tr><th id="450">450</th><td>                       <i>/*IsSourceInst*/</i> <b>true</b>);</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>  <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; <a class="tu ref fake" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapC1Ev" title='llvm::IndexedMap::IndexedMap&lt;T, ToIndexT&gt;' data-use='c' data-ref="_ZN4llvm10IndexedMapC1Ev"></a><dfn class="local col5 decl" id="95DestOperandMap" title='DestOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt;' data-ref="95DestOperandMap">DestOperandMap</dfn>;</td></tr>
<tr><th id="453">453</th><td>  <a class="local col5 ref" href="#95DestOperandMap" title='DestOperandMap' data-ref="95DestOperandMap">DestOperandMap</a>.<a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMap4growENT0_13argument_typeE" title='llvm::IndexedMap::grow' data-use='c' data-ref="_ZN4llvm10IndexedMap4growENT0_13argument_typeE">grow</a>(<a class="local col3 ref" href="#93DestInst" title='DestInst' data-ref="93DestInst">DestInst</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>());</td></tr>
<tr><th id="454">454</th><td>  <i>// Create a mapping between destination Dag operands and destination Inst</i></td></tr>
<tr><th id="455">455</th><td><i>  // operands.</i></td></tr>
<tr><th id="456">456</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398" title='(anonymous namespace)::RISCVCompressInstEmitter::addDagOperandMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter20addDagOperandMappingEPN4llvm6RecordEPNS1_7DagInitERNS1_18CodeGenInstructionERNS1_10IndexedMapINS0_6OpData3906398">addDagOperandMapping</a>(<a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>, <a class="local col0 ref" href="#90DestDag" title='DestDag' data-ref="90DestDag">DestDag</a>, <span class='refarg'><a class="local col3 ref" href="#93DestInst" title='DestInst' data-ref="93DestInst">DestInst</a></span>, <span class='refarg'><a class="local col5 ref" href="#95DestOperandMap" title='DestOperandMap' data-ref="95DestOperandMap">DestOperandMap</a></span>,</td></tr>
<tr><th id="457">457</th><td>                       <i>/*IsSourceInst*/</i> <b>false</b>);</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>  <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapC1Ev" title='llvm::StringMap::StringMap&lt;ValueTy, AllocatorTy&gt;' data-ref="_ZN4llvm9StringMapC1Ev"></a><dfn class="local col6 decl" id="96SourceOperands" title='SourceOperands' data-type='StringMap&lt;unsigned int&gt;' data-ref="96SourceOperands">SourceOperands</dfn>;</td></tr>
<tr><th id="460">460</th><td>  <a class="type" href="../../include/llvm/ADT/StringMap.h.html#llvm::StringMap" title='llvm::StringMap' data-ref="llvm::StringMap">StringMap</a>&lt;<em>unsigned</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/StringMap.h.html#_ZN4llvm9StringMapC1Ev" title='llvm::StringMap::StringMap&lt;ValueTy, AllocatorTy&gt;' data-ref="_ZN4llvm9StringMapC1Ev"></a><dfn class="local col7 decl" id="97DestOperands" title='DestOperands' data-type='StringMap&lt;unsigned int&gt;' data-ref="97DestOperands">DestOperands</dfn>;</td></tr>
<tr><th id="461">461</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349" title='(anonymous namespace)::RISCVCompressInstEmitter::createDagOperandMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23createDagOperandMappingEPN4llvm6RecordERNS1_9StringMapIjNS1_15MallocAllocatorEEES7_PNS1_7DagInitES9_RNS1_10095349">createDagOperandMapping</a>(<a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>, <span class='refarg'><a class="local col6 ref" href="#96SourceOperands" title='SourceOperands' data-ref="96SourceOperands">SourceOperands</a></span>, <span class='refarg'><a class="local col7 ref" href="#97DestOperands" title='DestOperands' data-ref="97DestOperands">DestOperands</a></span>, <a class="local col6 ref" href="#86SourceDag" title='SourceDag' data-ref="86SourceDag">SourceDag</a>, <a class="local col0 ref" href="#90DestDag" title='DestDag' data-ref="90DestDag">DestDag</a>,</td></tr>
<tr><th id="462">462</th><td>                          <span class='refarg'><a class="local col4 ref" href="#94SourceOperandMap" title='SourceOperandMap' data-ref="94SourceOperandMap">SourceOperandMap</a></span>);</td></tr>
<tr><th id="463">463</th><td>  <i>// Create operand mapping between the source and destination instructions.</i></td></tr>
<tr><th id="464">464</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter24createInstOperandMappingEPN4llvm6RecordEPNS1_7DagInitES5_RNS1_10IndexedMapINS0_6OpDataENS1_8identityIjEEE13697053" title='(anonymous namespace)::RISCVCompressInstEmitter::createInstOperandMapping' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter24createInstOperandMappingEPN4llvm6RecordEPNS1_7DagInitES5_RNS1_10IndexedMapINS0_6OpDataENS1_8identityIjEEE13697053">createInstOperandMapping</a>(<a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>, <a class="local col6 ref" href="#86SourceDag" title='SourceDag' data-ref="86SourceDag">SourceDag</a>, <a class="local col0 ref" href="#90DestDag" title='DestDag' data-ref="90DestDag">DestDag</a>, <span class='refarg'><a class="local col4 ref" href="#94SourceOperandMap" title='SourceOperandMap' data-ref="94SourceOperandMap">SourceOperandMap</a></span>,</td></tr>
<tr><th id="465">465</th><td>                           <span class='refarg'><a class="local col5 ref" href="#95DestOperandMap" title='DestOperandMap' data-ref="95DestOperandMap">DestOperandMap</a></span>, <span class='refarg'><a class="local col6 ref" href="#96SourceOperands" title='SourceOperands' data-ref="96SourceOperands">SourceOperands</a></span>, <span class='refarg'><a class="local col3 ref" href="#93DestInst" title='DestInst' data-ref="93DestInst">DestInst</a></span>);</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <i>// Get the target features for the CompressPat.</i></td></tr>
<tr><th id="468">468</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="98PatReqFeatures" title='PatReqFeatures' data-type='std::vector&lt;Record *&gt;' data-ref="98PatReqFeatures">PatReqFeatures</dfn>;</td></tr>
<tr><th id="469">469</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <dfn class="local col9 decl" id="99RF" title='RF' data-type='std::vector&lt;Record *&gt;' data-ref="99RF">RF</dfn> = <a class="local col5 ref" href="#85Rec" title='Rec' data-ref="85Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Predicates"</q>);</td></tr>
<tr><th id="470">470</th><td>  <a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7copy_ifEOT_T0_T1_" title='llvm::copy_if' data-ref="_ZN4llvm7copy_ifEOT_T0_T1_">copy_if</a>(<span class='refarg'><a class="local col9 ref" href="#99RF" title='RF' data-ref="99RF">RF</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZSt13back_inserterRT_" title='std::back_inserter' data-ref="_ZSt13back_inserterRT_">back_inserter</a>(<span class='refarg'><a class="local col8 ref" href="#98PatReqFeatures" title='PatReqFeatures' data-ref="98PatReqFeatures">PatReqFeatures</a></span>), [](<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col0 decl" id="100R" title='R' data-type='llvm::Record *' data-ref="100R">R</dfn>) {</td></tr>
<tr><th id="471">471</th><td>    <b>return</b> <a class="local col0 ref" href="#100R" title='R' data-ref="100R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AssemblerMatcherPredicate"</q>);</td></tr>
<tr><th id="472">472</th><td>  });</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td>  <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPatterns' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns">CompressPatterns</a>.<a class="tu ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBase9push_backEOT_" title='llvm::SmallVectorTemplateBase::push_back' data-use='c' data-ref="_ZN4llvm23SmallVectorTemplateBase9push_backEOT_">push_back</a>(<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat">CompressPat</a><a class="tu ref" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter11CompressPatC1ERN4llvm18CodeGenInstructionES4_St6vectorIPNS2_6RecordESaIS7_EERNS2_10IndexedMapINS0_6OpData2226653" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::CompressPat' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter11CompressPatC1ERN4llvm18CodeGenInstructionES4_St6vectorIPNS2_6RecordESaIS7_EERNS2_10IndexedMapINS0_6OpData2226653">(</a><a class="local col9 ref" href="#89SourceInst" title='SourceInst' data-ref="89SourceInst">SourceInst</a>, <a class="local col3 ref" href="#93DestInst" title='DestInst' data-ref="93DestInst">DestInst</a>, <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1ERKSt6vectorIT_T0_E" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></a><a class="local col8 ref" href="#98PatReqFeatures" title='PatReqFeatures' data-ref="98PatReqFeatures">PatReqFeatures</a>,</td></tr>
<tr><th id="475">475</th><td>                                         <a class="local col4 ref" href="#94SourceOperandMap" title='SourceOperandMap' data-ref="94SourceOperandMap">SourceOperandMap</a>, <a class="local col5 ref" href="#95DestOperandMap" title='DestOperandMap' data-ref="95DestOperandMap">DestOperandMap</a>));</td></tr>
<tr><th id="476">476</th><td>}</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="_ZL14getReqFeaturesRSt3setIN4llvm9StringRefESt4lessIS1_ESaIS1_EERKSt6vectorIPNS0_6RecordESaIS9_EE" title='getReqFeatures' data-type='void getReqFeatures(std::set&lt;StringRef&gt; &amp; FeaturesSet, const std::vector&lt;Record *&gt; &amp; ReqFeatures)' data-ref="_ZL14getReqFeaturesRSt3setIN4llvm9StringRefESt4lessIS1_ESaIS1_EERKSt6vectorIPNS0_6RecordESaIS9_EE">getReqFeatures</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>&gt; &amp;<dfn class="local col1 decl" id="101FeaturesSet" title='FeaturesSet' data-type='std::set&lt;StringRef&gt; &amp;' data-ref="101FeaturesSet">FeaturesSet</dfn>,</td></tr>
<tr><th id="479">479</th><td>                           <em>const</em> <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; &amp;<dfn class="local col2 decl" id="102ReqFeatures" title='ReqFeatures' data-type='const std::vector&lt;Record *&gt; &amp;' data-ref="102ReqFeatures">ReqFeatures</dfn>) {</td></tr>
<tr><th id="480">480</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col3 decl" id="103R" title='R' data-type='llvm::Record *const &amp;' data-ref="103R">R</dfn> : <a class="local col2 ref" href="#102ReqFeatures" title='ReqFeatures' data-ref="102ReqFeatures">ReqFeatures</a>) {</td></tr>
<tr><th id="481">481</th><td>    <a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col4 decl" id="104AsmCondString" title='AsmCondString' data-type='llvm::StringRef' data-ref="104AsmCondString">AsmCondString</dfn> = <a class="local col3 ref" href="#103R" title='R' data-ref="103R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record16getValueAsStringENS_9StringRefE" title='llvm::Record::getValueAsString' data-ref="_ZNK4llvm6Record16getValueAsStringENS_9StringRefE">getValueAsString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AssemblerCondString"</q>);</td></tr>
<tr><th id="482">482</th><td></td></tr>
<tr><th id="483">483</th><td>    <i>// AsmCondString has syntax [!]F(,[!]F)*</i></td></tr>
<tr><th id="484">484</th><td>    <a class="type" href="../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>, <var>4</var>&gt; <a class="ref fake" href="../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="105Ops" title='Ops' data-type='SmallVector&lt;llvm::StringRef, 4&gt;' data-ref="105Ops">Ops</dfn>;</td></tr>
<tr><th id="485">485</th><td>    <a class="ref" href="../../include/llvm/ADT/StringExtras.h.html#_ZN4llvm11SplitStringENS_9StringRefERNS_15SmallVectorImplIS0_EES0_" title='llvm::SplitString' data-ref="_ZN4llvm11SplitStringENS_9StringRefERNS_15SmallVectorImplIS0_EES0_">SplitString</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col4 ref" href="#104AsmCondString" title='AsmCondString' data-ref="104AsmCondString">AsmCondString</a>, <span class='refarg'><a class="local col5 ref" href="#105Ops" title='Ops' data-ref="105Ops">Ops</a></span>, <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>","</q>);</td></tr>
<tr><th id="486">486</th><td>    <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Ops.empty() &amp;&amp; &quot;AssemblerCondString cannot be empty&quot;) ? void (0) : __assert_fail (&quot;!Ops.empty() &amp;&amp; \&quot;AssemblerCondString cannot be empty\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 486, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col5 ref" href="#105Ops" title='Ops' data-ref="105Ops">Ops</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>() &amp;&amp; <q>"AssemblerCondString cannot be empty"</q>);</td></tr>
<tr><th id="487">487</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="106Op" title='Op' data-type='llvm::StringRef &amp;' data-ref="106Op">Op</dfn> : <a class="local col5 ref" href="#105Ops" title='Ops' data-ref="105Ops">Ops</a>) {</td></tr>
<tr><th id="488">488</th><td>      <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Op.empty() &amp;&amp; &quot;Empty operator&quot;) ? void (0) : __assert_fail (&quot;!Op.empty() &amp;&amp; \&quot;Empty operator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 488, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col6 ref" href="#106Op" title='Op' data-ref="106Op">Op</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>() &amp;&amp; <q>"Empty operator"</q>);</td></tr>
<tr><th id="489">489</th><td>      <a class="local col1 ref" href="#101FeaturesSet" title='FeaturesSet' data-ref="101FeaturesSet">FeaturesSet</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3set6insertERKT_" title='std::set::insert' data-ref="_ZNSt3set6insertERKT_">insert</a>(<a class="local col6 ref" href="#106Op" title='Op' data-ref="106Op">Op</a>);</td></tr>
<tr><th id="490">490</th><td>    }</td></tr>
<tr><th id="491">491</th><td>  }</td></tr>
<tr><th id="492">492</th><td>}</td></tr>
<tr><th id="493">493</th><td></td></tr>
<tr><th id="494">494</th><td><em>unsigned</em> <dfn class="decl def" id="_Z16getMCOpPredicateRN4llvm8DenseMapIPKNS_6RecordEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEERSt6vectorIS3_SaIS3_EEPS1_" title='getMCOpPredicate' data-ref="_Z16getMCOpPredicateRN4llvm8DenseMapIPKNS_6RecordEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEERSt6vectorIS3_SaIS3_EEPS1_">getMCOpPredicate</dfn>(<a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *, <em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="107MCOpPredicateMap" title='MCOpPredicateMap' data-type='DenseMap&lt;const llvm::Record *, unsigned int&gt; &amp;' data-ref="107MCOpPredicateMap">MCOpPredicateMap</dfn>,</td></tr>
<tr><th id="495">495</th><td>                          <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; &amp;<dfn class="local col8 decl" id="108MCOpPredicates" title='MCOpPredicates' data-type='std::vector&lt;const Record *&gt; &amp;' data-ref="108MCOpPredicates">MCOpPredicates</dfn>,</td></tr>
<tr><th id="496">496</th><td>                          <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col9 decl" id="109Rec" title='Rec' data-type='llvm::Record *' data-ref="109Rec">Rec</dfn>) {</td></tr>
<tr><th id="497">497</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="110Entry" title='Entry' data-type='unsigned int' data-ref="110Entry">Entry</dfn> = <a class="local col7 ref" href="#107MCOpPredicateMap" title='MCOpPredicateMap' data-ref="107MCOpPredicateMap">MCOpPredicateMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col9 ref" href="#109Rec" title='Rec' data-ref="109Rec">Rec</a>]</a>;</td></tr>
<tr><th id="498">498</th><td>  <b>if</b> (<a class="local col0 ref" href="#110Entry" title='Entry' data-ref="110Entry">Entry</a>)</td></tr>
<tr><th id="499">499</th><td>    <b>return</b> <a class="local col0 ref" href="#110Entry" title='Entry' data-ref="110Entry">Entry</a>;</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <b>if</b> (!<a class="local col9 ref" href="#109Rec" title='Rec' data-ref="109Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isValueUnsetENS_9StringRefE" title='llvm::Record::isValueUnset' data-ref="_ZNK4llvm6Record12isValueUnsetENS_9StringRefE">isValueUnset</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MCOperandPredicate"</q>)) {</td></tr>
<tr><th id="502">502</th><td>    <a class="local col8 ref" href="#108MCOpPredicates" title='MCOpPredicates' data-ref="108MCOpPredicates">MCOpPredicates</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col9 ref" href="#109Rec" title='Rec' data-ref="109Rec">Rec</a>);</td></tr>
<tr><th id="503">503</th><td>    <a class="local col0 ref" href="#110Entry" title='Entry' data-ref="110Entry">Entry</a> = <a class="local col8 ref" href="#108MCOpPredicates" title='MCOpPredicates' data-ref="108MCOpPredicates">MCOpPredicates</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>();</td></tr>
<tr><th id="504">504</th><td>    <a class="local col7 ref" href="#107MCOpPredicateMap" title='MCOpPredicateMap' data-ref="107MCOpPredicateMap">MCOpPredicateMap</a><a class="ref" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBaseixEOT0_" title='llvm::DenseMapBase::operator[]' data-ref="_ZN4llvm12DenseMapBaseixEOT0_">[<a class="local col9 ref" href="#109Rec" title='Rec' data-ref="109Rec">Rec</a>]</a> = <a class="local col0 ref" href="#110Entry" title='Entry' data-ref="110Entry">Entry</a>;</td></tr>
<tr><th id="505">505</th><td>    <b>return</b> <a class="local col0 ref" href="#110Entry" title='Entry' data-ref="110Entry">Entry</a>;</td></tr>
<tr><th id="506">506</th><td>  }</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col9 ref" href="#109Rec" title='Rec' data-ref="109Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="509">509</th><td>                  <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><q>"No MCOperandPredicate on this operand at all: "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a></td></tr>
<tr><th id="510">510</th><td>                      <a class="local col9 ref" href="#109Rec" title='Rec' data-ref="109Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"'"</q>);</td></tr>
<tr><th id="511">511</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="512">512</th><td>}</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td><em>static</em> <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="tu decl def" id="_ZL16mergeCondAndCodeRN4llvm18raw_string_ostreamES1_" title='mergeCondAndCode' data-type='std::string mergeCondAndCode(llvm::raw_string_ostream &amp; CondStream, llvm::raw_string_ostream &amp; CodeStream)' data-ref="_ZL16mergeCondAndCodeRN4llvm18raw_string_ostreamES1_">mergeCondAndCode</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> &amp;<dfn class="local col1 decl" id="111CondStream" title='CondStream' data-type='llvm::raw_string_ostream &amp;' data-ref="111CondStream">CondStream</dfn>,</td></tr>
<tr><th id="515">515</th><td>                                    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> &amp;<dfn class="local col2 decl" id="112CodeStream" title='CodeStream' data-type='llvm::raw_string_ostream &amp;' data-ref="112CodeStream">CodeStream</dfn>) {</td></tr>
<tr><th id="516">516</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col3 decl" id="113S" title='S' data-type='std::string' data-ref="113S">S</dfn>;</td></tr>
<tr><th id="517">517</th><td>  <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col4 decl" id="114CombinedStream" title='CombinedStream' data-type='llvm::raw_string_ostream' data-ref="114CombinedStream">CombinedStream</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col3 ref" href="#113S" title='S' data-ref="113S">S</a>);</td></tr>
<tr><th id="518">518</th><td>  <a class="local col4 ref" href="#114CombinedStream" title='CombinedStream' data-ref="114CombinedStream">CombinedStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>4</var>)</td></tr>
<tr><th id="519">519</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"if ("</q></td></tr>
<tr><th id="520">520</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#111CondStream" title='CondStream' data-ref="111CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>().<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string6substrEN9__gnu_cxx14__alloc_traitsINS2_IT1_E6rebindIT_E5otherEE9size_typeESA_" title='std::__cxx11::basic_string::substr' data-ref="_ZNKSt7__cxx1112basic_string6substrEN9__gnu_cxx14__alloc_traitsINS2_IT1_E6rebindIT_E5otherEE9size_typeESA_">substr</a>(</td></tr>
<tr><th id="521">521</th><td>             <var>6</var>, <a class="local col1 ref" href="#111CondStream" title='CondStream' data-ref="111CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>().<a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNKSt7__cxx1112basic_string6lengthEv" title='std::__cxx11::basic_string::length' data-ref="_ZNKSt7__cxx1112basic_string6lengthEv">length</a>() -</td></tr>
<tr><th id="522">522</th><td>                    <var>10</var>) <i>// remove first indentation and last '&amp;&amp;'.</i></td></tr>
<tr><th id="523">523</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>") {\n"</q>;</td></tr>
<tr><th id="524">524</th><td>  <a class="local col4 ref" href="#114CombinedStream" title='CombinedStream' data-ref="114CombinedStream">CombinedStream</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col2 ref" href="#112CodeStream" title='CodeStream' data-ref="112CodeStream">CodeStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>();</td></tr>
<tr><th id="525">525</th><td>  <a class="local col4 ref" href="#114CombinedStream" title='CombinedStream' data-ref="114CombinedStream">CombinedStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>4</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  return true;\n"</q>;</td></tr>
<tr><th id="526">526</th><td>  <a class="local col4 ref" href="#114CombinedStream" title='CombinedStream' data-ref="114CombinedStream">CombinedStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>4</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // if\n"</q>;</td></tr>
<tr><th id="527">527</th><td>  <b>return</b> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1ERKNS_12basic_stringIT_T0_T1_EE"></a><a class="local col4 ref" href="#114CombinedStream" title='CombinedStream' data-ref="114CombinedStream">CombinedStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>();</td></tr>
<tr><th id="528">528</th><td>}</td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23emitCompressInstEmitterERN4llvm11raw_ostreamEb" title='(anonymous namespace)::RISCVCompressInstEmitter::emitCompressInstEmitter' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::emitCompressInstEmitter(llvm::raw_ostream &amp; o, bool Compress)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23emitCompressInstEmitterERN4llvm11raw_ostreamEb">emitCompressInstEmitter</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="115o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="115o">o</dfn>,</td></tr>
<tr><th id="531">531</th><td>                                                       <em>bool</em> <dfn class="local col6 decl" id="116Compress" title='Compress' data-type='bool' data-ref="116Compress">Compress</dfn>) {</td></tr>
<tr><th id="532">532</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="117AsmWriter" title='AsmWriter' data-type='llvm::Record *' data-ref="117AsmWriter">AsmWriter</dfn> = <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Target" title='(anonymous namespace)::RISCVCompressInstEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget12getAsmWriterEv" title='llvm::CodeGenTarget::getAsmWriter' data-ref="_ZNK4llvm13CodeGenTarget12getAsmWriterEv">getAsmWriter</a>();</td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (!<a class="local col7 ref" href="#117AsmWriter" title='AsmWriter' data-ref="117AsmWriter">AsmWriter</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsIntENS_9StringRefE" title='llvm::Record::getValueAsInt' data-ref="_ZNK4llvm6Record13getValueAsIntENS_9StringRefE">getValueAsInt</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"PassSubtarget"</q>))</td></tr>
<tr><th id="534">534</th><td>    <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorENS_8ArrayRefINS_5SMLocEEERKNS_5TwineE">PrintFatalError</a>(<a class="local col7 ref" href="#117AsmWriter" title='AsmWriter' data-ref="117AsmWriter">AsmWriter</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record6getLocEv" title='llvm::Record::getLoc' data-ref="_ZNK4llvm6Record6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="535">535</th><td>                    <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"'PassSubtarget' is false. SubTargetInfo object is needed "</q></td></tr>
<tr><th id="536">536</th><td>                    <q>"for target features.\n"</q>);</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col8 decl" id="118Namespace" title='Namespace' data-type='std::string' data-ref="118Namespace">Namespace</dfn> = <a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv" title='llvm::StringRef::operator basic_string' data-ref="_ZNK4llvm9StringRefcvNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEv"></a><a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Target" title='(anonymous namespace)::RISCVCompressInstEmitter::Target' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Target">Target</a>.<a class="ref" href="CodeGenTarget.h.html#_ZNK4llvm13CodeGenTarget7getNameEv" title='llvm::CodeGenTarget::getName' data-ref="_ZNK4llvm13CodeGenTarget7getNameEv">getName</a>();</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>  <i>// Sort entries in CompressPatterns to handle instructions that can have more</i></td></tr>
<tr><th id="541">541</th><td><i>  // than one candidate for compression\uncompression, e.g ADD can be</i></td></tr>
<tr><th id="542">542</th><td><i>  // transformed to a C_ADD or a C_MV. When emitting 'uncompress()' function the</i></td></tr>
<tr><th id="543">543</th><td><i>  // source and destination are flipped and the sort key needs to change</i></td></tr>
<tr><th id="544">544</th><td><i>  // accordingly.</i></td></tr>
<tr><th id="545">545</th><td>  <span class="namespace">llvm::</span><a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11stable_sortEOT_T0_" title='llvm::stable_sort' data-ref="_ZN4llvm11stable_sortEOT_T0_">stable_sort</a>(<span class='refarg'><a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPatterns' data-use='a' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns">CompressPatterns</a></span>,</td></tr>
<tr><th id="546">546</th><td>                    [Compress](<em>const</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat">CompressPat</a> &amp;<dfn class="local col9 decl" id="119LHS" title='LHS' data-type='const (anonymous namespace)::RISCVCompressInstEmitter::CompressPat &amp;' data-ref="119LHS">LHS</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat">CompressPat</a> &amp;<dfn class="local col0 decl" id="120RHS" title='RHS' data-type='const (anonymous namespace)::RISCVCompressInstEmitter::CompressPat &amp;' data-ref="120RHS">RHS</dfn>) {</td></tr>
<tr><th id="547">547</th><td>                      <b>if</b> (<a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a>)</td></tr>
<tr><th id="548">548</th><td>                        <b>return</b> (<a class="local col9 ref" href="#119LHS" title='LHS' data-ref="119LHS">LHS</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Source' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source">Source</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStltRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_" title='std::operator&lt;' data-ref="_ZStltRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_">&lt;</a></td></tr>
<tr><th id="549">549</th><td>                                <a class="local col0 ref" href="#120RHS" title='RHS' data-ref="120RHS">RHS</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Source' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source">Source</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>());</td></tr>
<tr><th id="550">550</th><td>                      <b>else</b></td></tr>
<tr><th id="551">551</th><td>                        <b>return</b> (<a class="local col9 ref" href="#119LHS" title='LHS' data-ref="119LHS">LHS</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Dest' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest">Dest</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStltRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_" title='std::operator&lt;' data-ref="_ZStltRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_">&lt;</a></td></tr>
<tr><th id="552">552</th><td>                                <a class="local col0 ref" href="#120RHS" title='RHS' data-ref="120RHS">RHS</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Dest' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest">Dest</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>());</td></tr>
<tr><th id="553">553</th><td>                    });</td></tr>
<tr><th id="554">554</th><td></td></tr>
<tr><th id="555">555</th><td>  <i>// A list of MCOperandPredicates for all operands in use, and the reverse map.</i></td></tr>
<tr><th id="556">556</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col1 decl" id="121MCOpPredicates" title='MCOpPredicates' data-type='std::vector&lt;const Record *&gt;' data-ref="121MCOpPredicates">MCOpPredicates</dfn>;</td></tr>
<tr><th id="557">557</th><td>  <a class="type" href="../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>const</em> <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *, <em>unsigned</em>&gt; <a class="ref fake" href="../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm8DenseMapC1Ej" title='llvm::DenseMap::DenseMap&lt;KeyT, ValueT, KeyInfoT, BucketT&gt;' data-ref="_ZN4llvm8DenseMapC1Ej"></a><dfn class="local col2 decl" id="122MCOpPredicateMap" title='MCOpPredicateMap' data-type='DenseMap&lt;const llvm::Record *, unsigned int&gt;' data-ref="122MCOpPredicateMap">MCOpPredicateMap</dfn>;</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col3 decl" id="123F" title='F' data-type='std::string' data-ref="123F">F</dfn>;</td></tr>
<tr><th id="560">560</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col4 decl" id="124FH" title='FH' data-type='std::string' data-ref="124FH">FH</dfn>;</td></tr>
<tr><th id="561">561</th><td>  <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col5 decl" id="125Func" title='Func' data-type='llvm::raw_string_ostream' data-ref="125Func">Func</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col3 ref" href="#123F" title='F' data-ref="123F">F</a>);</td></tr>
<tr><th id="562">562</th><td>  <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col6 decl" id="126FuncH" title='FuncH' data-type='llvm::raw_string_ostream' data-ref="126FuncH">FuncH</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col4 ref" href="#124FH" title='FH' data-ref="124FH">FH</a>);</td></tr>
<tr><th id="563">563</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127NeedMRI" title='NeedMRI' data-type='bool' data-ref="127NeedMRI">NeedMRI</dfn> = <b>false</b>;</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>  <b>if</b> (<a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a>)</td></tr>
<tr><th id="566">566</th><td>    <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#ifdef GEN_COMPRESS_INSTR\n"</q></td></tr>
<tr><th id="567">567</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#undef GEN_COMPRESS_INSTR\n\n"</q>;</td></tr>
<tr><th id="568">568</th><td>  <b>else</b></td></tr>
<tr><th id="569">569</th><td>    <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#ifdef GEN_UNCOMPRESS_INSTR\n"</q></td></tr>
<tr><th id="570">570</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"#undef GEN_UNCOMPRESS_INSTR\n\n"</q>;</td></tr>
<tr><th id="571">571</th><td></td></tr>
<tr><th id="572">572</th><td>  <b>if</b> (<a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a>) {</td></tr>
<tr><th id="573">573</th><td>    <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static bool compressInst(MCInst&amp; OutInst,\n"</q>;</td></tr>
<tr><th id="574">574</th><td>    <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>25</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const MCInst &amp;MI,\n"</q>;</td></tr>
<tr><th id="575">575</th><td>    <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>25</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const MCSubtargetInfo &amp;STI,\n"</q>;</td></tr>
<tr><th id="576">576</th><td>    <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>25</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"MCContext &amp;Context) {\n"</q>;</td></tr>
<tr><th id="577">577</th><td>  } <b>else</b> {</td></tr>
<tr><th id="578">578</th><td>    <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static bool uncompressInst(MCInst&amp; OutInst,\n"</q>;</td></tr>
<tr><th id="579">579</th><td>    <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>27</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const MCInst &amp;MI,\n"</q>;</td></tr>
<tr><th id="580">580</th><td>    <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>27</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const MCRegisterInfo &amp;MRI,\n"</q>;</td></tr>
<tr><th id="581">581</th><td>    <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>27</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const MCSubtargetInfo &amp;STI) {\n"</q>;</td></tr>
<tr><th id="582">582</th><td>  }</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPatterns' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns">CompressPatterns</a>.<a class="ref" href="../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="585">585</th><td>    <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>();</td></tr>
<tr><th id="586">586</th><td>    <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>2</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"return false;\n}\n"</q>;</td></tr>
<tr><th id="587">587</th><td>    <b>if</b> (<a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a>)</td></tr>
<tr><th id="588">588</th><td>      <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#endif //GEN_COMPRESS_INSTR\n"</q>;</td></tr>
<tr><th id="589">589</th><td>    <b>else</b></td></tr>
<tr><th id="590">590</th><td>      <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#endif //GEN_UNCOMPRESS_INSTR\n\n"</q>;</td></tr>
<tr><th id="591">591</th><td>    <b>return</b>;</td></tr>
<tr><th id="592">592</th><td>  }</td></tr>
<tr><th id="593">593</th><td></td></tr>
<tr><th id="594">594</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col8 decl" id="128CaseString" title='CaseString' data-type='std::string' data-ref="128CaseString">CaseString</dfn><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_">(</a><q>""</q>);</td></tr>
<tr><th id="595">595</th><td>  <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col9 decl" id="129CaseStream" title='CaseStream' data-type='llvm::raw_string_ostream' data-ref="129CaseStream">CaseStream</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col8 ref" href="#128CaseString" title='CaseString' data-ref="128CaseString">CaseString</a>);</td></tr>
<tr><th id="596">596</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col0 decl" id="130PrevOp" title='PrevOp' data-type='std::string' data-ref="130PrevOp">PrevOp</dfn><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_">(</a><q>""</q>);</td></tr>
<tr><th id="597">597</th><td>  <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <dfn class="local col1 decl" id="131CurOp" title='CurOp' data-type='std::string' data-ref="131CurOp">CurOp</dfn><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1EPKT_RKT1_">(</a><q>""</q>);</td></tr>
<tr><th id="598">598</th><td>  <a class="local col9 ref" href="#129CaseStream" title='CaseStream' data-ref="129CaseStream">CaseStream</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  switch (MI.getOpcode()) {\n"</q>;</td></tr>
<tr><th id="599">599</th><td>  <a class="local col9 ref" href="#129CaseStream" title='CaseStream' data-ref="129CaseStream">CaseStream</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    default: return false;\n"</q>;</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col2 decl" id="132CompressPat" title='CompressPat' data-type='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat &amp;' data-ref="132CompressPat">CompressPat</dfn> : <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPatterns' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPatterns">CompressPatterns</a>) {</td></tr>
<tr><th id="602">602</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col3 decl" id="133CondString" title='CondString' data-type='std::string' data-ref="133CondString">CondString</dfn>;</td></tr>
<tr><th id="603">603</th><td>    <span class="namespace">std::</span><a class="typedef" href="../../../../include/c++/7/bits/stringfwd.h.html#std::__cxx11::string" title='std::__cxx11::string' data-type='basic_string&lt;char&gt;' data-ref="std::__cxx11::string">string</a> <a class="ref fake" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringC1Ev" title='std::__cxx11::basic_string::basic_string&lt;_CharT, _Traits, _Alloc&gt;' data-ref="_ZNSt7__cxx1112basic_stringC1Ev"></a><dfn class="local col4 decl" id="134CodeString" title='CodeString' data-type='std::string' data-ref="134CodeString">CodeString</dfn>;</td></tr>
<tr><th id="604">604</th><td>    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col5 decl" id="135CondStream" title='CondStream' data-type='llvm::raw_string_ostream' data-ref="135CondStream">CondStream</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col3 ref" href="#133CondString" title='CondString' data-ref="133CondString">CondString</a>);</td></tr>
<tr><th id="605">605</th><td>    <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_string_ostream" title='llvm::raw_string_ostream' data-ref="llvm::raw_string_ostream">raw_string_ostream</a> <dfn class="local col6 decl" id="136CodeStream" title='CodeStream' data-type='llvm::raw_string_ostream' data-ref="136CodeStream">CodeStream</dfn><a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_string_ostream::raw_string_ostream' data-ref="_ZN4llvm18raw_string_ostreamC1ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">(</a><a class="local col4 ref" href="#134CodeString" title='CodeString' data-ref="134CodeString">CodeString</a>);</td></tr>
<tr><th id="606">606</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col7 decl" id="137Source" title='Source' data-type='llvm::CodeGenInstruction &amp;' data-ref="137Source">Source</dfn> =</td></tr>
<tr><th id="607">607</th><td>        <a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a> ? <a class="local col2 ref" href="#132CompressPat" title='CompressPat' data-ref="132CompressPat">CompressPat</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Source' data-use='a' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source">Source</a> : <a class="local col2 ref" href="#132CompressPat" title='CompressPat' data-ref="132CompressPat">CompressPat</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Dest' data-use='a' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest">Dest</a>;</td></tr>
<tr><th id="608">608</th><td>    <a class="type" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction" title='llvm::CodeGenInstruction' data-ref="llvm::CodeGenInstruction">CodeGenInstruction</a> &amp;<dfn class="local col8 decl" id="138Dest" title='Dest' data-type='llvm::CodeGenInstruction &amp;' data-ref="138Dest">Dest</dfn> = <a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a> ? <a class="local col2 ref" href="#132CompressPat" title='CompressPat' data-ref="132CompressPat">CompressPat</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Dest' data-use='a' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Dest">Dest</a> : <a class="local col2 ref" href="#132CompressPat" title='CompressPat' data-ref="132CompressPat">CompressPat</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::Source' data-use='a' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::Source">Source</a>;</td></tr>
<tr><th id="609">609</th><td>    <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; <dfn class="local col9 decl" id="139SourceOperandMap" title='SourceOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt;' data-ref="139SourceOperandMap">SourceOperandMap</dfn> =</td></tr>
<tr><th id="610">610</th><td>        <a class="tu ref fake" href="../../include/llvm/ADT/IndexedMap.h.html#29" title='llvm::IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData, llvm::identity&lt;unsigned int&gt; &gt;::IndexedMap' data-use='c' data-ref="_ZN4llvm10IndexedMapIN12_GLOBAL__N_124RISCVCompressInstEmitter6OpDataENS_8identityIjEEEC1ERKS6_"></a><a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a> ? <a class="local col2 ref" href="#132CompressPat" title='CompressPat' data-ref="132CompressPat">CompressPat</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap">SourceOperandMap</a> : <a class="local col2 ref" href="#132CompressPat" title='CompressPat' data-ref="132CompressPat">CompressPat</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap">DestOperandMap</a>;</td></tr>
<tr><th id="611">611</th><td>    <a class="type" href="../../include/llvm/ADT/IndexedMap.h.html#llvm::IndexedMap" title='llvm::IndexedMap' data-ref="llvm::IndexedMap">IndexedMap</a>&lt;<a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>&gt; &amp;<dfn class="local col0 decl" id="140DestOperandMap" title='DestOperandMap' data-type='IndexedMap&lt;(anonymous namespace)::RISCVCompressInstEmitter::OpData&gt; &amp;' data-ref="140DestOperandMap">DestOperandMap</dfn> =</td></tr>
<tr><th id="612">612</th><td>        <a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a> ? <a class="local col2 ref" href="#132CompressPat" title='CompressPat' data-ref="132CompressPat">CompressPat</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap' data-use='a' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::DestOperandMap">DestOperandMap</a> : <a class="local col2 ref" href="#132CompressPat" title='CompressPat' data-ref="132CompressPat">CompressPat</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap' data-use='a' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::SourceOperandMap">SourceOperandMap</a>;</td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td>    <a class="local col1 ref" href="#131CurOp" title='CurOp' data-ref="131CurOp">CurOp</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSEONS_12basic_stringIT_T0_T1_EE">=</a> <a class="local col7 ref" href="#137Source" title='Source' data-ref="137Source">Source</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>();</td></tr>
<tr><th id="615">615</th><td>    <i>// Check current and previous opcode to decide to continue or end a case.</i></td></tr>
<tr><th id="616">616</th><td>    <b>if</b> (<a class="local col1 ref" href="#131CurOp" title='CurOp' data-ref="131CurOp">CurOp</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStneRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_" title='std::operator!=' data-ref="_ZStneRKNSt7__cxx1112basic_stringIT_T0_T1_EES6_">!=</a> <a class="local col0 ref" href="#130PrevOp" title='PrevOp' data-ref="130PrevOp">PrevOp</a>) {</td></tr>
<tr><th id="617">617</th><td>      <b>if</b> (<a class="local col0 ref" href="#130PrevOp" title='PrevOp' data-ref="130PrevOp">PrevOp</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStneRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator!=' data-ref="_ZStneRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">!=</a> <q>""</q>)</td></tr>
<tr><th id="618">618</th><td>        <a class="local col9 ref" href="#129CaseStream" title='CaseStream' data-ref="129CaseStream">CaseStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"break;\n    } // case "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col0 ref" href="#130PrevOp" title='PrevOp' data-ref="130PrevOp">PrevOp</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"\n"</q>;</td></tr>
<tr><th id="619">619</th><td>      <a class="local col9 ref" href="#129CaseStream" title='CaseStream' data-ref="129CaseStream">CaseStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>4</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"case "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"::"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a> <a class="local col1 ref" href="#131CurOp" title='CurOp' data-ref="131CurOp">CurOp</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>": {\n"</q>;</td></tr>
<tr><th id="620">620</th><td>    }</td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_set.h.html#std::set" title='std::set' data-ref="std::set">set</a>&lt;<a class="type" href="../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a>&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_set.h.html#_ZNSt3setC1Ev" title='std::set::set&lt;_Key, _Compare, _Alloc&gt;' data-ref="_ZNSt3setC1Ev"></a><dfn class="local col1 decl" id="141FeaturesSet" title='FeaturesSet' data-type='std::set&lt;StringRef&gt;' data-ref="141FeaturesSet">FeaturesSet</dfn>;</td></tr>
<tr><th id="623">623</th><td>    <i>// Add CompressPat required features.</i></td></tr>
<tr><th id="624">624</th><td>    <a class="tu ref" href="#_ZL14getReqFeaturesRSt3setIN4llvm9StringRefESt4lessIS1_ESaIS1_EERKSt6vectorIPNS0_6RecordESaIS9_EE" title='getReqFeatures' data-use='c' data-ref="_ZL14getReqFeaturesRSt3setIN4llvm9StringRefESt4lessIS1_ESaIS1_EERKSt6vectorIPNS0_6RecordESaIS9_EE">getReqFeatures</a>(<span class='refarg'><a class="local col1 ref" href="#141FeaturesSet" title='FeaturesSet' data-ref="141FeaturesSet">FeaturesSet</a></span>, <a class="local col2 ref" href="#132CompressPat" title='CompressPat' data-ref="132CompressPat">CompressPat</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::PatReqFeatures" title='(anonymous namespace)::RISCVCompressInstEmitter::CompressPat::PatReqFeatures' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::CompressPat::PatReqFeatures">PatReqFeatures</a>);</td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td>    <i>// Add Dest instruction required features.</i></td></tr>
<tr><th id="627">627</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col2 decl" id="142ReqFeatures" title='ReqFeatures' data-type='std::vector&lt;Record *&gt;' data-ref="142ReqFeatures">ReqFeatures</dfn>;</td></tr>
<tr><th id="628">628</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <dfn class="local col3 decl" id="143RF" title='RF' data-type='std::vector&lt;Record *&gt;' data-ref="143RF">RF</dfn> = <a class="local col8 ref" href="#138Dest" title='Dest' data-ref="138Dest">Dest</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE" title='llvm::Record::getValueAsListOfDefs' data-ref="_ZNK4llvm6Record20getValueAsListOfDefsENS_9StringRefE">getValueAsListOfDefs</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Predicates"</q>);</td></tr>
<tr><th id="629">629</th><td>    <a class="ref" href="../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm7copy_ifEOT_T0_T1_" title='llvm::copy_if' data-ref="_ZN4llvm7copy_ifEOT_T0_T1_">copy_if</a>(<span class='refarg'><a class="local col3 ref" href="#143RF" title='RF' data-ref="143RF">RF</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/stl_iterator.h.html#_ZSt13back_inserterRT_" title='std::back_inserter' data-ref="_ZSt13back_inserterRT_">back_inserter</a>(<span class='refarg'><a class="local col2 ref" href="#142ReqFeatures" title='ReqFeatures' data-ref="142ReqFeatures">ReqFeatures</a></span>), [](<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col4 decl" id="144R" title='R' data-type='llvm::Record *' data-ref="144R">R</dfn>) {</td></tr>
<tr><th id="630">630</th><td>      <b>return</b> <a class="local col4 ref" href="#144R" title='R' data-ref="144R">R</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record13getValueAsBitENS_9StringRefE" title='llvm::Record::getValueAsBit' data-ref="_ZNK4llvm6Record13getValueAsBitENS_9StringRefE">getValueAsBit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AssemblerMatcherPredicate"</q>);</td></tr>
<tr><th id="631">631</th><td>    });</td></tr>
<tr><th id="632">632</th><td>    <a class="tu ref" href="#_ZL14getReqFeaturesRSt3setIN4llvm9StringRefESt4lessIS1_ESaIS1_EERKSt6vectorIPNS0_6RecordESaIS9_EE" title='getReqFeatures' data-use='c' data-ref="_ZL14getReqFeaturesRSt3setIN4llvm9StringRefESt4lessIS1_ESaIS1_EERKSt6vectorIPNS0_6RecordESaIS9_EE">getReqFeatures</a>(<span class='refarg'><a class="local col1 ref" href="#141FeaturesSet" title='FeaturesSet' data-ref="141FeaturesSet">FeaturesSet</a></span>, <a class="local col2 ref" href="#142ReqFeatures" title='ReqFeatures' data-ref="142ReqFeatures">ReqFeatures</a>);</td></tr>
<tr><th id="633">633</th><td></td></tr>
<tr><th id="634">634</th><td>    <i>// Emit checks for all required features.</i></td></tr>
<tr><th id="635">635</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="145Op" title='Op' data-type='const llvm::StringRef &amp;' data-ref="145Op">Op</dfn> : <a class="local col1 ref" href="#141FeaturesSet" title='FeaturesSet' data-ref="141FeaturesSet">FeaturesSet</a>) {</td></tr>
<tr><th id="636">636</th><td>      <b>if</b> (<a class="local col5 ref" href="#145Op" title='Op' data-ref="145Op">Op</a><a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRefixEm" title='llvm::StringRef::operator[]' data-ref="_ZNK4llvm9StringRefixEm">[<var>0</var>]</a> == <kbd>'!'</kbd>)</td></tr>
<tr><th id="637">637</th><td>        <a class="local col5 ref" href="#135CondStream" title='CondStream' data-ref="135CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> (<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><q>"!STI.getFeatureBits()["</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="638">638</th><td>                                 <q>"::"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col5 ref" href="#145Op" title='Op' data-ref="145Op">Op</a>.<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef6substrEmm" title='llvm::StringRef::substr' data-ref="_ZNK4llvm9StringRef6substrEmm">substr</a>(<var>1</var>) <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"]"</q>)</td></tr>
<tr><th id="639">639</th><td>                                        .<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="640">640</th><td>                                    <q>" &amp;&amp;\n"</q>;</td></tr>
<tr><th id="641">641</th><td>      <b>else</b></td></tr>
<tr><th id="642">642</th><td>        <a class="local col5 ref" href="#135CondStream" title='CondStream' data-ref="135CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>)</td></tr>
<tr><th id="643">643</th><td>            <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> (<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE"></a><q>"STI.getFeatureBits()["</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"::"</q> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1ERKNS_9StringRefE" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1ERKNS_9StringRefE"></a><a class="local col5 ref" href="#145Op" title='Op' data-ref="145Op">Op</a> <a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvmplERKNS_5TwineES2_" title='llvm::operator+' data-ref="_ZN4llvmplERKNS_5TwineES2_">+</a> <a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"]"</q>).<a class="ref" href="../../include/llvm/ADT/Twine.h.html#_ZNK4llvm5Twine3strEv" title='llvm::Twine::str' data-ref="_ZNK4llvm5Twine3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="644">644</th><td>                   <q>" &amp;&amp;\n"</q>;</td></tr>
<tr><th id="645">645</th><td>    }</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>    <i>// Start Source Inst operands validation.</i></td></tr>
<tr><th id="648">648</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="146OpNo" title='OpNo' data-type='unsigned int' data-ref="146OpNo">OpNo</dfn> = <var>0</var>;</td></tr>
<tr><th id="649">649</th><td>    <b>for</b> (<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a> = <var>0</var>; <a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a> &lt; <a class="local col7 ref" href="#137Source" title='Source' data-ref="137Source">Source</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList4sizeEv" title='llvm::CGIOperandList::size' data-ref="_ZNK4llvm14CGIOperandList4sizeEv">size</a>(); ++<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>) {</td></tr>
<tr><th id="650">650</th><td>      <b>if</b> (<a class="local col9 ref" href="#139SourceOperandMap" title='SourceOperandMap' data-ref="139SourceOperandMap">SourceOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx">TiedOpIdx</a> != -<var>1</var>) {</td></tr>
<tr><th id="651">651</th><td>        <b>if</b> (<a class="local col7 ref" href="#137Source" title='Source' data-ref="137Source">Source</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a><a class="ref" href="CodeGenInstruction.h.html#_ZN4llvm14CGIOperandListixEj" title='llvm::CGIOperandList::operator[]' data-ref="_ZN4llvm14CGIOperandListixEj">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>))</td></tr>
<tr><th id="652">652</th><td>          <a class="local col5 ref" href="#135CondStream" title='CondStream' data-ref="135CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>)</td></tr>
<tr><th id="653">653</th><td>              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"(MI.getOperand("</q></td></tr>
<tr><th id="654">654</th><td>              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>").getReg() ==  MI.getOperand("</q></td></tr>
<tr><th id="655">655</th><td>              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEi" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEi">to_string</a>(<a class="local col9 ref" href="#139SourceOperandMap" title='SourceOperandMap' data-ref="139SourceOperandMap">SourceOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::TiedOpIdx">TiedOpIdx</a>)</td></tr>
<tr><th id="656">656</th><td>              <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>").getReg()) &amp;&amp;\n"</q>;</td></tr>
<tr><th id="657">657</th><td>        <b>else</b></td></tr>
<tr><th id="658">658</th><td>          <a class="ref" href="../../include/llvm/TableGen/Error.h.html#_ZN4llvm15PrintFatalErrorERKNS_5TwineE" title='llvm::PrintFatalError' data-ref="_ZN4llvm15PrintFatalErrorERKNS_5TwineE">PrintFatalError</a>(<a class="ref fake" href="../../include/llvm/ADT/Twine.h.html#_ZN4llvm5TwineC1EPKc" title='llvm::Twine::Twine' data-ref="_ZN4llvm5TwineC1EPKc"></a><q>"Unexpected tied operand types!\n"</q>);</td></tr>
<tr><th id="659">659</th><td>      }</td></tr>
<tr><th id="660">660</th><td>      <i>// Check for fixed immediates\registers in the source instruction.</i></td></tr>
<tr><th id="661">661</th><td>      <b>switch</b> (<a class="local col9 ref" href="#139SourceOperandMap" title='SourceOperandMap' data-ref="139SourceOperandMap">SourceOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a>) {</td></tr>
<tr><th id="662">662</th><td>      <b>case</b> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand">Operand</a>:</td></tr>
<tr><th id="663">663</th><td>        <i>// We don't need to do anything for source instruction operand checks.</i></td></tr>
<tr><th id="664">664</th><td>        <b>break</b>;</td></tr>
<tr><th id="665">665</th><td>      <b>case</b> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm">Imm</a>:</td></tr>
<tr><th id="666">666</th><td>        <a class="local col5 ref" href="#135CondStream" title='CondStream' data-ref="135CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>)</td></tr>
<tr><th id="667">667</th><td>            <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"(MI.getOperand("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>").isImm()) &amp;&amp;\n"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="668">668</th><td>                   <q>"      (MI.getOperand("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="669">669</th><td>                   <q>").getImm() == "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a></td></tr>
<tr><th id="670">670</th><td>                   <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEm" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEm">to_string</a>(<a class="local col9 ref" href="#139SourceOperandMap" title='SourceOperandMap' data-ref="139SourceOperandMap">SourceOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Imm' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm">Imm</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>") &amp;&amp;\n"</q>;</td></tr>
<tr><th id="671">671</th><td>        <b>break</b>;</td></tr>
<tr><th id="672">672</th><td>      <b>case</b> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg">Reg</a>: {</td></tr>
<tr><th id="673">673</th><td>        <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="147Reg" title='Reg' data-type='llvm::Record *' data-ref="147Reg">Reg</dfn> = <a class="local col9 ref" href="#139SourceOperandMap" title='SourceOperandMap' data-ref="139SourceOperandMap">SourceOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Reg" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="674">674</th><td>        <a class="local col5 ref" href="#135CondStream" title='CondStream' data-ref="135CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"(MI.getOperand("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="675">675</th><td>                                    <q>").getReg() == "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EERKS4_">+</a> <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="676">676</th><td>                                    <q>"::"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a> <a class="local col7 ref" href="#147Reg" title='Reg' data-ref="147Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>") &amp;&amp;\n"</q>;</td></tr>
<tr><th id="677">677</th><td>        <b>break</b>;</td></tr>
<tr><th id="678">678</th><td>      }</td></tr>
<tr><th id="679">679</th><td>      }</td></tr>
<tr><th id="680">680</th><td>    }</td></tr>
<tr><th id="681">681</th><td>    <a class="local col6 ref" href="#136CodeStream" title='CodeStream' data-ref="136CodeStream">CodeStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"// "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col8 ref" href="#138Dest" title='Dest' data-ref="138Dest">Dest</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::AsmString" title='llvm::CodeGenInstruction::AsmString' data-ref="llvm::CodeGenInstruction::AsmString">AsmString</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"\n"</q>;</td></tr>
<tr><th id="682">682</th><td>    <a class="local col6 ref" href="#136CodeStream" title='CodeStream' data-ref="136CodeStream">CodeStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"OutInst.setOpcode("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="683">683</th><td>                                <q>"::"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a> <a class="local col8 ref" href="#138Dest" title='Dest' data-ref="138Dest">Dest</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::TheDef" title='llvm::CodeGenInstruction::TheDef' data-ref="llvm::CodeGenInstruction::TheDef">TheDef</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>");\n"</q>;</td></tr>
<tr><th id="684">684</th><td>    <a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a> = <var>0</var>;</td></tr>
<tr><th id="685">685</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col8 decl" id="148DestOperand" title='DestOperand' data-type='const llvm::CGIOperandList::OperandInfo &amp;' data-ref="148DestOperand">DestOperand</dfn> : <a class="local col8 ref" href="#138Dest" title='Dest' data-ref="138Dest">Dest</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CodeGenInstruction::Operands" title='llvm::CodeGenInstruction::Operands' data-ref="llvm::CodeGenInstruction::Operands">Operands</a>) {</td></tr>
<tr><th id="686">686</th><td>      <a class="local col6 ref" href="#136CodeStream" title='CodeStream' data-ref="136CodeStream">CodeStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"// Operand: "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col8 ref" href="#148DestOperand" title='DestOperand' data-ref="148DestOperand">DestOperand</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Name" title='llvm::CGIOperandList::OperandInfo::Name' data-ref="llvm::CGIOperandList::OperandInfo::Name">Name</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"\n"</q>;</td></tr>
<tr><th id="687">687</th><td>      <b>switch</b> (<a class="local col0 ref" href="#140DestOperandMap" title='DestOperandMap' data-ref="140DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Kind' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Kind">Kind</a>) {</td></tr>
<tr><th id="688">688</th><td>      <b>case</b> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Operand">Operand</a>: {</td></tr>
<tr><th id="689">689</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="149OpIdx" title='OpIdx' data-type='unsigned int' data-ref="149OpIdx">OpIdx</dfn> = <a class="local col0 ref" href="#140DestOperandMap" title='DestOperandMap' data-ref="140DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Operand' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Operand">Operand</a>;</td></tr>
<tr><th id="690">690</th><td>        <i>// Check that the operand in the Source instruction fits</i></td></tr>
<tr><th id="691">691</th><td><i>        // the type for the Dest instruction.</i></td></tr>
<tr><th id="692">692</th><td>        <b>if</b> (<a class="local col8 ref" href="#148DestOperand" title='DestOperand' data-ref="148DestOperand">DestOperand</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfENS_9StringRefE" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfENS_9StringRefE">isSubClassOf</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"RegisterClass"</q>)) {</td></tr>
<tr><th id="693">693</th><td>          <a class="local col7 ref" href="#127NeedMRI" title='NeedMRI' data-ref="127NeedMRI">NeedMRI</a> = <b>true</b>;</td></tr>
<tr><th id="694">694</th><td>          <i>// This is a register operand. Check the register class.</i></td></tr>
<tr><th id="695">695</th><td><i>          // Don't check register class if this is a tied operand, it was done</i></td></tr>
<tr><th id="696">696</th><td><i>          // for the operand its tied to.</i></td></tr>
<tr><th id="697">697</th><td>          <b>if</b> (<a class="local col8 ref" href="#148DestOperand" title='DestOperand' data-ref="148DestOperand">DestOperand</a>.<a class="ref" href="CodeGenInstruction.h.html#_ZNK4llvm14CGIOperandList11OperandInfo15getTiedRegisterEv" title='llvm::CGIOperandList::OperandInfo::getTiedRegister' data-ref="_ZNK4llvm14CGIOperandList11OperandInfo15getTiedRegisterEv">getTiedRegister</a>() == -<var>1</var>)</td></tr>
<tr><th id="698">698</th><td>            <a class="local col5 ref" href="#135CondStream" title='CondStream' data-ref="135CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>)</td></tr>
<tr><th id="699">699</th><td>                <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"(MRI.getRegClass("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="700">700</th><td>                       <q>"::"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a> <a class="local col8 ref" href="#148DestOperand" title='DestOperand' data-ref="148DestOperand">DestOperand</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="701">701</th><td>                       <q>"RegClassID).contains("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"MI.getOperand("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a></td></tr>
<tr><th id="702">702</th><td>                       <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col9 ref" href="#149OpIdx" title='OpIdx' data-ref="149OpIdx">OpIdx</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>").getReg())) &amp;&amp;\n"</q>;</td></tr>
<tr><th id="703">703</th><td></td></tr>
<tr><th id="704">704</th><td>          <a class="local col6 ref" href="#136CodeStream" title='CodeStream' data-ref="136CodeStream">CodeStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"OutInst.addOperand(MI.getOperand("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a></td></tr>
<tr><th id="705">705</th><td>                                      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col9 ref" href="#149OpIdx" title='OpIdx' data-ref="149OpIdx">OpIdx</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"));\n"</q>;</td></tr>
<tr><th id="706">706</th><td>        } <b>else</b> {</td></tr>
<tr><th id="707">707</th><td>          <i>// Handling immediate operands.</i></td></tr>
<tr><th id="708">708</th><td>          <em>unsigned</em> <dfn class="local col0 decl" id="150Entry" title='Entry' data-type='unsigned int' data-ref="150Entry">Entry</dfn> = <a class="ref" href="#_Z16getMCOpPredicateRN4llvm8DenseMapIPKNS_6RecordEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEERSt6vectorIS3_SaIS3_EEPS1_" title='getMCOpPredicate' data-ref="_Z16getMCOpPredicateRN4llvm8DenseMapIPKNS_6RecordEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEERSt6vectorIS3_SaIS3_EEPS1_">getMCOpPredicate</a>(<span class='refarg'><a class="local col2 ref" href="#122MCOpPredicateMap" title='MCOpPredicateMap' data-ref="122MCOpPredicateMap">MCOpPredicateMap</a></span>, <span class='refarg'><a class="local col1 ref" href="#121MCOpPredicates" title='MCOpPredicates' data-ref="121MCOpPredicates">MCOpPredicates</a></span>,</td></tr>
<tr><th id="709">709</th><td>                                            <a class="local col8 ref" href="#148DestOperand" title='DestOperand' data-ref="148DestOperand">DestOperand</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>);</td></tr>
<tr><th id="710">710</th><td>          <a class="local col5 ref" href="#135CondStream" title='CondStream' data-ref="135CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"ValidateMCOperand("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="711">711</th><td>                                      <q>"MI.getOperand("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col9 ref" href="#149OpIdx" title='OpIdx' data-ref="149OpIdx">OpIdx</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="712">712</th><td>                                      <q>"), STI, "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a> <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col0 ref" href="#150Entry" title='Entry' data-ref="150Entry">Entry</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="713">713</th><td>                                      <q>") &amp;&amp;\n"</q>;</td></tr>
<tr><th id="714">714</th><td>          <a class="local col6 ref" href="#136CodeStream" title='CodeStream' data-ref="136CodeStream">CodeStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"OutInst.addOperand(MI.getOperand("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a></td></tr>
<tr><th id="715">715</th><td>                                      <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col9 ref" href="#149OpIdx" title='OpIdx' data-ref="149OpIdx">OpIdx</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"));\n"</q>;</td></tr>
<tr><th id="716">716</th><td>        }</td></tr>
<tr><th id="717">717</th><td>        <b>break</b>;</td></tr>
<tr><th id="718">718</th><td>      }</td></tr>
<tr><th id="719">719</th><td>      <b>case</b> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Imm">Imm</a>: {</td></tr>
<tr><th id="720">720</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="151Entry" title='Entry' data-type='unsigned int' data-ref="151Entry">Entry</dfn> =</td></tr>
<tr><th id="721">721</th><td>            <a class="ref" href="#_Z16getMCOpPredicateRN4llvm8DenseMapIPKNS_6RecordEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEERSt6vectorIS3_SaIS3_EEPS1_" title='getMCOpPredicate' data-ref="_Z16getMCOpPredicateRN4llvm8DenseMapIPKNS_6RecordEjNS_12DenseMapInfoIS3_EENS_6detail12DenseMapPairIS3_jEEEERSt6vectorIS3_SaIS3_EEPS1_">getMCOpPredicate</a>(<span class='refarg'><a class="local col2 ref" href="#122MCOpPredicateMap" title='MCOpPredicateMap' data-ref="122MCOpPredicateMap">MCOpPredicateMap</a></span>, <span class='refarg'><a class="local col1 ref" href="#121MCOpPredicates" title='MCOpPredicates' data-ref="121MCOpPredicates">MCOpPredicates</a></span>, <a class="local col8 ref" href="#148DestOperand" title='DestOperand' data-ref="148DestOperand">DestOperand</a>.<a class="ref" href="CodeGenInstruction.h.html#llvm::CGIOperandList::OperandInfo::Rec" title='llvm::CGIOperandList::OperandInfo::Rec' data-ref="llvm::CGIOperandList::OperandInfo::Rec">Rec</a>);</td></tr>
<tr><th id="722">722</th><td>        <a class="local col5 ref" href="#135CondStream" title='CondStream' data-ref="135CondStream">CondStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>)</td></tr>
<tr><th id="723">723</th><td>            <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplRKNSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"ValidateMCOperand("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"MCOperand::createImm("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a></td></tr>
<tr><th id="724">724</th><td>                   <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEm" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEm">to_string</a>(<a class="local col0 ref" href="#140DestOperandMap" title='DestOperandMap' data-ref="140DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Imm' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm">Imm</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"), STI, "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a></td></tr>
<tr><th id="725">725</th><td>                   <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEj" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEj">to_string</a>(<a class="local col1 ref" href="#151Entry" title='Entry' data-ref="151Entry">Entry</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>") &amp;&amp;\n"</q>;</td></tr>
<tr><th id="726">726</th><td>        <a class="local col6 ref" href="#136CodeStream" title='CodeStream' data-ref="136CodeStream">CodeStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>)</td></tr>
<tr><th id="727">727</th><td>            <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"OutInst.addOperand(MCOperand::createImm("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_ONSt7__cxx1112basic_stringIS_T0_T1_EE">+</a></td></tr>
<tr><th id="728">728</th><td>                   <span class="namespace">std::</span><a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx119to_stringEm" title='std::__cxx11::to_string' data-ref="_ZNSt7__cxx119to_stringEm">to_string</a>(<a class="local col0 ref" href="#140DestOperandMap" title='DestOperandMap' data-ref="140DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Imm' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Imm">Imm</a>) <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"));\n"</q>;</td></tr>
<tr><th id="729">729</th><td>      } <b>break</b>;</td></tr>
<tr><th id="730">730</th><td>      <b>case</b> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData">OpData</a>::<a class="tu enum" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::MapKind::Reg">Reg</a>: {</td></tr>
<tr><th id="731">731</th><td>        <i>// Fixed register has been validated at pattern validation time.</i></td></tr>
<tr><th id="732">732</th><td>        <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col2 decl" id="152Reg" title='Reg' data-type='llvm::Record *' data-ref="152Reg">Reg</dfn> = <a class="local col0 ref" href="#140DestOperandMap" title='DestOperandMap' data-ref="140DestOperandMap">DestOperandMap</a><a class="tu ref" href="../../include/llvm/ADT/IndexedMap.h.html#_ZN4llvm10IndexedMapixENT0_13argument_typeE" title='llvm::IndexedMap::operator[]' data-use='c' data-ref="_ZN4llvm10IndexedMapixENT0_13argument_typeE">[<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>]</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::Data' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::Data">Data</a>.<a class="tu ref" href="#(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Reg" title='(anonymous namespace)::RISCVCompressInstEmitter::OpData::(anonymous union)::Reg' data-use='r' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::OpData::(anonymous)::Reg">Reg</a>;</td></tr>
<tr><th id="733">733</th><td>        <a class="local col6 ref" href="#136CodeStream" title='CodeStream' data-ref="136CodeStream">CodeStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>6</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"OutInst.addOperand(MCOperand::createReg("</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a></td></tr>
<tr><th id="734">734</th><td>                                    <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"::"</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EES5_">+</a> <a class="local col2 ref" href="#152Reg" title='Reg' data-ref="152Reg">Reg</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a></td></tr>
<tr><th id="735">735</th><td>                                    <q>"));\n"</q>;</td></tr>
<tr><th id="736">736</th><td>      } <b>break</b>;</td></tr>
<tr><th id="737">737</th><td>      }</td></tr>
<tr><th id="738">738</th><td>      ++<a class="local col6 ref" href="#146OpNo" title='OpNo' data-ref="146OpNo">OpNo</a>;</td></tr>
<tr><th id="739">739</th><td>    }</td></tr>
<tr><th id="740">740</th><td>    <a class="local col9 ref" href="#129CaseStream" title='CaseStream' data-ref="129CaseStream">CaseStream</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="tu ref" href="#_ZL16mergeCondAndCodeRN4llvm18raw_string_ostreamES1_" title='mergeCondAndCode' data-use='c' data-ref="_ZL16mergeCondAndCodeRN4llvm18raw_string_ostreamES1_">mergeCondAndCode</a>(<span class='refarg'><a class="local col5 ref" href="#135CondStream" title='CondStream' data-ref="135CondStream">CondStream</a></span>, <span class='refarg'><a class="local col6 ref" href="#136CodeStream" title='CodeStream' data-ref="136CodeStream">CodeStream</a></span>);</td></tr>
<tr><th id="741">741</th><td>    <a class="local col0 ref" href="#130PrevOp" title='PrevOp' data-ref="130PrevOp">PrevOp</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE" title='std::__cxx11::basic_string::operator=' data-ref="_ZNSt7__cxx1112basic_stringaSERKNS_12basic_stringIT_T0_T1_EE">=</a> <a class="local col1 ref" href="#131CurOp" title='CurOp' data-ref="131CurOp">CurOp</a>;</td></tr>
<tr><th id="742">742</th><td>  }</td></tr>
<tr><th id="743">743</th><td>  <a class="local col5 ref" href="#125Func" title='Func' data-ref="125Func">Func</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col9 ref" href="#129CaseStream" title='CaseStream' data-ref="129CaseStream">CaseStream</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="744">744</th><td>  <i>// Close brace for the last case.</i></td></tr>
<tr><th id="745">745</th><td>  <a class="local col5 ref" href="#125Func" title='Func' data-ref="125Func">Func</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>4</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <q>"} // case "</q> <a class="ref" href="../../../../include/c++/7/bits/basic_string.tcc.html#_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE" title='std::operator+' data-ref="_ZStplPKT_RKNSt7__cxx1112basic_stringIS_T0_T1_EE">+</a> <a class="local col1 ref" href="#131CurOp" title='CurOp' data-ref="131CurOp">CurOp</a> <a class="ref" href="../../../../include/c++/7/bits/basic_string.h.html#_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_" title='std::operator+' data-ref="_ZStplONSt7__cxx1112basic_stringIT_T0_T1_EEPKS1_">+</a> <q>"\n"</q>;</td></tr>
<tr><th id="746">746</th><td>  <a class="local col5 ref" href="#125Func" title='Func' data-ref="125Func">Func</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>2</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"} // switch\n"</q>;</td></tr>
<tr><th id="747">747</th><td>  <a class="local col5 ref" href="#125Func" title='Func' data-ref="125Func">Func</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>2</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"return false;\n}\n"</q>;</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (!<a class="local col1 ref" href="#121MCOpPredicates" title='MCOpPredicates' data-ref="121MCOpPredicates">MCOpPredicates</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector5emptyEv" title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv">empty</a>()) {</td></tr>
<tr><th id="750">750</th><td>    <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"static bool "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col8 ref" href="#118Namespace" title='Namespace' data-ref="118Namespace">Namespace</a></td></tr>
<tr><th id="751">751</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"ValidateMCOperand(const MCOperand &amp;MCOp,\n"</q></td></tr>
<tr><th id="752">752</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                  const MCSubtargetInfo &amp;STI,\n"</q></td></tr>
<tr><th id="753">753</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"                  unsigned PredicateIndex) {\n"</q></td></tr>
<tr><th id="754">754</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  switch (PredicateIndex) {\n"</q></td></tr>
<tr><th id="755">755</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  default:\n"</q></td></tr>
<tr><th id="756">756</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    llvm_unreachable(\"Unknown MCOperandPredicate kind\");\n"</q></td></tr>
<tr><th id="757">757</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    break;\n"</q>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="153i" title='i' data-type='unsigned int' data-ref="153i">i</dfn> = <var>0</var>; <a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a> &lt; <a class="local col1 ref" href="#121MCOpPredicates" title='MCOpPredicates' data-ref="121MCOpPredicates">MCOpPredicates</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); ++<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>) {</td></tr>
<tr><th id="760">760</th><td>      <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Init" title='llvm::Init' data-ref="llvm::Init">Init</a> *<dfn class="local col4 decl" id="154MCOpPred" title='MCOpPred' data-type='llvm::Init *' data-ref="154MCOpPred">MCOpPred</dfn> = <a class="local col1 ref" href="#121MCOpPredicates" title='MCOpPredicates' data-ref="121MCOpPredicates">MCOpPredicates</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12getValueInitENS_9StringRefE" title='llvm::Record::getValueInit' data-ref="_ZNK4llvm6Record12getValueInitENS_9StringRefE">getValueInit</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"MCOperandPredicate"</q>);</td></tr>
<tr><th id="761">761</th><td>      <b>if</b> (<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::CodeInit" title='llvm::CodeInit' data-ref="llvm::CodeInit">CodeInit</a> *<dfn class="local col5 decl" id="155SI" title='SI' data-type='llvm::CodeInit *' data-ref="155SI"><a class="local col5 ref" href="#155SI" title='SI' data-ref="155SI">SI</a></dfn> = <a class="ref" href="../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::CodeInit" title='llvm::CodeInit' data-ref="llvm::CodeInit">CodeInit</a>&gt;(<a class="local col4 ref" href="#154MCOpPred" title='MCOpPred' data-ref="154MCOpPred">MCOpPred</a>))</td></tr>
<tr><th id="762">762</th><td>        <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  case "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a> + <var>1</var> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>": {\n"</q></td></tr>
<tr><th id="763">763</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"   // "</q> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col1 ref" href="#121MCOpPredicates" title='MCOpPredicates' data-ref="121MCOpPredicates">MCOpPredicates</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col3 ref" href="#153i" title='i' data-ref="153i">i</a>]</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record7getNameEv" title='llvm::Record::getName' data-ref="_ZNK4llvm6Record7getNameEv">getName</a>().<a class="ref" href="../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef3strEv" title='llvm::StringRef::str' data-ref="_ZNK4llvm9StringRef3strEv">str</a>() <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col5 ref" href="#155SI" title='SI' data-ref="155SI">SI</a>-&gt;<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm8CodeInit8getValueEv" title='llvm::CodeInit::getValue' data-ref="_ZNK4llvm8CodeInit8getValueEv">getValue</a>()</td></tr>
<tr><th id="764">764</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q></td></tr>
<tr><th id="765">765</th><td>          <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"    }\n"</q>;</td></tr>
<tr><th id="766">766</th><td>      <b>else</b></td></tr>
<tr><th id="767">767</th><td>        <a class="macro" href="../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected MCOperandPredicate field!&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 767)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected MCOperandPredicate field!"</q>);</td></tr>
<tr><th id="768">768</th><td>    }</td></tr>
<tr><th id="769">769</th><td>    <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"  }\n"</q></td></tr>
<tr><th id="770">770</th><td>      <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"}\n\n"</q>;</td></tr>
<tr><th id="771">771</th><td>  }</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col6 ref" href="#126FuncH" title='FuncH' data-ref="126FuncH">FuncH</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>();</td></tr>
<tr><th id="774">774</th><td>  <b>if</b> (<a class="local col7 ref" href="#127NeedMRI" title='NeedMRI' data-ref="127NeedMRI">NeedMRI</a> &amp;&amp; <a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a>)</td></tr>
<tr><th id="775">775</th><td>    <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostream6indentEj" title='llvm::raw_ostream::indent' data-ref="_ZN4llvm11raw_ostream6indentEj">indent</a>(<var>2</var>) <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"const MCRegisterInfo &amp;MRI = *Context.getRegisterInfo();\n"</q>;</td></tr>
<tr><th id="776">776</th><td>  <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE">&lt;&lt;</a> <a class="local col5 ref" href="#125Func" title='Func' data-ref="125Func">Func</a>.<a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm18raw_string_ostream3strEv" title='llvm::raw_string_ostream::str' data-ref="_ZN4llvm18raw_string_ostream3strEv">str</a>();</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <b>if</b> (<a class="local col6 ref" href="#116Compress" title='Compress' data-ref="116Compress">Compress</a>)</td></tr>
<tr><th id="779">779</th><td>    <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#endif //GEN_COMPRESS_INSTR\n"</q>;</td></tr>
<tr><th id="780">780</th><td>  <b>else</b></td></tr>
<tr><th id="781">781</th><td>    <a class="local col5 ref" href="#115o" title='o' data-ref="115o">o</a> <a class="ref" href="../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n#endif //GEN_UNCOMPRESS_INSTR\n\n"</q>;</td></tr>
<tr><th id="782">782</th><td>}</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::RISCVCompressInstEmitter::run' data-type='void (anonymous namespace)::RISCVCompressInstEmitter::run(llvm::raw_ostream &amp; o)' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter3runERN4llvm11raw_ostreamE">run</dfn>(<a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="156o" title='o' data-type='llvm::raw_ostream &amp;' data-ref="156o">o</dfn>) {</td></tr>
<tr><th id="785">785</th><td>  <a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *<dfn class="local col7 decl" id="157CompressClass" title='CompressClass' data-type='llvm::Record *' data-ref="157CompressClass">CompressClass</dfn> = <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Records" title='(anonymous namespace)::RISCVCompressInstEmitter::Records' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper8getClassENS_9StringRefE" title='llvm::RecordKeeper::getClass' data-ref="_ZNK4llvm12RecordKeeper8getClassENS_9StringRefE">getClass</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"CompressPat"</q>);</td></tr>
<tr><th id="786">786</th><td>  <a class="macro" href="../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (CompressClass &amp;&amp; &quot;Compress class definition missing!&quot;) ? void (0) : __assert_fail (&quot;CompressClass &amp;&amp; \&quot;Compress class definition missing!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/utils/TableGen/RISCVCompressInstEmitter.cpp&quot;, 786, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#157CompressClass" title='CompressClass' data-ref="157CompressClass">CompressClass</a> &amp;&amp; <q>"Compress class definition missing!"</q>);</td></tr>
<tr><th id="787">787</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::Record" title='llvm::Record' data-ref="llvm::Record">Record</a> *&gt; <a class="ref fake" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="158Insts" title='Insts' data-type='std::vector&lt;Record *&gt;' data-ref="158Insts">Insts</dfn>;</td></tr>
<tr><th id="788">788</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col9 decl" id="159D" title='D' data-type='const std::pair&lt;const std::__cxx11::basic_string&lt;char&gt;, std::unique_ptr&lt;llvm::Record, std::default_delete&lt;llvm::Record&gt; &gt; &gt; &amp;' data-ref="159D">D</dfn> : <a class="tu member" href="#(anonymousnamespace)::RISCVCompressInstEmitter::Records" title='(anonymous namespace)::RISCVCompressInstEmitter::Records' data-use='m' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter::Records">Records</a>.<a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm12RecordKeeper7getDefsEv" title='llvm::RecordKeeper::getDefs' data-ref="_ZNK4llvm12RecordKeeper7getDefsEv">getDefs</a>()) {</td></tr>
<tr><th id="789">789</th><td>    <b>if</b> (<a class="local col9 ref" href="#159D" title='D' data-ref="159D">D</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const std::__cxx11::basic_string&lt;char&gt;, std::unique_ptr&lt;llvm::Record, std::default_delete&lt;llvm::Record&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a><a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptrptEv" title='std::unique_ptr::operator-&gt;' data-ref="_ZNKSt10unique_ptrptEv">-&gt;</a><a class="ref" href="../../include/llvm/TableGen/Record.h.html#_ZNK4llvm6Record12isSubClassOfEPKS0_" title='llvm::Record::isSubClassOf' data-ref="_ZNK4llvm6Record12isSubClassOfEPKS0_">isSubClassOf</a>(<a class="local col7 ref" href="#157CompressClass" title='CompressClass' data-ref="157CompressClass">CompressClass</a>))</td></tr>
<tr><th id="790">790</th><td>      <a class="local col8 ref" href="#158Insts" title='Insts' data-ref="158Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<a class="local col9 ref" href="#159D" title='D' data-ref="159D">D</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;const std::__cxx11::basic_string&lt;char&gt;, std::unique_ptr&lt;llvm::Record, std::default_delete&lt;llvm::Record&gt; &gt; &gt;::second' data-ref="std::pair::second">second</a>.<a class="ref" href="../../../../include/c++/7/bits/unique_ptr.h.html#_ZNKSt10unique_ptr3getEv" title='std::unique_ptr::get' data-ref="_ZNKSt10unique_ptr3getEv">get</a>());</td></tr>
<tr><th id="791">791</th><td>  }</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>  <i>// Process the CompressPat definitions, validating them as we do so.</i></td></tr>
<tr><th id="794">794</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col0 decl" id="160i" title='i' data-type='unsigned int' data-ref="160i">i</dfn> = <var>0</var>, <dfn class="local col1 decl" id="161e" title='e' data-type='unsigned int' data-ref="161e">e</dfn> = <a class="local col8 ref" href="#158Insts" title='Insts' data-ref="158Insts">Insts</a>.<a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4sizeEv" title='std::vector::size' data-ref="_ZNKSt6vector4sizeEv">size</a>(); <a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a> != <a class="local col1 ref" href="#161e" title='e' data-ref="161e">e</a>; ++<a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a>)</td></tr>
<tr><th id="795">795</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE" title='(anonymous namespace)::RISCVCompressInstEmitter::evaluateCompressPat' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter19evaluateCompressPatEPN4llvm6RecordE">evaluateCompressPat</a>(<a class="local col8 ref" href="#158Insts" title='Insts' data-ref="158Insts">Insts</a><a class="ref" href="../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorixEm" title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm">[<a class="local col0 ref" href="#160i" title='i' data-ref="160i">i</a>]</a>);</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td>  <i>// Emit file header.</i></td></tr>
<tr><th id="798">798</th><td>  <a class="ref" href="../../include/llvm/TableGen/TableGenBackend.h.html#_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE" title='llvm::emitSourceFileHeader' data-ref="_ZN4llvm20emitSourceFileHeaderENS_9StringRefERNS_11raw_ostreamE">emitSourceFileHeader</a>(<a class="ref fake" href="../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Compress instruction Source Fragment"</q>, <span class='refarg'><a class="local col6 ref" href="#156o" title='o' data-ref="156o">o</a></span>);</td></tr>
<tr><th id="799">799</th><td>  <i>// Generate compressInst() function.</i></td></tr>
<tr><th id="800">800</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23emitCompressInstEmitterERN4llvm11raw_ostreamEb" title='(anonymous namespace)::RISCVCompressInstEmitter::emitCompressInstEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23emitCompressInstEmitterERN4llvm11raw_ostreamEb">emitCompressInstEmitter</a>(<span class='refarg'><a class="local col6 ref" href="#156o" title='o' data-ref="156o">o</a></span>, <b>true</b>);</td></tr>
<tr><th id="801">801</th><td>  <i>// Generate uncompressInst() function.</i></td></tr>
<tr><th id="802">802</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23emitCompressInstEmitterERN4llvm11raw_ostreamEb" title='(anonymous namespace)::RISCVCompressInstEmitter::emitCompressInstEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter23emitCompressInstEmitterERN4llvm11raw_ostreamEb">emitCompressInstEmitter</a>(<span class='refarg'><a class="local col6 ref" href="#156o" title='o' data-ref="156o">o</a></span>, <b>false</b>);</td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><em>void</em> <dfn class="decl def" id="_ZN4llvm16EmitCompressInstERNS_12RecordKeeperERNS_11raw_ostreamE" title='llvm::EmitCompressInst' data-ref="_ZN4llvm16EmitCompressInstERNS_12RecordKeeperERNS_11raw_ostreamE">EmitCompressInst</dfn>(<a class="type" href="../../include/llvm/TableGen/Record.h.html#llvm::RecordKeeper" title='llvm::RecordKeeper' data-ref="llvm::RecordKeeper">RecordKeeper</a> &amp;<dfn class="local col2 decl" id="162RK" title='RK' data-type='llvm::RecordKeeper &amp;' data-ref="162RK">RK</dfn>, <a class="type" href="../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="163OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="163OS">OS</dfn>) {</td></tr>
<tr><th id="808">808</th><td>  <a class="tu type" href="#(anonymousnamespace)::RISCVCompressInstEmitter" title='(anonymous namespace)::RISCVCompressInstEmitter' data-ref="(anonymousnamespace)::RISCVCompressInstEmitter">RISCVCompressInstEmitter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitterC1ERN4llvm12RecordKeeperE" title='(anonymous namespace)::RISCVCompressInstEmitter::RISCVCompressInstEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitterC1ERN4llvm12RecordKeeperE">(</a><a class="local col2 ref" href="#162RK" title='RK' data-ref="162RK">RK</a>).<a class="tu ref" href="#_ZN12_GLOBAL__N_124RISCVCompressInstEmitter3runERN4llvm11raw_ostreamE" title='(anonymous namespace)::RISCVCompressInstEmitter::run' data-use='c' data-ref="_ZN12_GLOBAL__N_124RISCVCompressInstEmitter3runERN4llvm11raw_ostreamE">run</a>(<span class='refarg'><a class="local col3 ref" href="#163OS" title='OS' data-ref="163OS">OS</a></span>);</td></tr>
<tr><th id="809">809</th><td>}</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="812">812</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
