Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/vivado/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto dae97ac566d940b6ba3a024025ed5641 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cache_tb_behav xil_defaultlib.cache_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:70]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:90]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:79]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'en' [E:/ComputerOrnazation/lab6/cache.srcs/sources_1/new/cache.v:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_ram
Compiling module xil_defaultlib.Tag_ram
Compiling module xil_defaultlib.cache
Compiling module xil_defaultlib.cache_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cache_tb_behav
