// Seed: 1456390126
module module_0 (
    input tri0 id_0,
    inout tri id_1
    , id_6,
    input supply0 id_2,
    input wor id_3,
    output wor id_4
);
  assign id_6 = id_2 & id_0;
  supply1 id_7;
  assign id_1 = id_1;
  always id_7 = id_1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input tri1 id_2,
    input tri id_3
    , id_12,
    output tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    input supply1 id_10
);
  tri id_13 = 1;
  assign id_4 = 1;
  supply0 id_14 = id_0, id_15, id_16, id_17, id_18 = 1;
  assign id_13 = 1'd0;
  wire id_19;
  wire id_20, id_21;
  module_0 modCall_1 (
      id_0,
      id_16,
      id_7,
      id_8,
      id_4
  );
endmodule
