# IMIC_SDE Configuration File
# Default configuration for Intel MIC Software Development Emulator

[general]
# Number of KNC cores to simulate (1-60)
cores = 60

# Memory size in MB (8192 for Xeon Phi 5110P)
memory = 8192

# Enable debugging features
enable_debugging = false

# Enable performance monitoring
enable_performance = true

# Enable ring bus simulation
enable_ring_bus = true

# Entry point for program execution
entry_point = 0x0

# Log level (0=ERROR, 1=WARN, 2=INFO, 3=DEBUG)
log_level = 2

# Log file location
log_file = imic_sde.log

[ring_bus]
# Ring bus bandwidth in MB/s (51.2 GB/s for KNC)
bandwidth_mbps = 51200

# Base latency in cycles between adjacent tiles
latency_cycles = 2

# Buffer size per node in bytes
buffer_size = 1024

# Enable network contention modeling
enable_contention = true

# Enable detailed latency modeling
enable_latency_modeling = true

# Maximum message size in bytes
max_message_size = 4096

[performance]
# Enable Intel PCM integration
enable_pcm = true

# Performance counter sampling interval in cycles
sampling_interval = 1000

# Export performance data to CSV
export_csv = true

# CSV export filename
export_filename = performance.csv

# Enable real-time performance display
realtime_display = true

# Performance statistics update interval (seconds)
stats_update_interval = 5

[debugger]
# Enable GDB-compatible remote debugging
enable_gdb_server = false

# GDB server port
gdb_port = 1234

# Enable automatic breakpoint on main
break_on_main = true

# Maximum number of breakpoints
max_breakpoints = 100

# Enable instruction tracing
trace_instructions = false

# Trace file location
trace_file = instruction_trace.txt

[memory]
# Enable memory access validation
enable_bounds_checking = true

# Enable memory alignment checking
enable_alignment_checking = true

# Cache line size in bytes (KNC uses 64-byte lines)
cache_line_size = 64

# L1 cache size per core in bytes
l1_cache_size = 32768

# L2 cache size in bytes
l2_cache_size = 524288

# Enable cache simulation
enable_cache_simulation = true

# Xeon Phi 5110P Memory Configuration
# 8 Memory Management Units (MMUs) symmetrically placed around ring bus
# Each MMU handles 1GB of the 8GB total memory
num_mmus = 8
mmu_size_gb = 1
enable_mmu_simulation = true

# MMU placement on ring bus (symmetrical distribution)
# MMUs are placed at tiles: 0, 2, 5, 7, 10, 12, 14, 0 (wrapping around)
mmu_tile_placement = 0,2,5,7,10,12,14,0

[compilation]
# Default optimization level
optimization_level = 2

# Enable link-time optimization
lto = false

# Enable debug symbols in generated code
debug_symbols = false

# Target architecture (knc, k1om)
target_arch = knc

# Enable vectorization
auto_vectorize = true

# Vector instruction set (avx512, knc)
vector_isa = avx512

[advanced]
# Enable cycle-accurate simulation
cycle_accurate = true

# Enable detailed timing models
detailed_timing = true

# Enable power consumption modeling
power_modeling = false

# Enable thermal modeling
thermal_modeling = false

# Enable fault injection (for testing)
enable_fault_injection = false

# Random seed for reproducible simulation
random_seed = 12345
