# Hardware Accelerator Generator for Neural Networks in Chisel

This repository documents a WIP Hardware Neural Network Accelerator Generator for FPGAs.\
It is written in Chisel 5.0.

The project is part of both a Special Course and a Bachelor project at the Technical University of Denmark (DTU).

The read-me for the older version of the project can be found [here](docs/README_old.md).

## Authors

Andreas Lildballe (s214387@dtu.dk) \
Ivan Hansgaard Hansen (s214378@dtu.dk)
