=======================================================
NOTE: net names followed by ' **' belong to nets that 
      exist in the user design (or are shadows of such
      nets). The other names belong to nets that exist
      in added (non-customer) logic during compilation.
=======================================================

----- Get critical path information from file PARTITIONS/1/tmp/et3compile.msg:

-------- Pre-Scheduling Critical Path(s) ---------

00 ET3CRIT* | 51(    3): ET000000000000B42D->QTLA%SDL.top.run_stop_ctl.cy_max[63]
00 ET3CRIT* | 50(    8): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.U664.NET00$inv985
00 ET3CRIT* | 49(   25): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U665.\U01.NET01 
00 ET3CRIT* | 48(   35): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.n1111$inv982
00 ET3CRIT* | 47(   43): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U666.\U00.NET01 
00 ET3CRIT* | 46(   45): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.U667.NET00$inv979
00 ET3CRIT* | 45(   48): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U668.\U01.NET01 
00 ET3CRIT* | 44(   52): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.n1114$inv976
00 ET3CRIT* | 43(   61): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U669.\U00.NET01 
00 ET3CRIT* | 42(   74): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.U670.NET00$inv973
00 ET3CRIT* | 41(  138): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U671.\U01.NET01 
00 ET3CRIT* | 40(  127): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.n1117$inv970
00 ET3CRIT* | 39(   83): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U672.\U00.NET01 
00 ET3CRIT* | 38(  225): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.U673.NET00$inv967
00 ET3CRIT* | 37(  118): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U674.\U01.NET01 
00 ET3CRIT* | 36(  179): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.n1120$inv964
00 ET3CRIT* | 35(  231): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U675.\U00.NET01 
00 ET3CRIT* | 34(  170): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.U676.NET00$inv961
00 ET3CRIT* | 33(  219): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U677.\U01.NET01 
00 ET3CRIT* | 32(  182): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.n1123$inv958
00 ET3CRIT* | 31(  175): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U678.\U00.NET01 
00 ET3CRIT* | 30(  246): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.U679.NET00$inv955
00 ET3CRIT* | 29(  272): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U680.\U01.NET01 
00 ET3CRIT* | 28(  476): ET000000000000EA80->QTLA%SDL.top.run_stop_ctl.n1126$inv952
00 ET3CRIT* | 27( 2112): ET000000000000004D->QTLA%SDL.top.run_stop_ctl.U681.\U00.NET01 
00 ET3CRIT* | 26(  395): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U682.NET00$inv949
00 ET3CRIT* | 25( 1076): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1128$inv948
00 ET3CRIT* | 24(  255): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U683.NET00$inv947
00 ET3CRIT* | 23(  766): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1129$inv946
00 ET3CRIT* | 22( 1408): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U684.NET00$inv945
00 ET3CRIT* | 21( 1989): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1130$inv944
00 ET3CRIT* | 20( 1970): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U685.NET00$inv943
00 ET3CRIT* | 19( 2167): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1131$inv942
00 ET3CRIT* | 18( 4052): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U686.NET00$inv941
00 ET3CRIT* | 17( 4042): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1132$inv940
00 ET3CRIT* | 16( 2882): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U687.NET00$inv939
00 ET3CRIT* | 15( 2639): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1133$inv938
00 ET3CRIT* | 14( 4394): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U688.NET00$inv937
00 ET3CRIT* | 13( 4164): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1134$inv936
00 ET3CRIT* | 12( 5449): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U689.NET00$inv935
00 ET3CRIT* | 11( 7285): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1135$inv934
00 ET3CRIT* | 10( 4748): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U690.NET00$inv933
00 ET3CRIT* |  9( 3526): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1136$inv932
00 ET3CRIT* |  8( 2950): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U691.NET00$inv931
00 ET3CRIT* |  7( 8370): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1137$inv930
00 ET3CRIT* |  6(17864): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U692.NET00$inv929
00 ET3CRIT* |  5(15419): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1138$inv928
00 ET3CRIT* |  4(  781): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.U693.NET00$inv927
00 ET3CRIT* |  3( 1645): ET000000000000CF0C->QTLA%SDL.top.run_stop_ctl.n1139$inv926
00 ET3CRIT* |  2( 5067): ET000000000000FEC8->QTLA%SDL.top.run_stop_ctl.U694.NET00$inv925
00 ET3CRIT* |  1(63052): ET0000000000000000->QTLA%SDL.top.run_stop_ctl.post_trigger_cycles[1]

----- Get critical path information from file tmp/et3compile.msg:

-------- Post-Scheduling Critical Path(s) ---------

00 ET5ANAL* | Post-scheduling critical path
00 ET5ANAL* | 
00 ET5ANAL* |   Location legend:  All values are in decimal.
00 ET5ANAL* |   [brd,chp,cls,ep]
00 ET5ANAL* |     |   |   |   |
00 ET5ANAL* |     |   |   |   +-- emulation processor index within the cluster
00 ET5ANAL* |     |   |   +------ processor cluster index within chip
00 ET5ANAL* |     |   +---------- chip index within board
00 ET5ANAL* |     +-------------- board index
00 ET5ANAL* | 
00 ET5ANAL* | 
00 ET5ANAL* | Critical paths by levels
00 ET5ANAL* | 
00 ET5ANAL* | Critical path  1                                      sinks
00 ET5ANAL* | Count  Location      Step  Jump  Level  Type    ID     ins:cr      Name
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Breakpoint 21056 will add 101 steps after it is scheduled.
00 ET5ANAL* | Critical net starts from an actual critical location.
00 ET5ANAL* |    . [000,000,273,6]   57 +   0         NET     145622      0  ET6_SYNC.QTLA%break_0
00 ET5ANAL* |    1 [000,000,273,6]   57 +   0    102  XBOB     21056   2: 1  ET6_XBOB_141
00 ET5ANAL* |    . [000,000,273,0]   56 +   1         NET     145623      1  QTLA%break
00 ET5ANAL* |    2 [000,000,309,1]   53 +   3    108  LOGIC    36508   2: 2  
00 ET5ANAL* |    . [000,000,309,0]   53 +   0         NET     145037      1  _ET3_COMPILER_RESERVED_NAME_COMBINED_BREAK_
00 ET5ANAL* |    3 [000,000,309,0]   53 +   0    109  LOGIC    38068   1: 1  
00 ET5ANAL* |    . [000,000,309,3]   52 +   1         NET     145904      2  _ET3_COMPILER_RESERVED_NAME_SDL_BREAK_
00 ET5ANAL* |    4 [000,000,309,3]   52 +   0    110  LOGIC    36507   3: 3  
00 ET5ANAL* |    . [000,000,309,0]   49 +   3         NET     136181      1  
00 ET5ANAL* |    5 [000,000,309,0]   49 +   0    111  LOGIC    36506   4: 3  
00 ET5ANAL* |    . [000,000,309,0]   48 +   1         NET     145660      2  QTLA%SDL.top.run_stop_ctl.sa_infini_break
00 ET5ANAL* |    6 [000,000,272,0]   45 +   3    115  LOGIC    33824   4: 4  
00 ET5ANAL* |    . [000,000,272,0]   44 +   1         NET     137253      1  QTLA%SDL.top.run_stop_ctl.n1432
00 ET5ANAL* |    7 [000,000,263,0]   41 +   3    119  LOGIC    33823   4: 2  
00 ET5ANAL* |    . [000,000,260,0]   38 +   3         NET     137255      1  QTLA%SDL.top.run_stop_ctl.n1433$inv2407
00 ET5ANAL* |    8 [000,000,260,0]   38 +   0    121  LOGIC    33822   3: 3  
00 ET5ANAL* |    . [000,000,260,0]   37 +   1         NET     137470      1  QTLA%SDL.top.run_stop_ctl.U1017.NET00$inv2362
00 ET5ANAL* |    9 [000,000,280,5]   34 +   3    125  LOGIC    33534   4: 1  
00 ET5ANAL* |    . [000,000,280,7]   33 +   1         NET     137471      1  QTLA%SDL.top.run_stop_ctl.n1449$inv2361
00 ET5ANAL* |   10 [000,000,280,7]   33 +   0    126  LOGIC    33533   4: 1  
00 ET5ANAL* |    . [000,000,280,2]   32 +   1         NET     137473      2  QTLA%SDL.top.run_stop_ctl.n1452
00 ET5ANAL* |   11 [000,000,280,2]   32 +   0    127  LOGIC    33531   4: 1  
00 ET5ANAL* |    . [000,000,280,1]   32 +   0         NET     137474      2  QTLA%SDL.top.run_stop_ctl.n1601
00 ET5ANAL* |   12 [000,000,280,1]   32 +   0    128  LOGIC    33530   3: 2  
00 ET5ANAL* |    . [000,000,280,0]   32 +   0         NET     137478      2  QTLA%SDL.top.run_stop_ctl.n1607
00 ET5ANAL* |   13 [000,000,280,0]   32 +   0    129  LOGIC    33527   3: 2  
00 ET5ANAL* |    . [000,000,280,0]   31 +   1         NET     137480      2  QTLA%SDL.top.run_stop_ctl.n1608
00 ET5ANAL* |   14 [000,000,257,1]   28 +   3    133  LOGIC    33526   4: 3  
00 ET5ANAL* |    . [000,000,257,0]   28 +   0         NET     168576     13  QTLA%cycle_num[47]
00 ET5ANAL* |   15 [000,000,257,0]   28 +   0    134  LOGIC    38227   1: 1  
00 ET5ANAL* |    . [000,000,260,0]   26 +   2         NET     148583      9  xc_top.simTime[47] **
00 ET5ANAL* |   16 [000,000,277,0]   23 +   3    138  LOGIC    33513   3: 3  
00 ET5ANAL* |    . [000,000,277,0]   22 +   1         NET     137494      1  xc_top.n3882 **
00 ET5ANAL* |   17 [000,000,281,2]   19 +   3    142  LOGIC    33512   3: 2  
00 ET5ANAL* |    . [000,000,281,1]   19 +   0         NET     141549      1  xc_top.n3883$inv1162 **
00 ET5ANAL* |   18 [000,000,281,1]   19 +   0    143  LOGIC    25770   4: 1  
00 ET5ANAL* |    . [000,000,281,0]   19 +   0         NET     141550      1  
00 ET5ANAL* |   19 [000,000,281,0]   19 +   0    144  LOGIC    25769   4: 1  
00 ET5ANAL* |    . [000,000,287,4]   17 +   2         NET     141634     64  xc_top.n3842$inv1125 **
00 ET5ANAL* |   20 [000,000,287,4]   17 +   0    146  LOGIC    25685   4: 2  
00 ET5ANAL* |    . [000,000,287,0]   16 +   1         NET     141653     12  xc_top.callEmuEv$inv1119 **
00 ET5ANAL* |   21 [000,000,340,2]   11 +   5    152  LOGIC    25656   4: 1  
00 ET5ANAL* |    . [000,000,340,1]   11 +   0         NET     141654      2  xc_top.callEmuPI **
00 ET5ANAL* |   22 [000,000,340,1]   11 +   0    153  LOGIC    38614   1: 1  
00 ET5ANAL* |    . [000,000,340,0]   11 +   0         NET     147521      2  UA@.xc_top.callEmuPI **
00 ET5ANAL* |   23 [000,000,340,0]   11 +   0    154  LOGIC    20956   3: 3  
00 ET5ANAL* |    . [000,000,340,0]   10 +   1         NET     147648    249  
00 ET5ANAL* |   24 [000,000,268,2]    5 +   5    160  LOGIC    24801   2: 1  
00 ET5ANAL* |    . [000,000,268,4]    0 +   5         NET     147412      2  _ET3_COMPILER_RESERVED_NAME_SLOW_MODE_ENABLE_
00 ET5ANAL* |   25 [000,000,268,4]    0 +   0    161  LOGIC    38008   1: 1  
00 ET5ANAL* |    . [000,000,268,4]    0 +   0         NET     176098      1  qt_slow_mode_flex_ena_inp
00 ET5ANAL* |   26 [000,000,268,4]    0 +   0    165  FD01      3324   4: 0  
00 ET5ANAL* | ======================================================================================
00 ET5ANAL* | 
00 ET5ANAL* | Critical paths by steps
00 ET5ANAL* | 
00 ET5ANAL* | Critical path  1                               sinks
00 ET5ANAL* | Count  Location      Step  Jump  Type    ID     ins:cr      Name
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Breakpoint 21056 will add 101 steps after it is scheduled.
00 ET5ANAL* | Critical net starts from an actual critical location.
00 ET5ANAL* |    . [000,000,273,6]   57 +   0  NET     145622      0  ET6_SYNC.QTLA%break_0
00 ET5ANAL* |    1 [000,000,273,6]   57 +   0  XBOB     21056   2: 1  ET6_XBOB_141
00 ET5ANAL* |    . [000,000,273,0]   56 +   1  NET     145623      1  QTLA%break
00 ET5ANAL* |    2 [000,000,309,1]   53 +   3  LOGIC    36508   2: 2  
00 ET5ANAL* |    . [000,000,309,0]   53 +   0  NET     145037      1  _ET3_COMPILER_RESERVED_NAME_COMBINED_BREAK_
00 ET5ANAL* |    3 [000,000,309,0]   53 +   0  LOGIC    38068   1: 1  
00 ET5ANAL* |    . [000,000,309,3]   52 +   1  NET     145904      2  _ET3_COMPILER_RESERVED_NAME_SDL_BREAK_
00 ET5ANAL* |    4 [000,000,309,3]   52 +   0  LOGIC    36507   3: 2  
00 ET5ANAL* |    . [000,000,309,2]   52 +   0  NET     136182      1  QTLA%SDL.top.run_stop_ctl.n805
00 ET5ANAL* |    5 [000,000,309,2]   52 +   0  LOGIC    36505   4: 1  
00 ET5ANAL* |    . [000,000,309,1]   52 +   0  NET     136183      1  
00 ET5ANAL* |    6 [000,000,309,1]   52 +   0  LOGIC    36504   3: 2  
00 ET5ANAL* |    . [000,000,309,0]   52 +   0  NET     167643      3  QTLA%SDL.top.run_stop_ctl.latched_exec
00 ET5ANAL* |    7 [000,000,309,0]   52 +   0  LOGIC    36503   4: 1  
00 ET5ANAL* |    . [000,000,309,0]   51 +   1  NET     136184      3  QTLA%SDL.top.run_stop_ctl.exec_p
00 ET5ANAL* |    8 [000,000,271,0]   48 +   3  LOGIC    36498   4: 2  
00 ET5ANAL* |    . [000,000,271,0]   47 +   1  NET     101729      1  QTLA%SDL.top.exec_sum
00 ET5ANAL* |    9 [000,000,291,1]   44 +   3  LOGIC    67869   3: 3  
00 ET5ANAL* |    . [000,000,291,0]   44 +   0  NET      98537      2  QTLA%SDL.top.tsm_0.lut_exec
00 ET5ANAL* |   10 [000,000,291,0]   44 +   0  LOGIC    86492   1: 1  
00 ET5ANAL* |    . [000,000,291,0]   43 +   1  NET     147151      1  QTLA%SDL.top.tsm_0.main_instr.lut_data[15]
00 ET5ANAL* |   11 [000,000,000,0]   32 +  11  XMPRe   173959  18:17  ET5_V1_H1.QTLA%SDL.top.tsm_0.main_instr.tsm_lut_OPT
00 ET5ANAL* |    . [000,000,257,0]   32 +   0  NET     112069      7  QTLA%SDL.top.tsm_0.tc1
00 ET5ANAL* |   12 [000,000,257,0]   32 +   0  LOGIC    74541   4: 1  
00 ET5ANAL* |    . [000,000,257,0]   31 +   1  NET      95090      1  QTLA%SDL.top.tsm_0.main_instr.cnt1.U4.NET00$inv4464
00 ET5ANAL* |   13 [000,000,097,0]   26 +   5  LOGIC    74505   4: 4  
00 ET5ANAL* |    . [000,000,097,0]   25 +   1  NET      95106      1  QTLA%SDL.top.tsm_0.main_instr.cnt1.n84$inv4458
00 ET5ANAL* |   14 [000,000,126,1]   22 +   3  LOGIC    74489   4: 1  
00 ET5ANAL* |    . [000,000,126,0]   22 +   0  NET      95107      1  
00 ET5ANAL* |   15 [000,000,126,0]   22 +   0  LOGIC    74488   4: 1  
00 ET5ANAL* |    . [000,000,126,0]   21 +   1  NET      95109      2  QTLA%SDL.top.tsm_0.main_instr.cnt1.n90
00 ET5ANAL* |   16 [000,000,107,0]   18 +   3  LOGIC    74486   4: 1  
00 ET5ANAL* |    . [000,000,107,0]   17 +   1  NET     101626      2  QTLA%SDL.top.tsm_0.main_instr.cnt1.comp_val[23]
00 ET5ANAL* |   17 [000,000,000,0]    6 +  11  XMPRe   174024  18:14  ET5_V1_H1.QTLA%SDL.top.tsm_0.main_instr.cnt1.cnt_cmpval_OPT.Merger1
00 ET5ANAL* |    . [000,000,098,0]    5 +   1  NET     163134     75  QTLA%SDL.top.tsm_0.tsm_state[3]
00 ET5ANAL* |   18 [000,000,339,0]    0 +   5  FD01     11611   4: 0  
00 ET5ANAL* | --------------------------------------------------------------------------------------
00 ET5ANAL* | Maximum jump of 11 steps occurs at step 32
00 ET5ANAL* | 0 inter-chip hops, 0 steps inter-chip delay
00 ET5ANAL* | ======================================================================================
