<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p817" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_817{left:606px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.9px;}
#t2_817{left:95px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t3_817{left:215px;bottom:51px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t4_817{left:712px;bottom:51px;letter-spacing:0.1px;}
#t5_817{left:160px;bottom:879px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t6_817{left:160px;bottom:850px;}
#t7_817{left:197px;bottom:850px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t8_817{left:197px;bottom:834px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t9_817{left:160px;bottom:805px;}
#ta_817{left:197px;bottom:805px;letter-spacing:-0.12px;word-spacing:0.04px;}
#tb_817{left:197px;bottom:782px;}
#tc_817{left:234px;bottom:782px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#td_817{left:234px;bottom:765px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#te_817{left:318px;bottom:766px;letter-spacing:-0.01px;}
#tf_817{left:408px;bottom:765px;}
#tg_817{left:197px;bottom:742px;}
#th_817{left:234px;bottom:742px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_817{left:234px;bottom:725px;letter-spacing:-0.16px;word-spacing:0.06px;}
#tj_817{left:234px;bottom:708px;letter-spacing:-0.12px;word-spacing:0.07px;}
#tk_817{left:160px;bottom:665px;letter-spacing:0.11px;word-spacing:0.02px;}
#tl_817{left:160px;bottom:638px;letter-spacing:-0.14px;word-spacing:0.04px;}
#tm_817{left:160px;bottom:618px;letter-spacing:-0.1px;}
#tn_817{left:197px;bottom:618px;letter-spacing:-0.12px;word-spacing:-0.67px;}
#to_817{left:197px;bottom:601px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tp_817{left:197px;bottom:585px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_817{left:197px;bottom:568px;letter-spacing:-0.09px;word-spacing:-0.05px;}
#tr_817{left:160px;bottom:548px;letter-spacing:-0.08px;}
#ts_817{left:197px;bottom:548px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#tt_817{left:197px;bottom:531px;letter-spacing:-0.12px;}
#tu_817{left:160px;bottom:511px;letter-spacing:-0.07px;}
#tv_817{left:197px;bottom:511px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tw_817{left:197px;bottom:494px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_817{left:160px;bottom:475px;letter-spacing:-0.1px;}
#ty_817{left:197px;bottom:475px;letter-spacing:-0.12px;}
#tz_817{left:160px;bottom:455px;letter-spacing:-0.07px;}
#t10_817{left:197px;bottom:455px;letter-spacing:-0.11px;word-spacing:-0.31px;}
#t11_817{left:197px;bottom:438px;letter-spacing:-0.12px;word-spacing:0.04px;}
#t12_817{left:160px;bottom:418px;letter-spacing:-0.09px;}
#t13_817{left:197px;bottom:418px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t14_817{left:197px;bottom:398px;letter-spacing:-0.14px;}
#t15_817{left:234px;bottom:398px;letter-spacing:-0.17px;word-spacing:0.05px;}
#t16_817{left:197px;bottom:378px;letter-spacing:-0.64px;}
#t17_817{left:234px;bottom:378px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t18_817{left:234px;bottom:358px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t19_817{left:579px;bottom:359px;letter-spacing:-0.22px;}
#t1a_817{left:601px;bottom:358px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1b_817{left:234px;bottom:342px;letter-spacing:-0.11px;word-spacing:-0.44px;}
#t1c_817{left:234px;bottom:322px;letter-spacing:-0.12px;word-spacing:-0.26px;}
#t1d_817{left:576px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.25px;}
#t1e_817{left:234px;bottom:305px;letter-spacing:-0.1px;word-spacing:-0.04px;}
#t1f_817{left:293px;bottom:306px;letter-spacing:-0.24px;}
#t1g_817{left:327px;bottom:305px;letter-spacing:-0.11px;word-spacing:0.06px;}
#t1h_817{left:372px;bottom:306px;letter-spacing:-0.24px;}
#t1i_817{left:429px;bottom:305px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1j_817{left:160px;bottom:285px;letter-spacing:-0.1px;}
#t1k_817{left:197px;bottom:285px;letter-spacing:-0.17px;word-spacing:0.04px;}
#t1l_817{left:208px;bottom:252px;letter-spacing:0.13px;}
#t1m_817{left:160px;bottom:232px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t1n_817{left:193px;bottom:232px;letter-spacing:-0.17px;word-spacing:0.05px;}
#t1o_817{left:363px;bottom:232px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1p_817{left:160px;bottom:215px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1q_817{left:160px;bottom:186px;}
#t1r_817{left:197px;bottom:186px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1s_817{left:637px;bottom:187px;letter-spacing:-0.22px;}
#t1t_817{left:658px;bottom:186px;letter-spacing:-0.09px;word-spacing:-0.04px;}
#t1u_817{left:197px;bottom:169px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1v_817{left:160px;bottom:140px;}
#t1w_817{left:197px;bottom:140px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t1x_817{left:197px;bottom:123px;letter-spacing:-0.12px;word-spacing:0.04px;}

.s1_817{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_817{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_817{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s4_817{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s5_817{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s6_817{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s7_817{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s8_817{font-size:15px;font-family:Times-Bold_4g2;color:#000;}
.t.v0_817{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts817" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: Times-Bold_4g2;
	src: url("fonts/Times-Bold_4g2.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg817Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg817" style="-webkit-user-select: none;"><object width="825" height="990" data="817/817.svg" type="image/svg+xml" id="pdf817" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_817" class="t s1_817">Caches and Write Buffers </span>
<span id="t2_817" class="t s2_817">ARM DDI 0100I </span><span id="t3_817" class="t s1_817">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_817" class="t s2_817">B6-33 </span>
<span id="t5_817" class="t s3_817">Writing a Format B register has the following effects: </span>
<span id="t6_817" class="t s3_817">• </span><span id="t7_817" class="t s3_817">if L == 1, all cache misses replace the cache line with the specified WAY in the relevant cache set </span>
<span id="t8_817" class="t s3_817">until the register is written again </span>
<span id="t9_817" class="t s3_817">• </span><span id="ta_817" class="t s3_817">if L == 0: </span>
<span id="tb_817" class="t s3_817">— </span><span id="tc_817" class="t s3_817">if the previous value of L was 0, and the previous value of WAY is smaller than the new value, </span>
<span id="td_817" class="t s3_817">the behavior is </span><span id="te_817" class="t s4_817">UNPREDICTABLE</span><span id="tf_817" class="t s3_817">. </span>
<span id="tg_817" class="t s3_817">— </span><span id="th_817" class="t s3_817">if the previous value of L was not 0, the replacement strategy for the cache is constrained so </span>
<span id="ti_817" class="t s3_817">that it can only select cache lines with the specified WAY and higher, until the register is </span>
<span id="tj_817" class="t s3_817">written again. </span>
<span id="tk_817" class="t s5_817">Format A and B cache lockdown procedure </span>
<span id="tl_817" class="t s3_817">The procedure to lock down N lockdown blocks is as follows: </span>
<span id="tm_817" class="t s3_817">1. </span><span id="tn_817" class="t s3_817">Ensure that no processor exceptions can occur during the execution of this procedure, for example by </span>
<span id="to_817" class="t s3_817">disabling interrupts. If for some reason this is not possible, all code and data used by any exception </span>
<span id="tp_817" class="t s3_817">handlers that can get called must be treated as code and data used by this procedure for the purpose </span>
<span id="tq_817" class="t s3_817">of steps 2 and 3. </span>
<span id="tr_817" class="t s3_817">2. </span><span id="ts_817" class="t s3_817">If an instruction cache or a unified cache is being locked down, ensure that all the code executed by </span>
<span id="tt_817" class="t s3_817">this procedure is in an uncacheable area of memory. </span>
<span id="tu_817" class="t s3_817">3. </span><span id="tv_817" class="t s3_817">If a data cache or a unified cache is being locked down, ensure that all data used by the following </span>
<span id="tw_817" class="t s3_817">code is in an uncacheable area of memory, apart from the data that is to be locked down. </span>
<span id="tx_817" class="t s3_817">4. </span><span id="ty_817" class="t s3_817">Ensure that the data/instructions that are to be locked down are in a cacheable area of memory. </span>
<span id="tz_817" class="t s3_817">5. </span><span id="t10_817" class="t s3_817">Ensure that the data/instructions that are to be locked down are not already in the cache, using cache </span>
<span id="t11_817" class="t s3_817">clean and/or invalidate instructions as appropriate. </span>
<span id="t12_817" class="t s3_817">6. </span><span id="t13_817" class="t s3_817">For each of i = 0 to N-1: </span>
<span id="t14_817" class="t s3_817">a. </span><span id="t15_817" class="t s3_817">Write to register 9 with WAY == i (for Formats A and B), and L == 1 (for Format B). </span>
<span id="t16_817" class="t s3_817">b. </span><span id="t17_817" class="t s3_817">For each of the cache lines to be locked down in lockdown block i: </span>
<span id="t18_817" class="t s3_817">If a data cache or a unified cache is being locked down, use an </span><span id="t19_817" class="t v0_817 s6_817">LDR </span><span id="t1a_817" class="t s3_817">instruction to load a word </span>
<span id="t1b_817" class="t s3_817">from the memory cache line. This ensures that the memory cache line is loaded into the cache. </span>
<span id="t1c_817" class="t s3_817">If an instruction cache is being locked down, use the register 7 </span><span id="t1d_817" class="t s7_817">prefetch instruction cache line </span>
<span id="t1e_817" class="t s3_817">operation (</span><span id="t1f_817" class="t v0_817 s6_817">&lt;CRm&gt; </span><span id="t1g_817" class="t s3_817">== c13, </span><span id="t1h_817" class="t v0_817 s6_817">&lt;opcode2&gt; </span><span id="t1i_817" class="t s3_817">== 1) to fetch the memory cache line into the cache. </span>
<span id="t1j_817" class="t s3_817">7. </span><span id="t1k_817" class="t s3_817">Write to register 9 with WAY == N (for Formats A and B), and L == 0 (for Format B). </span>
<span id="t1l_817" class="t s8_817">Note </span>
<span id="t1m_817" class="t s3_817">If the </span><span id="t1n_817" class="t s7_817">Fast Context Switch Extension </span><span id="t1o_817" class="t s3_817">(FCSE) described in Chapter B8 is being used, care must be taken in </span>
<span id="t1p_817" class="t s3_817">step 6b for the following reasons: </span>
<span id="t1q_817" class="t s3_817">• </span><span id="t1r_817" class="t s3_817">if a data cache or a unified cache is being locked down, the address used for the </span><span id="t1s_817" class="t v0_817 s6_817">LDR </span><span id="t1t_817" class="t s3_817">instruction is </span>
<span id="t1u_817" class="t s3_817">subject to modification by the FCSE </span>
<span id="t1v_817" class="t s3_817">• </span><span id="t1w_817" class="t s3_817">if an instruction cache is being locked down, the address used for the register 7 operation is being </span>
<span id="t1x_817" class="t s3_817">treated as data and so is not subject to modification by the FCSE. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
