A Sub-1 ppm/°C CMOS Bandgap Voltage Reference With Process Tolerant Piecewise Second-Order Curvature Compensation.	Yongjoon Ahn,Suhwan Kim,Hyunjoong Lee	10.1109/SOCC49529.2020.9524787
Secure Your SoC: Building System-an-Chip Designs for Security.	Shivam Bhasin,Trevor E. Carlson,Anupam Chattopadhyay,Vinay B. Y. Kumar,Avi Mendelson,Romain Poussier,Yaswanth Tavva	10.1109/SOCC49529.2020.9524760
An Ultra-Low Power 900 MHz Intermediate Frequency Low Noise Amplifier For Low-Power RF Receivers.	Aasish Boora,Bharatha Kumar Thangarasu,Kiat Seng Yeo	10.1109/SOCC49529.2020.9524753
Analog Content Addressable Memory using Ferroelectric: A Case Study of Search-in-Memory.	Chuangtao Chen 0001,Qingrong Huang,Chao Li 0062,Li Zhang 0021,Cheng Zhuo,Xunzhao Yin	10.1109/SOCC49529.2020.9524766
AutoML for Multilayer Perceptron and FPGA Co-design.	Philip Colangelo,Oren Segal,Alexander Speicher,Martin Margala	10.1109/SOCC49529.2020.9524785
Dynamic Precision Multiplier For Deep Neural Network Accelerators.	Chen Ding,Yuxiang Huan,Lirong Zheng 0001,Zhuo Zou	10.1109/SOCC49529.2020.9524752
Optimizing CNN Accelerator With Improved Roofline Model.	Shaoxia Fang,Shulin Zeng,Yu Wang 0002	10.1109/SOCC49529.2020.9524754
Cycle-to-cycle Variation Enabled Energy Efficient Privacy Preserving Technology in ANN.	Jingyan Fu,Zhiheng Liao,Jinhui Wang	10.1109/SOCC49529.2020.9524794
FABLE-DTS: Hardware-Software Co-Design of a Fast and Stable Data Transmission System for FPGAs.	Jia-Bao Gao,Jian Wang 0036,Md Tanvir Arafin,Jin-Mei Lai	10.1109/SOCC49529.2020.9524764
The IANET Hardware Accelerator for Audio and Visual Data Classification.	Rohini J. Gillela,Amlan Ganguly,Dorin Patru,Mark Indovina	10.1109/SOCC49529.2020.9524782
Simultaneous Multi Voltage Aware Timing Analysis Methodology for SOC using Machine Learning.	Vishant Gotra,Srinivasa Kodanda Rama Reddy	10.1109/SOCC49529.2020.9524780
Optimized Power Grid Planning for Enabling Low Power Features for Leakage Power Reduction in SOC.	Vishant Gotra,Srinivasa Kodanda Rama Reddy,Tanniru Srinivasa Rao,Pavithra P	10.1109/SOCC49529.2020.9524781
A Configurable FPGA Accelerator of Bi-LSTM Inference with Structured Sparsity.	Shouliang Guo,Chao Fang,Jun Lin 0001,Zhongfeng Wang 0001	10.1109/SOCC49529.2020.9524784
Cube Attack on a Trojan-Compromised Hardware Implementation of Ascon.	Basel Halak,Jorge Duarte-Sanchez	10.1109/SOCC49529.2020.9524771
Fine Grained Control Flow Checking with Dedicated FPGA Monitors.	Augusto W. Hoppe,Jürgen Becker 0001,Fernanda Lima Kastensmidt	10.1109/SOCC49529.2020.9524751
Hierarchical Active Voltage Regulation for Heterogeneous TSV 3D-ICs.	Po-Tsang Huang,Tzung-Han Tsai,Po-Jen Yang,Wei Hwang,Hung-Ming Chen	10.1109/SOCC49529.2020.9524797
Deep Learning Acceleration using Digital-Based Processing In-Memory.	Mohsen Imani,Saransh Gupta,Yeseong Kim,Tajana Rosing	10.1109/SOCC49529.2020.9524776
Holistic 2.5D Chiplet Design Flow: A 65nm Shared-Block Microcontroller Case Study.	M. D. Arafat Kabir,Yarui Peng	10.1109/SOCC49529.2020.9524798
HARDY: Hardware based Analysis for malwaRe Detection in embedded sYstems.	Sai Praveen Kadiyala,Mohit Garg,Manaar Alam,Hau T. Ngo,Debdeep Mukhopadhyay,Thambipillai Srikanthan	10.1109/SOCC49529.2020.9524727
DVFS Considering Spatial Correlation Timing and Process-Voltage-Temperature Variations.	Tung-Liang Lin,Sao-Jie Chen	10.1109/SOCC49529.2020.9524768
A Dynamic Expansion Order Algorithm for the SAT-based Minimization.	Chia-Chun Lin,Kit Seng Tam,Chana-Cheng Ko,Hsin-Ping Yen,Shenz-Hsiu Wei,Yung-Chih Chen,Chun-Yao Wang	10.1109/SOCC49529.2020.9524758
Hardware Accelerator for Multi-Head Attention and Position-Wise Feed-Forward in the Transformer.	Siyuan Lu,Meiqi Wang,Shuang Liang,Jun Lin 0001,Zhongfeng Wang 0001	10.1109/SOCC49529.2020.9524802
An Energy-Efficient Low Power LSTM Processor for Human Activity Monitoring.	Arnab Neelim Mazumder,Hasib-Al Rashid,Tinoosh Mohsenin	10.1109/SOCC49529.2020.9524796
A Reconfigurable Permutation Based Address Encryption Architecture for Memory Security.	Yuchen Mei,Li Du,Xuewen He,Yuan Du,Xiaoliang Chen,Zhongfeng Wang 0001	10.1109/SOCC49529.2020.9524762
Energy-Efficient Adiabatic Circuits Using Transistor-Level Monolithic 3D Integration.	Ivan Miketic,Emre Salman	10.1109/SOCC49529.2020.9524748
A Novel Method for Hardware Acceleration of Convex Hull Algorithm on Reconfigurable Hardware.	Kris Min,Brenda Ly,Joshua Garner,Shahnam Mirzaei	10.1109/SOCC49529.2020.9524805
Self-Correcting Op-Amp Input Offset Using Analog Floating Gates.	Sai Govinda Rao Nimmalapudi,Andrew Marshall,Harvey Stiegler,Keith Jarreau	10.1109/SOCC49529.2020.9524775
Programmable Voltage Reference Circuit Using an Analog Floating Gate Device.	Sai Nimmalapudi,Harvey Stiegler,Andrew Marshall,Keith Jarreau	10.1109/SOCC49529.2020.9524788
Switched Capacitor Based Area Efficient Voltage Quadruple for High Pumping Efficiency.	Vikas Rana,Shivam Kalla	10.1109/SOCC49529.2020.9524804
C2IM: A Compact Computing-In-Memory Unit of 10 Transistors with Standard 6T SRAM.	Erxiang Ren,Li Luo,Zheyu Liu,Fei Qiao,Qi Wei 0001	10.1109/SOCC49529.2020.9524791
End-to-end Scalable and Low Power Multi-modal CNN for Respiratory-related Symptoms Detection.	Haoran Ren,Arnab Neelim Mazumder,Hasib-Al Rashid,Vandana Chandrareddy,Aidin Shiri,Nitheesh Kumar Manjunath,Tinoosh Mohsenin	10.1109/SOCC49529.2020.9524755
Deep Reinforcement Learning for Self-Configurable NoC.	Md Farhadur Reza	10.1109/SOCC49529.2020.9524761
Evolution of Embedded Platform Security Technologies: Past, Present &amp; Future Challenges.	Fahad Siddiqui 0001,Sakir Sezer	10.1109/SOCC49529.2020.9524778
A SpaceWire PHY with Double Data Rate and Fallback Redundancy.	Mong Tee Sim,Yanyan Zhuang	10.1109/SOCC49529.2020.9524763
A Ferroelectric FET Based In-memory Architecture for Multi-Precision Neural Networks.	Taha Soliman,Ricardo Olivo,Tobias Kirchner,Maximilian Lederer,Thomas Kämpfe,Andre Guntoro,Norbert Wehn	10.1109/SOCC49529.2020.9524750
A High-Speed Architecture for the Reduction in VDF Based on a Class Group.	Yifeng Song,Danyang Zhu,Jing Tian 0004,Zhongfeng Wang 0001	10.1109/SOCC49529.2020.9524783
Dynamic Supply and Threshold Voltage Scaling towards Runtime Energy Optimization over a Wide Operating Performance Region.	Shoya Sonoda,Jun Shiomi,Hidetoshi Onodera	10.1109/SOCC49529.2020.9524767
Mist-Scan: A Secure Scan Chain Architecture to Resist Scan-Based Attacks in Cryptographic Chips.	Mohammad Taherifard,Hakem Beitollahi,Fateme Jamali,Amin Norollah,Ahmad Patooghy	10.1109/SOCC49529.2020.9524759
ASIC Power Estimation Across Revisions using Machine Learning.	Ali Tariq,Howard Yang	10.1109/SOCC49529.2020.9524795
Exploring the Scalability of OpenCL Coarse Grained Parallelism on Cloud FPGAs.	Jhanani Thiagarajan,Arnab A. Purkayastha,Atul Patil,Hamed Tabkhi	10.1109/SOCC49529.2020.9524765
Efficient Metal Inter-Layer Via Utilization Strategies for Three-dimensional Integrated Circuits.	Umamaheswara Rao Tida,Madhava Sarma Vemuri	10.1109/SOCC49529.2020.9524756
Improving the Performance of a NoC-based CNN Accelerator with Gather Support.	Binayak Tiwari,Mei Yang,Xiaohang Wang 0001,Yingtao Jiang,Venkatesan Muthukumar	10.1109/SOCC49529.2020.9524799
A Low-Cost Fault Injection Attack Resilient FSM Design.	Ziming Wang,Aijiao Cui,Gang Qu 0001	10.1109/SOCC49529.2020.9524779
Efficient Inference of Large-Scale and Lightweight Convolutional Neural Networks on FPGA.	Xiao Wu,Yufei Ma 0002,Zhongfeng Wang 0001	10.1109/SOCC49529.2020.9524773
Achieving Flexible, Low-Latency and 100Gbps Line-rate Load Balancing over Ethernet on FPGA.	Jinyu Xie,Wenbo Yin,Lingli Wang	10.1109/SOCC49529.2020.9524774
Architectural Exploration on Racetrack Memories.	Rui Xu,Edwin Hsing-Mean Sha,Qingfeng Zhuge,Liang Shi,Shouzhen Gu	10.1109/SOCC49529.2020.9524792
Processing-in-Memory Accelerator for Dynamic Neural Network with Run-Time Tuning of Accuracy, Power and Latency.	Li Yang,Zhezhi He,Shaahin Angizi,Deliang Fan	10.1109/SOCC49529.2020.9524770
A DNN Compression Framework for SOT-MRAM-based Processing-In-Memory Engine.	Geng Yuan,Xiaolong Ma,Sheng Lin 0001,Zhengang Li,Jieren Deng,Caiwen Ding	10.1109/SOCC49529.2020.9524757
FPGA Based Co-design of Storage-side Query Filter for Big Data Systems.	Jinyu Zhan,Ying Li,Wei Jiang 0016,Jianping Zhu	10.1109/SOCC49529.2020.9524801
Hybrid Stochastic Computing Circuits in Continuous Statistics Domain.	Renyuan Zhang,Tati Erlina,Tinh Van Nguyen,Yasuhiko Nakashima	10.1109/SOCC49529.2020.9524786
Downlink-Centric User Scheduling for Full-Duplex MU-MIMO Systems.	Jianhua Zhang,Ming Zou,Lai Wei,Meng Ma,Bingli Jiao	10.1109/SOCC49529.2020.9524789
An Inverter-based On-chip Voltage Reference Generator for Low Power Application.	Yuchen Zhao,Zhuo Zou,Lirong Zheng 0001	10.1109/SOCC49529.2020.9524793
33rd IEEE International System-on-Chip Conference, SoCC 2020, Las Vegas, NV, USA, September 8-11, 2020		10.1109/SOCC49529.2020
