INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/72721/Desktop/uart_test_tx/uart_test_tx.sim/sim_1/synth/timing/xsim/uart_tx_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/72721/Desktop/uart_test_tx/uart_test_tx.srcs/sim_1/new/uart_tx_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx_tb
