
Nucleo-Serial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053ec  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000388  080055f0  080055f0  000065f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005978  08005978  000071d4  2**0
                  CONTENTS
  4 .ARM          00000008  08005978  08005978  00006978  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005980  08005980  000071d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005980  08005980  00006980  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005984  08005984  00006984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08005988  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000280  200001d4  08005b5c  000071d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000454  08005b5c  00007454  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000071d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000098fb  00000000  00000000  00007202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001818  00000000  00000000  00010afd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007e0  00000000  00000000  00012318  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005fc  00000000  00000000  00012af8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002774f  00000000  00000000  000130f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009a68  00000000  00000000  0003a843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f2c18  00000000  00000000  000442ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00136ec3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d00  00000000  00000000  00136f08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004f  00000000  00000000  00139c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	080055d4 	.word	0x080055d4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	080055d4 	.word	0x080055d4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000300:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e0:	b580      	push	{r7, lr}
 80005e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 80005e4:	f000 f8ec 	bl	80007c0 <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e8:	f000 fb15 	bl	8000c16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ec:	f000 f808 	bl	8000600 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f0:	f000 f8c2 	bl	8000778 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005f4:	f000 f890 	bl	8000718 <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 80005f8:	f000 f85e 	bl	80006b8 <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005fc:	bf00      	nop
 80005fe:	e7fd      	b.n	80005fc <main+0x1c>

08000600 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b094      	sub	sp, #80	@ 0x50
 8000604:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000606:	f107 031c 	add.w	r3, r7, #28
 800060a:	2234      	movs	r2, #52	@ 0x34
 800060c:	2100      	movs	r1, #0
 800060e:	4618      	mov	r0, r3
 8000610:	f003 f9e3 	bl	80039da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000614:	f107 0308 	add.w	r3, r7, #8
 8000618:	2200      	movs	r2, #0
 800061a:	601a      	str	r2, [r3, #0]
 800061c:	605a      	str	r2, [r3, #4]
 800061e:	609a      	str	r2, [r3, #8]
 8000620:	60da      	str	r2, [r3, #12]
 8000622:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000624:	4b22      	ldr	r3, [pc, #136]	@ (80006b0 <SystemClock_Config+0xb0>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000628:	4a21      	ldr	r2, [pc, #132]	@ (80006b0 <SystemClock_Config+0xb0>)
 800062a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800062e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000630:	4b1f      	ldr	r3, [pc, #124]	@ (80006b0 <SystemClock_Config+0xb0>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000634:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000638:	607b      	str	r3, [r7, #4]
 800063a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800063c:	4b1d      	ldr	r3, [pc, #116]	@ (80006b4 <SystemClock_Config+0xb4>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000644:	4a1b      	ldr	r2, [pc, #108]	@ (80006b4 <SystemClock_Config+0xb4>)
 8000646:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800064a:	6013      	str	r3, [r2, #0]
 800064c:	4b19      	ldr	r3, [pc, #100]	@ (80006b4 <SystemClock_Config+0xb4>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000654:	603b      	str	r3, [r7, #0]
 8000656:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000658:	2302      	movs	r3, #2
 800065a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800065c:	2301      	movs	r3, #1
 800065e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000660:	2310      	movs	r3, #16
 8000662:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000664:	2300      	movs	r3, #0
 8000666:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000668:	f107 031c 	add.w	r3, r7, #28
 800066c:	4618      	mov	r0, r3
 800066e:	f000 fe39 	bl	80012e4 <HAL_RCC_OscConfig>
 8000672:	4603      	mov	r3, r0
 8000674:	2b00      	cmp	r3, #0
 8000676:	d001      	beq.n	800067c <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000678:	f000 f8ce 	bl	8000818 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800067c:	230f      	movs	r3, #15
 800067e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000680:	2300      	movs	r3, #0
 8000682:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800068c:	2300      	movs	r3, #0
 800068e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000690:	f107 0308 	add.w	r3, r7, #8
 8000694:	2100      	movs	r1, #0
 8000696:	4618      	mov	r0, r3
 8000698:	f001 f8d2 	bl	8001840 <HAL_RCC_ClockConfig>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80006a2:	f000 f8b9 	bl	8000818 <Error_Handler>
  }
}
 80006a6:	bf00      	nop
 80006a8:	3750      	adds	r7, #80	@ 0x50
 80006aa:	46bd      	mov	sp, r7
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	40023800 	.word	0x40023800
 80006b4:	40007000 	.word	0x40007000

080006b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006bc:	4b14      	ldr	r3, [pc, #80]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006be:	4a15      	ldr	r2, [pc, #84]	@ (8000714 <MX_USART2_UART_Init+0x5c>)
 80006c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006c2:	4b13      	ldr	r3, [pc, #76]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006c4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80006c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006ca:	4b11      	ldr	r3, [pc, #68]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006d8:	2200      	movs	r2, #0
 80006da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006de:	220c      	movs	r2, #12
 80006e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006e4:	2200      	movs	r2, #0
 80006e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e8:	4b09      	ldr	r3, [pc, #36]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006ea:	2200      	movs	r2, #0
 80006ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80006ee:	4b08      	ldr	r3, [pc, #32]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006f0:	2200      	movs	r2, #0
 80006f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80006f4:	4b06      	ldr	r3, [pc, #24]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006f6:	2200      	movs	r2, #0
 80006f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006fa:	4805      	ldr	r0, [pc, #20]	@ (8000710 <MX_USART2_UART_Init+0x58>)
 80006fc:	f001 feae 	bl	800245c <HAL_UART_Init>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000706:	f000 f887 	bl	8000818 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800070a:	bf00      	nop
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	200001f0 	.word	0x200001f0
 8000714:	40004400 	.word	0x40004400

08000718 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800071c:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 800071e:	4a15      	ldr	r2, [pc, #84]	@ (8000774 <MX_USART3_UART_Init+0x5c>)
 8000720:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000722:	4b13      	ldr	r3, [pc, #76]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 8000724:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000728:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800072a:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 800072c:	2200      	movs	r2, #0
 800072e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 8000732:	2200      	movs	r2, #0
 8000734:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000736:	4b0e      	ldr	r3, [pc, #56]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 8000738:	2200      	movs	r2, #0
 800073a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800073c:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 800073e:	220c      	movs	r2, #12
 8000740:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000742:	4b0b      	ldr	r3, [pc, #44]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 8000744:	2200      	movs	r2, #0
 8000746:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000748:	4b09      	ldr	r3, [pc, #36]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 800074a:	2200      	movs	r2, #0
 800074c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800074e:	4b08      	ldr	r3, [pc, #32]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 8000750:	2200      	movs	r2, #0
 8000752:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000754:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 8000756:	2200      	movs	r2, #0
 8000758:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800075a:	4805      	ldr	r0, [pc, #20]	@ (8000770 <MX_USART3_UART_Init+0x58>)
 800075c:	f001 fe7e 	bl	800245c <HAL_UART_Init>
 8000760:	4603      	mov	r3, r0
 8000762:	2b00      	cmp	r3, #0
 8000764:	d001      	beq.n	800076a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000766:	f000 f857 	bl	8000818 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800076a:	bf00      	nop
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	20000278 	.word	0x20000278
 8000774:	40004800 	.word	0x40004800

08000778 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800077e:	4b0f      	ldr	r3, [pc, #60]	@ (80007bc <MX_GPIO_Init+0x44>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a0e      	ldr	r2, [pc, #56]	@ (80007bc <MX_GPIO_Init+0x44>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b0c      	ldr	r3, [pc, #48]	@ (80007bc <MX_GPIO_Init+0x44>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0301 	and.w	r3, r3, #1
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000796:	4b09      	ldr	r3, [pc, #36]	@ (80007bc <MX_GPIO_Init+0x44>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800079a:	4a08      	ldr	r2, [pc, #32]	@ (80007bc <MX_GPIO_Init+0x44>)
 800079c:	f043 0308 	orr.w	r3, r3, #8
 80007a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80007a2:	4b06      	ldr	r3, [pc, #24]	@ (80007bc <MX_GPIO_Init+0x44>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007a6:	f003 0308 	and.w	r3, r3, #8
 80007aa:	603b      	str	r3, [r7, #0]
 80007ac:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007ae:	bf00      	nop
 80007b0:	370c      	adds	r7, #12
 80007b2:	46bd      	mov	sp, r7
 80007b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b8:	4770      	bx	lr
 80007ba:	bf00      	nop
 80007bc:	40023800 	.word	0x40023800

080007c0 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b084      	sub	sp, #16
 80007c4:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 80007c6:	463b      	mov	r3, r7
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 80007d2:	f000 fb63 	bl	8000e9c <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 80007d6:	2301      	movs	r3, #1
 80007d8:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 80007da:	2300      	movs	r3, #0
 80007dc:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 80007e2:	231f      	movs	r3, #31
 80007e4:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 80007e6:	2387      	movs	r3, #135	@ 0x87
 80007e8:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 80007ea:	2300      	movs	r3, #0
 80007ec:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80007ee:	2300      	movs	r3, #0
 80007f0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80007f2:	2301      	movs	r3, #1
 80007f4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 80007f6:	2301      	movs	r3, #1
 80007f8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80007fa:	2300      	movs	r3, #0
 80007fc:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80007fe:	2300      	movs	r3, #0
 8000800:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000802:	463b      	mov	r3, r7
 8000804:	4618      	mov	r0, r3
 8000806:	f000 fb81 	bl	8000f0c <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800080a:	2004      	movs	r0, #4
 800080c:	f000 fb5e 	bl	8000ecc <HAL_MPU_Enable>

}
 8000810:	bf00      	nop
 8000812:	3710      	adds	r7, #16
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}

08000818 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000818:	b480      	push	{r7}
 800081a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800081c:	b672      	cpsid	i
}
 800081e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <Error_Handler+0x8>

08000824 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800082a:	4b0f      	ldr	r3, [pc, #60]	@ (8000868 <HAL_MspInit+0x44>)
 800082c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800082e:	4a0e      	ldr	r2, [pc, #56]	@ (8000868 <HAL_MspInit+0x44>)
 8000830:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000834:	6413      	str	r3, [r2, #64]	@ 0x40
 8000836:	4b0c      	ldr	r3, [pc, #48]	@ (8000868 <HAL_MspInit+0x44>)
 8000838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800083a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800083e:	607b      	str	r3, [r7, #4]
 8000840:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000842:	4b09      	ldr	r3, [pc, #36]	@ (8000868 <HAL_MspInit+0x44>)
 8000844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000846:	4a08      	ldr	r2, [pc, #32]	@ (8000868 <HAL_MspInit+0x44>)
 8000848:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800084c:	6453      	str	r3, [r2, #68]	@ 0x44
 800084e:	4b06      	ldr	r3, [pc, #24]	@ (8000868 <HAL_MspInit+0x44>)
 8000850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000856:	603b      	str	r3, [r7, #0]
 8000858:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800085a:	bf00      	nop
 800085c:	370c      	adds	r7, #12
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr
 8000866:	bf00      	nop
 8000868:	40023800 	.word	0x40023800

0800086c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b0b0      	sub	sp, #192	@ 0xc0
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000874:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000878:	2200      	movs	r2, #0
 800087a:	601a      	str	r2, [r3, #0]
 800087c:	605a      	str	r2, [r3, #4]
 800087e:	609a      	str	r2, [r3, #8]
 8000880:	60da      	str	r2, [r3, #12]
 8000882:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000884:	f107 031c 	add.w	r3, r7, #28
 8000888:	2290      	movs	r2, #144	@ 0x90
 800088a:	2100      	movs	r1, #0
 800088c:	4618      	mov	r0, r3
 800088e:	f003 f8a4 	bl	80039da <memset>
  if(huart->Instance==USART2)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	681b      	ldr	r3, [r3, #0]
 8000896:	4a42      	ldr	r2, [pc, #264]	@ (80009a0 <HAL_UART_MspInit+0x134>)
 8000898:	4293      	cmp	r3, r2
 800089a:	d13b      	bne.n	8000914 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800089c:	2380      	movs	r3, #128	@ 0x80
 800089e:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008a0:	2300      	movs	r3, #0
 80008a2:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008a4:	f107 031c 	add.w	r3, r7, #28
 80008a8:	4618      	mov	r0, r3
 80008aa:	f001 f9af 	bl	8001c0c <HAL_RCCEx_PeriphCLKConfig>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b00      	cmp	r3, #0
 80008b2:	d001      	beq.n	80008b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80008b4:	f7ff ffb0 	bl	8000818 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80008b8:	4b3a      	ldr	r3, [pc, #232]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 80008ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008bc:	4a39      	ldr	r2, [pc, #228]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 80008be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80008c2:	6413      	str	r3, [r2, #64]	@ 0x40
 80008c4:	4b37      	ldr	r3, [pc, #220]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 80008c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80008c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80008cc:	61bb      	str	r3, [r7, #24]
 80008ce:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008d0:	4b34      	ldr	r3, [pc, #208]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 80008d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008d4:	4a33      	ldr	r2, [pc, #204]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 80008d6:	f043 0301 	orr.w	r3, r3, #1
 80008da:	6313      	str	r3, [r2, #48]	@ 0x30
 80008dc:	4b31      	ldr	r3, [pc, #196]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 80008de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e0:	f003 0301 	and.w	r3, r3, #1
 80008e4:	617b      	str	r3, [r7, #20]
 80008e6:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80008e8:	230c      	movs	r3, #12
 80008ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	2302      	movs	r3, #2
 80008f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008fa:	2303      	movs	r3, #3
 80008fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000900:	2307      	movs	r3, #7
 8000902:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000906:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800090a:	4619      	mov	r1, r3
 800090c:	4826      	ldr	r0, [pc, #152]	@ (80009a8 <HAL_UART_MspInit+0x13c>)
 800090e:	f000 fb3d 	bl	8000f8c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000912:	e041      	b.n	8000998 <HAL_UART_MspInit+0x12c>
  else if(huart->Instance==USART3)
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	681b      	ldr	r3, [r3, #0]
 8000918:	4a24      	ldr	r2, [pc, #144]	@ (80009ac <HAL_UART_MspInit+0x140>)
 800091a:	4293      	cmp	r3, r2
 800091c:	d13c      	bne.n	8000998 <HAL_UART_MspInit+0x12c>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800091e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000922:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000924:	2300      	movs	r3, #0
 8000926:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000928:	f107 031c 	add.w	r3, r7, #28
 800092c:	4618      	mov	r0, r3
 800092e:	f001 f96d 	bl	8001c0c <HAL_RCCEx_PeriphCLKConfig>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <HAL_UART_MspInit+0xd0>
      Error_Handler();
 8000938:	f7ff ff6e 	bl	8000818 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 800093c:	4b19      	ldr	r3, [pc, #100]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 800093e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000940:	4a18      	ldr	r2, [pc, #96]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 8000942:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000946:	6413      	str	r3, [r2, #64]	@ 0x40
 8000948:	4b16      	ldr	r3, [pc, #88]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 800094a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000950:	613b      	str	r3, [r7, #16]
 8000952:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000954:	4b13      	ldr	r3, [pc, #76]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 8000956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000958:	4a12      	ldr	r2, [pc, #72]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 800095a:	f043 0308 	orr.w	r3, r3, #8
 800095e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000960:	4b10      	ldr	r3, [pc, #64]	@ (80009a4 <HAL_UART_MspInit+0x138>)
 8000962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000964:	f003 0308 	and.w	r3, r3, #8
 8000968:	60fb      	str	r3, [r7, #12]
 800096a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800096c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000970:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000974:	2302      	movs	r3, #2
 8000976:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097a:	2300      	movs	r3, #0
 800097c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000980:	2303      	movs	r3, #3
 8000982:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000986:	2307      	movs	r3, #7
 8000988:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800098c:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000990:	4619      	mov	r1, r3
 8000992:	4807      	ldr	r0, [pc, #28]	@ (80009b0 <HAL_UART_MspInit+0x144>)
 8000994:	f000 fafa 	bl	8000f8c <HAL_GPIO_Init>
}
 8000998:	bf00      	nop
 800099a:	37c0      	adds	r7, #192	@ 0xc0
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40004400 	.word	0x40004400
 80009a4:	40023800 	.word	0x40023800
 80009a8:	40020000 	.word	0x40020000
 80009ac:	40004800 	.word	0x40004800
 80009b0:	40020c00 	.word	0x40020c00

080009b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80009b8:	bf00      	nop
 80009ba:	e7fd      	b.n	80009b8 <NMI_Handler+0x4>

080009bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009c0:	bf00      	nop
 80009c2:	e7fd      	b.n	80009c0 <HardFault_Handler+0x4>

080009c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009c4:	b480      	push	{r7}
 80009c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009c8:	bf00      	nop
 80009ca:	e7fd      	b.n	80009c8 <MemManage_Handler+0x4>

080009cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d0:	bf00      	nop
 80009d2:	e7fd      	b.n	80009d0 <BusFault_Handler+0x4>

080009d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009d8:	bf00      	nop
 80009da:	e7fd      	b.n	80009d8 <UsageFault_Handler+0x4>

080009dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009dc:	b480      	push	{r7}
 80009de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009e0:	bf00      	nop
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ea:	b480      	push	{r7}
 80009ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ee:	bf00      	nop
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr

080009f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a04:	4770      	bx	lr

08000a06 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a06:	b580      	push	{r7, lr}
 8000a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a0a:	f000 f941 	bl	8000c90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a0e:	bf00      	nop
 8000a10:	bd80      	pop	{r7, pc}

08000a12 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000a12:	b480      	push	{r7}
 8000a14:	af00      	add	r7, sp, #0
  return 1;
 8000a16:	2301      	movs	r3, #1
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a20:	4770      	bx	lr

08000a22 <_kill>:

int _kill(int pid, int sig)
{
 8000a22:	b580      	push	{r7, lr}
 8000a24:	b082      	sub	sp, #8
 8000a26:	af00      	add	r7, sp, #0
 8000a28:	6078      	str	r0, [r7, #4]
 8000a2a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000a2c:	f003 f838 	bl	8003aa0 <__errno>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2216      	movs	r2, #22
 8000a34:	601a      	str	r2, [r3, #0]
  return -1;
 8000a36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	3708      	adds	r7, #8
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <_exit>:

void _exit (int status)
{
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b082      	sub	sp, #8
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000a4a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000a4e:	6878      	ldr	r0, [r7, #4]
 8000a50:	f7ff ffe7 	bl	8000a22 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000a54:	bf00      	nop
 8000a56:	e7fd      	b.n	8000a54 <_exit+0x12>

08000a58 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b086      	sub	sp, #24
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	60f8      	str	r0, [r7, #12]
 8000a60:	60b9      	str	r1, [r7, #8]
 8000a62:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a64:	2300      	movs	r3, #0
 8000a66:	617b      	str	r3, [r7, #20]
 8000a68:	e00a      	b.n	8000a80 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a6a:	f3af 8000 	nop.w
 8000a6e:	4601      	mov	r1, r0
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	1c5a      	adds	r2, r3, #1
 8000a74:	60ba      	str	r2, [r7, #8]
 8000a76:	b2ca      	uxtb	r2, r1
 8000a78:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a7a:	697b      	ldr	r3, [r7, #20]
 8000a7c:	3301      	adds	r3, #1
 8000a7e:	617b      	str	r3, [r7, #20]
 8000a80:	697a      	ldr	r2, [r7, #20]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	dbf0      	blt.n	8000a6a <_read+0x12>
  }

  return len;
 8000a88:	687b      	ldr	r3, [r7, #4]
}
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	3718      	adds	r7, #24
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}

08000a92 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b086      	sub	sp, #24
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	60f8      	str	r0, [r7, #12]
 8000a9a:	60b9      	str	r1, [r7, #8]
 8000a9c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a9e:	2300      	movs	r3, #0
 8000aa0:	617b      	str	r3, [r7, #20]
 8000aa2:	e009      	b.n	8000ab8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	1c5a      	adds	r2, r3, #1
 8000aa8:	60ba      	str	r2, [r7, #8]
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	4618      	mov	r0, r3
 8000aae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab2:	697b      	ldr	r3, [r7, #20]
 8000ab4:	3301      	adds	r3, #1
 8000ab6:	617b      	str	r3, [r7, #20]
 8000ab8:	697a      	ldr	r2, [r7, #20]
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	429a      	cmp	r2, r3
 8000abe:	dbf1      	blt.n	8000aa4 <_write+0x12>
  }
  return len;
 8000ac0:	687b      	ldr	r3, [r7, #4]
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}

08000aca <_close>:

int _close(int file)
{
 8000aca:	b480      	push	{r7}
 8000acc:	b083      	sub	sp, #12
 8000ace:	af00      	add	r7, sp, #0
 8000ad0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ad2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	370c      	adds	r7, #12
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr

08000ae2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000ae2:	b480      	push	{r7}
 8000ae4:	b083      	sub	sp, #12
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	6078      	str	r0, [r7, #4]
 8000aea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000aec:	683b      	ldr	r3, [r7, #0]
 8000aee:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000af2:	605a      	str	r2, [r3, #4]
  return 0;
 8000af4:	2300      	movs	r3, #0
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	370c      	adds	r7, #12
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <_isatty>:

int _isatty(int file)
{
 8000b02:	b480      	push	{r7}
 8000b04:	b083      	sub	sp, #12
 8000b06:	af00      	add	r7, sp, #0
 8000b08:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b0a:	2301      	movs	r3, #1
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	370c      	adds	r7, #12
 8000b10:	46bd      	mov	sp, r7
 8000b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b16:	4770      	bx	lr

08000b18 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b085      	sub	sp, #20
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	60f8      	str	r0, [r7, #12]
 8000b20:	60b9      	str	r1, [r7, #8]
 8000b22:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3714      	adds	r7, #20
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
	...

08000b34 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b086      	sub	sp, #24
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b3c:	4a14      	ldr	r2, [pc, #80]	@ (8000b90 <_sbrk+0x5c>)
 8000b3e:	4b15      	ldr	r3, [pc, #84]	@ (8000b94 <_sbrk+0x60>)
 8000b40:	1ad3      	subs	r3, r2, r3
 8000b42:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b44:	697b      	ldr	r3, [r7, #20]
 8000b46:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b48:	4b13      	ldr	r3, [pc, #76]	@ (8000b98 <_sbrk+0x64>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	2b00      	cmp	r3, #0
 8000b4e:	d102      	bne.n	8000b56 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b50:	4b11      	ldr	r3, [pc, #68]	@ (8000b98 <_sbrk+0x64>)
 8000b52:	4a12      	ldr	r2, [pc, #72]	@ (8000b9c <_sbrk+0x68>)
 8000b54:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b56:	4b10      	ldr	r3, [pc, #64]	@ (8000b98 <_sbrk+0x64>)
 8000b58:	681a      	ldr	r2, [r3, #0]
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4413      	add	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	429a      	cmp	r2, r3
 8000b62:	d207      	bcs.n	8000b74 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b64:	f002 ff9c 	bl	8003aa0 <__errno>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	220c      	movs	r2, #12
 8000b6c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b6e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b72:	e009      	b.n	8000b88 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b74:	4b08      	ldr	r3, [pc, #32]	@ (8000b98 <_sbrk+0x64>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b7a:	4b07      	ldr	r3, [pc, #28]	@ (8000b98 <_sbrk+0x64>)
 8000b7c:	681a      	ldr	r2, [r3, #0]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4413      	add	r3, r2
 8000b82:	4a05      	ldr	r2, [pc, #20]	@ (8000b98 <_sbrk+0x64>)
 8000b84:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b86:	68fb      	ldr	r3, [r7, #12]
}
 8000b88:	4618      	mov	r0, r3
 8000b8a:	3718      	adds	r7, #24
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20080000 	.word	0x20080000
 8000b94:	00000400 	.word	0x00000400
 8000b98:	20000300 	.word	0x20000300
 8000b9c:	20000458 	.word	0x20000458

08000ba0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ba4:	4b06      	ldr	r3, [pc, #24]	@ (8000bc0 <SystemInit+0x20>)
 8000ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000baa:	4a05      	ldr	r2, [pc, #20]	@ (8000bc0 <SystemInit+0x20>)
 8000bac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000bb0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bbc:	4770      	bx	lr
 8000bbe:	bf00      	nop
 8000bc0:	e000ed00 	.word	0xe000ed00

08000bc4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bc4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bfc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bc8:	f7ff ffea 	bl	8000ba0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bcc:	480c      	ldr	r0, [pc, #48]	@ (8000c00 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bce:	490d      	ldr	r1, [pc, #52]	@ (8000c04 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c08 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000bd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000bd4:	e002      	b.n	8000bdc <LoopCopyDataInit>

08000bd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000bd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000bd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000bda:	3304      	adds	r3, #4

08000bdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000bdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000be0:	d3f9      	bcc.n	8000bd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000be2:	4a0a      	ldr	r2, [pc, #40]	@ (8000c0c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000be4:	4c0a      	ldr	r4, [pc, #40]	@ (8000c10 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000be6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000be8:	e001      	b.n	8000bee <LoopFillZerobss>

08000bea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bec:	3204      	adds	r2, #4

08000bee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bf0:	d3fb      	bcc.n	8000bea <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000bf2:	f002 ff5b 	bl	8003aac <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bf6:	f7ff fcf3 	bl	80005e0 <main>
  bx  lr    
 8000bfa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000bfc:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8000c00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c04:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000c08:	08005988 	.word	0x08005988
  ldr r2, =_sbss
 8000c0c:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8000c10:	20000454 	.word	0x20000454

08000c14 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c14:	e7fe      	b.n	8000c14 <ADC_IRQHandler>

08000c16 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c16:	b580      	push	{r7, lr}
 8000c18:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c1a:	2003      	movs	r0, #3
 8000c1c:	f000 f90a 	bl	8000e34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c20:	200f      	movs	r0, #15
 8000c22:	f000 f805 	bl	8000c30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c26:	f7ff fdfd 	bl	8000824 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c2a:	2300      	movs	r3, #0
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b082      	sub	sp, #8
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c38:	4b12      	ldr	r3, [pc, #72]	@ (8000c84 <HAL_InitTick+0x54>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	4b12      	ldr	r3, [pc, #72]	@ (8000c88 <HAL_InitTick+0x58>)
 8000c3e:	781b      	ldrb	r3, [r3, #0]
 8000c40:	4619      	mov	r1, r3
 8000c42:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000c46:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f000 f917 	bl	8000e82 <HAL_SYSTICK_Config>
 8000c54:	4603      	mov	r3, r0
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d001      	beq.n	8000c5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	e00e      	b.n	8000c7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2b0f      	cmp	r3, #15
 8000c62:	d80a      	bhi.n	8000c7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c64:	2200      	movs	r2, #0
 8000c66:	6879      	ldr	r1, [r7, #4]
 8000c68:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000c6c:	f000 f8ed 	bl	8000e4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c70:	4a06      	ldr	r2, [pc, #24]	@ (8000c8c <HAL_InitTick+0x5c>)
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c76:	2300      	movs	r3, #0
 8000c78:	e000      	b.n	8000c7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c7a:	2301      	movs	r3, #1
}
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	3708      	adds	r7, #8
 8000c80:	46bd      	mov	sp, r7
 8000c82:	bd80      	pop	{r7, pc}
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000008 	.word	0x20000008
 8000c8c:	20000004 	.word	0x20000004

08000c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c94:	4b06      	ldr	r3, [pc, #24]	@ (8000cb0 <HAL_IncTick+0x20>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_IncTick+0x24>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	4a04      	ldr	r2, [pc, #16]	@ (8000cb4 <HAL_IncTick+0x24>)
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	20000304 	.word	0x20000304

08000cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return uwTick;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	@ (8000ccc <HAL_GetTick+0x14>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	20000304 	.word	0x20000304

08000cd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8000d10 <__NVIC_SetPriorityGrouping+0x40>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cec:	4013      	ands	r3, r2
 8000cee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8000cf8:	4b06      	ldr	r3, [pc, #24]	@ (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000cfa:	4313      	orrs	r3, r2
 8000cfc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cfe:	4a04      	ldr	r2, [pc, #16]	@ (8000d10 <__NVIC_SetPriorityGrouping+0x40>)
 8000d00:	68bb      	ldr	r3, [r7, #8]
 8000d02:	60d3      	str	r3, [r2, #12]
}
 8000d04:	bf00      	nop
 8000d06:	3714      	adds	r7, #20
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0e:	4770      	bx	lr
 8000d10:	e000ed00 	.word	0xe000ed00
 8000d14:	05fa0000 	.word	0x05fa0000

08000d18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d1c:	4b04      	ldr	r3, [pc, #16]	@ (8000d30 <__NVIC_GetPriorityGrouping+0x18>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	0a1b      	lsrs	r3, r3, #8
 8000d22:	f003 0307 	and.w	r3, r3, #7
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	6039      	str	r1, [r7, #0]
 8000d3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	db0a      	blt.n	8000d5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	b2da      	uxtb	r2, r3
 8000d4c:	490c      	ldr	r1, [pc, #48]	@ (8000d80 <__NVIC_SetPriority+0x4c>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	0112      	lsls	r2, r2, #4
 8000d54:	b2d2      	uxtb	r2, r2
 8000d56:	440b      	add	r3, r1
 8000d58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d5c:	e00a      	b.n	8000d74 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d5e:	683b      	ldr	r3, [r7, #0]
 8000d60:	b2da      	uxtb	r2, r3
 8000d62:	4908      	ldr	r1, [pc, #32]	@ (8000d84 <__NVIC_SetPriority+0x50>)
 8000d64:	79fb      	ldrb	r3, [r7, #7]
 8000d66:	f003 030f 	and.w	r3, r3, #15
 8000d6a:	3b04      	subs	r3, #4
 8000d6c:	0112      	lsls	r2, r2, #4
 8000d6e:	b2d2      	uxtb	r2, r2
 8000d70:	440b      	add	r3, r1
 8000d72:	761a      	strb	r2, [r3, #24]
}
 8000d74:	bf00      	nop
 8000d76:	370c      	adds	r7, #12
 8000d78:	46bd      	mov	sp, r7
 8000d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7e:	4770      	bx	lr
 8000d80:	e000e100 	.word	0xe000e100
 8000d84:	e000ed00 	.word	0xe000ed00

08000d88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	b089      	sub	sp, #36	@ 0x24
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	60f8      	str	r0, [r7, #12]
 8000d90:	60b9      	str	r1, [r7, #8]
 8000d92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	f003 0307 	and.w	r3, r3, #7
 8000d9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	f1c3 0307 	rsb	r3, r3, #7
 8000da2:	2b04      	cmp	r3, #4
 8000da4:	bf28      	it	cs
 8000da6:	2304      	movcs	r3, #4
 8000da8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	3304      	adds	r3, #4
 8000dae:	2b06      	cmp	r3, #6
 8000db0:	d902      	bls.n	8000db8 <NVIC_EncodePriority+0x30>
 8000db2:	69fb      	ldr	r3, [r7, #28]
 8000db4:	3b03      	subs	r3, #3
 8000db6:	e000      	b.n	8000dba <NVIC_EncodePriority+0x32>
 8000db8:	2300      	movs	r3, #0
 8000dba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dbc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000dc0:	69bb      	ldr	r3, [r7, #24]
 8000dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000dc6:	43da      	mvns	r2, r3
 8000dc8:	68bb      	ldr	r3, [r7, #8]
 8000dca:	401a      	ands	r2, r3
 8000dcc:	697b      	ldr	r3, [r7, #20]
 8000dce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000dd0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000dd4:	697b      	ldr	r3, [r7, #20]
 8000dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8000dda:	43d9      	mvns	r1, r3
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000de0:	4313      	orrs	r3, r2
         );
}
 8000de2:	4618      	mov	r0, r3
 8000de4:	3724      	adds	r7, #36	@ 0x24
 8000de6:	46bd      	mov	sp, r7
 8000de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dec:	4770      	bx	lr
	...

08000df0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b082      	sub	sp, #8
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	3b01      	subs	r3, #1
 8000dfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000e00:	d301      	bcc.n	8000e06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e02:	2301      	movs	r3, #1
 8000e04:	e00f      	b.n	8000e26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e06:	4a0a      	ldr	r2, [pc, #40]	@ (8000e30 <SysTick_Config+0x40>)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	3b01      	subs	r3, #1
 8000e0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e0e:	210f      	movs	r1, #15
 8000e10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e14:	f7ff ff8e 	bl	8000d34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e18:	4b05      	ldr	r3, [pc, #20]	@ (8000e30 <SysTick_Config+0x40>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e1e:	4b04      	ldr	r3, [pc, #16]	@ (8000e30 <SysTick_Config+0x40>)
 8000e20:	2207      	movs	r2, #7
 8000e22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	e000e010 	.word	0xe000e010

08000e34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f7ff ff47 	bl	8000cd0 <__NVIC_SetPriorityGrouping>
}
 8000e42:	bf00      	nop
 8000e44:	3708      	adds	r7, #8
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bd80      	pop	{r7, pc}

08000e4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b086      	sub	sp, #24
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	4603      	mov	r3, r0
 8000e52:	60b9      	str	r1, [r7, #8]
 8000e54:	607a      	str	r2, [r7, #4]
 8000e56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e5c:	f7ff ff5c 	bl	8000d18 <__NVIC_GetPriorityGrouping>
 8000e60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e62:	687a      	ldr	r2, [r7, #4]
 8000e64:	68b9      	ldr	r1, [r7, #8]
 8000e66:	6978      	ldr	r0, [r7, #20]
 8000e68:	f7ff ff8e 	bl	8000d88 <NVIC_EncodePriority>
 8000e6c:	4602      	mov	r2, r0
 8000e6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e72:	4611      	mov	r1, r2
 8000e74:	4618      	mov	r0, r3
 8000e76:	f7ff ff5d 	bl	8000d34 <__NVIC_SetPriority>
}
 8000e7a:	bf00      	nop
 8000e7c:	3718      	adds	r7, #24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}

08000e82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	b082      	sub	sp, #8
 8000e86:	af00      	add	r7, sp, #0
 8000e88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e8a:	6878      	ldr	r0, [r7, #4]
 8000e8c:	f7ff ffb0 	bl	8000df0 <SysTick_Config>
 8000e90:	4603      	mov	r3, r0
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3708      	adds	r7, #8
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
	...

08000e9c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8000ea0:	f3bf 8f5f 	dmb	sy
}
 8000ea4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8000ea6:	4b07      	ldr	r3, [pc, #28]	@ (8000ec4 <HAL_MPU_Disable+0x28>)
 8000ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000eaa:	4a06      	ldr	r2, [pc, #24]	@ (8000ec4 <HAL_MPU_Disable+0x28>)
 8000eac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000eb0:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8000eb2:	4b05      	ldr	r3, [pc, #20]	@ (8000ec8 <HAL_MPU_Disable+0x2c>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	605a      	str	r2, [r3, #4]
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec0:	4770      	bx	lr
 8000ec2:	bf00      	nop
 8000ec4:	e000ed00 	.word	0xe000ed00
 8000ec8:	e000ed90 	.word	0xe000ed90

08000ecc <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	b083      	sub	sp, #12
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8000ed4:	4a0b      	ldr	r2, [pc, #44]	@ (8000f04 <HAL_MPU_Enable+0x38>)
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8000ede:	4b0a      	ldr	r3, [pc, #40]	@ (8000f08 <HAL_MPU_Enable+0x3c>)
 8000ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ee2:	4a09      	ldr	r2, [pc, #36]	@ (8000f08 <HAL_MPU_Enable+0x3c>)
 8000ee4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ee8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8000eea:	f3bf 8f4f 	dsb	sy
}
 8000eee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000ef0:	f3bf 8f6f 	isb	sy
}
 8000ef4:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8000ef6:	bf00      	nop
 8000ef8:	370c      	adds	r7, #12
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	e000ed90 	.word	0xe000ed90
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	785a      	ldrb	r2, [r3, #1]
 8000f18:	4b1b      	ldr	r3, [pc, #108]	@ (8000f88 <HAL_MPU_ConfigRegion+0x7c>)
 8000f1a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8000f1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000f88 <HAL_MPU_ConfigRegion+0x7c>)
 8000f1e:	691b      	ldr	r3, [r3, #16]
 8000f20:	4a19      	ldr	r2, [pc, #100]	@ (8000f88 <HAL_MPU_ConfigRegion+0x7c>)
 8000f22:	f023 0301 	bic.w	r3, r3, #1
 8000f26:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8000f28:	4a17      	ldr	r2, [pc, #92]	@ (8000f88 <HAL_MPU_ConfigRegion+0x7c>)
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	7b1b      	ldrb	r3, [r3, #12]
 8000f34:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	7adb      	ldrb	r3, [r3, #11]
 8000f3a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f3c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	7a9b      	ldrb	r3, [r3, #10]
 8000f42:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8000f44:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	7b5b      	ldrb	r3, [r3, #13]
 8000f4a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8000f4c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	7b9b      	ldrb	r3, [r3, #14]
 8000f52:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8000f54:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	7bdb      	ldrb	r3, [r3, #15]
 8000f5a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8000f5c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	7a5b      	ldrb	r3, [r3, #9]
 8000f62:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8000f64:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	7a1b      	ldrb	r3, [r3, #8]
 8000f6a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8000f6c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8000f6e:	687a      	ldr	r2, [r7, #4]
 8000f70:	7812      	ldrb	r2, [r2, #0]
 8000f72:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f74:	4a04      	ldr	r2, [pc, #16]	@ (8000f88 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8000f76:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8000f78:	6113      	str	r3, [r2, #16]
}
 8000f7a:	bf00      	nop
 8000f7c:	370c      	adds	r7, #12
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	e000ed90 	.word	0xe000ed90

08000f8c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	b089      	sub	sp, #36	@ 0x24
 8000f90:	af00      	add	r7, sp, #0
 8000f92:	6078      	str	r0, [r7, #4]
 8000f94:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	61fb      	str	r3, [r7, #28]
 8000faa:	e175      	b.n	8001298 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8000fac:	2201      	movs	r2, #1
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	697a      	ldr	r2, [r7, #20]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8000fc0:	693a      	ldr	r2, [r7, #16]
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	f040 8164 	bne.w	8001292 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	f003 0303 	and.w	r3, r3, #3
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d005      	beq.n	8000fe2 <HAL_GPIO_Init+0x56>
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f003 0303 	and.w	r3, r3, #3
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d130      	bne.n	8001044 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	2203      	movs	r2, #3
 8000fee:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff2:	43db      	mvns	r3, r3
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	68da      	ldr	r2, [r3, #12]
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	69ba      	ldr	r2, [r7, #24]
 8001008:	4313      	orrs	r3, r2
 800100a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	69ba      	ldr	r2, [r7, #24]
 8001010:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001018:	2201      	movs	r2, #1
 800101a:	69fb      	ldr	r3, [r7, #28]
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	4013      	ands	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	091b      	lsrs	r3, r3, #4
 800102e:	f003 0201 	and.w	r2, r3, #1
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	fa02 f303 	lsl.w	r3, r2, r3
 8001038:	69ba      	ldr	r2, [r7, #24]
 800103a:	4313      	orrs	r3, r2
 800103c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	69ba      	ldr	r2, [r7, #24]
 8001042:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	685b      	ldr	r3, [r3, #4]
 8001048:	f003 0303 	and.w	r3, r3, #3
 800104c:	2b03      	cmp	r3, #3
 800104e:	d017      	beq.n	8001080 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	68db      	ldr	r3, [r3, #12]
 8001054:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001056:	69fb      	ldr	r3, [r7, #28]
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	2203      	movs	r2, #3
 800105c:	fa02 f303 	lsl.w	r3, r2, r3
 8001060:	43db      	mvns	r3, r3
 8001062:	69ba      	ldr	r2, [r7, #24]
 8001064:	4013      	ands	r3, r2
 8001066:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	689a      	ldr	r2, [r3, #8]
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	005b      	lsls	r3, r3, #1
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	69ba      	ldr	r2, [r7, #24]
 800107e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	685b      	ldr	r3, [r3, #4]
 8001084:	f003 0303 	and.w	r3, r3, #3
 8001088:	2b02      	cmp	r3, #2
 800108a:	d123      	bne.n	80010d4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	08da      	lsrs	r2, r3, #3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	3208      	adds	r2, #8
 8001094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	f003 0307 	and.w	r3, r3, #7
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	220f      	movs	r2, #15
 80010a4:	fa02 f303 	lsl.w	r3, r2, r3
 80010a8:	43db      	mvns	r3, r3
 80010aa:	69ba      	ldr	r2, [r7, #24]
 80010ac:	4013      	ands	r3, r2
 80010ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80010b0:	683b      	ldr	r3, [r7, #0]
 80010b2:	691a      	ldr	r2, [r3, #16]
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	fa02 f303 	lsl.w	r3, r2, r3
 80010c0:	69ba      	ldr	r2, [r7, #24]
 80010c2:	4313      	orrs	r3, r2
 80010c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80010c6:	69fb      	ldr	r3, [r7, #28]
 80010c8:	08da      	lsrs	r2, r3, #3
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	3208      	adds	r2, #8
 80010ce:	69b9      	ldr	r1, [r7, #24]
 80010d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	2203      	movs	r2, #3
 80010e0:	fa02 f303 	lsl.w	r3, r2, r3
 80010e4:	43db      	mvns	r3, r3
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4013      	ands	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80010ec:	683b      	ldr	r3, [r7, #0]
 80010ee:	685b      	ldr	r3, [r3, #4]
 80010f0:	f003 0203 	and.w	r2, r3, #3
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	fa02 f303 	lsl.w	r3, r2, r3
 80010fc:	69ba      	ldr	r2, [r7, #24]
 80010fe:	4313      	orrs	r3, r2
 8001100:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001110:	2b00      	cmp	r3, #0
 8001112:	f000 80be 	beq.w	8001292 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001116:	4b66      	ldr	r3, [pc, #408]	@ (80012b0 <HAL_GPIO_Init+0x324>)
 8001118:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800111a:	4a65      	ldr	r2, [pc, #404]	@ (80012b0 <HAL_GPIO_Init+0x324>)
 800111c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001120:	6453      	str	r3, [r2, #68]	@ 0x44
 8001122:	4b63      	ldr	r3, [pc, #396]	@ (80012b0 <HAL_GPIO_Init+0x324>)
 8001124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001126:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800112a:	60fb      	str	r3, [r7, #12]
 800112c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800112e:	4a61      	ldr	r2, [pc, #388]	@ (80012b4 <HAL_GPIO_Init+0x328>)
 8001130:	69fb      	ldr	r3, [r7, #28]
 8001132:	089b      	lsrs	r3, r3, #2
 8001134:	3302      	adds	r3, #2
 8001136:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	f003 0303 	and.w	r3, r3, #3
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	220f      	movs	r2, #15
 8001146:	fa02 f303 	lsl.w	r3, r2, r3
 800114a:	43db      	mvns	r3, r3
 800114c:	69ba      	ldr	r2, [r7, #24]
 800114e:	4013      	ands	r3, r2
 8001150:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a58      	ldr	r2, [pc, #352]	@ (80012b8 <HAL_GPIO_Init+0x32c>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d037      	beq.n	80011ca <HAL_GPIO_Init+0x23e>
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	4a57      	ldr	r2, [pc, #348]	@ (80012bc <HAL_GPIO_Init+0x330>)
 800115e:	4293      	cmp	r3, r2
 8001160:	d031      	beq.n	80011c6 <HAL_GPIO_Init+0x23a>
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4a56      	ldr	r2, [pc, #344]	@ (80012c0 <HAL_GPIO_Init+0x334>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d02b      	beq.n	80011c2 <HAL_GPIO_Init+0x236>
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a55      	ldr	r2, [pc, #340]	@ (80012c4 <HAL_GPIO_Init+0x338>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d025      	beq.n	80011be <HAL_GPIO_Init+0x232>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a54      	ldr	r2, [pc, #336]	@ (80012c8 <HAL_GPIO_Init+0x33c>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d01f      	beq.n	80011ba <HAL_GPIO_Init+0x22e>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a53      	ldr	r2, [pc, #332]	@ (80012cc <HAL_GPIO_Init+0x340>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d019      	beq.n	80011b6 <HAL_GPIO_Init+0x22a>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a52      	ldr	r2, [pc, #328]	@ (80012d0 <HAL_GPIO_Init+0x344>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d013      	beq.n	80011b2 <HAL_GPIO_Init+0x226>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a51      	ldr	r2, [pc, #324]	@ (80012d4 <HAL_GPIO_Init+0x348>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d00d      	beq.n	80011ae <HAL_GPIO_Init+0x222>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a50      	ldr	r2, [pc, #320]	@ (80012d8 <HAL_GPIO_Init+0x34c>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d007      	beq.n	80011aa <HAL_GPIO_Init+0x21e>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a4f      	ldr	r2, [pc, #316]	@ (80012dc <HAL_GPIO_Init+0x350>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d101      	bne.n	80011a6 <HAL_GPIO_Init+0x21a>
 80011a2:	2309      	movs	r3, #9
 80011a4:	e012      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011a6:	230a      	movs	r3, #10
 80011a8:	e010      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011aa:	2308      	movs	r3, #8
 80011ac:	e00e      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011ae:	2307      	movs	r3, #7
 80011b0:	e00c      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011b2:	2306      	movs	r3, #6
 80011b4:	e00a      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011b6:	2305      	movs	r3, #5
 80011b8:	e008      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011ba:	2304      	movs	r3, #4
 80011bc:	e006      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011be:	2303      	movs	r3, #3
 80011c0:	e004      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011c2:	2302      	movs	r3, #2
 80011c4:	e002      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011c6:	2301      	movs	r3, #1
 80011c8:	e000      	b.n	80011cc <HAL_GPIO_Init+0x240>
 80011ca:	2300      	movs	r3, #0
 80011cc:	69fa      	ldr	r2, [r7, #28]
 80011ce:	f002 0203 	and.w	r2, r2, #3
 80011d2:	0092      	lsls	r2, r2, #2
 80011d4:	4093      	lsls	r3, r2
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4313      	orrs	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80011dc:	4935      	ldr	r1, [pc, #212]	@ (80012b4 <HAL_GPIO_Init+0x328>)
 80011de:	69fb      	ldr	r3, [r7, #28]
 80011e0:	089b      	lsrs	r3, r3, #2
 80011e2:	3302      	adds	r3, #2
 80011e4:	69ba      	ldr	r2, [r7, #24]
 80011e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011ea:	4b3d      	ldr	r3, [pc, #244]	@ (80012e0 <HAL_GPIO_Init+0x354>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	43db      	mvns	r3, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4013      	ands	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800120e:	4a34      	ldr	r2, [pc, #208]	@ (80012e0 <HAL_GPIO_Init+0x354>)
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001214:	4b32      	ldr	r3, [pc, #200]	@ (80012e0 <HAL_GPIO_Init+0x354>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800122c:	2b00      	cmp	r3, #0
 800122e:	d003      	beq.n	8001238 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	4313      	orrs	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001238:	4a29      	ldr	r2, [pc, #164]	@ (80012e0 <HAL_GPIO_Init+0x354>)
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800123e:	4b28      	ldr	r3, [pc, #160]	@ (80012e0 <HAL_GPIO_Init+0x354>)
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001244:	693b      	ldr	r3, [r7, #16]
 8001246:	43db      	mvns	r3, r3
 8001248:	69ba      	ldr	r2, [r7, #24]
 800124a:	4013      	ands	r3, r2
 800124c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800124e:	683b      	ldr	r3, [r7, #0]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001256:	2b00      	cmp	r3, #0
 8001258:	d003      	beq.n	8001262 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	4313      	orrs	r3, r2
 8001260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001262:	4a1f      	ldr	r2, [pc, #124]	@ (80012e0 <HAL_GPIO_Init+0x354>)
 8001264:	69bb      	ldr	r3, [r7, #24]
 8001266:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001268:	4b1d      	ldr	r3, [pc, #116]	@ (80012e0 <HAL_GPIO_Init+0x354>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800126e:	693b      	ldr	r3, [r7, #16]
 8001270:	43db      	mvns	r3, r3
 8001272:	69ba      	ldr	r2, [r7, #24]
 8001274:	4013      	ands	r3, r2
 8001276:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001278:	683b      	ldr	r3, [r7, #0]
 800127a:	685b      	ldr	r3, [r3, #4]
 800127c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001280:	2b00      	cmp	r3, #0
 8001282:	d003      	beq.n	800128c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001284:	69ba      	ldr	r2, [r7, #24]
 8001286:	693b      	ldr	r3, [r7, #16]
 8001288:	4313      	orrs	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800128c:	4a14      	ldr	r2, [pc, #80]	@ (80012e0 <HAL_GPIO_Init+0x354>)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	3301      	adds	r3, #1
 8001296:	61fb      	str	r3, [r7, #28]
 8001298:	69fb      	ldr	r3, [r7, #28]
 800129a:	2b0f      	cmp	r3, #15
 800129c:	f67f ae86 	bls.w	8000fac <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80012a0:	bf00      	nop
 80012a2:	bf00      	nop
 80012a4:	3724      	adds	r7, #36	@ 0x24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40013800 	.word	0x40013800
 80012b8:	40020000 	.word	0x40020000
 80012bc:	40020400 	.word	0x40020400
 80012c0:	40020800 	.word	0x40020800
 80012c4:	40020c00 	.word	0x40020c00
 80012c8:	40021000 	.word	0x40021000
 80012cc:	40021400 	.word	0x40021400
 80012d0:	40021800 	.word	0x40021800
 80012d4:	40021c00 	.word	0x40021c00
 80012d8:	40022000 	.word	0x40022000
 80012dc:	40022400 	.word	0x40022400
 80012e0:	40013c00 	.word	0x40013c00

080012e4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b086      	sub	sp, #24
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80012ec:	2300      	movs	r3, #0
 80012ee:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d101      	bne.n	80012fa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	e29b      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	f003 0301 	and.w	r3, r3, #1
 8001302:	2b00      	cmp	r3, #0
 8001304:	f000 8087 	beq.w	8001416 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001308:	4b96      	ldr	r3, [pc, #600]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 800130a:	689b      	ldr	r3, [r3, #8]
 800130c:	f003 030c 	and.w	r3, r3, #12
 8001310:	2b04      	cmp	r3, #4
 8001312:	d00c      	beq.n	800132e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001314:	4b93      	ldr	r3, [pc, #588]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001316:	689b      	ldr	r3, [r3, #8]
 8001318:	f003 030c 	and.w	r3, r3, #12
 800131c:	2b08      	cmp	r3, #8
 800131e:	d112      	bne.n	8001346 <HAL_RCC_OscConfig+0x62>
 8001320:	4b90      	ldr	r3, [pc, #576]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001328:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800132c:	d10b      	bne.n	8001346 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800132e:	4b8d      	ldr	r3, [pc, #564]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d06c      	beq.n	8001414 <HAL_RCC_OscConfig+0x130>
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d168      	bne.n	8001414 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e275      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800134e:	d106      	bne.n	800135e <HAL_RCC_OscConfig+0x7a>
 8001350:	4b84      	ldr	r3, [pc, #528]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	4a83      	ldr	r2, [pc, #524]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001356:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800135a:	6013      	str	r3, [r2, #0]
 800135c:	e02e      	b.n	80013bc <HAL_RCC_OscConfig+0xd8>
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d10c      	bne.n	8001380 <HAL_RCC_OscConfig+0x9c>
 8001366:	4b7f      	ldr	r3, [pc, #508]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	4a7e      	ldr	r2, [pc, #504]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 800136c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001370:	6013      	str	r3, [r2, #0]
 8001372:	4b7c      	ldr	r3, [pc, #496]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4a7b      	ldr	r2, [pc, #492]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001378:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800137c:	6013      	str	r3, [r2, #0]
 800137e:	e01d      	b.n	80013bc <HAL_RCC_OscConfig+0xd8>
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001388:	d10c      	bne.n	80013a4 <HAL_RCC_OscConfig+0xc0>
 800138a:	4b76      	ldr	r3, [pc, #472]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a75      	ldr	r2, [pc, #468]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001390:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001394:	6013      	str	r3, [r2, #0]
 8001396:	4b73      	ldr	r3, [pc, #460]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4a72      	ldr	r2, [pc, #456]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 800139c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80013a0:	6013      	str	r3, [r2, #0]
 80013a2:	e00b      	b.n	80013bc <HAL_RCC_OscConfig+0xd8>
 80013a4:	4b6f      	ldr	r3, [pc, #444]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a6e      	ldr	r2, [pc, #440]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80013aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80013ae:	6013      	str	r3, [r2, #0]
 80013b0:	4b6c      	ldr	r3, [pc, #432]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a6b      	ldr	r2, [pc, #428]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80013b6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80013ba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d013      	beq.n	80013ec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013c4:	f7ff fc78 	bl	8000cb8 <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013cc:	f7ff fc74 	bl	8000cb8 <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b64      	cmp	r3, #100	@ 0x64
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e229      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013de:	4b61      	ldr	r3, [pc, #388]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f0      	beq.n	80013cc <HAL_RCC_OscConfig+0xe8>
 80013ea:	e014      	b.n	8001416 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ec:	f7ff fc64 	bl	8000cb8 <HAL_GetTick>
 80013f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013f2:	e008      	b.n	8001406 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013f4:	f7ff fc60 	bl	8000cb8 <HAL_GetTick>
 80013f8:	4602      	mov	r2, r0
 80013fa:	693b      	ldr	r3, [r7, #16]
 80013fc:	1ad3      	subs	r3, r2, r3
 80013fe:	2b64      	cmp	r3, #100	@ 0x64
 8001400:	d901      	bls.n	8001406 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8001402:	2303      	movs	r3, #3
 8001404:	e215      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001406:	4b57      	ldr	r3, [pc, #348]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800140e:	2b00      	cmp	r3, #0
 8001410:	d1f0      	bne.n	80013f4 <HAL_RCC_OscConfig+0x110>
 8001412:	e000      	b.n	8001416 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001414:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	2b00      	cmp	r3, #0
 8001420:	d069      	beq.n	80014f6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001422:	4b50      	ldr	r3, [pc, #320]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001424:	689b      	ldr	r3, [r3, #8]
 8001426:	f003 030c 	and.w	r3, r3, #12
 800142a:	2b00      	cmp	r3, #0
 800142c:	d00b      	beq.n	8001446 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800142e:	4b4d      	ldr	r3, [pc, #308]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001430:	689b      	ldr	r3, [r3, #8]
 8001432:	f003 030c 	and.w	r3, r3, #12
 8001436:	2b08      	cmp	r3, #8
 8001438:	d11c      	bne.n	8001474 <HAL_RCC_OscConfig+0x190>
 800143a:	4b4a      	ldr	r3, [pc, #296]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 800143c:	685b      	ldr	r3, [r3, #4]
 800143e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001442:	2b00      	cmp	r3, #0
 8001444:	d116      	bne.n	8001474 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001446:	4b47      	ldr	r3, [pc, #284]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	2b00      	cmp	r3, #0
 8001450:	d005      	beq.n	800145e <HAL_RCC_OscConfig+0x17a>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	68db      	ldr	r3, [r3, #12]
 8001456:	2b01      	cmp	r3, #1
 8001458:	d001      	beq.n	800145e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800145a:	2301      	movs	r3, #1
 800145c:	e1e9      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800145e:	4b41      	ldr	r3, [pc, #260]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	691b      	ldr	r3, [r3, #16]
 800146a:	00db      	lsls	r3, r3, #3
 800146c:	493d      	ldr	r1, [pc, #244]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 800146e:	4313      	orrs	r3, r2
 8001470:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001472:	e040      	b.n	80014f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d023      	beq.n	80014c4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800147c:	4b39      	ldr	r3, [pc, #228]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	4a38      	ldr	r2, [pc, #224]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001482:	f043 0301 	orr.w	r3, r3, #1
 8001486:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001488:	f7ff fc16 	bl	8000cb8 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001490:	f7ff fc12 	bl	8000cb8 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e1c7      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014a2:	4b30      	ldr	r3, [pc, #192]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f0      	beq.n	8001490 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	691b      	ldr	r3, [r3, #16]
 80014ba:	00db      	lsls	r3, r3, #3
 80014bc:	4929      	ldr	r1, [pc, #164]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80014be:	4313      	orrs	r3, r2
 80014c0:	600b      	str	r3, [r1, #0]
 80014c2:	e018      	b.n	80014f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014c4:	4b27      	ldr	r3, [pc, #156]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	4a26      	ldr	r2, [pc, #152]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80014ca:	f023 0301 	bic.w	r3, r3, #1
 80014ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d0:	f7ff fbf2 	bl	8000cb8 <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80014d8:	f7ff fbee 	bl	8000cb8 <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b02      	cmp	r3, #2
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e1a3      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80014ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f003 0302 	and.w	r3, r3, #2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f0      	bne.n	80014d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f003 0308 	and.w	r3, r3, #8
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d038      	beq.n	8001574 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	695b      	ldr	r3, [r3, #20]
 8001506:	2b00      	cmp	r3, #0
 8001508:	d019      	beq.n	800153e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800150a:	4b16      	ldr	r3, [pc, #88]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 800150c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800150e:	4a15      	ldr	r2, [pc, #84]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001510:	f043 0301 	orr.w	r3, r3, #1
 8001514:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001516:	f7ff fbcf 	bl	8000cb8 <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800151c:	e008      	b.n	8001530 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800151e:	f7ff fbcb 	bl	8000cb8 <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e180      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001530:	4b0c      	ldr	r3, [pc, #48]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001534:	f003 0302 	and.w	r3, r3, #2
 8001538:	2b00      	cmp	r3, #0
 800153a:	d0f0      	beq.n	800151e <HAL_RCC_OscConfig+0x23a>
 800153c:	e01a      	b.n	8001574 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800153e:	4b09      	ldr	r3, [pc, #36]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001540:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001542:	4a08      	ldr	r2, [pc, #32]	@ (8001564 <HAL_RCC_OscConfig+0x280>)
 8001544:	f023 0301 	bic.w	r3, r3, #1
 8001548:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800154a:	f7ff fbb5 	bl	8000cb8 <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001550:	e00a      	b.n	8001568 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001552:	f7ff fbb1 	bl	8000cb8 <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d903      	bls.n	8001568 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e166      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
 8001564:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001568:	4b92      	ldr	r3, [pc, #584]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 800156a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800156c:	f003 0302 	and.w	r3, r3, #2
 8001570:	2b00      	cmp	r3, #0
 8001572:	d1ee      	bne.n	8001552 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	f003 0304 	and.w	r3, r3, #4
 800157c:	2b00      	cmp	r3, #0
 800157e:	f000 80a4 	beq.w	80016ca <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001582:	4b8c      	ldr	r3, [pc, #560]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001586:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d10d      	bne.n	80015aa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800158e:	4b89      	ldr	r3, [pc, #548]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001592:	4a88      	ldr	r2, [pc, #544]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001594:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001598:	6413      	str	r3, [r2, #64]	@ 0x40
 800159a:	4b86      	ldr	r3, [pc, #536]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 800159c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800159e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015a2:	60bb      	str	r3, [r7, #8]
 80015a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80015a6:	2301      	movs	r3, #1
 80015a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015aa:	4b83      	ldr	r3, [pc, #524]	@ (80017b8 <HAL_RCC_OscConfig+0x4d4>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d118      	bne.n	80015e8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80015b6:	4b80      	ldr	r3, [pc, #512]	@ (80017b8 <HAL_RCC_OscConfig+0x4d4>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	4a7f      	ldr	r2, [pc, #508]	@ (80017b8 <HAL_RCC_OscConfig+0x4d4>)
 80015bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80015c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80015c2:	f7ff fb79 	bl	8000cb8 <HAL_GetTick>
 80015c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015c8:	e008      	b.n	80015dc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ca:	f7ff fb75 	bl	8000cb8 <HAL_GetTick>
 80015ce:	4602      	mov	r2, r0
 80015d0:	693b      	ldr	r3, [r7, #16]
 80015d2:	1ad3      	subs	r3, r2, r3
 80015d4:	2b64      	cmp	r3, #100	@ 0x64
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e12a      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015dc:	4b76      	ldr	r3, [pc, #472]	@ (80017b8 <HAL_RCC_OscConfig+0x4d4>)
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d0f0      	beq.n	80015ca <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	689b      	ldr	r3, [r3, #8]
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	d106      	bne.n	80015fe <HAL_RCC_OscConfig+0x31a>
 80015f0:	4b70      	ldr	r3, [pc, #448]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 80015f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f4:	4a6f      	ldr	r2, [pc, #444]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 80015f6:	f043 0301 	orr.w	r3, r3, #1
 80015fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80015fc:	e02d      	b.n	800165a <HAL_RCC_OscConfig+0x376>
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	689b      	ldr	r3, [r3, #8]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d10c      	bne.n	8001620 <HAL_RCC_OscConfig+0x33c>
 8001606:	4b6b      	ldr	r3, [pc, #428]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800160a:	4a6a      	ldr	r2, [pc, #424]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 800160c:	f023 0301 	bic.w	r3, r3, #1
 8001610:	6713      	str	r3, [r2, #112]	@ 0x70
 8001612:	4b68      	ldr	r3, [pc, #416]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001614:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001616:	4a67      	ldr	r2, [pc, #412]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001618:	f023 0304 	bic.w	r3, r3, #4
 800161c:	6713      	str	r3, [r2, #112]	@ 0x70
 800161e:	e01c      	b.n	800165a <HAL_RCC_OscConfig+0x376>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	2b05      	cmp	r3, #5
 8001626:	d10c      	bne.n	8001642 <HAL_RCC_OscConfig+0x35e>
 8001628:	4b62      	ldr	r3, [pc, #392]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 800162a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800162c:	4a61      	ldr	r2, [pc, #388]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 800162e:	f043 0304 	orr.w	r3, r3, #4
 8001632:	6713      	str	r3, [r2, #112]	@ 0x70
 8001634:	4b5f      	ldr	r3, [pc, #380]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001638:	4a5e      	ldr	r2, [pc, #376]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 800163a:	f043 0301 	orr.w	r3, r3, #1
 800163e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001640:	e00b      	b.n	800165a <HAL_RCC_OscConfig+0x376>
 8001642:	4b5c      	ldr	r3, [pc, #368]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001646:	4a5b      	ldr	r2, [pc, #364]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001648:	f023 0301 	bic.w	r3, r3, #1
 800164c:	6713      	str	r3, [r2, #112]	@ 0x70
 800164e:	4b59      	ldr	r3, [pc, #356]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001652:	4a58      	ldr	r2, [pc, #352]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001654:	f023 0304 	bic.w	r3, r3, #4
 8001658:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d015      	beq.n	800168e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001662:	f7ff fb29 	bl	8000cb8 <HAL_GetTick>
 8001666:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001668:	e00a      	b.n	8001680 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800166a:	f7ff fb25 	bl	8000cb8 <HAL_GetTick>
 800166e:	4602      	mov	r2, r0
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	1ad3      	subs	r3, r2, r3
 8001674:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001678:	4293      	cmp	r3, r2
 800167a:	d901      	bls.n	8001680 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e0d8      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001680:	4b4c      	ldr	r3, [pc, #304]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001684:	f003 0302 	and.w	r3, r3, #2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d0ee      	beq.n	800166a <HAL_RCC_OscConfig+0x386>
 800168c:	e014      	b.n	80016b8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800168e:	f7ff fb13 	bl	8000cb8 <HAL_GetTick>
 8001692:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001694:	e00a      	b.n	80016ac <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001696:	f7ff fb0f 	bl	8000cb8 <HAL_GetTick>
 800169a:	4602      	mov	r2, r0
 800169c:	693b      	ldr	r3, [r7, #16]
 800169e:	1ad3      	subs	r3, r2, r3
 80016a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d901      	bls.n	80016ac <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80016a8:	2303      	movs	r3, #3
 80016aa:	e0c2      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016ac:	4b41      	ldr	r3, [pc, #260]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 80016ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80016b0:	f003 0302 	and.w	r3, r3, #2
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d1ee      	bne.n	8001696 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80016b8:	7dfb      	ldrb	r3, [r7, #23]
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d105      	bne.n	80016ca <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80016be:	4b3d      	ldr	r3, [pc, #244]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016c2:	4a3c      	ldr	r2, [pc, #240]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 80016c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80016c8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	699b      	ldr	r3, [r3, #24]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	f000 80ae 	beq.w	8001830 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016d4:	4b37      	ldr	r3, [pc, #220]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	f003 030c 	and.w	r3, r3, #12
 80016dc:	2b08      	cmp	r3, #8
 80016de:	d06d      	beq.n	80017bc <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	2b02      	cmp	r3, #2
 80016e6:	d14b      	bne.n	8001780 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e8:	4b32      	ldr	r3, [pc, #200]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a31      	ldr	r2, [pc, #196]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 80016ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80016f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016f4:	f7ff fae0 	bl	8000cb8 <HAL_GetTick>
 80016f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016fa:	e008      	b.n	800170e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016fc:	f7ff fadc 	bl	8000cb8 <HAL_GetTick>
 8001700:	4602      	mov	r2, r0
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	2b02      	cmp	r3, #2
 8001708:	d901      	bls.n	800170e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800170a:	2303      	movs	r3, #3
 800170c:	e091      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800170e:	4b29      	ldr	r3, [pc, #164]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001716:	2b00      	cmp	r3, #0
 8001718:	d1f0      	bne.n	80016fc <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	69da      	ldr	r2, [r3, #28]
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6a1b      	ldr	r3, [r3, #32]
 8001722:	431a      	orrs	r2, r3
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001728:	019b      	lsls	r3, r3, #6
 800172a:	431a      	orrs	r2, r3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001730:	085b      	lsrs	r3, r3, #1
 8001732:	3b01      	subs	r3, #1
 8001734:	041b      	lsls	r3, r3, #16
 8001736:	431a      	orrs	r2, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800173c:	061b      	lsls	r3, r3, #24
 800173e:	431a      	orrs	r2, r3
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001744:	071b      	lsls	r3, r3, #28
 8001746:	491b      	ldr	r1, [pc, #108]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001748:	4313      	orrs	r3, r2
 800174a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800174c:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	4a18      	ldr	r2, [pc, #96]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001752:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001756:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001758:	f7ff faae 	bl	8000cb8 <HAL_GetTick>
 800175c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800175e:	e008      	b.n	8001772 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001760:	f7ff faaa 	bl	8000cb8 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	693b      	ldr	r3, [r7, #16]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	2b02      	cmp	r3, #2
 800176c:	d901      	bls.n	8001772 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800176e:	2303      	movs	r3, #3
 8001770:	e05f      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001772:	4b10      	ldr	r3, [pc, #64]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800177a:	2b00      	cmp	r3, #0
 800177c:	d0f0      	beq.n	8001760 <HAL_RCC_OscConfig+0x47c>
 800177e:	e057      	b.n	8001830 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001780:	4b0c      	ldr	r3, [pc, #48]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a0b      	ldr	r2, [pc, #44]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 8001786:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800178a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178c:	f7ff fa94 	bl	8000cb8 <HAL_GetTick>
 8001790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001792:	e008      	b.n	80017a6 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001794:	f7ff fa90 	bl	8000cb8 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d901      	bls.n	80017a6 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e045      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017a6:	4b03      	ldr	r3, [pc, #12]	@ (80017b4 <HAL_RCC_OscConfig+0x4d0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d1f0      	bne.n	8001794 <HAL_RCC_OscConfig+0x4b0>
 80017b2:	e03d      	b.n	8001830 <HAL_RCC_OscConfig+0x54c>
 80017b4:	40023800 	.word	0x40023800
 80017b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80017bc:	4b1f      	ldr	r3, [pc, #124]	@ (800183c <HAL_RCC_OscConfig+0x558>)
 80017be:	685b      	ldr	r3, [r3, #4]
 80017c0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d030      	beq.n	800182c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d129      	bne.n	800182c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017e2:	429a      	cmp	r2, r3
 80017e4:	d122      	bne.n	800182c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017e6:	68fa      	ldr	r2, [r7, #12]
 80017e8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80017ec:	4013      	ands	r3, r2
 80017ee:	687a      	ldr	r2, [r7, #4]
 80017f0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80017f2:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d119      	bne.n	800182c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001802:	085b      	lsrs	r3, r3, #1
 8001804:	3b01      	subs	r3, #1
 8001806:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001808:	429a      	cmp	r2, r3
 800180a:	d10f      	bne.n	800182c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001816:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8001818:	429a      	cmp	r2, r3
 800181a:	d107      	bne.n	800182c <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001828:	429a      	cmp	r2, r3
 800182a:	d001      	beq.n	8001830 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800182c:	2301      	movs	r3, #1
 800182e:	e000      	b.n	8001832 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8001830:	2300      	movs	r3, #0
}
 8001832:	4618      	mov	r0, r3
 8001834:	3718      	adds	r7, #24
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	40023800 	.word	0x40023800

08001840 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d101      	bne.n	8001858 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001854:	2301      	movs	r3, #1
 8001856:	e0d0      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001858:	4b6a      	ldr	r3, [pc, #424]	@ (8001a04 <HAL_RCC_ClockConfig+0x1c4>)
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 030f 	and.w	r3, r3, #15
 8001860:	683a      	ldr	r2, [r7, #0]
 8001862:	429a      	cmp	r2, r3
 8001864:	d910      	bls.n	8001888 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001866:	4b67      	ldr	r3, [pc, #412]	@ (8001a04 <HAL_RCC_ClockConfig+0x1c4>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f023 020f 	bic.w	r2, r3, #15
 800186e:	4965      	ldr	r1, [pc, #404]	@ (8001a04 <HAL_RCC_ClockConfig+0x1c4>)
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	4313      	orrs	r3, r2
 8001874:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001876:	4b63      	ldr	r3, [pc, #396]	@ (8001a04 <HAL_RCC_ClockConfig+0x1c4>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 030f 	and.w	r3, r3, #15
 800187e:	683a      	ldr	r2, [r7, #0]
 8001880:	429a      	cmp	r2, r3
 8001882:	d001      	beq.n	8001888 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001884:	2301      	movs	r3, #1
 8001886:	e0b8      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	f003 0302 	and.w	r3, r3, #2
 8001890:	2b00      	cmp	r3, #0
 8001892:	d020      	beq.n	80018d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0304 	and.w	r3, r3, #4
 800189c:	2b00      	cmp	r3, #0
 800189e:	d005      	beq.n	80018ac <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018a0:	4b59      	ldr	r3, [pc, #356]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	4a58      	ldr	r2, [pc, #352]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80018a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80018aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	f003 0308 	and.w	r3, r3, #8
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d005      	beq.n	80018c4 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018b8:	4b53      	ldr	r3, [pc, #332]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	4a52      	ldr	r2, [pc, #328]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80018be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80018c2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018c4:	4b50      	ldr	r3, [pc, #320]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	494d      	ldr	r1, [pc, #308]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80018d2:	4313      	orrs	r3, r2
 80018d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 0301 	and.w	r3, r3, #1
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d040      	beq.n	8001964 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	2b01      	cmp	r3, #1
 80018e8:	d107      	bne.n	80018fa <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ea:	4b47      	ldr	r3, [pc, #284]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d115      	bne.n	8001922 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e07f      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b02      	cmp	r3, #2
 8001900:	d107      	bne.n	8001912 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001902:	4b41      	ldr	r3, [pc, #260]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d109      	bne.n	8001922 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800190e:	2301      	movs	r3, #1
 8001910:	e073      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001912:	4b3d      	ldr	r3, [pc, #244]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f003 0302 	and.w	r3, r3, #2
 800191a:	2b00      	cmp	r3, #0
 800191c:	d101      	bne.n	8001922 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800191e:	2301      	movs	r3, #1
 8001920:	e06b      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001922:	4b39      	ldr	r3, [pc, #228]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	f023 0203 	bic.w	r2, r3, #3
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	685b      	ldr	r3, [r3, #4]
 800192e:	4936      	ldr	r1, [pc, #216]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 8001930:	4313      	orrs	r3, r2
 8001932:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001934:	f7ff f9c0 	bl	8000cb8 <HAL_GetTick>
 8001938:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800193a:	e00a      	b.n	8001952 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800193c:	f7ff f9bc 	bl	8000cb8 <HAL_GetTick>
 8001940:	4602      	mov	r2, r0
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	1ad3      	subs	r3, r2, r3
 8001946:	f241 3288 	movw	r2, #5000	@ 0x1388
 800194a:	4293      	cmp	r3, r2
 800194c:	d901      	bls.n	8001952 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800194e:	2303      	movs	r3, #3
 8001950:	e053      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001952:	4b2d      	ldr	r3, [pc, #180]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 8001954:	689b      	ldr	r3, [r3, #8]
 8001956:	f003 020c 	and.w	r2, r3, #12
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	429a      	cmp	r2, r3
 8001962:	d1eb      	bne.n	800193c <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001964:	4b27      	ldr	r3, [pc, #156]	@ (8001a04 <HAL_RCC_ClockConfig+0x1c4>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 030f 	and.w	r3, r3, #15
 800196c:	683a      	ldr	r2, [r7, #0]
 800196e:	429a      	cmp	r2, r3
 8001970:	d210      	bcs.n	8001994 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001972:	4b24      	ldr	r3, [pc, #144]	@ (8001a04 <HAL_RCC_ClockConfig+0x1c4>)
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	f023 020f 	bic.w	r2, r3, #15
 800197a:	4922      	ldr	r1, [pc, #136]	@ (8001a04 <HAL_RCC_ClockConfig+0x1c4>)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	4313      	orrs	r3, r2
 8001980:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001982:	4b20      	ldr	r3, [pc, #128]	@ (8001a04 <HAL_RCC_ClockConfig+0x1c4>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f003 030f 	and.w	r3, r3, #15
 800198a:	683a      	ldr	r2, [r7, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d001      	beq.n	8001994 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e032      	b.n	80019fa <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f003 0304 	and.w	r3, r3, #4
 800199c:	2b00      	cmp	r3, #0
 800199e:	d008      	beq.n	80019b2 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019a0:	4b19      	ldr	r3, [pc, #100]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	68db      	ldr	r3, [r3, #12]
 80019ac:	4916      	ldr	r1, [pc, #88]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80019ae:	4313      	orrs	r3, r2
 80019b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d009      	beq.n	80019d2 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80019be:	4b12      	ldr	r3, [pc, #72]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	691b      	ldr	r3, [r3, #16]
 80019ca:	00db      	lsls	r3, r3, #3
 80019cc:	490e      	ldr	r1, [pc, #56]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80019ce:	4313      	orrs	r3, r2
 80019d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80019d2:	f000 f821 	bl	8001a18 <HAL_RCC_GetSysClockFreq>
 80019d6:	4602      	mov	r2, r0
 80019d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001a08 <HAL_RCC_ClockConfig+0x1c8>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	091b      	lsrs	r3, r3, #4
 80019de:	f003 030f 	and.w	r3, r3, #15
 80019e2:	490a      	ldr	r1, [pc, #40]	@ (8001a0c <HAL_RCC_ClockConfig+0x1cc>)
 80019e4:	5ccb      	ldrb	r3, [r1, r3]
 80019e6:	fa22 f303 	lsr.w	r3, r2, r3
 80019ea:	4a09      	ldr	r2, [pc, #36]	@ (8001a10 <HAL_RCC_ClockConfig+0x1d0>)
 80019ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80019ee:	4b09      	ldr	r3, [pc, #36]	@ (8001a14 <HAL_RCC_ClockConfig+0x1d4>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff f91c 	bl	8000c30 <HAL_InitTick>

  return HAL_OK;
 80019f8:	2300      	movs	r3, #0
}
 80019fa:	4618      	mov	r0, r3
 80019fc:	3710      	adds	r7, #16
 80019fe:	46bd      	mov	sp, r7
 8001a00:	bd80      	pop	{r7, pc}
 8001a02:	bf00      	nop
 8001a04:	40023c00 	.word	0x40023c00
 8001a08:	40023800 	.word	0x40023800
 8001a0c:	080055f0 	.word	0x080055f0
 8001a10:	20000000 	.word	0x20000000
 8001a14:	20000004 	.word	0x20000004

08001a18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a1c:	b090      	sub	sp, #64	@ 0x40
 8001a1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8001a20:	2300      	movs	r3, #0
 8001a22:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a24:	2300      	movs	r3, #0
 8001a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001a28:	2300      	movs	r3, #0
 8001a2a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a30:	4b59      	ldr	r3, [pc, #356]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	f003 030c 	and.w	r3, r3, #12
 8001a38:	2b08      	cmp	r3, #8
 8001a3a:	d00d      	beq.n	8001a58 <HAL_RCC_GetSysClockFreq+0x40>
 8001a3c:	2b08      	cmp	r3, #8
 8001a3e:	f200 80a1 	bhi.w	8001b84 <HAL_RCC_GetSysClockFreq+0x16c>
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d002      	beq.n	8001a4c <HAL_RCC_GetSysClockFreq+0x34>
 8001a46:	2b04      	cmp	r3, #4
 8001a48:	d003      	beq.n	8001a52 <HAL_RCC_GetSysClockFreq+0x3a>
 8001a4a:	e09b      	b.n	8001b84 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a4c:	4b53      	ldr	r3, [pc, #332]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x184>)
 8001a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001a50:	e09b      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a52:	4b53      	ldr	r3, [pc, #332]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a54:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001a56:	e098      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a58:	4b4f      	ldr	r3, [pc, #316]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001a60:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8001a62:	4b4d      	ldr	r3, [pc, #308]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a64:	685b      	ldr	r3, [r3, #4]
 8001a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d028      	beq.n	8001ac0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a6e:	4b4a      	ldr	r3, [pc, #296]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	099b      	lsrs	r3, r3, #6
 8001a74:	2200      	movs	r2, #0
 8001a76:	623b      	str	r3, [r7, #32]
 8001a78:	627a      	str	r2, [r7, #36]	@ 0x24
 8001a7a:	6a3b      	ldr	r3, [r7, #32]
 8001a7c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001a80:	2100      	movs	r1, #0
 8001a82:	4b47      	ldr	r3, [pc, #284]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a84:	fb03 f201 	mul.w	r2, r3, r1
 8001a88:	2300      	movs	r3, #0
 8001a8a:	fb00 f303 	mul.w	r3, r0, r3
 8001a8e:	4413      	add	r3, r2
 8001a90:	4a43      	ldr	r2, [pc, #268]	@ (8001ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8001a92:	fba0 1202 	umull	r1, r2, r0, r2
 8001a96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a98:	460a      	mov	r2, r1
 8001a9a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001a9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001a9e:	4413      	add	r3, r2
 8001aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	61bb      	str	r3, [r7, #24]
 8001aa8:	61fa      	str	r2, [r7, #28]
 8001aaa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001aae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001ab2:	f7fe fc1d 	bl	80002f0 <__aeabi_uldivmod>
 8001ab6:	4602      	mov	r2, r0
 8001ab8:	460b      	mov	r3, r1
 8001aba:	4613      	mov	r3, r2
 8001abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001abe:	e053      	b.n	8001b68 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001ac0:	4b35      	ldr	r3, [pc, #212]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	099b      	lsrs	r3, r3, #6
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	613b      	str	r3, [r7, #16]
 8001aca:	617a      	str	r2, [r7, #20]
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001ad2:	f04f 0b00 	mov.w	fp, #0
 8001ad6:	4652      	mov	r2, sl
 8001ad8:	465b      	mov	r3, fp
 8001ada:	f04f 0000 	mov.w	r0, #0
 8001ade:	f04f 0100 	mov.w	r1, #0
 8001ae2:	0159      	lsls	r1, r3, #5
 8001ae4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ae8:	0150      	lsls	r0, r2, #5
 8001aea:	4602      	mov	r2, r0
 8001aec:	460b      	mov	r3, r1
 8001aee:	ebb2 080a 	subs.w	r8, r2, sl
 8001af2:	eb63 090b 	sbc.w	r9, r3, fp
 8001af6:	f04f 0200 	mov.w	r2, #0
 8001afa:	f04f 0300 	mov.w	r3, #0
 8001afe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001b02:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001b06:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001b0a:	ebb2 0408 	subs.w	r4, r2, r8
 8001b0e:	eb63 0509 	sbc.w	r5, r3, r9
 8001b12:	f04f 0200 	mov.w	r2, #0
 8001b16:	f04f 0300 	mov.w	r3, #0
 8001b1a:	00eb      	lsls	r3, r5, #3
 8001b1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001b20:	00e2      	lsls	r2, r4, #3
 8001b22:	4614      	mov	r4, r2
 8001b24:	461d      	mov	r5, r3
 8001b26:	eb14 030a 	adds.w	r3, r4, sl
 8001b2a:	603b      	str	r3, [r7, #0]
 8001b2c:	eb45 030b 	adc.w	r3, r5, fp
 8001b30:	607b      	str	r3, [r7, #4]
 8001b32:	f04f 0200 	mov.w	r2, #0
 8001b36:	f04f 0300 	mov.w	r3, #0
 8001b3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001b3e:	4629      	mov	r1, r5
 8001b40:	028b      	lsls	r3, r1, #10
 8001b42:	4621      	mov	r1, r4
 8001b44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b48:	4621      	mov	r1, r4
 8001b4a:	028a      	lsls	r2, r1, #10
 8001b4c:	4610      	mov	r0, r2
 8001b4e:	4619      	mov	r1, r3
 8001b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b52:	2200      	movs	r2, #0
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	60fa      	str	r2, [r7, #12]
 8001b58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001b5c:	f7fe fbc8 	bl	80002f0 <__aeabi_uldivmod>
 8001b60:	4602      	mov	r2, r0
 8001b62:	460b      	mov	r3, r1
 8001b64:	4613      	mov	r3, r2
 8001b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8001b68:	4b0b      	ldr	r3, [pc, #44]	@ (8001b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	0c1b      	lsrs	r3, r3, #16
 8001b6e:	f003 0303 	and.w	r3, r3, #3
 8001b72:	3301      	adds	r3, #1
 8001b74:	005b      	lsls	r3, r3, #1
 8001b76:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001b78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b82:	e002      	b.n	8001b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b84:	4b05      	ldr	r3, [pc, #20]	@ (8001b9c <HAL_RCC_GetSysClockFreq+0x184>)
 8001b86:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3740      	adds	r7, #64	@ 0x40
 8001b90:	46bd      	mov	sp, r7
 8001b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	00f42400 	.word	0x00f42400
 8001ba0:	017d7840 	.word	0x017d7840

08001ba4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ba8:	4b03      	ldr	r3, [pc, #12]	@ (8001bb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8001baa:	681b      	ldr	r3, [r3, #0]
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	20000000 	.word	0x20000000

08001bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001bc0:	f7ff fff0 	bl	8001ba4 <HAL_RCC_GetHCLKFreq>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	4b05      	ldr	r3, [pc, #20]	@ (8001bdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001bc8:	689b      	ldr	r3, [r3, #8]
 8001bca:	0a9b      	lsrs	r3, r3, #10
 8001bcc:	f003 0307 	and.w	r3, r3, #7
 8001bd0:	4903      	ldr	r1, [pc, #12]	@ (8001be0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001bd2:	5ccb      	ldrb	r3, [r1, r3]
 8001bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bd8:	4618      	mov	r0, r3
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40023800 	.word	0x40023800
 8001be0:	08005600 	.word	0x08005600

08001be4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001be8:	f7ff ffdc 	bl	8001ba4 <HAL_RCC_GetHCLKFreq>
 8001bec:	4602      	mov	r2, r0
 8001bee:	4b05      	ldr	r3, [pc, #20]	@ (8001c04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	0b5b      	lsrs	r3, r3, #13
 8001bf4:	f003 0307 	and.w	r3, r3, #7
 8001bf8:	4903      	ldr	r1, [pc, #12]	@ (8001c08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bfa:	5ccb      	ldrb	r3, [r1, r3]
 8001bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	bd80      	pop	{r7, pc}
 8001c04:	40023800 	.word	0x40023800
 8001c08:	08005600 	.word	0x08005600

08001c0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b088      	sub	sp, #32
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8001c14:	2300      	movs	r3, #0
 8001c16:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8001c24:	2300      	movs	r3, #0
 8001c26:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 0301 	and.w	r3, r3, #1
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d012      	beq.n	8001c5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8001c34:	4b69      	ldr	r3, [pc, #420]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	4a68      	ldr	r2, [pc, #416]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c3a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001c3e:	6093      	str	r3, [r2, #8]
 8001c40:	4b66      	ldr	r3, [pc, #408]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c48:	4964      	ldr	r1, [pc, #400]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8001c56:	2301      	movs	r3, #1
 8001c58:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d017      	beq.n	8001c96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001c66:	4b5d      	ldr	r3, [pc, #372]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001c6c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c74:	4959      	ldr	r1, [pc, #356]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c76:	4313      	orrs	r3, r2
 8001c78:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8001c84:	d101      	bne.n	8001c8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8001c86:	2301      	movs	r3, #1
 8001c88:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8001c92:	2301      	movs	r3, #1
 8001c94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d017      	beq.n	8001cd2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001ca2:	4b4e      	ldr	r3, [pc, #312]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001ca4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001ca8:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb0:	494a      	ldr	r1, [pc, #296]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cb2:	4313      	orrs	r3, r2
 8001cb4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cbc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001cc0:	d101      	bne.n	8001cc6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d101      	bne.n	8001cd2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8001cce:	2301      	movs	r3, #1
 8001cd0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d001      	beq.n	8001ce2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8001cde:	2301      	movs	r3, #1
 8001ce0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0320 	and.w	r3, r3, #32
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f000 808b 	beq.w	8001e06 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001cf0:	4b3a      	ldr	r3, [pc, #232]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf4:	4a39      	ldr	r2, [pc, #228]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cf6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cfa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cfc:	4b37      	ldr	r3, [pc, #220]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d04:	60bb      	str	r3, [r7, #8]
 8001d06:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8001d08:	4b35      	ldr	r3, [pc, #212]	@ (8001de0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4a34      	ldr	r2, [pc, #208]	@ (8001de0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001d0e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d12:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d14:	f7fe ffd0 	bl	8000cb8 <HAL_GetTick>
 8001d18:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d1c:	f7fe ffcc 	bl	8000cb8 <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	697b      	ldr	r3, [r7, #20]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b64      	cmp	r3, #100	@ 0x64
 8001d28:	d901      	bls.n	8001d2e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e38f      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8001d2e:	4b2c      	ldr	r3, [pc, #176]	@ (8001de0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d0f0      	beq.n	8001d1c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001d3a:	4b28      	ldr	r3, [pc, #160]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d3c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d42:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001d44:	693b      	ldr	r3, [r7, #16]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d035      	beq.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d4e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d02e      	beq.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001d58:	4b20      	ldr	r3, [pc, #128]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001d60:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001d62:	4b1e      	ldr	r3, [pc, #120]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d66:	4a1d      	ldr	r2, [pc, #116]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d68:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001d6c:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001d6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d70:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d72:	4a1a      	ldr	r2, [pc, #104]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d74:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001d78:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8001d7a:	4a18      	ldr	r2, [pc, #96]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d7c:	693b      	ldr	r3, [r7, #16]
 8001d7e:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001d80:	4b16      	ldr	r3, [pc, #88]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001d82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d84:	f003 0301 	and.w	r3, r3, #1
 8001d88:	2b01      	cmp	r3, #1
 8001d8a:	d114      	bne.n	8001db6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d8c:	f7fe ff94 	bl	8000cb8 <HAL_GetTick>
 8001d90:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d92:	e00a      	b.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d94:	f7fe ff90 	bl	8000cb8 <HAL_GetTick>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	697b      	ldr	r3, [r7, #20]
 8001d9c:	1ad3      	subs	r3, r2, r3
 8001d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001da2:	4293      	cmp	r3, r2
 8001da4:	d901      	bls.n	8001daa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8001da6:	2303      	movs	r3, #3
 8001da8:	e351      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001daa:	4b0c      	ldr	r3, [pc, #48]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001dae:	f003 0302 	and.w	r3, r3, #2
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d0ee      	beq.n	8001d94 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001dbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001dc2:	d111      	bne.n	8001de8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8001dc4:	4b05      	ldr	r3, [pc, #20]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001dd0:	4b04      	ldr	r3, [pc, #16]	@ (8001de4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001dd2:	400b      	ands	r3, r1
 8001dd4:	4901      	ldr	r1, [pc, #4]	@ (8001ddc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001dd6:	4313      	orrs	r3, r2
 8001dd8:	608b      	str	r3, [r1, #8]
 8001dda:	e00b      	b.n	8001df4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40007000 	.word	0x40007000
 8001de4:	0ffffcff 	.word	0x0ffffcff
 8001de8:	4bac      	ldr	r3, [pc, #688]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001dea:	689b      	ldr	r3, [r3, #8]
 8001dec:	4aab      	ldr	r2, [pc, #684]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001dee:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001df2:	6093      	str	r3, [r2, #8]
 8001df4:	4ba9      	ldr	r3, [pc, #676]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001df6:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001e00:	49a6      	ldr	r1, [pc, #664]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e02:	4313      	orrs	r3, r2
 8001e04:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0310 	and.w	r3, r3, #16
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d010      	beq.n	8001e34 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001e12:	4ba2      	ldr	r3, [pc, #648]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e14:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001e18:	4aa0      	ldr	r2, [pc, #640]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e1a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001e1e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001e22:	4b9e      	ldr	r3, [pc, #632]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e24:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e2c:	499b      	ldr	r1, [pc, #620]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d00a      	beq.n	8001e56 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001e40:	4b96      	ldr	r3, [pc, #600]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e46:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001e4e:	4993      	ldr	r1, [pc, #588]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e50:	4313      	orrs	r3, r2
 8001e52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d00a      	beq.n	8001e78 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001e62:	4b8e      	ldr	r3, [pc, #568]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e68:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001e70:	498a      	ldr	r1, [pc, #552]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d00a      	beq.n	8001e9a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001e84:	4b85      	ldr	r3, [pc, #532]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001e8a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001e92:	4982      	ldr	r1, [pc, #520]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d00a      	beq.n	8001ebc <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8001ea6:	4b7d      	ldr	r3, [pc, #500]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ea8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001eac:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eb4:	4979      	ldr	r1, [pc, #484]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001eb6:	4313      	orrs	r3, r2
 8001eb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d00a      	beq.n	8001ede <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001ec8:	4b74      	ldr	r3, [pc, #464]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001eca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ece:	f023 0203 	bic.w	r2, r3, #3
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ed6:	4971      	ldr	r1, [pc, #452]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ed8:	4313      	orrs	r3, r2
 8001eda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d00a      	beq.n	8001f00 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001eea:	4b6c      	ldr	r3, [pc, #432]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ef0:	f023 020c 	bic.w	r2, r3, #12
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ef8:	4968      	ldr	r1, [pc, #416]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001efa:	4313      	orrs	r3, r2
 8001efc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d00a      	beq.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8001f0c:	4b63      	ldr	r3, [pc, #396]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f12:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1a:	4960      	ldr	r1, [pc, #384]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d00a      	beq.n	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8001f2e:	4b5b      	ldr	r3, [pc, #364]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f34:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001f3c:	4957      	ldr	r1, [pc, #348]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d00a      	beq.n	8001f66 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8001f50:	4b52      	ldr	r3, [pc, #328]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f56:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f5e:	494f      	ldr	r1, [pc, #316]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f60:	4313      	orrs	r3, r2
 8001f62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d00a      	beq.n	8001f88 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8001f72:	4b4a      	ldr	r3, [pc, #296]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f78:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f80:	4946      	ldr	r1, [pc, #280]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d00a      	beq.n	8001faa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8001f94:	4b41      	ldr	r3, [pc, #260]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001f96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001f9a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001fa2:	493e      	ldr	r1, [pc, #248]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fa4:	4313      	orrs	r3, r2
 8001fa6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d00a      	beq.n	8001fcc <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8001fb6:	4b39      	ldr	r3, [pc, #228]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fbc:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001fc4:	4935      	ldr	r1, [pc, #212]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d00a      	beq.n	8001fee <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001fd8:	4b30      	ldr	r3, [pc, #192]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001fde:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8001fe6:	492d      	ldr	r1, [pc, #180]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d011      	beq.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001ffa:	4b28      	ldr	r3, [pc, #160]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8001ffc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002000:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002008:	4924      	ldr	r1, [pc, #144]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800200a:	4313      	orrs	r3, r2
 800200c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002014:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002018:	d101      	bne.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800201a:	2301      	movs	r3, #1
 800201c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d001      	beq.n	800202e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800202a:	2301      	movs	r3, #1
 800202c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002036:	2b00      	cmp	r3, #0
 8002038:	d00a      	beq.n	8002050 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800203a:	4b18      	ldr	r3, [pc, #96]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800203c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002040:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002048:	4914      	ldr	r1, [pc, #80]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800204a:	4313      	orrs	r3, r2
 800204c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d00b      	beq.n	8002074 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800205c:	4b0f      	ldr	r3, [pc, #60]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800205e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002062:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800206c:	490b      	ldr	r1, [pc, #44]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800206e:	4313      	orrs	r3, r2
 8002070:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d00f      	beq.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002080:	4b06      	ldr	r3, [pc, #24]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002082:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002086:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002090:	4902      	ldr	r1, [pc, #8]	@ (800209c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002092:	4313      	orrs	r3, r2
 8002094:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002098:	e002      	b.n	80020a0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 800209a:	bf00      	nop
 800209c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d00b      	beq.n	80020c4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80020ac:	4b8a      	ldr	r3, [pc, #552]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020b2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020bc:	4986      	ldr	r1, [pc, #536]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020be:	4313      	orrs	r3, r2
 80020c0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d00b      	beq.n	80020e8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80020d0:	4b81      	ldr	r3, [pc, #516]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020d6:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80020e0:	497d      	ldr	r1, [pc, #500]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020e2:	4313      	orrs	r3, r2
 80020e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d006      	beq.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	f000 80d6 	beq.w	80022a8 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80020fc:	4b76      	ldr	r3, [pc, #472]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4a75      	ldr	r2, [pc, #468]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002102:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002106:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002108:	f7fe fdd6 	bl	8000cb8 <HAL_GetTick>
 800210c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002110:	f7fe fdd2 	bl	8000cb8 <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b64      	cmp	r3, #100	@ 0x64
 800211c:	d901      	bls.n	8002122 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e195      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002122:	4b6d      	ldr	r3, [pc, #436]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1f0      	bne.n	8002110 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b00      	cmp	r3, #0
 8002138:	d021      	beq.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x572>
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800213e:	2b00      	cmp	r3, #0
 8002140:	d11d      	bne.n	800217e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002142:	4b65      	ldr	r3, [pc, #404]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002144:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002148:	0c1b      	lsrs	r3, r3, #16
 800214a:	f003 0303 	and.w	r3, r3, #3
 800214e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002150:	4b61      	ldr	r3, [pc, #388]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002152:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002156:	0e1b      	lsrs	r3, r3, #24
 8002158:	f003 030f 	and.w	r3, r3, #15
 800215c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	019a      	lsls	r2, r3, #6
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	041b      	lsls	r3, r3, #16
 8002168:	431a      	orrs	r2, r3
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	061b      	lsls	r3, r3, #24
 800216e:	431a      	orrs	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	689b      	ldr	r3, [r3, #8]
 8002174:	071b      	lsls	r3, r3, #28
 8002176:	4958      	ldr	r1, [pc, #352]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002178:	4313      	orrs	r3, r2
 800217a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002186:	2b00      	cmp	r3, #0
 8002188:	d004      	beq.n	8002194 <HAL_RCCEx_PeriphCLKConfig+0x588>
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800218e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002192:	d00a      	beq.n	80021aa <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800219c:	2b00      	cmp	r3, #0
 800219e:	d02e      	beq.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80021a8:	d129      	bne.n	80021fe <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80021aa:	4b4b      	ldr	r3, [pc, #300]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021b0:	0c1b      	lsrs	r3, r3, #16
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80021b8:	4b47      	ldr	r3, [pc, #284]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021ba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021be:	0f1b      	lsrs	r3, r3, #28
 80021c0:	f003 0307 	and.w	r3, r3, #7
 80021c4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	019a      	lsls	r2, r3, #6
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	041b      	lsls	r3, r3, #16
 80021d0:	431a      	orrs	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	68db      	ldr	r3, [r3, #12]
 80021d6:	061b      	lsls	r3, r3, #24
 80021d8:	431a      	orrs	r2, r3
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	071b      	lsls	r3, r3, #28
 80021de:	493e      	ldr	r1, [pc, #248]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021e0:	4313      	orrs	r3, r2
 80021e2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80021e6:	4b3c      	ldr	r3, [pc, #240]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80021ec:	f023 021f 	bic.w	r2, r3, #31
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f4:	3b01      	subs	r3, #1
 80021f6:	4938      	ldr	r1, [pc, #224]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80021f8:	4313      	orrs	r3, r2
 80021fa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002206:	2b00      	cmp	r3, #0
 8002208:	d01d      	beq.n	8002246 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800220a:	4b33      	ldr	r3, [pc, #204]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800220c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002210:	0e1b      	lsrs	r3, r3, #24
 8002212:	f003 030f 	and.w	r3, r3, #15
 8002216:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002218:	4b2f      	ldr	r3, [pc, #188]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800221a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800221e:	0f1b      	lsrs	r3, r3, #28
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	685b      	ldr	r3, [r3, #4]
 800222a:	019a      	lsls	r2, r3, #6
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	691b      	ldr	r3, [r3, #16]
 8002230:	041b      	lsls	r3, r3, #16
 8002232:	431a      	orrs	r2, r3
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	061b      	lsls	r3, r3, #24
 8002238:	431a      	orrs	r2, r3
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	071b      	lsls	r3, r3, #28
 800223e:	4926      	ldr	r1, [pc, #152]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002240:	4313      	orrs	r3, r2
 8002242:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800224e:	2b00      	cmp	r3, #0
 8002250:	d011      	beq.n	8002276 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	019a      	lsls	r2, r3, #6
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	691b      	ldr	r3, [r3, #16]
 800225c:	041b      	lsls	r3, r3, #16
 800225e:	431a      	orrs	r2, r3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	061b      	lsls	r3, r3, #24
 8002266:	431a      	orrs	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	071b      	lsls	r3, r3, #28
 800226e:	491a      	ldr	r1, [pc, #104]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002270:	4313      	orrs	r3, r2
 8002272:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8002276:	4b18      	ldr	r3, [pc, #96]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a17      	ldr	r2, [pc, #92]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800227c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002280:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002282:	f7fe fd19 	bl	8000cb8 <HAL_GetTick>
 8002286:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8002288:	e008      	b.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800228a:	f7fe fd15 	bl	8000cb8 <HAL_GetTick>
 800228e:	4602      	mov	r2, r0
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b64      	cmp	r3, #100	@ 0x64
 8002296:	d901      	bls.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e0d8      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800229c:	4b0e      	ldr	r3, [pc, #56]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d0f0      	beq.n	800228a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80022a8:	69bb      	ldr	r3, [r7, #24]
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	f040 80ce 	bne.w	800244c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80022b0:	4b09      	ldr	r3, [pc, #36]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a08      	ldr	r2, [pc, #32]	@ (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80022b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80022ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80022bc:	f7fe fcfc 	bl	8000cb8 <HAL_GetTick>
 80022c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80022c2:	e00b      	b.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80022c4:	f7fe fcf8 	bl	8000cb8 <HAL_GetTick>
 80022c8:	4602      	mov	r2, r0
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	1ad3      	subs	r3, r2, r3
 80022ce:	2b64      	cmp	r3, #100	@ 0x64
 80022d0:	d904      	bls.n	80022dc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80022d2:	2303      	movs	r3, #3
 80022d4:	e0bb      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80022d6:	bf00      	nop
 80022d8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80022dc:	4b5e      	ldr	r3, [pc, #376]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80022e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80022e8:	d0ec      	beq.n	80022c4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d003      	beq.n	80022fe <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d009      	beq.n	8002312 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8002306:	2b00      	cmp	r3, #0
 8002308:	d02e      	beq.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800230e:	2b00      	cmp	r3, #0
 8002310:	d12a      	bne.n	8002368 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8002312:	4b51      	ldr	r3, [pc, #324]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002314:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002318:	0c1b      	lsrs	r3, r3, #16
 800231a:	f003 0303 	and.w	r3, r3, #3
 800231e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8002320:	4b4d      	ldr	r3, [pc, #308]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002326:	0f1b      	lsrs	r3, r3, #28
 8002328:	f003 0307 	and.w	r3, r3, #7
 800232c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	695b      	ldr	r3, [r3, #20]
 8002332:	019a      	lsls	r2, r3, #6
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	041b      	lsls	r3, r3, #16
 8002338:	431a      	orrs	r2, r3
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	699b      	ldr	r3, [r3, #24]
 800233e:	061b      	lsls	r3, r3, #24
 8002340:	431a      	orrs	r2, r3
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	071b      	lsls	r3, r3, #28
 8002346:	4944      	ldr	r1, [pc, #272]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002348:	4313      	orrs	r3, r2
 800234a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800234e:	4b42      	ldr	r3, [pc, #264]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002350:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002354:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235c:	3b01      	subs	r3, #1
 800235e:	021b      	lsls	r3, r3, #8
 8002360:	493d      	ldr	r1, [pc, #244]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002362:	4313      	orrs	r3, r2
 8002364:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002370:	2b00      	cmp	r3, #0
 8002372:	d022      	beq.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002378:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800237c:	d11d      	bne.n	80023ba <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800237e:	4b36      	ldr	r3, [pc, #216]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002380:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002384:	0e1b      	lsrs	r3, r3, #24
 8002386:	f003 030f 	and.w	r3, r3, #15
 800238a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800238c:	4b32      	ldr	r3, [pc, #200]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800238e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002392:	0f1b      	lsrs	r3, r3, #28
 8002394:	f003 0307 	and.w	r3, r3, #7
 8002398:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	695b      	ldr	r3, [r3, #20]
 800239e:	019a      	lsls	r2, r3, #6
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	6a1b      	ldr	r3, [r3, #32]
 80023a4:	041b      	lsls	r3, r3, #16
 80023a6:	431a      	orrs	r2, r3
 80023a8:	693b      	ldr	r3, [r7, #16]
 80023aa:	061b      	lsls	r3, r3, #24
 80023ac:	431a      	orrs	r2, r3
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	071b      	lsls	r3, r3, #28
 80023b2:	4929      	ldr	r1, [pc, #164]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80023b4:	4313      	orrs	r3, r2
 80023b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f003 0308 	and.w	r3, r3, #8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d028      	beq.n	8002418 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80023c6:	4b24      	ldr	r3, [pc, #144]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80023c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023cc:	0e1b      	lsrs	r3, r3, #24
 80023ce:	f003 030f 	and.w	r3, r3, #15
 80023d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80023d4:	4b20      	ldr	r3, [pc, #128]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80023d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023da:	0c1b      	lsrs	r3, r3, #16
 80023dc:	f003 0303 	and.w	r3, r3, #3
 80023e0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	695b      	ldr	r3, [r3, #20]
 80023e6:	019a      	lsls	r2, r3, #6
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	041b      	lsls	r3, r3, #16
 80023ec:	431a      	orrs	r2, r3
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	061b      	lsls	r3, r3, #24
 80023f2:	431a      	orrs	r2, r3
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	69db      	ldr	r3, [r3, #28]
 80023f8:	071b      	lsls	r3, r3, #28
 80023fa:	4917      	ldr	r1, [pc, #92]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80023fc:	4313      	orrs	r3, r2
 80023fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8002402:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002404:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002408:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002410:	4911      	ldr	r1, [pc, #68]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002412:	4313      	orrs	r3, r2
 8002414:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8002418:	4b0f      	ldr	r3, [pc, #60]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a0e      	ldr	r2, [pc, #56]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800241e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002422:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002424:	f7fe fc48 	bl	8000cb8 <HAL_GetTick>
 8002428:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800242a:	e008      	b.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800242c:	f7fe fc44 	bl	8000cb8 <HAL_GetTick>
 8002430:	4602      	mov	r2, r0
 8002432:	697b      	ldr	r3, [r7, #20]
 8002434:	1ad3      	subs	r3, r2, r3
 8002436:	2b64      	cmp	r3, #100	@ 0x64
 8002438:	d901      	bls.n	800243e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800243a:	2303      	movs	r3, #3
 800243c:	e007      	b.n	800244e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800243e:	4b06      	ldr	r3, [pc, #24]	@ (8002458 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002446:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800244a:	d1ef      	bne.n	800242c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3720      	adds	r7, #32
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40023800 	.word	0x40023800

0800245c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b082      	sub	sp, #8
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	2b00      	cmp	r3, #0
 8002468:	d101      	bne.n	800246e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e040      	b.n	80024f0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002472:	2b00      	cmp	r3, #0
 8002474:	d106      	bne.n	8002484 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7fe f9f4 	bl	800086c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2224      	movs	r2, #36	@ 0x24
 8002488:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f022 0201 	bic.w	r2, r2, #1
 8002498:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d002      	beq.n	80024a8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80024a2:	6878      	ldr	r0, [r7, #4]
 80024a4:	f000 fa8c 	bl	80029c0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80024a8:	6878      	ldr	r0, [r7, #4]
 80024aa:	f000 f825 	bl	80024f8 <UART_SetConfig>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b01      	cmp	r3, #1
 80024b2:	d101      	bne.n	80024b8 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80024b4:	2301      	movs	r3, #1
 80024b6:	e01b      	b.n	80024f0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	685a      	ldr	r2, [r3, #4]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80024c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	689a      	ldr	r2, [r3, #8]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80024d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	681a      	ldr	r2, [r3, #0]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f042 0201 	orr.w	r2, r2, #1
 80024e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80024e8:	6878      	ldr	r0, [r7, #4]
 80024ea:	f000 fb0b 	bl	8002b04 <UART_CheckIdleState>
 80024ee:	4603      	mov	r3, r0
}
 80024f0:	4618      	mov	r0, r3
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b088      	sub	sp, #32
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689a      	ldr	r2, [r3, #8]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	691b      	ldr	r3, [r3, #16]
 800250c:	431a      	orrs	r2, r3
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	695b      	ldr	r3, [r3, #20]
 8002512:	431a      	orrs	r2, r3
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	69db      	ldr	r3, [r3, #28]
 8002518:	4313      	orrs	r3, r2
 800251a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	4ba6      	ldr	r3, [pc, #664]	@ (80027bc <UART_SetConfig+0x2c4>)
 8002524:	4013      	ands	r3, r2
 8002526:	687a      	ldr	r2, [r7, #4]
 8002528:	6812      	ldr	r2, [r2, #0]
 800252a:	6979      	ldr	r1, [r7, #20]
 800252c:	430b      	orrs	r3, r1
 800252e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68da      	ldr	r2, [r3, #12]
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	430a      	orrs	r2, r1
 8002544:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	699b      	ldr	r3, [r3, #24]
 800254a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6a1b      	ldr	r3, [r3, #32]
 8002550:	697a      	ldr	r2, [r7, #20]
 8002552:	4313      	orrs	r3, r2
 8002554:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	697a      	ldr	r2, [r7, #20]
 8002566:	430a      	orrs	r2, r1
 8002568:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	4a94      	ldr	r2, [pc, #592]	@ (80027c0 <UART_SetConfig+0x2c8>)
 8002570:	4293      	cmp	r3, r2
 8002572:	d120      	bne.n	80025b6 <UART_SetConfig+0xbe>
 8002574:	4b93      	ldr	r3, [pc, #588]	@ (80027c4 <UART_SetConfig+0x2cc>)
 8002576:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800257a:	f003 0303 	and.w	r3, r3, #3
 800257e:	2b03      	cmp	r3, #3
 8002580:	d816      	bhi.n	80025b0 <UART_SetConfig+0xb8>
 8002582:	a201      	add	r2, pc, #4	@ (adr r2, 8002588 <UART_SetConfig+0x90>)
 8002584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002588:	08002599 	.word	0x08002599
 800258c:	080025a5 	.word	0x080025a5
 8002590:	0800259f 	.word	0x0800259f
 8002594:	080025ab 	.word	0x080025ab
 8002598:	2301      	movs	r3, #1
 800259a:	77fb      	strb	r3, [r7, #31]
 800259c:	e150      	b.n	8002840 <UART_SetConfig+0x348>
 800259e:	2302      	movs	r3, #2
 80025a0:	77fb      	strb	r3, [r7, #31]
 80025a2:	e14d      	b.n	8002840 <UART_SetConfig+0x348>
 80025a4:	2304      	movs	r3, #4
 80025a6:	77fb      	strb	r3, [r7, #31]
 80025a8:	e14a      	b.n	8002840 <UART_SetConfig+0x348>
 80025aa:	2308      	movs	r3, #8
 80025ac:	77fb      	strb	r3, [r7, #31]
 80025ae:	e147      	b.n	8002840 <UART_SetConfig+0x348>
 80025b0:	2310      	movs	r3, #16
 80025b2:	77fb      	strb	r3, [r7, #31]
 80025b4:	e144      	b.n	8002840 <UART_SetConfig+0x348>
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a83      	ldr	r2, [pc, #524]	@ (80027c8 <UART_SetConfig+0x2d0>)
 80025bc:	4293      	cmp	r3, r2
 80025be:	d132      	bne.n	8002626 <UART_SetConfig+0x12e>
 80025c0:	4b80      	ldr	r3, [pc, #512]	@ (80027c4 <UART_SetConfig+0x2cc>)
 80025c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80025c6:	f003 030c 	and.w	r3, r3, #12
 80025ca:	2b0c      	cmp	r3, #12
 80025cc:	d828      	bhi.n	8002620 <UART_SetConfig+0x128>
 80025ce:	a201      	add	r2, pc, #4	@ (adr r2, 80025d4 <UART_SetConfig+0xdc>)
 80025d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025d4:	08002609 	.word	0x08002609
 80025d8:	08002621 	.word	0x08002621
 80025dc:	08002621 	.word	0x08002621
 80025e0:	08002621 	.word	0x08002621
 80025e4:	08002615 	.word	0x08002615
 80025e8:	08002621 	.word	0x08002621
 80025ec:	08002621 	.word	0x08002621
 80025f0:	08002621 	.word	0x08002621
 80025f4:	0800260f 	.word	0x0800260f
 80025f8:	08002621 	.word	0x08002621
 80025fc:	08002621 	.word	0x08002621
 8002600:	08002621 	.word	0x08002621
 8002604:	0800261b 	.word	0x0800261b
 8002608:	2300      	movs	r3, #0
 800260a:	77fb      	strb	r3, [r7, #31]
 800260c:	e118      	b.n	8002840 <UART_SetConfig+0x348>
 800260e:	2302      	movs	r3, #2
 8002610:	77fb      	strb	r3, [r7, #31]
 8002612:	e115      	b.n	8002840 <UART_SetConfig+0x348>
 8002614:	2304      	movs	r3, #4
 8002616:	77fb      	strb	r3, [r7, #31]
 8002618:	e112      	b.n	8002840 <UART_SetConfig+0x348>
 800261a:	2308      	movs	r3, #8
 800261c:	77fb      	strb	r3, [r7, #31]
 800261e:	e10f      	b.n	8002840 <UART_SetConfig+0x348>
 8002620:	2310      	movs	r3, #16
 8002622:	77fb      	strb	r3, [r7, #31]
 8002624:	e10c      	b.n	8002840 <UART_SetConfig+0x348>
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a68      	ldr	r2, [pc, #416]	@ (80027cc <UART_SetConfig+0x2d4>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d120      	bne.n	8002672 <UART_SetConfig+0x17a>
 8002630:	4b64      	ldr	r3, [pc, #400]	@ (80027c4 <UART_SetConfig+0x2cc>)
 8002632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002636:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800263a:	2b30      	cmp	r3, #48	@ 0x30
 800263c:	d013      	beq.n	8002666 <UART_SetConfig+0x16e>
 800263e:	2b30      	cmp	r3, #48	@ 0x30
 8002640:	d814      	bhi.n	800266c <UART_SetConfig+0x174>
 8002642:	2b20      	cmp	r3, #32
 8002644:	d009      	beq.n	800265a <UART_SetConfig+0x162>
 8002646:	2b20      	cmp	r3, #32
 8002648:	d810      	bhi.n	800266c <UART_SetConfig+0x174>
 800264a:	2b00      	cmp	r3, #0
 800264c:	d002      	beq.n	8002654 <UART_SetConfig+0x15c>
 800264e:	2b10      	cmp	r3, #16
 8002650:	d006      	beq.n	8002660 <UART_SetConfig+0x168>
 8002652:	e00b      	b.n	800266c <UART_SetConfig+0x174>
 8002654:	2300      	movs	r3, #0
 8002656:	77fb      	strb	r3, [r7, #31]
 8002658:	e0f2      	b.n	8002840 <UART_SetConfig+0x348>
 800265a:	2302      	movs	r3, #2
 800265c:	77fb      	strb	r3, [r7, #31]
 800265e:	e0ef      	b.n	8002840 <UART_SetConfig+0x348>
 8002660:	2304      	movs	r3, #4
 8002662:	77fb      	strb	r3, [r7, #31]
 8002664:	e0ec      	b.n	8002840 <UART_SetConfig+0x348>
 8002666:	2308      	movs	r3, #8
 8002668:	77fb      	strb	r3, [r7, #31]
 800266a:	e0e9      	b.n	8002840 <UART_SetConfig+0x348>
 800266c:	2310      	movs	r3, #16
 800266e:	77fb      	strb	r3, [r7, #31]
 8002670:	e0e6      	b.n	8002840 <UART_SetConfig+0x348>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4a56      	ldr	r2, [pc, #344]	@ (80027d0 <UART_SetConfig+0x2d8>)
 8002678:	4293      	cmp	r3, r2
 800267a:	d120      	bne.n	80026be <UART_SetConfig+0x1c6>
 800267c:	4b51      	ldr	r3, [pc, #324]	@ (80027c4 <UART_SetConfig+0x2cc>)
 800267e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002682:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8002686:	2bc0      	cmp	r3, #192	@ 0xc0
 8002688:	d013      	beq.n	80026b2 <UART_SetConfig+0x1ba>
 800268a:	2bc0      	cmp	r3, #192	@ 0xc0
 800268c:	d814      	bhi.n	80026b8 <UART_SetConfig+0x1c0>
 800268e:	2b80      	cmp	r3, #128	@ 0x80
 8002690:	d009      	beq.n	80026a6 <UART_SetConfig+0x1ae>
 8002692:	2b80      	cmp	r3, #128	@ 0x80
 8002694:	d810      	bhi.n	80026b8 <UART_SetConfig+0x1c0>
 8002696:	2b00      	cmp	r3, #0
 8002698:	d002      	beq.n	80026a0 <UART_SetConfig+0x1a8>
 800269a:	2b40      	cmp	r3, #64	@ 0x40
 800269c:	d006      	beq.n	80026ac <UART_SetConfig+0x1b4>
 800269e:	e00b      	b.n	80026b8 <UART_SetConfig+0x1c0>
 80026a0:	2300      	movs	r3, #0
 80026a2:	77fb      	strb	r3, [r7, #31]
 80026a4:	e0cc      	b.n	8002840 <UART_SetConfig+0x348>
 80026a6:	2302      	movs	r3, #2
 80026a8:	77fb      	strb	r3, [r7, #31]
 80026aa:	e0c9      	b.n	8002840 <UART_SetConfig+0x348>
 80026ac:	2304      	movs	r3, #4
 80026ae:	77fb      	strb	r3, [r7, #31]
 80026b0:	e0c6      	b.n	8002840 <UART_SetConfig+0x348>
 80026b2:	2308      	movs	r3, #8
 80026b4:	77fb      	strb	r3, [r7, #31]
 80026b6:	e0c3      	b.n	8002840 <UART_SetConfig+0x348>
 80026b8:	2310      	movs	r3, #16
 80026ba:	77fb      	strb	r3, [r7, #31]
 80026bc:	e0c0      	b.n	8002840 <UART_SetConfig+0x348>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	4a44      	ldr	r2, [pc, #272]	@ (80027d4 <UART_SetConfig+0x2dc>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d125      	bne.n	8002714 <UART_SetConfig+0x21c>
 80026c8:	4b3e      	ldr	r3, [pc, #248]	@ (80027c4 <UART_SetConfig+0x2cc>)
 80026ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80026ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80026d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80026d6:	d017      	beq.n	8002708 <UART_SetConfig+0x210>
 80026d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80026dc:	d817      	bhi.n	800270e <UART_SetConfig+0x216>
 80026de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026e2:	d00b      	beq.n	80026fc <UART_SetConfig+0x204>
 80026e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80026e8:	d811      	bhi.n	800270e <UART_SetConfig+0x216>
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d003      	beq.n	80026f6 <UART_SetConfig+0x1fe>
 80026ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80026f2:	d006      	beq.n	8002702 <UART_SetConfig+0x20a>
 80026f4:	e00b      	b.n	800270e <UART_SetConfig+0x216>
 80026f6:	2300      	movs	r3, #0
 80026f8:	77fb      	strb	r3, [r7, #31]
 80026fa:	e0a1      	b.n	8002840 <UART_SetConfig+0x348>
 80026fc:	2302      	movs	r3, #2
 80026fe:	77fb      	strb	r3, [r7, #31]
 8002700:	e09e      	b.n	8002840 <UART_SetConfig+0x348>
 8002702:	2304      	movs	r3, #4
 8002704:	77fb      	strb	r3, [r7, #31]
 8002706:	e09b      	b.n	8002840 <UART_SetConfig+0x348>
 8002708:	2308      	movs	r3, #8
 800270a:	77fb      	strb	r3, [r7, #31]
 800270c:	e098      	b.n	8002840 <UART_SetConfig+0x348>
 800270e:	2310      	movs	r3, #16
 8002710:	77fb      	strb	r3, [r7, #31]
 8002712:	e095      	b.n	8002840 <UART_SetConfig+0x348>
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a2f      	ldr	r2, [pc, #188]	@ (80027d8 <UART_SetConfig+0x2e0>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d125      	bne.n	800276a <UART_SetConfig+0x272>
 800271e:	4b29      	ldr	r3, [pc, #164]	@ (80027c4 <UART_SetConfig+0x2cc>)
 8002720:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002724:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002728:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800272c:	d017      	beq.n	800275e <UART_SetConfig+0x266>
 800272e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8002732:	d817      	bhi.n	8002764 <UART_SetConfig+0x26c>
 8002734:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002738:	d00b      	beq.n	8002752 <UART_SetConfig+0x25a>
 800273a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800273e:	d811      	bhi.n	8002764 <UART_SetConfig+0x26c>
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <UART_SetConfig+0x254>
 8002744:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002748:	d006      	beq.n	8002758 <UART_SetConfig+0x260>
 800274a:	e00b      	b.n	8002764 <UART_SetConfig+0x26c>
 800274c:	2301      	movs	r3, #1
 800274e:	77fb      	strb	r3, [r7, #31]
 8002750:	e076      	b.n	8002840 <UART_SetConfig+0x348>
 8002752:	2302      	movs	r3, #2
 8002754:	77fb      	strb	r3, [r7, #31]
 8002756:	e073      	b.n	8002840 <UART_SetConfig+0x348>
 8002758:	2304      	movs	r3, #4
 800275a:	77fb      	strb	r3, [r7, #31]
 800275c:	e070      	b.n	8002840 <UART_SetConfig+0x348>
 800275e:	2308      	movs	r3, #8
 8002760:	77fb      	strb	r3, [r7, #31]
 8002762:	e06d      	b.n	8002840 <UART_SetConfig+0x348>
 8002764:	2310      	movs	r3, #16
 8002766:	77fb      	strb	r3, [r7, #31]
 8002768:	e06a      	b.n	8002840 <UART_SetConfig+0x348>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a1b      	ldr	r2, [pc, #108]	@ (80027dc <UART_SetConfig+0x2e4>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d138      	bne.n	80027e6 <UART_SetConfig+0x2ee>
 8002774:	4b13      	ldr	r3, [pc, #76]	@ (80027c4 <UART_SetConfig+0x2cc>)
 8002776:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800277a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800277e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002782:	d017      	beq.n	80027b4 <UART_SetConfig+0x2bc>
 8002784:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8002788:	d82a      	bhi.n	80027e0 <UART_SetConfig+0x2e8>
 800278a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800278e:	d00b      	beq.n	80027a8 <UART_SetConfig+0x2b0>
 8002790:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002794:	d824      	bhi.n	80027e0 <UART_SetConfig+0x2e8>
 8002796:	2b00      	cmp	r3, #0
 8002798:	d003      	beq.n	80027a2 <UART_SetConfig+0x2aa>
 800279a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800279e:	d006      	beq.n	80027ae <UART_SetConfig+0x2b6>
 80027a0:	e01e      	b.n	80027e0 <UART_SetConfig+0x2e8>
 80027a2:	2300      	movs	r3, #0
 80027a4:	77fb      	strb	r3, [r7, #31]
 80027a6:	e04b      	b.n	8002840 <UART_SetConfig+0x348>
 80027a8:	2302      	movs	r3, #2
 80027aa:	77fb      	strb	r3, [r7, #31]
 80027ac:	e048      	b.n	8002840 <UART_SetConfig+0x348>
 80027ae:	2304      	movs	r3, #4
 80027b0:	77fb      	strb	r3, [r7, #31]
 80027b2:	e045      	b.n	8002840 <UART_SetConfig+0x348>
 80027b4:	2308      	movs	r3, #8
 80027b6:	77fb      	strb	r3, [r7, #31]
 80027b8:	e042      	b.n	8002840 <UART_SetConfig+0x348>
 80027ba:	bf00      	nop
 80027bc:	efff69f3 	.word	0xefff69f3
 80027c0:	40011000 	.word	0x40011000
 80027c4:	40023800 	.word	0x40023800
 80027c8:	40004400 	.word	0x40004400
 80027cc:	40004800 	.word	0x40004800
 80027d0:	40004c00 	.word	0x40004c00
 80027d4:	40005000 	.word	0x40005000
 80027d8:	40011400 	.word	0x40011400
 80027dc:	40007800 	.word	0x40007800
 80027e0:	2310      	movs	r3, #16
 80027e2:	77fb      	strb	r3, [r7, #31]
 80027e4:	e02c      	b.n	8002840 <UART_SetConfig+0x348>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4a72      	ldr	r2, [pc, #456]	@ (80029b4 <UART_SetConfig+0x4bc>)
 80027ec:	4293      	cmp	r3, r2
 80027ee:	d125      	bne.n	800283c <UART_SetConfig+0x344>
 80027f0:	4b71      	ldr	r3, [pc, #452]	@ (80029b8 <UART_SetConfig+0x4c0>)
 80027f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80027f6:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80027fa:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80027fe:	d017      	beq.n	8002830 <UART_SetConfig+0x338>
 8002800:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8002804:	d817      	bhi.n	8002836 <UART_SetConfig+0x33e>
 8002806:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800280a:	d00b      	beq.n	8002824 <UART_SetConfig+0x32c>
 800280c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002810:	d811      	bhi.n	8002836 <UART_SetConfig+0x33e>
 8002812:	2b00      	cmp	r3, #0
 8002814:	d003      	beq.n	800281e <UART_SetConfig+0x326>
 8002816:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800281a:	d006      	beq.n	800282a <UART_SetConfig+0x332>
 800281c:	e00b      	b.n	8002836 <UART_SetConfig+0x33e>
 800281e:	2300      	movs	r3, #0
 8002820:	77fb      	strb	r3, [r7, #31]
 8002822:	e00d      	b.n	8002840 <UART_SetConfig+0x348>
 8002824:	2302      	movs	r3, #2
 8002826:	77fb      	strb	r3, [r7, #31]
 8002828:	e00a      	b.n	8002840 <UART_SetConfig+0x348>
 800282a:	2304      	movs	r3, #4
 800282c:	77fb      	strb	r3, [r7, #31]
 800282e:	e007      	b.n	8002840 <UART_SetConfig+0x348>
 8002830:	2308      	movs	r3, #8
 8002832:	77fb      	strb	r3, [r7, #31]
 8002834:	e004      	b.n	8002840 <UART_SetConfig+0x348>
 8002836:	2310      	movs	r3, #16
 8002838:	77fb      	strb	r3, [r7, #31]
 800283a:	e001      	b.n	8002840 <UART_SetConfig+0x348>
 800283c:	2310      	movs	r3, #16
 800283e:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	69db      	ldr	r3, [r3, #28]
 8002844:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002848:	d15b      	bne.n	8002902 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 800284a:	7ffb      	ldrb	r3, [r7, #31]
 800284c:	2b08      	cmp	r3, #8
 800284e:	d828      	bhi.n	80028a2 <UART_SetConfig+0x3aa>
 8002850:	a201      	add	r2, pc, #4	@ (adr r2, 8002858 <UART_SetConfig+0x360>)
 8002852:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002856:	bf00      	nop
 8002858:	0800287d 	.word	0x0800287d
 800285c:	08002885 	.word	0x08002885
 8002860:	0800288d 	.word	0x0800288d
 8002864:	080028a3 	.word	0x080028a3
 8002868:	08002893 	.word	0x08002893
 800286c:	080028a3 	.word	0x080028a3
 8002870:	080028a3 	.word	0x080028a3
 8002874:	080028a3 	.word	0x080028a3
 8002878:	0800289b 	.word	0x0800289b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800287c:	f7ff f99e 	bl	8001bbc <HAL_RCC_GetPCLK1Freq>
 8002880:	61b8      	str	r0, [r7, #24]
        break;
 8002882:	e013      	b.n	80028ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002884:	f7ff f9ae 	bl	8001be4 <HAL_RCC_GetPCLK2Freq>
 8002888:	61b8      	str	r0, [r7, #24]
        break;
 800288a:	e00f      	b.n	80028ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800288c:	4b4b      	ldr	r3, [pc, #300]	@ (80029bc <UART_SetConfig+0x4c4>)
 800288e:	61bb      	str	r3, [r7, #24]
        break;
 8002890:	e00c      	b.n	80028ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002892:	f7ff f8c1 	bl	8001a18 <HAL_RCC_GetSysClockFreq>
 8002896:	61b8      	str	r0, [r7, #24]
        break;
 8002898:	e008      	b.n	80028ac <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800289a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800289e:	61bb      	str	r3, [r7, #24]
        break;
 80028a0:	e004      	b.n	80028ac <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 80028a2:	2300      	movs	r3, #0
 80028a4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80028a6:	2301      	movs	r3, #1
 80028a8:	77bb      	strb	r3, [r7, #30]
        break;
 80028aa:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d074      	beq.n	800299c <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80028b2:	69bb      	ldr	r3, [r7, #24]
 80028b4:	005a      	lsls	r2, r3, #1
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	085b      	lsrs	r3, r3, #1
 80028bc:	441a      	add	r2, r3
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685b      	ldr	r3, [r3, #4]
 80028c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028c6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80028c8:	693b      	ldr	r3, [r7, #16]
 80028ca:	2b0f      	cmp	r3, #15
 80028cc:	d916      	bls.n	80028fc <UART_SetConfig+0x404>
 80028ce:	693b      	ldr	r3, [r7, #16]
 80028d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028d4:	d212      	bcs.n	80028fc <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80028d6:	693b      	ldr	r3, [r7, #16]
 80028d8:	b29b      	uxth	r3, r3
 80028da:	f023 030f 	bic.w	r3, r3, #15
 80028de:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80028e0:	693b      	ldr	r3, [r7, #16]
 80028e2:	085b      	lsrs	r3, r3, #1
 80028e4:	b29b      	uxth	r3, r3
 80028e6:	f003 0307 	and.w	r3, r3, #7
 80028ea:	b29a      	uxth	r2, r3
 80028ec:	89fb      	ldrh	r3, [r7, #14]
 80028ee:	4313      	orrs	r3, r2
 80028f0:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	89fa      	ldrh	r2, [r7, #14]
 80028f8:	60da      	str	r2, [r3, #12]
 80028fa:	e04f      	b.n	800299c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	77bb      	strb	r3, [r7, #30]
 8002900:	e04c      	b.n	800299c <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002902:	7ffb      	ldrb	r3, [r7, #31]
 8002904:	2b08      	cmp	r3, #8
 8002906:	d828      	bhi.n	800295a <UART_SetConfig+0x462>
 8002908:	a201      	add	r2, pc, #4	@ (adr r2, 8002910 <UART_SetConfig+0x418>)
 800290a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800290e:	bf00      	nop
 8002910:	08002935 	.word	0x08002935
 8002914:	0800293d 	.word	0x0800293d
 8002918:	08002945 	.word	0x08002945
 800291c:	0800295b 	.word	0x0800295b
 8002920:	0800294b 	.word	0x0800294b
 8002924:	0800295b 	.word	0x0800295b
 8002928:	0800295b 	.word	0x0800295b
 800292c:	0800295b 	.word	0x0800295b
 8002930:	08002953 	.word	0x08002953
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002934:	f7ff f942 	bl	8001bbc <HAL_RCC_GetPCLK1Freq>
 8002938:	61b8      	str	r0, [r7, #24]
        break;
 800293a:	e013      	b.n	8002964 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800293c:	f7ff f952 	bl	8001be4 <HAL_RCC_GetPCLK2Freq>
 8002940:	61b8      	str	r0, [r7, #24]
        break;
 8002942:	e00f      	b.n	8002964 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002944:	4b1d      	ldr	r3, [pc, #116]	@ (80029bc <UART_SetConfig+0x4c4>)
 8002946:	61bb      	str	r3, [r7, #24]
        break;
 8002948:	e00c      	b.n	8002964 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800294a:	f7ff f865 	bl	8001a18 <HAL_RCC_GetSysClockFreq>
 800294e:	61b8      	str	r0, [r7, #24]
        break;
 8002950:	e008      	b.n	8002964 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002952:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002956:	61bb      	str	r3, [r7, #24]
        break;
 8002958:	e004      	b.n	8002964 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 800295a:	2300      	movs	r3, #0
 800295c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800295e:	2301      	movs	r3, #1
 8002960:	77bb      	strb	r3, [r7, #30]
        break;
 8002962:	bf00      	nop
    }

    if (pclk != 0U)
 8002964:	69bb      	ldr	r3, [r7, #24]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d018      	beq.n	800299c <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	085a      	lsrs	r2, r3, #1
 8002970:	69bb      	ldr	r3, [r7, #24]
 8002972:	441a      	add	r2, r3
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	fbb2 f3f3 	udiv	r3, r2, r3
 800297c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	2b0f      	cmp	r3, #15
 8002982:	d909      	bls.n	8002998 <UART_SetConfig+0x4a0>
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800298a:	d205      	bcs.n	8002998 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	b29a      	uxth	r2, r3
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	60da      	str	r2, [r3, #12]
 8002996:	e001      	b.n	800299c <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8002998:	2301      	movs	r3, #1
 800299a:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2200      	movs	r2, #0
 80029a0:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2200      	movs	r2, #0
 80029a6:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80029a8:	7fbb      	ldrb	r3, [r7, #30]
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	3720      	adds	r7, #32
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40007c00 	.word	0x40007c00
 80029b8:	40023800 	.word	0x40023800
 80029bc:	00f42400 	.word	0x00f42400

080029c0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80029c0:	b480      	push	{r7}
 80029c2:	b083      	sub	sp, #12
 80029c4:	af00      	add	r7, sp, #0
 80029c6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029cc:	f003 0308 	and.w	r3, r3, #8
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d00a      	beq.n	80029ea <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	430a      	orrs	r2, r1
 80029e8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00a      	beq.n	8002a0c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	685b      	ldr	r3, [r3, #4]
 80029fc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a10:	f003 0302 	and.w	r3, r3, #2
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d00a      	beq.n	8002a2e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	430a      	orrs	r2, r1
 8002a2c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a32:	f003 0304 	and.w	r3, r3, #4
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d00a      	beq.n	8002a50 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	685b      	ldr	r3, [r3, #4]
 8002a40:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a54:	f003 0310 	and.w	r3, r3, #16
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d00a      	beq.n	8002a72 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	689b      	ldr	r3, [r3, #8]
 8002a62:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	430a      	orrs	r2, r1
 8002a70:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a76:	f003 0320 	and.w	r3, r3, #32
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d00a      	beq.n	8002a94 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	430a      	orrs	r2, r1
 8002a92:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d01a      	beq.n	8002ad6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002abe:	d10a      	bne.n	8002ad6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	430a      	orrs	r2, r1
 8002ad4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d00a      	beq.n	8002af8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	430a      	orrs	r2, r1
 8002af6:	605a      	str	r2, [r3, #4]
  }
}
 8002af8:	bf00      	nop
 8002afa:	370c      	adds	r7, #12
 8002afc:	46bd      	mov	sp, r7
 8002afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b02:	4770      	bx	lr

08002b04 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b098      	sub	sp, #96	@ 0x60
 8002b08:	af02      	add	r7, sp, #8
 8002b0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2200      	movs	r2, #0
 8002b10:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002b14:	f7fe f8d0 	bl	8000cb8 <HAL_GetTick>
 8002b18:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 0308 	and.w	r3, r3, #8
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d12e      	bne.n	8002b86 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b28:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002b2c:	9300      	str	r3, [sp, #0]
 8002b2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b30:	2200      	movs	r2, #0
 8002b32:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	f000 f88c 	bl	8002c54 <UART_WaitOnFlagUntilTimeout>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d021      	beq.n	8002b86 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002b4a:	e853 3f00 	ldrex	r3, [r3]
 8002b4e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b52:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b56:	653b      	str	r3, [r7, #80]	@ 0x50
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002b60:	647b      	str	r3, [r7, #68]	@ 0x44
 8002b62:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002b64:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8002b66:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002b68:	e841 2300 	strex	r3, r2, [r1]
 8002b6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8002b6e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d1e6      	bne.n	8002b42 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2220      	movs	r2, #32
 8002b78:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002b82:	2303      	movs	r3, #3
 8002b84:	e062      	b.n	8002c4c <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	f003 0304 	and.w	r3, r3, #4
 8002b90:	2b04      	cmp	r3, #4
 8002b92:	d149      	bne.n	8002c28 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002b94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8002b98:	9300      	str	r3, [sp, #0]
 8002b9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8002ba2:	6878      	ldr	r0, [r7, #4]
 8002ba4:	f000 f856 	bl	8002c54 <UART_WaitOnFlagUntilTimeout>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d03c      	beq.n	8002c28 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb6:	e853 3f00 	ldrex	r3, [r3]
 8002bba:	623b      	str	r3, [r7, #32]
   return(result);
 8002bbc:	6a3b      	ldr	r3, [r7, #32]
 8002bbe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002bc2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	461a      	mov	r2, r3
 8002bca:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002bcc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002bce:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002bd0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002bd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002bd4:	e841 2300 	strex	r3, r2, [r1]
 8002bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002bda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d1e6      	bne.n	8002bae <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	3308      	adds	r3, #8
 8002be6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	e853 3f00 	ldrex	r3, [r3]
 8002bee:	60fb      	str	r3, [r7, #12]
   return(result);
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f023 0301 	bic.w	r3, r3, #1
 8002bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	3308      	adds	r3, #8
 8002bfe:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002c00:	61fa      	str	r2, [r7, #28]
 8002c02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c04:	69b9      	ldr	r1, [r7, #24]
 8002c06:	69fa      	ldr	r2, [r7, #28]
 8002c08:	e841 2300 	strex	r3, r2, [r1]
 8002c0c:	617b      	str	r3, [r7, #20]
   return(result);
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1e5      	bne.n	8002be0 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	2220      	movs	r2, #32
 8002c18:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2200      	movs	r2, #0
 8002c20:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002c24:	2303      	movs	r3, #3
 8002c26:	e011      	b.n	8002c4c <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2220      	movs	r2, #32
 8002c2c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2220      	movs	r2, #32
 8002c32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8002c4a:	2300      	movs	r3, #0
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3758      	adds	r7, #88	@ 0x58
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}

08002c54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b084      	sub	sp, #16
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	603b      	str	r3, [r7, #0]
 8002c60:	4613      	mov	r3, r2
 8002c62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002c64:	e04f      	b.n	8002d06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c66:	69bb      	ldr	r3, [r7, #24]
 8002c68:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002c6c:	d04b      	beq.n	8002d06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c6e:	f7fe f823 	bl	8000cb8 <HAL_GetTick>
 8002c72:	4602      	mov	r2, r0
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	1ad3      	subs	r3, r2, r3
 8002c78:	69ba      	ldr	r2, [r7, #24]
 8002c7a:	429a      	cmp	r2, r3
 8002c7c:	d302      	bcc.n	8002c84 <UART_WaitOnFlagUntilTimeout+0x30>
 8002c7e:	69bb      	ldr	r3, [r7, #24]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d101      	bne.n	8002c88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e04e      	b.n	8002d26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0304 	and.w	r3, r3, #4
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d037      	beq.n	8002d06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002c96:	68bb      	ldr	r3, [r7, #8]
 8002c98:	2b80      	cmp	r3, #128	@ 0x80
 8002c9a:	d034      	beq.n	8002d06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8002c9c:	68bb      	ldr	r3, [r7, #8]
 8002c9e:	2b40      	cmp	r3, #64	@ 0x40
 8002ca0:	d031      	beq.n	8002d06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	69db      	ldr	r3, [r3, #28]
 8002ca8:	f003 0308 	and.w	r3, r3, #8
 8002cac:	2b08      	cmp	r3, #8
 8002cae:	d110      	bne.n	8002cd2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2208      	movs	r2, #8
 8002cb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cb8:	68f8      	ldr	r0, [r7, #12]
 8002cba:	f000 f838 	bl	8002d2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2208      	movs	r2, #8
 8002cc2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e029      	b.n	8002d26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	69db      	ldr	r3, [r3, #28]
 8002cd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002ce0:	d111      	bne.n	8002d06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002cea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 f81e 	bl	8002d2e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2220      	movs	r2, #32
 8002cf6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8002d02:	2303      	movs	r3, #3
 8002d04:	e00f      	b.n	8002d26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	69da      	ldr	r2, [r3, #28]
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	4013      	ands	r3, r2
 8002d10:	68ba      	ldr	r2, [r7, #8]
 8002d12:	429a      	cmp	r2, r3
 8002d14:	bf0c      	ite	eq
 8002d16:	2301      	moveq	r3, #1
 8002d18:	2300      	movne	r3, #0
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	461a      	mov	r2, r3
 8002d1e:	79fb      	ldrb	r3, [r7, #7]
 8002d20:	429a      	cmp	r2, r3
 8002d22:	d0a0      	beq.n	8002c66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d24:	2300      	movs	r3, #0
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}

08002d2e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d2e:	b480      	push	{r7}
 8002d30:	b095      	sub	sp, #84	@ 0x54
 8002d32:	af00      	add	r7, sp, #0
 8002d34:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d3e:	e853 3f00 	ldrex	r3, [r3]
 8002d42:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d46:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	461a      	mov	r2, r3
 8002d52:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002d54:	643b      	str	r3, [r7, #64]	@ 0x40
 8002d56:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d58:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d5a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d5c:	e841 2300 	strex	r3, r2, [r1]
 8002d60:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d1e6      	bne.n	8002d36 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	3308      	adds	r3, #8
 8002d6e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d70:	6a3b      	ldr	r3, [r7, #32]
 8002d72:	e853 3f00 	ldrex	r3, [r3]
 8002d76:	61fb      	str	r3, [r7, #28]
   return(result);
 8002d78:	69fb      	ldr	r3, [r7, #28]
 8002d7a:	f023 0301 	bic.w	r3, r3, #1
 8002d7e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	3308      	adds	r3, #8
 8002d86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002d88:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002d8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d8c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002d8e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d90:	e841 2300 	strex	r3, r2, [r1]
 8002d94:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d1e5      	bne.n	8002d68 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002da0:	2b01      	cmp	r3, #1
 8002da2:	d118      	bne.n	8002dd6 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	e853 3f00 	ldrex	r3, [r3]
 8002db0:	60bb      	str	r3, [r7, #8]
   return(result);
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	f023 0310 	bic.w	r3, r3, #16
 8002db8:	647b      	str	r3, [r7, #68]	@ 0x44
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	461a      	mov	r2, r3
 8002dc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002dc2:	61bb      	str	r3, [r7, #24]
 8002dc4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dc6:	6979      	ldr	r1, [r7, #20]
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	e841 2300 	strex	r3, r2, [r1]
 8002dce:	613b      	str	r3, [r7, #16]
   return(result);
 8002dd0:	693b      	ldr	r3, [r7, #16]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d1e6      	bne.n	8002da4 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2220      	movs	r2, #32
 8002dda:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2200      	movs	r2, #0
 8002de8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8002dea:	bf00      	nop
 8002dec:	3754      	adds	r7, #84	@ 0x54
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
	...

08002df8 <malloc>:
 8002df8:	4b02      	ldr	r3, [pc, #8]	@ (8002e04 <malloc+0xc>)
 8002dfa:	4601      	mov	r1, r0
 8002dfc:	6818      	ldr	r0, [r3, #0]
 8002dfe:	f000 b825 	b.w	8002e4c <_malloc_r>
 8002e02:	bf00      	nop
 8002e04:	20000018 	.word	0x20000018

08002e08 <sbrk_aligned>:
 8002e08:	b570      	push	{r4, r5, r6, lr}
 8002e0a:	4e0f      	ldr	r6, [pc, #60]	@ (8002e48 <sbrk_aligned+0x40>)
 8002e0c:	460c      	mov	r4, r1
 8002e0e:	6831      	ldr	r1, [r6, #0]
 8002e10:	4605      	mov	r5, r0
 8002e12:	b911      	cbnz	r1, 8002e1a <sbrk_aligned+0x12>
 8002e14:	f000 fe22 	bl	8003a5c <_sbrk_r>
 8002e18:	6030      	str	r0, [r6, #0]
 8002e1a:	4621      	mov	r1, r4
 8002e1c:	4628      	mov	r0, r5
 8002e1e:	f000 fe1d 	bl	8003a5c <_sbrk_r>
 8002e22:	1c43      	adds	r3, r0, #1
 8002e24:	d103      	bne.n	8002e2e <sbrk_aligned+0x26>
 8002e26:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8002e2a:	4620      	mov	r0, r4
 8002e2c:	bd70      	pop	{r4, r5, r6, pc}
 8002e2e:	1cc4      	adds	r4, r0, #3
 8002e30:	f024 0403 	bic.w	r4, r4, #3
 8002e34:	42a0      	cmp	r0, r4
 8002e36:	d0f8      	beq.n	8002e2a <sbrk_aligned+0x22>
 8002e38:	1a21      	subs	r1, r4, r0
 8002e3a:	4628      	mov	r0, r5
 8002e3c:	f000 fe0e 	bl	8003a5c <_sbrk_r>
 8002e40:	3001      	adds	r0, #1
 8002e42:	d1f2      	bne.n	8002e2a <sbrk_aligned+0x22>
 8002e44:	e7ef      	b.n	8002e26 <sbrk_aligned+0x1e>
 8002e46:	bf00      	nop
 8002e48:	20000308 	.word	0x20000308

08002e4c <_malloc_r>:
 8002e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e50:	1ccd      	adds	r5, r1, #3
 8002e52:	f025 0503 	bic.w	r5, r5, #3
 8002e56:	3508      	adds	r5, #8
 8002e58:	2d0c      	cmp	r5, #12
 8002e5a:	bf38      	it	cc
 8002e5c:	250c      	movcc	r5, #12
 8002e5e:	2d00      	cmp	r5, #0
 8002e60:	4606      	mov	r6, r0
 8002e62:	db01      	blt.n	8002e68 <_malloc_r+0x1c>
 8002e64:	42a9      	cmp	r1, r5
 8002e66:	d904      	bls.n	8002e72 <_malloc_r+0x26>
 8002e68:	230c      	movs	r3, #12
 8002e6a:	6033      	str	r3, [r6, #0]
 8002e6c:	2000      	movs	r0, #0
 8002e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002e72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002f48 <_malloc_r+0xfc>
 8002e76:	f000 f869 	bl	8002f4c <__malloc_lock>
 8002e7a:	f8d8 3000 	ldr.w	r3, [r8]
 8002e7e:	461c      	mov	r4, r3
 8002e80:	bb44      	cbnz	r4, 8002ed4 <_malloc_r+0x88>
 8002e82:	4629      	mov	r1, r5
 8002e84:	4630      	mov	r0, r6
 8002e86:	f7ff ffbf 	bl	8002e08 <sbrk_aligned>
 8002e8a:	1c43      	adds	r3, r0, #1
 8002e8c:	4604      	mov	r4, r0
 8002e8e:	d158      	bne.n	8002f42 <_malloc_r+0xf6>
 8002e90:	f8d8 4000 	ldr.w	r4, [r8]
 8002e94:	4627      	mov	r7, r4
 8002e96:	2f00      	cmp	r7, #0
 8002e98:	d143      	bne.n	8002f22 <_malloc_r+0xd6>
 8002e9a:	2c00      	cmp	r4, #0
 8002e9c:	d04b      	beq.n	8002f36 <_malloc_r+0xea>
 8002e9e:	6823      	ldr	r3, [r4, #0]
 8002ea0:	4639      	mov	r1, r7
 8002ea2:	4630      	mov	r0, r6
 8002ea4:	eb04 0903 	add.w	r9, r4, r3
 8002ea8:	f000 fdd8 	bl	8003a5c <_sbrk_r>
 8002eac:	4581      	cmp	r9, r0
 8002eae:	d142      	bne.n	8002f36 <_malloc_r+0xea>
 8002eb0:	6821      	ldr	r1, [r4, #0]
 8002eb2:	1a6d      	subs	r5, r5, r1
 8002eb4:	4629      	mov	r1, r5
 8002eb6:	4630      	mov	r0, r6
 8002eb8:	f7ff ffa6 	bl	8002e08 <sbrk_aligned>
 8002ebc:	3001      	adds	r0, #1
 8002ebe:	d03a      	beq.n	8002f36 <_malloc_r+0xea>
 8002ec0:	6823      	ldr	r3, [r4, #0]
 8002ec2:	442b      	add	r3, r5
 8002ec4:	6023      	str	r3, [r4, #0]
 8002ec6:	f8d8 3000 	ldr.w	r3, [r8]
 8002eca:	685a      	ldr	r2, [r3, #4]
 8002ecc:	bb62      	cbnz	r2, 8002f28 <_malloc_r+0xdc>
 8002ece:	f8c8 7000 	str.w	r7, [r8]
 8002ed2:	e00f      	b.n	8002ef4 <_malloc_r+0xa8>
 8002ed4:	6822      	ldr	r2, [r4, #0]
 8002ed6:	1b52      	subs	r2, r2, r5
 8002ed8:	d420      	bmi.n	8002f1c <_malloc_r+0xd0>
 8002eda:	2a0b      	cmp	r2, #11
 8002edc:	d917      	bls.n	8002f0e <_malloc_r+0xc2>
 8002ede:	1961      	adds	r1, r4, r5
 8002ee0:	42a3      	cmp	r3, r4
 8002ee2:	6025      	str	r5, [r4, #0]
 8002ee4:	bf18      	it	ne
 8002ee6:	6059      	strne	r1, [r3, #4]
 8002ee8:	6863      	ldr	r3, [r4, #4]
 8002eea:	bf08      	it	eq
 8002eec:	f8c8 1000 	streq.w	r1, [r8]
 8002ef0:	5162      	str	r2, [r4, r5]
 8002ef2:	604b      	str	r3, [r1, #4]
 8002ef4:	4630      	mov	r0, r6
 8002ef6:	f000 f82f 	bl	8002f58 <__malloc_unlock>
 8002efa:	f104 000b 	add.w	r0, r4, #11
 8002efe:	1d23      	adds	r3, r4, #4
 8002f00:	f020 0007 	bic.w	r0, r0, #7
 8002f04:	1ac2      	subs	r2, r0, r3
 8002f06:	bf1c      	itt	ne
 8002f08:	1a1b      	subne	r3, r3, r0
 8002f0a:	50a3      	strne	r3, [r4, r2]
 8002f0c:	e7af      	b.n	8002e6e <_malloc_r+0x22>
 8002f0e:	6862      	ldr	r2, [r4, #4]
 8002f10:	42a3      	cmp	r3, r4
 8002f12:	bf0c      	ite	eq
 8002f14:	f8c8 2000 	streq.w	r2, [r8]
 8002f18:	605a      	strne	r2, [r3, #4]
 8002f1a:	e7eb      	b.n	8002ef4 <_malloc_r+0xa8>
 8002f1c:	4623      	mov	r3, r4
 8002f1e:	6864      	ldr	r4, [r4, #4]
 8002f20:	e7ae      	b.n	8002e80 <_malloc_r+0x34>
 8002f22:	463c      	mov	r4, r7
 8002f24:	687f      	ldr	r7, [r7, #4]
 8002f26:	e7b6      	b.n	8002e96 <_malloc_r+0x4a>
 8002f28:	461a      	mov	r2, r3
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	42a3      	cmp	r3, r4
 8002f2e:	d1fb      	bne.n	8002f28 <_malloc_r+0xdc>
 8002f30:	2300      	movs	r3, #0
 8002f32:	6053      	str	r3, [r2, #4]
 8002f34:	e7de      	b.n	8002ef4 <_malloc_r+0xa8>
 8002f36:	230c      	movs	r3, #12
 8002f38:	6033      	str	r3, [r6, #0]
 8002f3a:	4630      	mov	r0, r6
 8002f3c:	f000 f80c 	bl	8002f58 <__malloc_unlock>
 8002f40:	e794      	b.n	8002e6c <_malloc_r+0x20>
 8002f42:	6005      	str	r5, [r0, #0]
 8002f44:	e7d6      	b.n	8002ef4 <_malloc_r+0xa8>
 8002f46:	bf00      	nop
 8002f48:	2000030c 	.word	0x2000030c

08002f4c <__malloc_lock>:
 8002f4c:	4801      	ldr	r0, [pc, #4]	@ (8002f54 <__malloc_lock+0x8>)
 8002f4e:	f000 bdd2 	b.w	8003af6 <__retarget_lock_acquire_recursive>
 8002f52:	bf00      	nop
 8002f54:	20000450 	.word	0x20000450

08002f58 <__malloc_unlock>:
 8002f58:	4801      	ldr	r0, [pc, #4]	@ (8002f60 <__malloc_unlock+0x8>)
 8002f5a:	f000 bdcd 	b.w	8003af8 <__retarget_lock_release_recursive>
 8002f5e:	bf00      	nop
 8002f60:	20000450 	.word	0x20000450

08002f64 <__cvt>:
 8002f64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f66:	ed2d 8b02 	vpush	{d8}
 8002f6a:	eeb0 8b40 	vmov.f64	d8, d0
 8002f6e:	b085      	sub	sp, #20
 8002f70:	4617      	mov	r7, r2
 8002f72:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8002f74:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002f76:	ee18 2a90 	vmov	r2, s17
 8002f7a:	f025 0520 	bic.w	r5, r5, #32
 8002f7e:	2a00      	cmp	r2, #0
 8002f80:	bfb6      	itet	lt
 8002f82:	222d      	movlt	r2, #45	@ 0x2d
 8002f84:	2200      	movge	r2, #0
 8002f86:	eeb1 8b40 	vneglt.f64	d8, d0
 8002f8a:	2d46      	cmp	r5, #70	@ 0x46
 8002f8c:	460c      	mov	r4, r1
 8002f8e:	701a      	strb	r2, [r3, #0]
 8002f90:	d004      	beq.n	8002f9c <__cvt+0x38>
 8002f92:	2d45      	cmp	r5, #69	@ 0x45
 8002f94:	d100      	bne.n	8002f98 <__cvt+0x34>
 8002f96:	3401      	adds	r4, #1
 8002f98:	2102      	movs	r1, #2
 8002f9a:	e000      	b.n	8002f9e <__cvt+0x3a>
 8002f9c:	2103      	movs	r1, #3
 8002f9e:	ab03      	add	r3, sp, #12
 8002fa0:	9301      	str	r3, [sp, #4]
 8002fa2:	ab02      	add	r3, sp, #8
 8002fa4:	9300      	str	r3, [sp, #0]
 8002fa6:	4622      	mov	r2, r4
 8002fa8:	4633      	mov	r3, r6
 8002faa:	eeb0 0b48 	vmov.f64	d0, d8
 8002fae:	f000 fe3b 	bl	8003c28 <_dtoa_r>
 8002fb2:	2d47      	cmp	r5, #71	@ 0x47
 8002fb4:	d114      	bne.n	8002fe0 <__cvt+0x7c>
 8002fb6:	07fb      	lsls	r3, r7, #31
 8002fb8:	d50a      	bpl.n	8002fd0 <__cvt+0x6c>
 8002fba:	1902      	adds	r2, r0, r4
 8002fbc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8002fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fc4:	bf08      	it	eq
 8002fc6:	9203      	streq	r2, [sp, #12]
 8002fc8:	2130      	movs	r1, #48	@ 0x30
 8002fca:	9b03      	ldr	r3, [sp, #12]
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d319      	bcc.n	8003004 <__cvt+0xa0>
 8002fd0:	9b03      	ldr	r3, [sp, #12]
 8002fd2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002fd4:	1a1b      	subs	r3, r3, r0
 8002fd6:	6013      	str	r3, [r2, #0]
 8002fd8:	b005      	add	sp, #20
 8002fda:	ecbd 8b02 	vpop	{d8}
 8002fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fe0:	2d46      	cmp	r5, #70	@ 0x46
 8002fe2:	eb00 0204 	add.w	r2, r0, r4
 8002fe6:	d1e9      	bne.n	8002fbc <__cvt+0x58>
 8002fe8:	7803      	ldrb	r3, [r0, #0]
 8002fea:	2b30      	cmp	r3, #48	@ 0x30
 8002fec:	d107      	bne.n	8002ffe <__cvt+0x9a>
 8002fee:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8002ff2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ff6:	bf1c      	itt	ne
 8002ff8:	f1c4 0401 	rsbne	r4, r4, #1
 8002ffc:	6034      	strne	r4, [r6, #0]
 8002ffe:	6833      	ldr	r3, [r6, #0]
 8003000:	441a      	add	r2, r3
 8003002:	e7db      	b.n	8002fbc <__cvt+0x58>
 8003004:	1c5c      	adds	r4, r3, #1
 8003006:	9403      	str	r4, [sp, #12]
 8003008:	7019      	strb	r1, [r3, #0]
 800300a:	e7de      	b.n	8002fca <__cvt+0x66>

0800300c <__exponent>:
 800300c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800300e:	2900      	cmp	r1, #0
 8003010:	bfba      	itte	lt
 8003012:	4249      	neglt	r1, r1
 8003014:	232d      	movlt	r3, #45	@ 0x2d
 8003016:	232b      	movge	r3, #43	@ 0x2b
 8003018:	2909      	cmp	r1, #9
 800301a:	7002      	strb	r2, [r0, #0]
 800301c:	7043      	strb	r3, [r0, #1]
 800301e:	dd29      	ble.n	8003074 <__exponent+0x68>
 8003020:	f10d 0307 	add.w	r3, sp, #7
 8003024:	461d      	mov	r5, r3
 8003026:	270a      	movs	r7, #10
 8003028:	461a      	mov	r2, r3
 800302a:	fbb1 f6f7 	udiv	r6, r1, r7
 800302e:	fb07 1416 	mls	r4, r7, r6, r1
 8003032:	3430      	adds	r4, #48	@ 0x30
 8003034:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003038:	460c      	mov	r4, r1
 800303a:	2c63      	cmp	r4, #99	@ 0x63
 800303c:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8003040:	4631      	mov	r1, r6
 8003042:	dcf1      	bgt.n	8003028 <__exponent+0x1c>
 8003044:	3130      	adds	r1, #48	@ 0x30
 8003046:	1e94      	subs	r4, r2, #2
 8003048:	f803 1c01 	strb.w	r1, [r3, #-1]
 800304c:	1c41      	adds	r1, r0, #1
 800304e:	4623      	mov	r3, r4
 8003050:	42ab      	cmp	r3, r5
 8003052:	d30a      	bcc.n	800306a <__exponent+0x5e>
 8003054:	f10d 0309 	add.w	r3, sp, #9
 8003058:	1a9b      	subs	r3, r3, r2
 800305a:	42ac      	cmp	r4, r5
 800305c:	bf88      	it	hi
 800305e:	2300      	movhi	r3, #0
 8003060:	3302      	adds	r3, #2
 8003062:	4403      	add	r3, r0
 8003064:	1a18      	subs	r0, r3, r0
 8003066:	b003      	add	sp, #12
 8003068:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800306a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800306e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003072:	e7ed      	b.n	8003050 <__exponent+0x44>
 8003074:	2330      	movs	r3, #48	@ 0x30
 8003076:	3130      	adds	r1, #48	@ 0x30
 8003078:	7083      	strb	r3, [r0, #2]
 800307a:	70c1      	strb	r1, [r0, #3]
 800307c:	1d03      	adds	r3, r0, #4
 800307e:	e7f1      	b.n	8003064 <__exponent+0x58>

08003080 <_printf_float>:
 8003080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003084:	b08d      	sub	sp, #52	@ 0x34
 8003086:	460c      	mov	r4, r1
 8003088:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800308c:	4616      	mov	r6, r2
 800308e:	461f      	mov	r7, r3
 8003090:	4605      	mov	r5, r0
 8003092:	f000 fcab 	bl	80039ec <_localeconv_r>
 8003096:	f8d0 b000 	ldr.w	fp, [r0]
 800309a:	4658      	mov	r0, fp
 800309c:	f7fd f920 	bl	80002e0 <strlen>
 80030a0:	2300      	movs	r3, #0
 80030a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80030a4:	f8d8 3000 	ldr.w	r3, [r8]
 80030a8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80030ac:	6822      	ldr	r2, [r4, #0]
 80030ae:	9005      	str	r0, [sp, #20]
 80030b0:	3307      	adds	r3, #7
 80030b2:	f023 0307 	bic.w	r3, r3, #7
 80030b6:	f103 0108 	add.w	r1, r3, #8
 80030ba:	f8c8 1000 	str.w	r1, [r8]
 80030be:	ed93 0b00 	vldr	d0, [r3]
 80030c2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8003320 <_printf_float+0x2a0>
 80030c6:	eeb0 7bc0 	vabs.f64	d7, d0
 80030ca:	eeb4 7b46 	vcmp.f64	d7, d6
 80030ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030d2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 80030d6:	dd24      	ble.n	8003122 <_printf_float+0xa2>
 80030d8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80030dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030e0:	d502      	bpl.n	80030e8 <_printf_float+0x68>
 80030e2:	232d      	movs	r3, #45	@ 0x2d
 80030e4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80030e8:	498f      	ldr	r1, [pc, #572]	@ (8003328 <_printf_float+0x2a8>)
 80030ea:	4b90      	ldr	r3, [pc, #576]	@ (800332c <_printf_float+0x2ac>)
 80030ec:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 80030f0:	bf94      	ite	ls
 80030f2:	4688      	movls	r8, r1
 80030f4:	4698      	movhi	r8, r3
 80030f6:	f022 0204 	bic.w	r2, r2, #4
 80030fa:	2303      	movs	r3, #3
 80030fc:	6123      	str	r3, [r4, #16]
 80030fe:	6022      	str	r2, [r4, #0]
 8003100:	f04f 0a00 	mov.w	sl, #0
 8003104:	9700      	str	r7, [sp, #0]
 8003106:	4633      	mov	r3, r6
 8003108:	aa0b      	add	r2, sp, #44	@ 0x2c
 800310a:	4621      	mov	r1, r4
 800310c:	4628      	mov	r0, r5
 800310e:	f000 f9d1 	bl	80034b4 <_printf_common>
 8003112:	3001      	adds	r0, #1
 8003114:	f040 8089 	bne.w	800322a <_printf_float+0x1aa>
 8003118:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800311c:	b00d      	add	sp, #52	@ 0x34
 800311e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003122:	eeb4 0b40 	vcmp.f64	d0, d0
 8003126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800312a:	d709      	bvc.n	8003140 <_printf_float+0xc0>
 800312c:	ee10 3a90 	vmov	r3, s1
 8003130:	2b00      	cmp	r3, #0
 8003132:	bfbc      	itt	lt
 8003134:	232d      	movlt	r3, #45	@ 0x2d
 8003136:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800313a:	497d      	ldr	r1, [pc, #500]	@ (8003330 <_printf_float+0x2b0>)
 800313c:	4b7d      	ldr	r3, [pc, #500]	@ (8003334 <_printf_float+0x2b4>)
 800313e:	e7d5      	b.n	80030ec <_printf_float+0x6c>
 8003140:	6863      	ldr	r3, [r4, #4]
 8003142:	1c59      	adds	r1, r3, #1
 8003144:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8003148:	d139      	bne.n	80031be <_printf_float+0x13e>
 800314a:	2306      	movs	r3, #6
 800314c:	6063      	str	r3, [r4, #4]
 800314e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003152:	2300      	movs	r3, #0
 8003154:	6022      	str	r2, [r4, #0]
 8003156:	9303      	str	r3, [sp, #12]
 8003158:	ab0a      	add	r3, sp, #40	@ 0x28
 800315a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 800315e:	ab09      	add	r3, sp, #36	@ 0x24
 8003160:	9300      	str	r3, [sp, #0]
 8003162:	6861      	ldr	r1, [r4, #4]
 8003164:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003168:	4628      	mov	r0, r5
 800316a:	f7ff fefb 	bl	8002f64 <__cvt>
 800316e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003172:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003174:	4680      	mov	r8, r0
 8003176:	d129      	bne.n	80031cc <_printf_float+0x14c>
 8003178:	1cc8      	adds	r0, r1, #3
 800317a:	db02      	blt.n	8003182 <_printf_float+0x102>
 800317c:	6863      	ldr	r3, [r4, #4]
 800317e:	4299      	cmp	r1, r3
 8003180:	dd41      	ble.n	8003206 <_printf_float+0x186>
 8003182:	f1a9 0902 	sub.w	r9, r9, #2
 8003186:	fa5f f989 	uxtb.w	r9, r9
 800318a:	3901      	subs	r1, #1
 800318c:	464a      	mov	r2, r9
 800318e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003192:	9109      	str	r1, [sp, #36]	@ 0x24
 8003194:	f7ff ff3a 	bl	800300c <__exponent>
 8003198:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800319a:	1813      	adds	r3, r2, r0
 800319c:	2a01      	cmp	r2, #1
 800319e:	4682      	mov	sl, r0
 80031a0:	6123      	str	r3, [r4, #16]
 80031a2:	dc02      	bgt.n	80031aa <_printf_float+0x12a>
 80031a4:	6822      	ldr	r2, [r4, #0]
 80031a6:	07d2      	lsls	r2, r2, #31
 80031a8:	d501      	bpl.n	80031ae <_printf_float+0x12e>
 80031aa:	3301      	adds	r3, #1
 80031ac:	6123      	str	r3, [r4, #16]
 80031ae:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d0a6      	beq.n	8003104 <_printf_float+0x84>
 80031b6:	232d      	movs	r3, #45	@ 0x2d
 80031b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80031bc:	e7a2      	b.n	8003104 <_printf_float+0x84>
 80031be:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80031c2:	d1c4      	bne.n	800314e <_printf_float+0xce>
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d1c2      	bne.n	800314e <_printf_float+0xce>
 80031c8:	2301      	movs	r3, #1
 80031ca:	e7bf      	b.n	800314c <_printf_float+0xcc>
 80031cc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 80031d0:	d9db      	bls.n	800318a <_printf_float+0x10a>
 80031d2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 80031d6:	d118      	bne.n	800320a <_printf_float+0x18a>
 80031d8:	2900      	cmp	r1, #0
 80031da:	6863      	ldr	r3, [r4, #4]
 80031dc:	dd0b      	ble.n	80031f6 <_printf_float+0x176>
 80031de:	6121      	str	r1, [r4, #16]
 80031e0:	b913      	cbnz	r3, 80031e8 <_printf_float+0x168>
 80031e2:	6822      	ldr	r2, [r4, #0]
 80031e4:	07d0      	lsls	r0, r2, #31
 80031e6:	d502      	bpl.n	80031ee <_printf_float+0x16e>
 80031e8:	3301      	adds	r3, #1
 80031ea:	440b      	add	r3, r1
 80031ec:	6123      	str	r3, [r4, #16]
 80031ee:	65a1      	str	r1, [r4, #88]	@ 0x58
 80031f0:	f04f 0a00 	mov.w	sl, #0
 80031f4:	e7db      	b.n	80031ae <_printf_float+0x12e>
 80031f6:	b913      	cbnz	r3, 80031fe <_printf_float+0x17e>
 80031f8:	6822      	ldr	r2, [r4, #0]
 80031fa:	07d2      	lsls	r2, r2, #31
 80031fc:	d501      	bpl.n	8003202 <_printf_float+0x182>
 80031fe:	3302      	adds	r3, #2
 8003200:	e7f4      	b.n	80031ec <_printf_float+0x16c>
 8003202:	2301      	movs	r3, #1
 8003204:	e7f2      	b.n	80031ec <_printf_float+0x16c>
 8003206:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800320a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800320c:	4299      	cmp	r1, r3
 800320e:	db05      	blt.n	800321c <_printf_float+0x19c>
 8003210:	6823      	ldr	r3, [r4, #0]
 8003212:	6121      	str	r1, [r4, #16]
 8003214:	07d8      	lsls	r0, r3, #31
 8003216:	d5ea      	bpl.n	80031ee <_printf_float+0x16e>
 8003218:	1c4b      	adds	r3, r1, #1
 800321a:	e7e7      	b.n	80031ec <_printf_float+0x16c>
 800321c:	2900      	cmp	r1, #0
 800321e:	bfd4      	ite	le
 8003220:	f1c1 0202 	rsble	r2, r1, #2
 8003224:	2201      	movgt	r2, #1
 8003226:	4413      	add	r3, r2
 8003228:	e7e0      	b.n	80031ec <_printf_float+0x16c>
 800322a:	6823      	ldr	r3, [r4, #0]
 800322c:	055a      	lsls	r2, r3, #21
 800322e:	d407      	bmi.n	8003240 <_printf_float+0x1c0>
 8003230:	6923      	ldr	r3, [r4, #16]
 8003232:	4642      	mov	r2, r8
 8003234:	4631      	mov	r1, r6
 8003236:	4628      	mov	r0, r5
 8003238:	47b8      	blx	r7
 800323a:	3001      	adds	r0, #1
 800323c:	d12a      	bne.n	8003294 <_printf_float+0x214>
 800323e:	e76b      	b.n	8003118 <_printf_float+0x98>
 8003240:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8003244:	f240 80e0 	bls.w	8003408 <_printf_float+0x388>
 8003248:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800324c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8003250:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003254:	d133      	bne.n	80032be <_printf_float+0x23e>
 8003256:	4a38      	ldr	r2, [pc, #224]	@ (8003338 <_printf_float+0x2b8>)
 8003258:	2301      	movs	r3, #1
 800325a:	4631      	mov	r1, r6
 800325c:	4628      	mov	r0, r5
 800325e:	47b8      	blx	r7
 8003260:	3001      	adds	r0, #1
 8003262:	f43f af59 	beq.w	8003118 <_printf_float+0x98>
 8003266:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800326a:	4543      	cmp	r3, r8
 800326c:	db02      	blt.n	8003274 <_printf_float+0x1f4>
 800326e:	6823      	ldr	r3, [r4, #0]
 8003270:	07d8      	lsls	r0, r3, #31
 8003272:	d50f      	bpl.n	8003294 <_printf_float+0x214>
 8003274:	9b05      	ldr	r3, [sp, #20]
 8003276:	465a      	mov	r2, fp
 8003278:	4631      	mov	r1, r6
 800327a:	4628      	mov	r0, r5
 800327c:	47b8      	blx	r7
 800327e:	3001      	adds	r0, #1
 8003280:	f43f af4a 	beq.w	8003118 <_printf_float+0x98>
 8003284:	f04f 0900 	mov.w	r9, #0
 8003288:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800328c:	f104 0a1a 	add.w	sl, r4, #26
 8003290:	45c8      	cmp	r8, r9
 8003292:	dc09      	bgt.n	80032a8 <_printf_float+0x228>
 8003294:	6823      	ldr	r3, [r4, #0]
 8003296:	079b      	lsls	r3, r3, #30
 8003298:	f100 8107 	bmi.w	80034aa <_printf_float+0x42a>
 800329c:	68e0      	ldr	r0, [r4, #12]
 800329e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80032a0:	4298      	cmp	r0, r3
 80032a2:	bfb8      	it	lt
 80032a4:	4618      	movlt	r0, r3
 80032a6:	e739      	b.n	800311c <_printf_float+0x9c>
 80032a8:	2301      	movs	r3, #1
 80032aa:	4652      	mov	r2, sl
 80032ac:	4631      	mov	r1, r6
 80032ae:	4628      	mov	r0, r5
 80032b0:	47b8      	blx	r7
 80032b2:	3001      	adds	r0, #1
 80032b4:	f43f af30 	beq.w	8003118 <_printf_float+0x98>
 80032b8:	f109 0901 	add.w	r9, r9, #1
 80032bc:	e7e8      	b.n	8003290 <_printf_float+0x210>
 80032be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	dc3b      	bgt.n	800333c <_printf_float+0x2bc>
 80032c4:	4a1c      	ldr	r2, [pc, #112]	@ (8003338 <_printf_float+0x2b8>)
 80032c6:	2301      	movs	r3, #1
 80032c8:	4631      	mov	r1, r6
 80032ca:	4628      	mov	r0, r5
 80032cc:	47b8      	blx	r7
 80032ce:	3001      	adds	r0, #1
 80032d0:	f43f af22 	beq.w	8003118 <_printf_float+0x98>
 80032d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80032d8:	ea59 0303 	orrs.w	r3, r9, r3
 80032dc:	d102      	bne.n	80032e4 <_printf_float+0x264>
 80032de:	6823      	ldr	r3, [r4, #0]
 80032e0:	07d9      	lsls	r1, r3, #31
 80032e2:	d5d7      	bpl.n	8003294 <_printf_float+0x214>
 80032e4:	9b05      	ldr	r3, [sp, #20]
 80032e6:	465a      	mov	r2, fp
 80032e8:	4631      	mov	r1, r6
 80032ea:	4628      	mov	r0, r5
 80032ec:	47b8      	blx	r7
 80032ee:	3001      	adds	r0, #1
 80032f0:	f43f af12 	beq.w	8003118 <_printf_float+0x98>
 80032f4:	f04f 0a00 	mov.w	sl, #0
 80032f8:	f104 0b1a 	add.w	fp, r4, #26
 80032fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80032fe:	425b      	negs	r3, r3
 8003300:	4553      	cmp	r3, sl
 8003302:	dc01      	bgt.n	8003308 <_printf_float+0x288>
 8003304:	464b      	mov	r3, r9
 8003306:	e794      	b.n	8003232 <_printf_float+0x1b2>
 8003308:	2301      	movs	r3, #1
 800330a:	465a      	mov	r2, fp
 800330c:	4631      	mov	r1, r6
 800330e:	4628      	mov	r0, r5
 8003310:	47b8      	blx	r7
 8003312:	3001      	adds	r0, #1
 8003314:	f43f af00 	beq.w	8003118 <_printf_float+0x98>
 8003318:	f10a 0a01 	add.w	sl, sl, #1
 800331c:	e7ee      	b.n	80032fc <_printf_float+0x27c>
 800331e:	bf00      	nop
 8003320:	ffffffff 	.word	0xffffffff
 8003324:	7fefffff 	.word	0x7fefffff
 8003328:	08005608 	.word	0x08005608
 800332c:	0800560c 	.word	0x0800560c
 8003330:	08005610 	.word	0x08005610
 8003334:	08005614 	.word	0x08005614
 8003338:	08005618 	.word	0x08005618
 800333c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800333e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003342:	4553      	cmp	r3, sl
 8003344:	bfa8      	it	ge
 8003346:	4653      	movge	r3, sl
 8003348:	2b00      	cmp	r3, #0
 800334a:	4699      	mov	r9, r3
 800334c:	dc37      	bgt.n	80033be <_printf_float+0x33e>
 800334e:	2300      	movs	r3, #0
 8003350:	9307      	str	r3, [sp, #28]
 8003352:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003356:	f104 021a 	add.w	r2, r4, #26
 800335a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800335c:	9907      	ldr	r1, [sp, #28]
 800335e:	9306      	str	r3, [sp, #24]
 8003360:	eba3 0309 	sub.w	r3, r3, r9
 8003364:	428b      	cmp	r3, r1
 8003366:	dc31      	bgt.n	80033cc <_printf_float+0x34c>
 8003368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800336a:	459a      	cmp	sl, r3
 800336c:	dc3b      	bgt.n	80033e6 <_printf_float+0x366>
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	07da      	lsls	r2, r3, #31
 8003372:	d438      	bmi.n	80033e6 <_printf_float+0x366>
 8003374:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003376:	ebaa 0903 	sub.w	r9, sl, r3
 800337a:	9b06      	ldr	r3, [sp, #24]
 800337c:	ebaa 0303 	sub.w	r3, sl, r3
 8003380:	4599      	cmp	r9, r3
 8003382:	bfa8      	it	ge
 8003384:	4699      	movge	r9, r3
 8003386:	f1b9 0f00 	cmp.w	r9, #0
 800338a:	dc34      	bgt.n	80033f6 <_printf_float+0x376>
 800338c:	f04f 0800 	mov.w	r8, #0
 8003390:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003394:	f104 0b1a 	add.w	fp, r4, #26
 8003398:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800339a:	ebaa 0303 	sub.w	r3, sl, r3
 800339e:	eba3 0309 	sub.w	r3, r3, r9
 80033a2:	4543      	cmp	r3, r8
 80033a4:	f77f af76 	ble.w	8003294 <_printf_float+0x214>
 80033a8:	2301      	movs	r3, #1
 80033aa:	465a      	mov	r2, fp
 80033ac:	4631      	mov	r1, r6
 80033ae:	4628      	mov	r0, r5
 80033b0:	47b8      	blx	r7
 80033b2:	3001      	adds	r0, #1
 80033b4:	f43f aeb0 	beq.w	8003118 <_printf_float+0x98>
 80033b8:	f108 0801 	add.w	r8, r8, #1
 80033bc:	e7ec      	b.n	8003398 <_printf_float+0x318>
 80033be:	4642      	mov	r2, r8
 80033c0:	4631      	mov	r1, r6
 80033c2:	4628      	mov	r0, r5
 80033c4:	47b8      	blx	r7
 80033c6:	3001      	adds	r0, #1
 80033c8:	d1c1      	bne.n	800334e <_printf_float+0x2ce>
 80033ca:	e6a5      	b.n	8003118 <_printf_float+0x98>
 80033cc:	2301      	movs	r3, #1
 80033ce:	4631      	mov	r1, r6
 80033d0:	4628      	mov	r0, r5
 80033d2:	9206      	str	r2, [sp, #24]
 80033d4:	47b8      	blx	r7
 80033d6:	3001      	adds	r0, #1
 80033d8:	f43f ae9e 	beq.w	8003118 <_printf_float+0x98>
 80033dc:	9b07      	ldr	r3, [sp, #28]
 80033de:	9a06      	ldr	r2, [sp, #24]
 80033e0:	3301      	adds	r3, #1
 80033e2:	9307      	str	r3, [sp, #28]
 80033e4:	e7b9      	b.n	800335a <_printf_float+0x2da>
 80033e6:	9b05      	ldr	r3, [sp, #20]
 80033e8:	465a      	mov	r2, fp
 80033ea:	4631      	mov	r1, r6
 80033ec:	4628      	mov	r0, r5
 80033ee:	47b8      	blx	r7
 80033f0:	3001      	adds	r0, #1
 80033f2:	d1bf      	bne.n	8003374 <_printf_float+0x2f4>
 80033f4:	e690      	b.n	8003118 <_printf_float+0x98>
 80033f6:	9a06      	ldr	r2, [sp, #24]
 80033f8:	464b      	mov	r3, r9
 80033fa:	4442      	add	r2, r8
 80033fc:	4631      	mov	r1, r6
 80033fe:	4628      	mov	r0, r5
 8003400:	47b8      	blx	r7
 8003402:	3001      	adds	r0, #1
 8003404:	d1c2      	bne.n	800338c <_printf_float+0x30c>
 8003406:	e687      	b.n	8003118 <_printf_float+0x98>
 8003408:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800340c:	f1b9 0f01 	cmp.w	r9, #1
 8003410:	dc01      	bgt.n	8003416 <_printf_float+0x396>
 8003412:	07db      	lsls	r3, r3, #31
 8003414:	d536      	bpl.n	8003484 <_printf_float+0x404>
 8003416:	2301      	movs	r3, #1
 8003418:	4642      	mov	r2, r8
 800341a:	4631      	mov	r1, r6
 800341c:	4628      	mov	r0, r5
 800341e:	47b8      	blx	r7
 8003420:	3001      	adds	r0, #1
 8003422:	f43f ae79 	beq.w	8003118 <_printf_float+0x98>
 8003426:	9b05      	ldr	r3, [sp, #20]
 8003428:	465a      	mov	r2, fp
 800342a:	4631      	mov	r1, r6
 800342c:	4628      	mov	r0, r5
 800342e:	47b8      	blx	r7
 8003430:	3001      	adds	r0, #1
 8003432:	f43f ae71 	beq.w	8003118 <_printf_float+0x98>
 8003436:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800343a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800343e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003442:	f109 39ff 	add.w	r9, r9, #4294967295	@ 0xffffffff
 8003446:	d018      	beq.n	800347a <_printf_float+0x3fa>
 8003448:	464b      	mov	r3, r9
 800344a:	f108 0201 	add.w	r2, r8, #1
 800344e:	4631      	mov	r1, r6
 8003450:	4628      	mov	r0, r5
 8003452:	47b8      	blx	r7
 8003454:	3001      	adds	r0, #1
 8003456:	d10c      	bne.n	8003472 <_printf_float+0x3f2>
 8003458:	e65e      	b.n	8003118 <_printf_float+0x98>
 800345a:	2301      	movs	r3, #1
 800345c:	465a      	mov	r2, fp
 800345e:	4631      	mov	r1, r6
 8003460:	4628      	mov	r0, r5
 8003462:	47b8      	blx	r7
 8003464:	3001      	adds	r0, #1
 8003466:	f43f ae57 	beq.w	8003118 <_printf_float+0x98>
 800346a:	f108 0801 	add.w	r8, r8, #1
 800346e:	45c8      	cmp	r8, r9
 8003470:	dbf3      	blt.n	800345a <_printf_float+0x3da>
 8003472:	4653      	mov	r3, sl
 8003474:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003478:	e6dc      	b.n	8003234 <_printf_float+0x1b4>
 800347a:	f04f 0800 	mov.w	r8, #0
 800347e:	f104 0b1a 	add.w	fp, r4, #26
 8003482:	e7f4      	b.n	800346e <_printf_float+0x3ee>
 8003484:	2301      	movs	r3, #1
 8003486:	4642      	mov	r2, r8
 8003488:	e7e1      	b.n	800344e <_printf_float+0x3ce>
 800348a:	2301      	movs	r3, #1
 800348c:	464a      	mov	r2, r9
 800348e:	4631      	mov	r1, r6
 8003490:	4628      	mov	r0, r5
 8003492:	47b8      	blx	r7
 8003494:	3001      	adds	r0, #1
 8003496:	f43f ae3f 	beq.w	8003118 <_printf_float+0x98>
 800349a:	f108 0801 	add.w	r8, r8, #1
 800349e:	68e3      	ldr	r3, [r4, #12]
 80034a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80034a2:	1a5b      	subs	r3, r3, r1
 80034a4:	4543      	cmp	r3, r8
 80034a6:	dcf0      	bgt.n	800348a <_printf_float+0x40a>
 80034a8:	e6f8      	b.n	800329c <_printf_float+0x21c>
 80034aa:	f04f 0800 	mov.w	r8, #0
 80034ae:	f104 0919 	add.w	r9, r4, #25
 80034b2:	e7f4      	b.n	800349e <_printf_float+0x41e>

080034b4 <_printf_common>:
 80034b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034b8:	4616      	mov	r6, r2
 80034ba:	4698      	mov	r8, r3
 80034bc:	688a      	ldr	r2, [r1, #8]
 80034be:	690b      	ldr	r3, [r1, #16]
 80034c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80034c4:	4293      	cmp	r3, r2
 80034c6:	bfb8      	it	lt
 80034c8:	4613      	movlt	r3, r2
 80034ca:	6033      	str	r3, [r6, #0]
 80034cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80034d0:	4607      	mov	r7, r0
 80034d2:	460c      	mov	r4, r1
 80034d4:	b10a      	cbz	r2, 80034da <_printf_common+0x26>
 80034d6:	3301      	adds	r3, #1
 80034d8:	6033      	str	r3, [r6, #0]
 80034da:	6823      	ldr	r3, [r4, #0]
 80034dc:	0699      	lsls	r1, r3, #26
 80034de:	bf42      	ittt	mi
 80034e0:	6833      	ldrmi	r3, [r6, #0]
 80034e2:	3302      	addmi	r3, #2
 80034e4:	6033      	strmi	r3, [r6, #0]
 80034e6:	6825      	ldr	r5, [r4, #0]
 80034e8:	f015 0506 	ands.w	r5, r5, #6
 80034ec:	d106      	bne.n	80034fc <_printf_common+0x48>
 80034ee:	f104 0a19 	add.w	sl, r4, #25
 80034f2:	68e3      	ldr	r3, [r4, #12]
 80034f4:	6832      	ldr	r2, [r6, #0]
 80034f6:	1a9b      	subs	r3, r3, r2
 80034f8:	42ab      	cmp	r3, r5
 80034fa:	dc26      	bgt.n	800354a <_printf_common+0x96>
 80034fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003500:	6822      	ldr	r2, [r4, #0]
 8003502:	3b00      	subs	r3, #0
 8003504:	bf18      	it	ne
 8003506:	2301      	movne	r3, #1
 8003508:	0692      	lsls	r2, r2, #26
 800350a:	d42b      	bmi.n	8003564 <_printf_common+0xb0>
 800350c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003510:	4641      	mov	r1, r8
 8003512:	4638      	mov	r0, r7
 8003514:	47c8      	blx	r9
 8003516:	3001      	adds	r0, #1
 8003518:	d01e      	beq.n	8003558 <_printf_common+0xa4>
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	6922      	ldr	r2, [r4, #16]
 800351e:	f003 0306 	and.w	r3, r3, #6
 8003522:	2b04      	cmp	r3, #4
 8003524:	bf02      	ittt	eq
 8003526:	68e5      	ldreq	r5, [r4, #12]
 8003528:	6833      	ldreq	r3, [r6, #0]
 800352a:	1aed      	subeq	r5, r5, r3
 800352c:	68a3      	ldr	r3, [r4, #8]
 800352e:	bf0c      	ite	eq
 8003530:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003534:	2500      	movne	r5, #0
 8003536:	4293      	cmp	r3, r2
 8003538:	bfc4      	itt	gt
 800353a:	1a9b      	subgt	r3, r3, r2
 800353c:	18ed      	addgt	r5, r5, r3
 800353e:	2600      	movs	r6, #0
 8003540:	341a      	adds	r4, #26
 8003542:	42b5      	cmp	r5, r6
 8003544:	d11a      	bne.n	800357c <_printf_common+0xc8>
 8003546:	2000      	movs	r0, #0
 8003548:	e008      	b.n	800355c <_printf_common+0xa8>
 800354a:	2301      	movs	r3, #1
 800354c:	4652      	mov	r2, sl
 800354e:	4641      	mov	r1, r8
 8003550:	4638      	mov	r0, r7
 8003552:	47c8      	blx	r9
 8003554:	3001      	adds	r0, #1
 8003556:	d103      	bne.n	8003560 <_printf_common+0xac>
 8003558:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800355c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003560:	3501      	adds	r5, #1
 8003562:	e7c6      	b.n	80034f2 <_printf_common+0x3e>
 8003564:	18e1      	adds	r1, r4, r3
 8003566:	1c5a      	adds	r2, r3, #1
 8003568:	2030      	movs	r0, #48	@ 0x30
 800356a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800356e:	4422      	add	r2, r4
 8003570:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003574:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003578:	3302      	adds	r3, #2
 800357a:	e7c7      	b.n	800350c <_printf_common+0x58>
 800357c:	2301      	movs	r3, #1
 800357e:	4622      	mov	r2, r4
 8003580:	4641      	mov	r1, r8
 8003582:	4638      	mov	r0, r7
 8003584:	47c8      	blx	r9
 8003586:	3001      	adds	r0, #1
 8003588:	d0e6      	beq.n	8003558 <_printf_common+0xa4>
 800358a:	3601      	adds	r6, #1
 800358c:	e7d9      	b.n	8003542 <_printf_common+0x8e>
	...

08003590 <_printf_i>:
 8003590:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003594:	7e0f      	ldrb	r7, [r1, #24]
 8003596:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003598:	2f78      	cmp	r7, #120	@ 0x78
 800359a:	4691      	mov	r9, r2
 800359c:	4680      	mov	r8, r0
 800359e:	460c      	mov	r4, r1
 80035a0:	469a      	mov	sl, r3
 80035a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80035a6:	d807      	bhi.n	80035b8 <_printf_i+0x28>
 80035a8:	2f62      	cmp	r7, #98	@ 0x62
 80035aa:	d80a      	bhi.n	80035c2 <_printf_i+0x32>
 80035ac:	2f00      	cmp	r7, #0
 80035ae:	f000 80d2 	beq.w	8003756 <_printf_i+0x1c6>
 80035b2:	2f58      	cmp	r7, #88	@ 0x58
 80035b4:	f000 80b9 	beq.w	800372a <_printf_i+0x19a>
 80035b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80035bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80035c0:	e03a      	b.n	8003638 <_printf_i+0xa8>
 80035c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80035c6:	2b15      	cmp	r3, #21
 80035c8:	d8f6      	bhi.n	80035b8 <_printf_i+0x28>
 80035ca:	a101      	add	r1, pc, #4	@ (adr r1, 80035d0 <_printf_i+0x40>)
 80035cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80035d0:	08003629 	.word	0x08003629
 80035d4:	0800363d 	.word	0x0800363d
 80035d8:	080035b9 	.word	0x080035b9
 80035dc:	080035b9 	.word	0x080035b9
 80035e0:	080035b9 	.word	0x080035b9
 80035e4:	080035b9 	.word	0x080035b9
 80035e8:	0800363d 	.word	0x0800363d
 80035ec:	080035b9 	.word	0x080035b9
 80035f0:	080035b9 	.word	0x080035b9
 80035f4:	080035b9 	.word	0x080035b9
 80035f8:	080035b9 	.word	0x080035b9
 80035fc:	0800373d 	.word	0x0800373d
 8003600:	08003667 	.word	0x08003667
 8003604:	080036f7 	.word	0x080036f7
 8003608:	080035b9 	.word	0x080035b9
 800360c:	080035b9 	.word	0x080035b9
 8003610:	0800375f 	.word	0x0800375f
 8003614:	080035b9 	.word	0x080035b9
 8003618:	08003667 	.word	0x08003667
 800361c:	080035b9 	.word	0x080035b9
 8003620:	080035b9 	.word	0x080035b9
 8003624:	080036ff 	.word	0x080036ff
 8003628:	6833      	ldr	r3, [r6, #0]
 800362a:	1d1a      	adds	r2, r3, #4
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	6032      	str	r2, [r6, #0]
 8003630:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003634:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003638:	2301      	movs	r3, #1
 800363a:	e09d      	b.n	8003778 <_printf_i+0x1e8>
 800363c:	6833      	ldr	r3, [r6, #0]
 800363e:	6820      	ldr	r0, [r4, #0]
 8003640:	1d19      	adds	r1, r3, #4
 8003642:	6031      	str	r1, [r6, #0]
 8003644:	0606      	lsls	r6, r0, #24
 8003646:	d501      	bpl.n	800364c <_printf_i+0xbc>
 8003648:	681d      	ldr	r5, [r3, #0]
 800364a:	e003      	b.n	8003654 <_printf_i+0xc4>
 800364c:	0645      	lsls	r5, r0, #25
 800364e:	d5fb      	bpl.n	8003648 <_printf_i+0xb8>
 8003650:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003654:	2d00      	cmp	r5, #0
 8003656:	da03      	bge.n	8003660 <_printf_i+0xd0>
 8003658:	232d      	movs	r3, #45	@ 0x2d
 800365a:	426d      	negs	r5, r5
 800365c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003660:	4859      	ldr	r0, [pc, #356]	@ (80037c8 <_printf_i+0x238>)
 8003662:	230a      	movs	r3, #10
 8003664:	e011      	b.n	800368a <_printf_i+0xfa>
 8003666:	6821      	ldr	r1, [r4, #0]
 8003668:	6833      	ldr	r3, [r6, #0]
 800366a:	0608      	lsls	r0, r1, #24
 800366c:	f853 5b04 	ldr.w	r5, [r3], #4
 8003670:	d402      	bmi.n	8003678 <_printf_i+0xe8>
 8003672:	0649      	lsls	r1, r1, #25
 8003674:	bf48      	it	mi
 8003676:	b2ad      	uxthmi	r5, r5
 8003678:	2f6f      	cmp	r7, #111	@ 0x6f
 800367a:	4853      	ldr	r0, [pc, #332]	@ (80037c8 <_printf_i+0x238>)
 800367c:	6033      	str	r3, [r6, #0]
 800367e:	bf14      	ite	ne
 8003680:	230a      	movne	r3, #10
 8003682:	2308      	moveq	r3, #8
 8003684:	2100      	movs	r1, #0
 8003686:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800368a:	6866      	ldr	r6, [r4, #4]
 800368c:	60a6      	str	r6, [r4, #8]
 800368e:	2e00      	cmp	r6, #0
 8003690:	bfa2      	ittt	ge
 8003692:	6821      	ldrge	r1, [r4, #0]
 8003694:	f021 0104 	bicge.w	r1, r1, #4
 8003698:	6021      	strge	r1, [r4, #0]
 800369a:	b90d      	cbnz	r5, 80036a0 <_printf_i+0x110>
 800369c:	2e00      	cmp	r6, #0
 800369e:	d04b      	beq.n	8003738 <_printf_i+0x1a8>
 80036a0:	4616      	mov	r6, r2
 80036a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80036a6:	fb03 5711 	mls	r7, r3, r1, r5
 80036aa:	5dc7      	ldrb	r7, [r0, r7]
 80036ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80036b0:	462f      	mov	r7, r5
 80036b2:	42bb      	cmp	r3, r7
 80036b4:	460d      	mov	r5, r1
 80036b6:	d9f4      	bls.n	80036a2 <_printf_i+0x112>
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d10b      	bne.n	80036d4 <_printf_i+0x144>
 80036bc:	6823      	ldr	r3, [r4, #0]
 80036be:	07df      	lsls	r7, r3, #31
 80036c0:	d508      	bpl.n	80036d4 <_printf_i+0x144>
 80036c2:	6923      	ldr	r3, [r4, #16]
 80036c4:	6861      	ldr	r1, [r4, #4]
 80036c6:	4299      	cmp	r1, r3
 80036c8:	bfde      	ittt	le
 80036ca:	2330      	movle	r3, #48	@ 0x30
 80036cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036d0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80036d4:	1b92      	subs	r2, r2, r6
 80036d6:	6122      	str	r2, [r4, #16]
 80036d8:	f8cd a000 	str.w	sl, [sp]
 80036dc:	464b      	mov	r3, r9
 80036de:	aa03      	add	r2, sp, #12
 80036e0:	4621      	mov	r1, r4
 80036e2:	4640      	mov	r0, r8
 80036e4:	f7ff fee6 	bl	80034b4 <_printf_common>
 80036e8:	3001      	adds	r0, #1
 80036ea:	d14a      	bne.n	8003782 <_printf_i+0x1f2>
 80036ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80036f0:	b004      	add	sp, #16
 80036f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036f6:	6823      	ldr	r3, [r4, #0]
 80036f8:	f043 0320 	orr.w	r3, r3, #32
 80036fc:	6023      	str	r3, [r4, #0]
 80036fe:	4833      	ldr	r0, [pc, #204]	@ (80037cc <_printf_i+0x23c>)
 8003700:	2778      	movs	r7, #120	@ 0x78
 8003702:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003706:	6823      	ldr	r3, [r4, #0]
 8003708:	6831      	ldr	r1, [r6, #0]
 800370a:	061f      	lsls	r7, r3, #24
 800370c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003710:	d402      	bmi.n	8003718 <_printf_i+0x188>
 8003712:	065f      	lsls	r7, r3, #25
 8003714:	bf48      	it	mi
 8003716:	b2ad      	uxthmi	r5, r5
 8003718:	6031      	str	r1, [r6, #0]
 800371a:	07d9      	lsls	r1, r3, #31
 800371c:	bf44      	itt	mi
 800371e:	f043 0320 	orrmi.w	r3, r3, #32
 8003722:	6023      	strmi	r3, [r4, #0]
 8003724:	b11d      	cbz	r5, 800372e <_printf_i+0x19e>
 8003726:	2310      	movs	r3, #16
 8003728:	e7ac      	b.n	8003684 <_printf_i+0xf4>
 800372a:	4827      	ldr	r0, [pc, #156]	@ (80037c8 <_printf_i+0x238>)
 800372c:	e7e9      	b.n	8003702 <_printf_i+0x172>
 800372e:	6823      	ldr	r3, [r4, #0]
 8003730:	f023 0320 	bic.w	r3, r3, #32
 8003734:	6023      	str	r3, [r4, #0]
 8003736:	e7f6      	b.n	8003726 <_printf_i+0x196>
 8003738:	4616      	mov	r6, r2
 800373a:	e7bd      	b.n	80036b8 <_printf_i+0x128>
 800373c:	6833      	ldr	r3, [r6, #0]
 800373e:	6825      	ldr	r5, [r4, #0]
 8003740:	6961      	ldr	r1, [r4, #20]
 8003742:	1d18      	adds	r0, r3, #4
 8003744:	6030      	str	r0, [r6, #0]
 8003746:	062e      	lsls	r6, r5, #24
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	d501      	bpl.n	8003750 <_printf_i+0x1c0>
 800374c:	6019      	str	r1, [r3, #0]
 800374e:	e002      	b.n	8003756 <_printf_i+0x1c6>
 8003750:	0668      	lsls	r0, r5, #25
 8003752:	d5fb      	bpl.n	800374c <_printf_i+0x1bc>
 8003754:	8019      	strh	r1, [r3, #0]
 8003756:	2300      	movs	r3, #0
 8003758:	6123      	str	r3, [r4, #16]
 800375a:	4616      	mov	r6, r2
 800375c:	e7bc      	b.n	80036d8 <_printf_i+0x148>
 800375e:	6833      	ldr	r3, [r6, #0]
 8003760:	1d1a      	adds	r2, r3, #4
 8003762:	6032      	str	r2, [r6, #0]
 8003764:	681e      	ldr	r6, [r3, #0]
 8003766:	6862      	ldr	r2, [r4, #4]
 8003768:	2100      	movs	r1, #0
 800376a:	4630      	mov	r0, r6
 800376c:	f7fc fd68 	bl	8000240 <memchr>
 8003770:	b108      	cbz	r0, 8003776 <_printf_i+0x1e6>
 8003772:	1b80      	subs	r0, r0, r6
 8003774:	6060      	str	r0, [r4, #4]
 8003776:	6863      	ldr	r3, [r4, #4]
 8003778:	6123      	str	r3, [r4, #16]
 800377a:	2300      	movs	r3, #0
 800377c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003780:	e7aa      	b.n	80036d8 <_printf_i+0x148>
 8003782:	6923      	ldr	r3, [r4, #16]
 8003784:	4632      	mov	r2, r6
 8003786:	4649      	mov	r1, r9
 8003788:	4640      	mov	r0, r8
 800378a:	47d0      	blx	sl
 800378c:	3001      	adds	r0, #1
 800378e:	d0ad      	beq.n	80036ec <_printf_i+0x15c>
 8003790:	6823      	ldr	r3, [r4, #0]
 8003792:	079b      	lsls	r3, r3, #30
 8003794:	d413      	bmi.n	80037be <_printf_i+0x22e>
 8003796:	68e0      	ldr	r0, [r4, #12]
 8003798:	9b03      	ldr	r3, [sp, #12]
 800379a:	4298      	cmp	r0, r3
 800379c:	bfb8      	it	lt
 800379e:	4618      	movlt	r0, r3
 80037a0:	e7a6      	b.n	80036f0 <_printf_i+0x160>
 80037a2:	2301      	movs	r3, #1
 80037a4:	4632      	mov	r2, r6
 80037a6:	4649      	mov	r1, r9
 80037a8:	4640      	mov	r0, r8
 80037aa:	47d0      	blx	sl
 80037ac:	3001      	adds	r0, #1
 80037ae:	d09d      	beq.n	80036ec <_printf_i+0x15c>
 80037b0:	3501      	adds	r5, #1
 80037b2:	68e3      	ldr	r3, [r4, #12]
 80037b4:	9903      	ldr	r1, [sp, #12]
 80037b6:	1a5b      	subs	r3, r3, r1
 80037b8:	42ab      	cmp	r3, r5
 80037ba:	dcf2      	bgt.n	80037a2 <_printf_i+0x212>
 80037bc:	e7eb      	b.n	8003796 <_printf_i+0x206>
 80037be:	2500      	movs	r5, #0
 80037c0:	f104 0619 	add.w	r6, r4, #25
 80037c4:	e7f5      	b.n	80037b2 <_printf_i+0x222>
 80037c6:	bf00      	nop
 80037c8:	0800561a 	.word	0x0800561a
 80037cc:	0800562b 	.word	0x0800562b

080037d0 <std>:
 80037d0:	2300      	movs	r3, #0
 80037d2:	b510      	push	{r4, lr}
 80037d4:	4604      	mov	r4, r0
 80037d6:	e9c0 3300 	strd	r3, r3, [r0]
 80037da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80037de:	6083      	str	r3, [r0, #8]
 80037e0:	8181      	strh	r1, [r0, #12]
 80037e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80037e4:	81c2      	strh	r2, [r0, #14]
 80037e6:	6183      	str	r3, [r0, #24]
 80037e8:	4619      	mov	r1, r3
 80037ea:	2208      	movs	r2, #8
 80037ec:	305c      	adds	r0, #92	@ 0x5c
 80037ee:	f000 f8f4 	bl	80039da <memset>
 80037f2:	4b0d      	ldr	r3, [pc, #52]	@ (8003828 <std+0x58>)
 80037f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80037f6:	4b0d      	ldr	r3, [pc, #52]	@ (800382c <std+0x5c>)
 80037f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80037fa:	4b0d      	ldr	r3, [pc, #52]	@ (8003830 <std+0x60>)
 80037fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80037fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003834 <std+0x64>)
 8003800:	6323      	str	r3, [r4, #48]	@ 0x30
 8003802:	4b0d      	ldr	r3, [pc, #52]	@ (8003838 <std+0x68>)
 8003804:	6224      	str	r4, [r4, #32]
 8003806:	429c      	cmp	r4, r3
 8003808:	d006      	beq.n	8003818 <std+0x48>
 800380a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800380e:	4294      	cmp	r4, r2
 8003810:	d002      	beq.n	8003818 <std+0x48>
 8003812:	33d0      	adds	r3, #208	@ 0xd0
 8003814:	429c      	cmp	r4, r3
 8003816:	d105      	bne.n	8003824 <std+0x54>
 8003818:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800381c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003820:	f000 b968 	b.w	8003af4 <__retarget_lock_init_recursive>
 8003824:	bd10      	pop	{r4, pc}
 8003826:	bf00      	nop
 8003828:	08003955 	.word	0x08003955
 800382c:	08003977 	.word	0x08003977
 8003830:	080039af 	.word	0x080039af
 8003834:	080039d3 	.word	0x080039d3
 8003838:	20000310 	.word	0x20000310

0800383c <stdio_exit_handler>:
 800383c:	4a02      	ldr	r2, [pc, #8]	@ (8003848 <stdio_exit_handler+0xc>)
 800383e:	4903      	ldr	r1, [pc, #12]	@ (800384c <stdio_exit_handler+0x10>)
 8003840:	4803      	ldr	r0, [pc, #12]	@ (8003850 <stdio_exit_handler+0x14>)
 8003842:	f000 b869 	b.w	8003918 <_fwalk_sglue>
 8003846:	bf00      	nop
 8003848:	2000000c 	.word	0x2000000c
 800384c:	08004f75 	.word	0x08004f75
 8003850:	2000001c 	.word	0x2000001c

08003854 <cleanup_stdio>:
 8003854:	6841      	ldr	r1, [r0, #4]
 8003856:	4b0c      	ldr	r3, [pc, #48]	@ (8003888 <cleanup_stdio+0x34>)
 8003858:	4299      	cmp	r1, r3
 800385a:	b510      	push	{r4, lr}
 800385c:	4604      	mov	r4, r0
 800385e:	d001      	beq.n	8003864 <cleanup_stdio+0x10>
 8003860:	f001 fb88 	bl	8004f74 <_fflush_r>
 8003864:	68a1      	ldr	r1, [r4, #8]
 8003866:	4b09      	ldr	r3, [pc, #36]	@ (800388c <cleanup_stdio+0x38>)
 8003868:	4299      	cmp	r1, r3
 800386a:	d002      	beq.n	8003872 <cleanup_stdio+0x1e>
 800386c:	4620      	mov	r0, r4
 800386e:	f001 fb81 	bl	8004f74 <_fflush_r>
 8003872:	68e1      	ldr	r1, [r4, #12]
 8003874:	4b06      	ldr	r3, [pc, #24]	@ (8003890 <cleanup_stdio+0x3c>)
 8003876:	4299      	cmp	r1, r3
 8003878:	d004      	beq.n	8003884 <cleanup_stdio+0x30>
 800387a:	4620      	mov	r0, r4
 800387c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003880:	f001 bb78 	b.w	8004f74 <_fflush_r>
 8003884:	bd10      	pop	{r4, pc}
 8003886:	bf00      	nop
 8003888:	20000310 	.word	0x20000310
 800388c:	20000378 	.word	0x20000378
 8003890:	200003e0 	.word	0x200003e0

08003894 <global_stdio_init.part.0>:
 8003894:	b510      	push	{r4, lr}
 8003896:	4b0b      	ldr	r3, [pc, #44]	@ (80038c4 <global_stdio_init.part.0+0x30>)
 8003898:	4c0b      	ldr	r4, [pc, #44]	@ (80038c8 <global_stdio_init.part.0+0x34>)
 800389a:	4a0c      	ldr	r2, [pc, #48]	@ (80038cc <global_stdio_init.part.0+0x38>)
 800389c:	601a      	str	r2, [r3, #0]
 800389e:	4620      	mov	r0, r4
 80038a0:	2200      	movs	r2, #0
 80038a2:	2104      	movs	r1, #4
 80038a4:	f7ff ff94 	bl	80037d0 <std>
 80038a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80038ac:	2201      	movs	r2, #1
 80038ae:	2109      	movs	r1, #9
 80038b0:	f7ff ff8e 	bl	80037d0 <std>
 80038b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80038b8:	2202      	movs	r2, #2
 80038ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038be:	2112      	movs	r1, #18
 80038c0:	f7ff bf86 	b.w	80037d0 <std>
 80038c4:	20000448 	.word	0x20000448
 80038c8:	20000310 	.word	0x20000310
 80038cc:	0800383d 	.word	0x0800383d

080038d0 <__sfp_lock_acquire>:
 80038d0:	4801      	ldr	r0, [pc, #4]	@ (80038d8 <__sfp_lock_acquire+0x8>)
 80038d2:	f000 b910 	b.w	8003af6 <__retarget_lock_acquire_recursive>
 80038d6:	bf00      	nop
 80038d8:	20000451 	.word	0x20000451

080038dc <__sfp_lock_release>:
 80038dc:	4801      	ldr	r0, [pc, #4]	@ (80038e4 <__sfp_lock_release+0x8>)
 80038de:	f000 b90b 	b.w	8003af8 <__retarget_lock_release_recursive>
 80038e2:	bf00      	nop
 80038e4:	20000451 	.word	0x20000451

080038e8 <__sinit>:
 80038e8:	b510      	push	{r4, lr}
 80038ea:	4604      	mov	r4, r0
 80038ec:	f7ff fff0 	bl	80038d0 <__sfp_lock_acquire>
 80038f0:	6a23      	ldr	r3, [r4, #32]
 80038f2:	b11b      	cbz	r3, 80038fc <__sinit+0x14>
 80038f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80038f8:	f7ff bff0 	b.w	80038dc <__sfp_lock_release>
 80038fc:	4b04      	ldr	r3, [pc, #16]	@ (8003910 <__sinit+0x28>)
 80038fe:	6223      	str	r3, [r4, #32]
 8003900:	4b04      	ldr	r3, [pc, #16]	@ (8003914 <__sinit+0x2c>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d1f5      	bne.n	80038f4 <__sinit+0xc>
 8003908:	f7ff ffc4 	bl	8003894 <global_stdio_init.part.0>
 800390c:	e7f2      	b.n	80038f4 <__sinit+0xc>
 800390e:	bf00      	nop
 8003910:	08003855 	.word	0x08003855
 8003914:	20000448 	.word	0x20000448

08003918 <_fwalk_sglue>:
 8003918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800391c:	4607      	mov	r7, r0
 800391e:	4688      	mov	r8, r1
 8003920:	4614      	mov	r4, r2
 8003922:	2600      	movs	r6, #0
 8003924:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003928:	f1b9 0901 	subs.w	r9, r9, #1
 800392c:	d505      	bpl.n	800393a <_fwalk_sglue+0x22>
 800392e:	6824      	ldr	r4, [r4, #0]
 8003930:	2c00      	cmp	r4, #0
 8003932:	d1f7      	bne.n	8003924 <_fwalk_sglue+0xc>
 8003934:	4630      	mov	r0, r6
 8003936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800393a:	89ab      	ldrh	r3, [r5, #12]
 800393c:	2b01      	cmp	r3, #1
 800393e:	d907      	bls.n	8003950 <_fwalk_sglue+0x38>
 8003940:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003944:	3301      	adds	r3, #1
 8003946:	d003      	beq.n	8003950 <_fwalk_sglue+0x38>
 8003948:	4629      	mov	r1, r5
 800394a:	4638      	mov	r0, r7
 800394c:	47c0      	blx	r8
 800394e:	4306      	orrs	r6, r0
 8003950:	3568      	adds	r5, #104	@ 0x68
 8003952:	e7e9      	b.n	8003928 <_fwalk_sglue+0x10>

08003954 <__sread>:
 8003954:	b510      	push	{r4, lr}
 8003956:	460c      	mov	r4, r1
 8003958:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800395c:	f000 f86c 	bl	8003a38 <_read_r>
 8003960:	2800      	cmp	r0, #0
 8003962:	bfab      	itete	ge
 8003964:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003966:	89a3      	ldrhlt	r3, [r4, #12]
 8003968:	181b      	addge	r3, r3, r0
 800396a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800396e:	bfac      	ite	ge
 8003970:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003972:	81a3      	strhlt	r3, [r4, #12]
 8003974:	bd10      	pop	{r4, pc}

08003976 <__swrite>:
 8003976:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800397a:	461f      	mov	r7, r3
 800397c:	898b      	ldrh	r3, [r1, #12]
 800397e:	05db      	lsls	r3, r3, #23
 8003980:	4605      	mov	r5, r0
 8003982:	460c      	mov	r4, r1
 8003984:	4616      	mov	r6, r2
 8003986:	d505      	bpl.n	8003994 <__swrite+0x1e>
 8003988:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800398c:	2302      	movs	r3, #2
 800398e:	2200      	movs	r2, #0
 8003990:	f000 f840 	bl	8003a14 <_lseek_r>
 8003994:	89a3      	ldrh	r3, [r4, #12]
 8003996:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800399a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800399e:	81a3      	strh	r3, [r4, #12]
 80039a0:	4632      	mov	r2, r6
 80039a2:	463b      	mov	r3, r7
 80039a4:	4628      	mov	r0, r5
 80039a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80039aa:	f000 b867 	b.w	8003a7c <_write_r>

080039ae <__sseek>:
 80039ae:	b510      	push	{r4, lr}
 80039b0:	460c      	mov	r4, r1
 80039b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039b6:	f000 f82d 	bl	8003a14 <_lseek_r>
 80039ba:	1c43      	adds	r3, r0, #1
 80039bc:	89a3      	ldrh	r3, [r4, #12]
 80039be:	bf15      	itete	ne
 80039c0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80039c2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80039c6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80039ca:	81a3      	strheq	r3, [r4, #12]
 80039cc:	bf18      	it	ne
 80039ce:	81a3      	strhne	r3, [r4, #12]
 80039d0:	bd10      	pop	{r4, pc}

080039d2 <__sclose>:
 80039d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80039d6:	f000 b80d 	b.w	80039f4 <_close_r>

080039da <memset>:
 80039da:	4402      	add	r2, r0
 80039dc:	4603      	mov	r3, r0
 80039de:	4293      	cmp	r3, r2
 80039e0:	d100      	bne.n	80039e4 <memset+0xa>
 80039e2:	4770      	bx	lr
 80039e4:	f803 1b01 	strb.w	r1, [r3], #1
 80039e8:	e7f9      	b.n	80039de <memset+0x4>
	...

080039ec <_localeconv_r>:
 80039ec:	4800      	ldr	r0, [pc, #0]	@ (80039f0 <_localeconv_r+0x4>)
 80039ee:	4770      	bx	lr
 80039f0:	20000158 	.word	0x20000158

080039f4 <_close_r>:
 80039f4:	b538      	push	{r3, r4, r5, lr}
 80039f6:	4d06      	ldr	r5, [pc, #24]	@ (8003a10 <_close_r+0x1c>)
 80039f8:	2300      	movs	r3, #0
 80039fa:	4604      	mov	r4, r0
 80039fc:	4608      	mov	r0, r1
 80039fe:	602b      	str	r3, [r5, #0]
 8003a00:	f7fd f863 	bl	8000aca <_close>
 8003a04:	1c43      	adds	r3, r0, #1
 8003a06:	d102      	bne.n	8003a0e <_close_r+0x1a>
 8003a08:	682b      	ldr	r3, [r5, #0]
 8003a0a:	b103      	cbz	r3, 8003a0e <_close_r+0x1a>
 8003a0c:	6023      	str	r3, [r4, #0]
 8003a0e:	bd38      	pop	{r3, r4, r5, pc}
 8003a10:	2000044c 	.word	0x2000044c

08003a14 <_lseek_r>:
 8003a14:	b538      	push	{r3, r4, r5, lr}
 8003a16:	4d07      	ldr	r5, [pc, #28]	@ (8003a34 <_lseek_r+0x20>)
 8003a18:	4604      	mov	r4, r0
 8003a1a:	4608      	mov	r0, r1
 8003a1c:	4611      	mov	r1, r2
 8003a1e:	2200      	movs	r2, #0
 8003a20:	602a      	str	r2, [r5, #0]
 8003a22:	461a      	mov	r2, r3
 8003a24:	f7fd f878 	bl	8000b18 <_lseek>
 8003a28:	1c43      	adds	r3, r0, #1
 8003a2a:	d102      	bne.n	8003a32 <_lseek_r+0x1e>
 8003a2c:	682b      	ldr	r3, [r5, #0]
 8003a2e:	b103      	cbz	r3, 8003a32 <_lseek_r+0x1e>
 8003a30:	6023      	str	r3, [r4, #0]
 8003a32:	bd38      	pop	{r3, r4, r5, pc}
 8003a34:	2000044c 	.word	0x2000044c

08003a38 <_read_r>:
 8003a38:	b538      	push	{r3, r4, r5, lr}
 8003a3a:	4d07      	ldr	r5, [pc, #28]	@ (8003a58 <_read_r+0x20>)
 8003a3c:	4604      	mov	r4, r0
 8003a3e:	4608      	mov	r0, r1
 8003a40:	4611      	mov	r1, r2
 8003a42:	2200      	movs	r2, #0
 8003a44:	602a      	str	r2, [r5, #0]
 8003a46:	461a      	mov	r2, r3
 8003a48:	f7fd f806 	bl	8000a58 <_read>
 8003a4c:	1c43      	adds	r3, r0, #1
 8003a4e:	d102      	bne.n	8003a56 <_read_r+0x1e>
 8003a50:	682b      	ldr	r3, [r5, #0]
 8003a52:	b103      	cbz	r3, 8003a56 <_read_r+0x1e>
 8003a54:	6023      	str	r3, [r4, #0]
 8003a56:	bd38      	pop	{r3, r4, r5, pc}
 8003a58:	2000044c 	.word	0x2000044c

08003a5c <_sbrk_r>:
 8003a5c:	b538      	push	{r3, r4, r5, lr}
 8003a5e:	4d06      	ldr	r5, [pc, #24]	@ (8003a78 <_sbrk_r+0x1c>)
 8003a60:	2300      	movs	r3, #0
 8003a62:	4604      	mov	r4, r0
 8003a64:	4608      	mov	r0, r1
 8003a66:	602b      	str	r3, [r5, #0]
 8003a68:	f7fd f864 	bl	8000b34 <_sbrk>
 8003a6c:	1c43      	adds	r3, r0, #1
 8003a6e:	d102      	bne.n	8003a76 <_sbrk_r+0x1a>
 8003a70:	682b      	ldr	r3, [r5, #0]
 8003a72:	b103      	cbz	r3, 8003a76 <_sbrk_r+0x1a>
 8003a74:	6023      	str	r3, [r4, #0]
 8003a76:	bd38      	pop	{r3, r4, r5, pc}
 8003a78:	2000044c 	.word	0x2000044c

08003a7c <_write_r>:
 8003a7c:	b538      	push	{r3, r4, r5, lr}
 8003a7e:	4d07      	ldr	r5, [pc, #28]	@ (8003a9c <_write_r+0x20>)
 8003a80:	4604      	mov	r4, r0
 8003a82:	4608      	mov	r0, r1
 8003a84:	4611      	mov	r1, r2
 8003a86:	2200      	movs	r2, #0
 8003a88:	602a      	str	r2, [r5, #0]
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	f7fd f801 	bl	8000a92 <_write>
 8003a90:	1c43      	adds	r3, r0, #1
 8003a92:	d102      	bne.n	8003a9a <_write_r+0x1e>
 8003a94:	682b      	ldr	r3, [r5, #0]
 8003a96:	b103      	cbz	r3, 8003a9a <_write_r+0x1e>
 8003a98:	6023      	str	r3, [r4, #0]
 8003a9a:	bd38      	pop	{r3, r4, r5, pc}
 8003a9c:	2000044c 	.word	0x2000044c

08003aa0 <__errno>:
 8003aa0:	4b01      	ldr	r3, [pc, #4]	@ (8003aa8 <__errno+0x8>)
 8003aa2:	6818      	ldr	r0, [r3, #0]
 8003aa4:	4770      	bx	lr
 8003aa6:	bf00      	nop
 8003aa8:	20000018 	.word	0x20000018

08003aac <__libc_init_array>:
 8003aac:	b570      	push	{r4, r5, r6, lr}
 8003aae:	4d0d      	ldr	r5, [pc, #52]	@ (8003ae4 <__libc_init_array+0x38>)
 8003ab0:	4c0d      	ldr	r4, [pc, #52]	@ (8003ae8 <__libc_init_array+0x3c>)
 8003ab2:	1b64      	subs	r4, r4, r5
 8003ab4:	10a4      	asrs	r4, r4, #2
 8003ab6:	2600      	movs	r6, #0
 8003ab8:	42a6      	cmp	r6, r4
 8003aba:	d109      	bne.n	8003ad0 <__libc_init_array+0x24>
 8003abc:	4d0b      	ldr	r5, [pc, #44]	@ (8003aec <__libc_init_array+0x40>)
 8003abe:	4c0c      	ldr	r4, [pc, #48]	@ (8003af0 <__libc_init_array+0x44>)
 8003ac0:	f001 fd88 	bl	80055d4 <_init>
 8003ac4:	1b64      	subs	r4, r4, r5
 8003ac6:	10a4      	asrs	r4, r4, #2
 8003ac8:	2600      	movs	r6, #0
 8003aca:	42a6      	cmp	r6, r4
 8003acc:	d105      	bne.n	8003ada <__libc_init_array+0x2e>
 8003ace:	bd70      	pop	{r4, r5, r6, pc}
 8003ad0:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ad4:	4798      	blx	r3
 8003ad6:	3601      	adds	r6, #1
 8003ad8:	e7ee      	b.n	8003ab8 <__libc_init_array+0xc>
 8003ada:	f855 3b04 	ldr.w	r3, [r5], #4
 8003ade:	4798      	blx	r3
 8003ae0:	3601      	adds	r6, #1
 8003ae2:	e7f2      	b.n	8003aca <__libc_init_array+0x1e>
 8003ae4:	08005980 	.word	0x08005980
 8003ae8:	08005980 	.word	0x08005980
 8003aec:	08005980 	.word	0x08005980
 8003af0:	08005984 	.word	0x08005984

08003af4 <__retarget_lock_init_recursive>:
 8003af4:	4770      	bx	lr

08003af6 <__retarget_lock_acquire_recursive>:
 8003af6:	4770      	bx	lr

08003af8 <__retarget_lock_release_recursive>:
 8003af8:	4770      	bx	lr

08003afa <memcpy>:
 8003afa:	440a      	add	r2, r1
 8003afc:	4291      	cmp	r1, r2
 8003afe:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8003b02:	d100      	bne.n	8003b06 <memcpy+0xc>
 8003b04:	4770      	bx	lr
 8003b06:	b510      	push	{r4, lr}
 8003b08:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b0c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b10:	4291      	cmp	r1, r2
 8003b12:	d1f9      	bne.n	8003b08 <memcpy+0xe>
 8003b14:	bd10      	pop	{r4, pc}

08003b16 <quorem>:
 8003b16:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b1a:	6903      	ldr	r3, [r0, #16]
 8003b1c:	690c      	ldr	r4, [r1, #16]
 8003b1e:	42a3      	cmp	r3, r4
 8003b20:	4607      	mov	r7, r0
 8003b22:	db7e      	blt.n	8003c22 <quorem+0x10c>
 8003b24:	3c01      	subs	r4, #1
 8003b26:	f101 0814 	add.w	r8, r1, #20
 8003b2a:	00a3      	lsls	r3, r4, #2
 8003b2c:	f100 0514 	add.w	r5, r0, #20
 8003b30:	9300      	str	r3, [sp, #0]
 8003b32:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003b36:	9301      	str	r3, [sp, #4]
 8003b38:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003b3c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003b40:	3301      	adds	r3, #1
 8003b42:	429a      	cmp	r2, r3
 8003b44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003b48:	fbb2 f6f3 	udiv	r6, r2, r3
 8003b4c:	d32e      	bcc.n	8003bac <quorem+0x96>
 8003b4e:	f04f 0a00 	mov.w	sl, #0
 8003b52:	46c4      	mov	ip, r8
 8003b54:	46ae      	mov	lr, r5
 8003b56:	46d3      	mov	fp, sl
 8003b58:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003b5c:	b298      	uxth	r0, r3
 8003b5e:	fb06 a000 	mla	r0, r6, r0, sl
 8003b62:	0c02      	lsrs	r2, r0, #16
 8003b64:	0c1b      	lsrs	r3, r3, #16
 8003b66:	fb06 2303 	mla	r3, r6, r3, r2
 8003b6a:	f8de 2000 	ldr.w	r2, [lr]
 8003b6e:	b280      	uxth	r0, r0
 8003b70:	b292      	uxth	r2, r2
 8003b72:	1a12      	subs	r2, r2, r0
 8003b74:	445a      	add	r2, fp
 8003b76:	f8de 0000 	ldr.w	r0, [lr]
 8003b7a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003b84:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003b88:	b292      	uxth	r2, r2
 8003b8a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003b8e:	45e1      	cmp	r9, ip
 8003b90:	f84e 2b04 	str.w	r2, [lr], #4
 8003b94:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003b98:	d2de      	bcs.n	8003b58 <quorem+0x42>
 8003b9a:	9b00      	ldr	r3, [sp, #0]
 8003b9c:	58eb      	ldr	r3, [r5, r3]
 8003b9e:	b92b      	cbnz	r3, 8003bac <quorem+0x96>
 8003ba0:	9b01      	ldr	r3, [sp, #4]
 8003ba2:	3b04      	subs	r3, #4
 8003ba4:	429d      	cmp	r5, r3
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	d32f      	bcc.n	8003c0a <quorem+0xf4>
 8003baa:	613c      	str	r4, [r7, #16]
 8003bac:	4638      	mov	r0, r7
 8003bae:	f001 f855 	bl	8004c5c <__mcmp>
 8003bb2:	2800      	cmp	r0, #0
 8003bb4:	db25      	blt.n	8003c02 <quorem+0xec>
 8003bb6:	4629      	mov	r1, r5
 8003bb8:	2000      	movs	r0, #0
 8003bba:	f858 2b04 	ldr.w	r2, [r8], #4
 8003bbe:	f8d1 c000 	ldr.w	ip, [r1]
 8003bc2:	fa1f fe82 	uxth.w	lr, r2
 8003bc6:	fa1f f38c 	uxth.w	r3, ip
 8003bca:	eba3 030e 	sub.w	r3, r3, lr
 8003bce:	4403      	add	r3, r0
 8003bd0:	0c12      	lsrs	r2, r2, #16
 8003bd2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003bd6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003bda:	b29b      	uxth	r3, r3
 8003bdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003be0:	45c1      	cmp	r9, r8
 8003be2:	f841 3b04 	str.w	r3, [r1], #4
 8003be6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003bea:	d2e6      	bcs.n	8003bba <quorem+0xa4>
 8003bec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003bf0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003bf4:	b922      	cbnz	r2, 8003c00 <quorem+0xea>
 8003bf6:	3b04      	subs	r3, #4
 8003bf8:	429d      	cmp	r5, r3
 8003bfa:	461a      	mov	r2, r3
 8003bfc:	d30b      	bcc.n	8003c16 <quorem+0x100>
 8003bfe:	613c      	str	r4, [r7, #16]
 8003c00:	3601      	adds	r6, #1
 8003c02:	4630      	mov	r0, r6
 8003c04:	b003      	add	sp, #12
 8003c06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c0a:	6812      	ldr	r2, [r2, #0]
 8003c0c:	3b04      	subs	r3, #4
 8003c0e:	2a00      	cmp	r2, #0
 8003c10:	d1cb      	bne.n	8003baa <quorem+0x94>
 8003c12:	3c01      	subs	r4, #1
 8003c14:	e7c6      	b.n	8003ba4 <quorem+0x8e>
 8003c16:	6812      	ldr	r2, [r2, #0]
 8003c18:	3b04      	subs	r3, #4
 8003c1a:	2a00      	cmp	r2, #0
 8003c1c:	d1ef      	bne.n	8003bfe <quorem+0xe8>
 8003c1e:	3c01      	subs	r4, #1
 8003c20:	e7ea      	b.n	8003bf8 <quorem+0xe2>
 8003c22:	2000      	movs	r0, #0
 8003c24:	e7ee      	b.n	8003c04 <quorem+0xee>
	...

08003c28 <_dtoa_r>:
 8003c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003c2c:	ed2d 8b02 	vpush	{d8}
 8003c30:	69c7      	ldr	r7, [r0, #28]
 8003c32:	b091      	sub	sp, #68	@ 0x44
 8003c34:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003c38:	ec55 4b10 	vmov	r4, r5, d0
 8003c3c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8003c3e:	9107      	str	r1, [sp, #28]
 8003c40:	4681      	mov	r9, r0
 8003c42:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c44:	930d      	str	r3, [sp, #52]	@ 0x34
 8003c46:	b97f      	cbnz	r7, 8003c68 <_dtoa_r+0x40>
 8003c48:	2010      	movs	r0, #16
 8003c4a:	f7ff f8d5 	bl	8002df8 <malloc>
 8003c4e:	4602      	mov	r2, r0
 8003c50:	f8c9 001c 	str.w	r0, [r9, #28]
 8003c54:	b920      	cbnz	r0, 8003c60 <_dtoa_r+0x38>
 8003c56:	4ba0      	ldr	r3, [pc, #640]	@ (8003ed8 <_dtoa_r+0x2b0>)
 8003c58:	21ef      	movs	r1, #239	@ 0xef
 8003c5a:	48a0      	ldr	r0, [pc, #640]	@ (8003edc <_dtoa_r+0x2b4>)
 8003c5c:	f001 f9b2 	bl	8004fc4 <__assert_func>
 8003c60:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003c64:	6007      	str	r7, [r0, #0]
 8003c66:	60c7      	str	r7, [r0, #12]
 8003c68:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003c6c:	6819      	ldr	r1, [r3, #0]
 8003c6e:	b159      	cbz	r1, 8003c88 <_dtoa_r+0x60>
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	604a      	str	r2, [r1, #4]
 8003c74:	2301      	movs	r3, #1
 8003c76:	4093      	lsls	r3, r2
 8003c78:	608b      	str	r3, [r1, #8]
 8003c7a:	4648      	mov	r0, r9
 8003c7c:	f000 fdb4 	bl	80047e8 <_Bfree>
 8003c80:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003c84:	2200      	movs	r2, #0
 8003c86:	601a      	str	r2, [r3, #0]
 8003c88:	1e2b      	subs	r3, r5, #0
 8003c8a:	bfbb      	ittet	lt
 8003c8c:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003c90:	9303      	strlt	r3, [sp, #12]
 8003c92:	2300      	movge	r3, #0
 8003c94:	2201      	movlt	r2, #1
 8003c96:	bfac      	ite	ge
 8003c98:	6033      	strge	r3, [r6, #0]
 8003c9a:	6032      	strlt	r2, [r6, #0]
 8003c9c:	4b90      	ldr	r3, [pc, #576]	@ (8003ee0 <_dtoa_r+0x2b8>)
 8003c9e:	9e03      	ldr	r6, [sp, #12]
 8003ca0:	43b3      	bics	r3, r6
 8003ca2:	d110      	bne.n	8003cc6 <_dtoa_r+0x9e>
 8003ca4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003ca6:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003caa:	6013      	str	r3, [r2, #0]
 8003cac:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8003cb0:	4323      	orrs	r3, r4
 8003cb2:	f000 84de 	beq.w	8004672 <_dtoa_r+0xa4a>
 8003cb6:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8003cb8:	4f8a      	ldr	r7, [pc, #552]	@ (8003ee4 <_dtoa_r+0x2bc>)
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	f000 84e0 	beq.w	8004680 <_dtoa_r+0xa58>
 8003cc0:	1cfb      	adds	r3, r7, #3
 8003cc2:	f000 bcdb 	b.w	800467c <_dtoa_r+0xa54>
 8003cc6:	ed9d 8b02 	vldr	d8, [sp, #8]
 8003cca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8003cce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cd2:	d10a      	bne.n	8003cea <_dtoa_r+0xc2>
 8003cd4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	6013      	str	r3, [r2, #0]
 8003cda:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8003cdc:	b113      	cbz	r3, 8003ce4 <_dtoa_r+0xbc>
 8003cde:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8003ce0:	4b81      	ldr	r3, [pc, #516]	@ (8003ee8 <_dtoa_r+0x2c0>)
 8003ce2:	6013      	str	r3, [r2, #0]
 8003ce4:	4f81      	ldr	r7, [pc, #516]	@ (8003eec <_dtoa_r+0x2c4>)
 8003ce6:	f000 bccb 	b.w	8004680 <_dtoa_r+0xa58>
 8003cea:	aa0e      	add	r2, sp, #56	@ 0x38
 8003cec:	a90f      	add	r1, sp, #60	@ 0x3c
 8003cee:	4648      	mov	r0, r9
 8003cf0:	eeb0 0b48 	vmov.f64	d0, d8
 8003cf4:	f001 f862 	bl	8004dbc <__d2b>
 8003cf8:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8003cfc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003cfe:	9001      	str	r0, [sp, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d045      	beq.n	8003d90 <_dtoa_r+0x168>
 8003d04:	eeb0 7b48 	vmov.f64	d7, d8
 8003d08:	ee18 1a90 	vmov	r1, s17
 8003d0c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8003d10:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8003d14:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8003d18:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8003d1c:	2500      	movs	r5, #0
 8003d1e:	ee07 1a90 	vmov	s15, r1
 8003d22:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8003d26:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8003ec0 <_dtoa_r+0x298>
 8003d2a:	ee37 7b46 	vsub.f64	d7, d7, d6
 8003d2e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8003ec8 <_dtoa_r+0x2a0>
 8003d32:	eea7 6b05 	vfma.f64	d6, d7, d5
 8003d36:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8003ed0 <_dtoa_r+0x2a8>
 8003d3a:	ee07 3a90 	vmov	s15, r3
 8003d3e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8003d42:	eeb0 7b46 	vmov.f64	d7, d6
 8003d46:	eea4 7b05 	vfma.f64	d7, d4, d5
 8003d4a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8003d4e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8003d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d56:	ee16 8a90 	vmov	r8, s13
 8003d5a:	d508      	bpl.n	8003d6e <_dtoa_r+0x146>
 8003d5c:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8003d60:	eeb4 6b47 	vcmp.f64	d6, d7
 8003d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d68:	bf18      	it	ne
 8003d6a:	f108 38ff 	addne.w	r8, r8, #4294967295	@ 0xffffffff
 8003d6e:	f1b8 0f16 	cmp.w	r8, #22
 8003d72:	d82b      	bhi.n	8003dcc <_dtoa_r+0x1a4>
 8003d74:	495e      	ldr	r1, [pc, #376]	@ (8003ef0 <_dtoa_r+0x2c8>)
 8003d76:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8003d7a:	ed91 7b00 	vldr	d7, [r1]
 8003d7e:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8003d82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d86:	d501      	bpl.n	8003d8c <_dtoa_r+0x164>
 8003d88:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	e01e      	b.n	8003dce <_dtoa_r+0x1a6>
 8003d90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8003d92:	4413      	add	r3, r2
 8003d94:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8003d98:	2920      	cmp	r1, #32
 8003d9a:	bfc1      	itttt	gt
 8003d9c:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8003da0:	408e      	lslgt	r6, r1
 8003da2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8003da6:	fa24 f101 	lsrgt.w	r1, r4, r1
 8003daa:	bfd6      	itet	le
 8003dac:	f1c1 0120 	rsble	r1, r1, #32
 8003db0:	4331      	orrgt	r1, r6
 8003db2:	fa04 f101 	lslle.w	r1, r4, r1
 8003db6:	ee07 1a90 	vmov	s15, r1
 8003dba:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8003dbe:	3b01      	subs	r3, #1
 8003dc0:	ee17 1a90 	vmov	r1, s15
 8003dc4:	2501      	movs	r5, #1
 8003dc6:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8003dca:	e7a8      	b.n	8003d1e <_dtoa_r+0xf6>
 8003dcc:	2101      	movs	r1, #1
 8003dce:	1ad2      	subs	r2, r2, r3
 8003dd0:	1e53      	subs	r3, r2, #1
 8003dd2:	9306      	str	r3, [sp, #24]
 8003dd4:	bf45      	ittet	mi
 8003dd6:	f1c2 0301 	rsbmi	r3, r2, #1
 8003dda:	9305      	strmi	r3, [sp, #20]
 8003ddc:	2300      	movpl	r3, #0
 8003dde:	2300      	movmi	r3, #0
 8003de0:	bf4c      	ite	mi
 8003de2:	9306      	strmi	r3, [sp, #24]
 8003de4:	9305      	strpl	r3, [sp, #20]
 8003de6:	f1b8 0f00 	cmp.w	r8, #0
 8003dea:	910c      	str	r1, [sp, #48]	@ 0x30
 8003dec:	db18      	blt.n	8003e20 <_dtoa_r+0x1f8>
 8003dee:	9b06      	ldr	r3, [sp, #24]
 8003df0:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8003df4:	4443      	add	r3, r8
 8003df6:	9306      	str	r3, [sp, #24]
 8003df8:	2300      	movs	r3, #0
 8003dfa:	9a07      	ldr	r2, [sp, #28]
 8003dfc:	2a09      	cmp	r2, #9
 8003dfe:	d849      	bhi.n	8003e94 <_dtoa_r+0x26c>
 8003e00:	2a05      	cmp	r2, #5
 8003e02:	bfc4      	itt	gt
 8003e04:	3a04      	subgt	r2, #4
 8003e06:	9207      	strgt	r2, [sp, #28]
 8003e08:	9a07      	ldr	r2, [sp, #28]
 8003e0a:	f1a2 0202 	sub.w	r2, r2, #2
 8003e0e:	bfcc      	ite	gt
 8003e10:	2400      	movgt	r4, #0
 8003e12:	2401      	movle	r4, #1
 8003e14:	2a03      	cmp	r2, #3
 8003e16:	d848      	bhi.n	8003eaa <_dtoa_r+0x282>
 8003e18:	e8df f002 	tbb	[pc, r2]
 8003e1c:	3a2c2e0b 	.word	0x3a2c2e0b
 8003e20:	9b05      	ldr	r3, [sp, #20]
 8003e22:	2200      	movs	r2, #0
 8003e24:	eba3 0308 	sub.w	r3, r3, r8
 8003e28:	9305      	str	r3, [sp, #20]
 8003e2a:	920a      	str	r2, [sp, #40]	@ 0x28
 8003e2c:	f1c8 0300 	rsb	r3, r8, #0
 8003e30:	e7e3      	b.n	8003dfa <_dtoa_r+0x1d2>
 8003e32:	2200      	movs	r2, #0
 8003e34:	9208      	str	r2, [sp, #32]
 8003e36:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e38:	2a00      	cmp	r2, #0
 8003e3a:	dc39      	bgt.n	8003eb0 <_dtoa_r+0x288>
 8003e3c:	f04f 0b01 	mov.w	fp, #1
 8003e40:	46da      	mov	sl, fp
 8003e42:	465a      	mov	r2, fp
 8003e44:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8003e48:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8003e4c:	2100      	movs	r1, #0
 8003e4e:	2004      	movs	r0, #4
 8003e50:	f100 0614 	add.w	r6, r0, #20
 8003e54:	4296      	cmp	r6, r2
 8003e56:	d930      	bls.n	8003eba <_dtoa_r+0x292>
 8003e58:	6079      	str	r1, [r7, #4]
 8003e5a:	4648      	mov	r0, r9
 8003e5c:	9304      	str	r3, [sp, #16]
 8003e5e:	f000 fc83 	bl	8004768 <_Balloc>
 8003e62:	9b04      	ldr	r3, [sp, #16]
 8003e64:	4607      	mov	r7, r0
 8003e66:	2800      	cmp	r0, #0
 8003e68:	d146      	bne.n	8003ef8 <_dtoa_r+0x2d0>
 8003e6a:	4b22      	ldr	r3, [pc, #136]	@ (8003ef4 <_dtoa_r+0x2cc>)
 8003e6c:	4602      	mov	r2, r0
 8003e6e:	f240 11af 	movw	r1, #431	@ 0x1af
 8003e72:	e6f2      	b.n	8003c5a <_dtoa_r+0x32>
 8003e74:	2201      	movs	r2, #1
 8003e76:	e7dd      	b.n	8003e34 <_dtoa_r+0x20c>
 8003e78:	2200      	movs	r2, #0
 8003e7a:	9208      	str	r2, [sp, #32]
 8003e7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e7e:	eb08 0b02 	add.w	fp, r8, r2
 8003e82:	f10b 0a01 	add.w	sl, fp, #1
 8003e86:	4652      	mov	r2, sl
 8003e88:	2a01      	cmp	r2, #1
 8003e8a:	bfb8      	it	lt
 8003e8c:	2201      	movlt	r2, #1
 8003e8e:	e7db      	b.n	8003e48 <_dtoa_r+0x220>
 8003e90:	2201      	movs	r2, #1
 8003e92:	e7f2      	b.n	8003e7a <_dtoa_r+0x252>
 8003e94:	2401      	movs	r4, #1
 8003e96:	2200      	movs	r2, #0
 8003e98:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8003e9c:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8003ea0:	2100      	movs	r1, #0
 8003ea2:	46da      	mov	sl, fp
 8003ea4:	2212      	movs	r2, #18
 8003ea6:	9109      	str	r1, [sp, #36]	@ 0x24
 8003ea8:	e7ce      	b.n	8003e48 <_dtoa_r+0x220>
 8003eaa:	2201      	movs	r2, #1
 8003eac:	9208      	str	r2, [sp, #32]
 8003eae:	e7f5      	b.n	8003e9c <_dtoa_r+0x274>
 8003eb0:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8003eb4:	46da      	mov	sl, fp
 8003eb6:	465a      	mov	r2, fp
 8003eb8:	e7c6      	b.n	8003e48 <_dtoa_r+0x220>
 8003eba:	3101      	adds	r1, #1
 8003ebc:	0040      	lsls	r0, r0, #1
 8003ebe:	e7c7      	b.n	8003e50 <_dtoa_r+0x228>
 8003ec0:	636f4361 	.word	0x636f4361
 8003ec4:	3fd287a7 	.word	0x3fd287a7
 8003ec8:	8b60c8b3 	.word	0x8b60c8b3
 8003ecc:	3fc68a28 	.word	0x3fc68a28
 8003ed0:	509f79fb 	.word	0x509f79fb
 8003ed4:	3fd34413 	.word	0x3fd34413
 8003ed8:	08005649 	.word	0x08005649
 8003edc:	08005660 	.word	0x08005660
 8003ee0:	7ff00000 	.word	0x7ff00000
 8003ee4:	08005645 	.word	0x08005645
 8003ee8:	08005619 	.word	0x08005619
 8003eec:	08005618 	.word	0x08005618
 8003ef0:	08005758 	.word	0x08005758
 8003ef4:	080056b8 	.word	0x080056b8
 8003ef8:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8003efc:	f1ba 0f0e 	cmp.w	sl, #14
 8003f00:	6010      	str	r0, [r2, #0]
 8003f02:	d86f      	bhi.n	8003fe4 <_dtoa_r+0x3bc>
 8003f04:	2c00      	cmp	r4, #0
 8003f06:	d06d      	beq.n	8003fe4 <_dtoa_r+0x3bc>
 8003f08:	f1b8 0f00 	cmp.w	r8, #0
 8003f0c:	f340 80c2 	ble.w	8004094 <_dtoa_r+0x46c>
 8003f10:	4aca      	ldr	r2, [pc, #808]	@ (800423c <_dtoa_r+0x614>)
 8003f12:	f008 010f 	and.w	r1, r8, #15
 8003f16:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8003f1a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8003f1e:	ed92 7b00 	vldr	d7, [r2]
 8003f22:	ea4f 1128 	mov.w	r1, r8, asr #4
 8003f26:	f000 80a9 	beq.w	800407c <_dtoa_r+0x454>
 8003f2a:	4ac5      	ldr	r2, [pc, #788]	@ (8004240 <_dtoa_r+0x618>)
 8003f2c:	ed92 6b08 	vldr	d6, [r2, #32]
 8003f30:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8003f34:	ed8d 6b02 	vstr	d6, [sp, #8]
 8003f38:	f001 010f 	and.w	r1, r1, #15
 8003f3c:	2203      	movs	r2, #3
 8003f3e:	48c0      	ldr	r0, [pc, #768]	@ (8004240 <_dtoa_r+0x618>)
 8003f40:	2900      	cmp	r1, #0
 8003f42:	f040 809d 	bne.w	8004080 <_dtoa_r+0x458>
 8003f46:	ed9d 6b02 	vldr	d6, [sp, #8]
 8003f4a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8003f4e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003f52:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8003f54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003f58:	2900      	cmp	r1, #0
 8003f5a:	f000 80c1 	beq.w	80040e0 <_dtoa_r+0x4b8>
 8003f5e:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8003f62:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8003f66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f6a:	f140 80b9 	bpl.w	80040e0 <_dtoa_r+0x4b8>
 8003f6e:	f1ba 0f00 	cmp.w	sl, #0
 8003f72:	f000 80b5 	beq.w	80040e0 <_dtoa_r+0x4b8>
 8003f76:	f1bb 0f00 	cmp.w	fp, #0
 8003f7a:	dd31      	ble.n	8003fe0 <_dtoa_r+0x3b8>
 8003f7c:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8003f80:	ee27 7b06 	vmul.f64	d7, d7, d6
 8003f84:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003f88:	f108 31ff 	add.w	r1, r8, #4294967295	@ 0xffffffff
 8003f8c:	9104      	str	r1, [sp, #16]
 8003f8e:	3201      	adds	r2, #1
 8003f90:	465c      	mov	r4, fp
 8003f92:	ed9d 6b02 	vldr	d6, [sp, #8]
 8003f96:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8003f9a:	ee07 2a90 	vmov	s15, r2
 8003f9e:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8003fa2:	eea7 5b06 	vfma.f64	d5, d7, d6
 8003fa6:	ee15 2a90 	vmov	r2, s11
 8003faa:	ec51 0b15 	vmov	r0, r1, d5
 8003fae:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8003fb2:	2c00      	cmp	r4, #0
 8003fb4:	f040 8098 	bne.w	80040e8 <_dtoa_r+0x4c0>
 8003fb8:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8003fbc:	ee36 6b47 	vsub.f64	d6, d6, d7
 8003fc0:	ec41 0b17 	vmov	d7, r0, r1
 8003fc4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003fc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fcc:	f300 8261 	bgt.w	8004492 <_dtoa_r+0x86a>
 8003fd0:	eeb1 7b47 	vneg.f64	d7, d7
 8003fd4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003fd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fdc:	f100 80f5 	bmi.w	80041ca <_dtoa_r+0x5a2>
 8003fe0:	ed8d 8b02 	vstr	d8, [sp, #8]
 8003fe4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8003fe6:	2a00      	cmp	r2, #0
 8003fe8:	f2c0 812c 	blt.w	8004244 <_dtoa_r+0x61c>
 8003fec:	f1b8 0f0e 	cmp.w	r8, #14
 8003ff0:	f300 8128 	bgt.w	8004244 <_dtoa_r+0x61c>
 8003ff4:	4b91      	ldr	r3, [pc, #580]	@ (800423c <_dtoa_r+0x614>)
 8003ff6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8003ffa:	ed93 6b00 	vldr	d6, [r3]
 8003ffe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004000:	2b00      	cmp	r3, #0
 8004002:	da03      	bge.n	800400c <_dtoa_r+0x3e4>
 8004004:	f1ba 0f00 	cmp.w	sl, #0
 8004008:	f340 80d2 	ble.w	80041b0 <_dtoa_r+0x588>
 800400c:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8004010:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004014:	463e      	mov	r6, r7
 8004016:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800401a:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800401e:	ee15 3a10 	vmov	r3, s10
 8004022:	3330      	adds	r3, #48	@ 0x30
 8004024:	f806 3b01 	strb.w	r3, [r6], #1
 8004028:	1bf3      	subs	r3, r6, r7
 800402a:	459a      	cmp	sl, r3
 800402c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8004030:	eea3 7b46 	vfms.f64	d7, d3, d6
 8004034:	f040 80f8 	bne.w	8004228 <_dtoa_r+0x600>
 8004038:	ee37 7b07 	vadd.f64	d7, d7, d7
 800403c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8004040:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004044:	f300 80dd 	bgt.w	8004202 <_dtoa_r+0x5da>
 8004048:	eeb4 7b46 	vcmp.f64	d7, d6
 800404c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004050:	d104      	bne.n	800405c <_dtoa_r+0x434>
 8004052:	ee15 3a10 	vmov	r3, s10
 8004056:	07db      	lsls	r3, r3, #31
 8004058:	f100 80d3 	bmi.w	8004202 <_dtoa_r+0x5da>
 800405c:	9901      	ldr	r1, [sp, #4]
 800405e:	4648      	mov	r0, r9
 8004060:	f000 fbc2 	bl	80047e8 <_Bfree>
 8004064:	2300      	movs	r3, #0
 8004066:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004068:	7033      	strb	r3, [r6, #0]
 800406a:	f108 0301 	add.w	r3, r8, #1
 800406e:	6013      	str	r3, [r2, #0]
 8004070:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004072:	2b00      	cmp	r3, #0
 8004074:	f000 8304 	beq.w	8004680 <_dtoa_r+0xa58>
 8004078:	601e      	str	r6, [r3, #0]
 800407a:	e301      	b.n	8004680 <_dtoa_r+0xa58>
 800407c:	2202      	movs	r2, #2
 800407e:	e75e      	b.n	8003f3e <_dtoa_r+0x316>
 8004080:	07cc      	lsls	r4, r1, #31
 8004082:	d504      	bpl.n	800408e <_dtoa_r+0x466>
 8004084:	ed90 6b00 	vldr	d6, [r0]
 8004088:	3201      	adds	r2, #1
 800408a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800408e:	1049      	asrs	r1, r1, #1
 8004090:	3008      	adds	r0, #8
 8004092:	e755      	b.n	8003f40 <_dtoa_r+0x318>
 8004094:	d022      	beq.n	80040dc <_dtoa_r+0x4b4>
 8004096:	f1c8 0100 	rsb	r1, r8, #0
 800409a:	4a68      	ldr	r2, [pc, #416]	@ (800423c <_dtoa_r+0x614>)
 800409c:	f001 000f 	and.w	r0, r1, #15
 80040a0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80040a4:	ed92 7b00 	vldr	d7, [r2]
 80040a8:	ee28 7b07 	vmul.f64	d7, d8, d7
 80040ac:	ed8d 7b02 	vstr	d7, [sp, #8]
 80040b0:	4863      	ldr	r0, [pc, #396]	@ (8004240 <_dtoa_r+0x618>)
 80040b2:	1109      	asrs	r1, r1, #4
 80040b4:	2400      	movs	r4, #0
 80040b6:	2202      	movs	r2, #2
 80040b8:	b929      	cbnz	r1, 80040c6 <_dtoa_r+0x49e>
 80040ba:	2c00      	cmp	r4, #0
 80040bc:	f43f af49 	beq.w	8003f52 <_dtoa_r+0x32a>
 80040c0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80040c4:	e745      	b.n	8003f52 <_dtoa_r+0x32a>
 80040c6:	07ce      	lsls	r6, r1, #31
 80040c8:	d505      	bpl.n	80040d6 <_dtoa_r+0x4ae>
 80040ca:	ed90 6b00 	vldr	d6, [r0]
 80040ce:	3201      	adds	r2, #1
 80040d0:	2401      	movs	r4, #1
 80040d2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80040d6:	1049      	asrs	r1, r1, #1
 80040d8:	3008      	adds	r0, #8
 80040da:	e7ed      	b.n	80040b8 <_dtoa_r+0x490>
 80040dc:	2202      	movs	r2, #2
 80040de:	e738      	b.n	8003f52 <_dtoa_r+0x32a>
 80040e0:	f8cd 8010 	str.w	r8, [sp, #16]
 80040e4:	4654      	mov	r4, sl
 80040e6:	e754      	b.n	8003f92 <_dtoa_r+0x36a>
 80040e8:	4a54      	ldr	r2, [pc, #336]	@ (800423c <_dtoa_r+0x614>)
 80040ea:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 80040ee:	ed12 4b02 	vldr	d4, [r2, #-8]
 80040f2:	9a08      	ldr	r2, [sp, #32]
 80040f4:	ec41 0b17 	vmov	d7, r0, r1
 80040f8:	443c      	add	r4, r7
 80040fa:	b34a      	cbz	r2, 8004150 <_dtoa_r+0x528>
 80040fc:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8004100:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8004104:	463e      	mov	r6, r7
 8004106:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800410a:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800410e:	ee35 7b47 	vsub.f64	d7, d5, d7
 8004112:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8004116:	ee14 2a90 	vmov	r2, s9
 800411a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800411e:	3230      	adds	r2, #48	@ 0x30
 8004120:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004124:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8004128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800412c:	f806 2b01 	strb.w	r2, [r6], #1
 8004130:	d438      	bmi.n	80041a4 <_dtoa_r+0x57c>
 8004132:	ee32 5b46 	vsub.f64	d5, d2, d6
 8004136:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800413a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800413e:	d462      	bmi.n	8004206 <_dtoa_r+0x5de>
 8004140:	42a6      	cmp	r6, r4
 8004142:	f43f af4d 	beq.w	8003fe0 <_dtoa_r+0x3b8>
 8004146:	ee27 7b03 	vmul.f64	d7, d7, d3
 800414a:	ee26 6b03 	vmul.f64	d6, d6, d3
 800414e:	e7e0      	b.n	8004112 <_dtoa_r+0x4ea>
 8004150:	4621      	mov	r1, r4
 8004152:	463e      	mov	r6, r7
 8004154:	ee27 7b04 	vmul.f64	d7, d7, d4
 8004158:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800415c:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8004160:	ee14 2a90 	vmov	r2, s9
 8004164:	3230      	adds	r2, #48	@ 0x30
 8004166:	f806 2b01 	strb.w	r2, [r6], #1
 800416a:	42a6      	cmp	r6, r4
 800416c:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8004170:	ee36 6b45 	vsub.f64	d6, d6, d5
 8004174:	d119      	bne.n	80041aa <_dtoa_r+0x582>
 8004176:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800417a:	ee37 4b05 	vadd.f64	d4, d7, d5
 800417e:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8004182:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004186:	dc3e      	bgt.n	8004206 <_dtoa_r+0x5de>
 8004188:	ee35 5b47 	vsub.f64	d5, d5, d7
 800418c:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8004190:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004194:	f57f af24 	bpl.w	8003fe0 <_dtoa_r+0x3b8>
 8004198:	460e      	mov	r6, r1
 800419a:	3901      	subs	r1, #1
 800419c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80041a0:	2b30      	cmp	r3, #48	@ 0x30
 80041a2:	d0f9      	beq.n	8004198 <_dtoa_r+0x570>
 80041a4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80041a8:	e758      	b.n	800405c <_dtoa_r+0x434>
 80041aa:	ee26 6b03 	vmul.f64	d6, d6, d3
 80041ae:	e7d5      	b.n	800415c <_dtoa_r+0x534>
 80041b0:	d10b      	bne.n	80041ca <_dtoa_r+0x5a2>
 80041b2:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 80041b6:	ee26 6b07 	vmul.f64	d6, d6, d7
 80041ba:	ed9d 7b02 	vldr	d7, [sp, #8]
 80041be:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80041c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041c6:	f2c0 8161 	blt.w	800448c <_dtoa_r+0x864>
 80041ca:	2400      	movs	r4, #0
 80041cc:	4625      	mov	r5, r4
 80041ce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80041d0:	43db      	mvns	r3, r3
 80041d2:	9304      	str	r3, [sp, #16]
 80041d4:	463e      	mov	r6, r7
 80041d6:	f04f 0800 	mov.w	r8, #0
 80041da:	4621      	mov	r1, r4
 80041dc:	4648      	mov	r0, r9
 80041de:	f000 fb03 	bl	80047e8 <_Bfree>
 80041e2:	2d00      	cmp	r5, #0
 80041e4:	d0de      	beq.n	80041a4 <_dtoa_r+0x57c>
 80041e6:	f1b8 0f00 	cmp.w	r8, #0
 80041ea:	d005      	beq.n	80041f8 <_dtoa_r+0x5d0>
 80041ec:	45a8      	cmp	r8, r5
 80041ee:	d003      	beq.n	80041f8 <_dtoa_r+0x5d0>
 80041f0:	4641      	mov	r1, r8
 80041f2:	4648      	mov	r0, r9
 80041f4:	f000 faf8 	bl	80047e8 <_Bfree>
 80041f8:	4629      	mov	r1, r5
 80041fa:	4648      	mov	r0, r9
 80041fc:	f000 faf4 	bl	80047e8 <_Bfree>
 8004200:	e7d0      	b.n	80041a4 <_dtoa_r+0x57c>
 8004202:	f8cd 8010 	str.w	r8, [sp, #16]
 8004206:	4633      	mov	r3, r6
 8004208:	461e      	mov	r6, r3
 800420a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800420e:	2a39      	cmp	r2, #57	@ 0x39
 8004210:	d106      	bne.n	8004220 <_dtoa_r+0x5f8>
 8004212:	429f      	cmp	r7, r3
 8004214:	d1f8      	bne.n	8004208 <_dtoa_r+0x5e0>
 8004216:	9a04      	ldr	r2, [sp, #16]
 8004218:	3201      	adds	r2, #1
 800421a:	9204      	str	r2, [sp, #16]
 800421c:	2230      	movs	r2, #48	@ 0x30
 800421e:	703a      	strb	r2, [r7, #0]
 8004220:	781a      	ldrb	r2, [r3, #0]
 8004222:	3201      	adds	r2, #1
 8004224:	701a      	strb	r2, [r3, #0]
 8004226:	e7bd      	b.n	80041a4 <_dtoa_r+0x57c>
 8004228:	ee27 7b04 	vmul.f64	d7, d7, d4
 800422c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004234:	f47f aeef 	bne.w	8004016 <_dtoa_r+0x3ee>
 8004238:	e710      	b.n	800405c <_dtoa_r+0x434>
 800423a:	bf00      	nop
 800423c:	08005758 	.word	0x08005758
 8004240:	08005730 	.word	0x08005730
 8004244:	9908      	ldr	r1, [sp, #32]
 8004246:	2900      	cmp	r1, #0
 8004248:	f000 80e3 	beq.w	8004412 <_dtoa_r+0x7ea>
 800424c:	9907      	ldr	r1, [sp, #28]
 800424e:	2901      	cmp	r1, #1
 8004250:	f300 80c8 	bgt.w	80043e4 <_dtoa_r+0x7bc>
 8004254:	2d00      	cmp	r5, #0
 8004256:	f000 80c1 	beq.w	80043dc <_dtoa_r+0x7b4>
 800425a:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800425e:	9e05      	ldr	r6, [sp, #20]
 8004260:	461c      	mov	r4, r3
 8004262:	9304      	str	r3, [sp, #16]
 8004264:	9b05      	ldr	r3, [sp, #20]
 8004266:	4413      	add	r3, r2
 8004268:	9305      	str	r3, [sp, #20]
 800426a:	9b06      	ldr	r3, [sp, #24]
 800426c:	2101      	movs	r1, #1
 800426e:	4413      	add	r3, r2
 8004270:	4648      	mov	r0, r9
 8004272:	9306      	str	r3, [sp, #24]
 8004274:	f000 fb6c 	bl	8004950 <__i2b>
 8004278:	9b04      	ldr	r3, [sp, #16]
 800427a:	4605      	mov	r5, r0
 800427c:	b166      	cbz	r6, 8004298 <_dtoa_r+0x670>
 800427e:	9a06      	ldr	r2, [sp, #24]
 8004280:	2a00      	cmp	r2, #0
 8004282:	dd09      	ble.n	8004298 <_dtoa_r+0x670>
 8004284:	42b2      	cmp	r2, r6
 8004286:	9905      	ldr	r1, [sp, #20]
 8004288:	bfa8      	it	ge
 800428a:	4632      	movge	r2, r6
 800428c:	1a89      	subs	r1, r1, r2
 800428e:	9105      	str	r1, [sp, #20]
 8004290:	9906      	ldr	r1, [sp, #24]
 8004292:	1ab6      	subs	r6, r6, r2
 8004294:	1a8a      	subs	r2, r1, r2
 8004296:	9206      	str	r2, [sp, #24]
 8004298:	b1fb      	cbz	r3, 80042da <_dtoa_r+0x6b2>
 800429a:	9a08      	ldr	r2, [sp, #32]
 800429c:	2a00      	cmp	r2, #0
 800429e:	f000 80bc 	beq.w	800441a <_dtoa_r+0x7f2>
 80042a2:	b19c      	cbz	r4, 80042cc <_dtoa_r+0x6a4>
 80042a4:	4629      	mov	r1, r5
 80042a6:	4622      	mov	r2, r4
 80042a8:	4648      	mov	r0, r9
 80042aa:	930b      	str	r3, [sp, #44]	@ 0x2c
 80042ac:	f000 fc10 	bl	8004ad0 <__pow5mult>
 80042b0:	9a01      	ldr	r2, [sp, #4]
 80042b2:	4601      	mov	r1, r0
 80042b4:	4605      	mov	r5, r0
 80042b6:	4648      	mov	r0, r9
 80042b8:	f000 fb60 	bl	800497c <__multiply>
 80042bc:	9901      	ldr	r1, [sp, #4]
 80042be:	9004      	str	r0, [sp, #16]
 80042c0:	4648      	mov	r0, r9
 80042c2:	f000 fa91 	bl	80047e8 <_Bfree>
 80042c6:	9a04      	ldr	r2, [sp, #16]
 80042c8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80042ca:	9201      	str	r2, [sp, #4]
 80042cc:	1b1a      	subs	r2, r3, r4
 80042ce:	d004      	beq.n	80042da <_dtoa_r+0x6b2>
 80042d0:	9901      	ldr	r1, [sp, #4]
 80042d2:	4648      	mov	r0, r9
 80042d4:	f000 fbfc 	bl	8004ad0 <__pow5mult>
 80042d8:	9001      	str	r0, [sp, #4]
 80042da:	2101      	movs	r1, #1
 80042dc:	4648      	mov	r0, r9
 80042de:	f000 fb37 	bl	8004950 <__i2b>
 80042e2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80042e4:	4604      	mov	r4, r0
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	f000 81d0 	beq.w	800468c <_dtoa_r+0xa64>
 80042ec:	461a      	mov	r2, r3
 80042ee:	4601      	mov	r1, r0
 80042f0:	4648      	mov	r0, r9
 80042f2:	f000 fbed 	bl	8004ad0 <__pow5mult>
 80042f6:	9b07      	ldr	r3, [sp, #28]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	4604      	mov	r4, r0
 80042fc:	f300 8095 	bgt.w	800442a <_dtoa_r+0x802>
 8004300:	9b02      	ldr	r3, [sp, #8]
 8004302:	2b00      	cmp	r3, #0
 8004304:	f040 808b 	bne.w	800441e <_dtoa_r+0x7f6>
 8004308:	9b03      	ldr	r3, [sp, #12]
 800430a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800430e:	2a00      	cmp	r2, #0
 8004310:	f040 8087 	bne.w	8004422 <_dtoa_r+0x7fa>
 8004314:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004318:	0d12      	lsrs	r2, r2, #20
 800431a:	0512      	lsls	r2, r2, #20
 800431c:	2a00      	cmp	r2, #0
 800431e:	f000 8082 	beq.w	8004426 <_dtoa_r+0x7fe>
 8004322:	9b05      	ldr	r3, [sp, #20]
 8004324:	3301      	adds	r3, #1
 8004326:	9305      	str	r3, [sp, #20]
 8004328:	9b06      	ldr	r3, [sp, #24]
 800432a:	3301      	adds	r3, #1
 800432c:	9306      	str	r3, [sp, #24]
 800432e:	2301      	movs	r3, #1
 8004330:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004332:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004334:	2b00      	cmp	r3, #0
 8004336:	f000 81af 	beq.w	8004698 <_dtoa_r+0xa70>
 800433a:	6922      	ldr	r2, [r4, #16]
 800433c:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8004340:	6910      	ldr	r0, [r2, #16]
 8004342:	f000 fab9 	bl	80048b8 <__hi0bits>
 8004346:	f1c0 0020 	rsb	r0, r0, #32
 800434a:	9b06      	ldr	r3, [sp, #24]
 800434c:	4418      	add	r0, r3
 800434e:	f010 001f 	ands.w	r0, r0, #31
 8004352:	d076      	beq.n	8004442 <_dtoa_r+0x81a>
 8004354:	f1c0 0220 	rsb	r2, r0, #32
 8004358:	2a04      	cmp	r2, #4
 800435a:	dd69      	ble.n	8004430 <_dtoa_r+0x808>
 800435c:	9b05      	ldr	r3, [sp, #20]
 800435e:	f1c0 001c 	rsb	r0, r0, #28
 8004362:	4403      	add	r3, r0
 8004364:	9305      	str	r3, [sp, #20]
 8004366:	9b06      	ldr	r3, [sp, #24]
 8004368:	4406      	add	r6, r0
 800436a:	4403      	add	r3, r0
 800436c:	9306      	str	r3, [sp, #24]
 800436e:	9b05      	ldr	r3, [sp, #20]
 8004370:	2b00      	cmp	r3, #0
 8004372:	dd05      	ble.n	8004380 <_dtoa_r+0x758>
 8004374:	9901      	ldr	r1, [sp, #4]
 8004376:	461a      	mov	r2, r3
 8004378:	4648      	mov	r0, r9
 800437a:	f000 fc03 	bl	8004b84 <__lshift>
 800437e:	9001      	str	r0, [sp, #4]
 8004380:	9b06      	ldr	r3, [sp, #24]
 8004382:	2b00      	cmp	r3, #0
 8004384:	dd05      	ble.n	8004392 <_dtoa_r+0x76a>
 8004386:	4621      	mov	r1, r4
 8004388:	461a      	mov	r2, r3
 800438a:	4648      	mov	r0, r9
 800438c:	f000 fbfa 	bl	8004b84 <__lshift>
 8004390:	4604      	mov	r4, r0
 8004392:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004394:	2b00      	cmp	r3, #0
 8004396:	d056      	beq.n	8004446 <_dtoa_r+0x81e>
 8004398:	9801      	ldr	r0, [sp, #4]
 800439a:	4621      	mov	r1, r4
 800439c:	f000 fc5e 	bl	8004c5c <__mcmp>
 80043a0:	2800      	cmp	r0, #0
 80043a2:	da50      	bge.n	8004446 <_dtoa_r+0x81e>
 80043a4:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80043a8:	9304      	str	r3, [sp, #16]
 80043aa:	9901      	ldr	r1, [sp, #4]
 80043ac:	2300      	movs	r3, #0
 80043ae:	220a      	movs	r2, #10
 80043b0:	4648      	mov	r0, r9
 80043b2:	f000 fa3b 	bl	800482c <__multadd>
 80043b6:	9b08      	ldr	r3, [sp, #32]
 80043b8:	9001      	str	r0, [sp, #4]
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	f000 816e 	beq.w	800469c <_dtoa_r+0xa74>
 80043c0:	4629      	mov	r1, r5
 80043c2:	2300      	movs	r3, #0
 80043c4:	220a      	movs	r2, #10
 80043c6:	4648      	mov	r0, r9
 80043c8:	f000 fa30 	bl	800482c <__multadd>
 80043cc:	f1bb 0f00 	cmp.w	fp, #0
 80043d0:	4605      	mov	r5, r0
 80043d2:	dc64      	bgt.n	800449e <_dtoa_r+0x876>
 80043d4:	9b07      	ldr	r3, [sp, #28]
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	dc3e      	bgt.n	8004458 <_dtoa_r+0x830>
 80043da:	e060      	b.n	800449e <_dtoa_r+0x876>
 80043dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80043de:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80043e2:	e73c      	b.n	800425e <_dtoa_r+0x636>
 80043e4:	f10a 34ff 	add.w	r4, sl, #4294967295	@ 0xffffffff
 80043e8:	42a3      	cmp	r3, r4
 80043ea:	bfbf      	itttt	lt
 80043ec:	1ae2      	sublt	r2, r4, r3
 80043ee:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80043f0:	189b      	addlt	r3, r3, r2
 80043f2:	930a      	strlt	r3, [sp, #40]	@ 0x28
 80043f4:	bfae      	itee	ge
 80043f6:	1b1c      	subge	r4, r3, r4
 80043f8:	4623      	movlt	r3, r4
 80043fa:	2400      	movlt	r4, #0
 80043fc:	f1ba 0f00 	cmp.w	sl, #0
 8004400:	bfb5      	itete	lt
 8004402:	9a05      	ldrlt	r2, [sp, #20]
 8004404:	9e05      	ldrge	r6, [sp, #20]
 8004406:	eba2 060a 	sublt.w	r6, r2, sl
 800440a:	4652      	movge	r2, sl
 800440c:	bfb8      	it	lt
 800440e:	2200      	movlt	r2, #0
 8004410:	e727      	b.n	8004262 <_dtoa_r+0x63a>
 8004412:	9e05      	ldr	r6, [sp, #20]
 8004414:	9d08      	ldr	r5, [sp, #32]
 8004416:	461c      	mov	r4, r3
 8004418:	e730      	b.n	800427c <_dtoa_r+0x654>
 800441a:	461a      	mov	r2, r3
 800441c:	e758      	b.n	80042d0 <_dtoa_r+0x6a8>
 800441e:	2300      	movs	r3, #0
 8004420:	e786      	b.n	8004330 <_dtoa_r+0x708>
 8004422:	9b02      	ldr	r3, [sp, #8]
 8004424:	e784      	b.n	8004330 <_dtoa_r+0x708>
 8004426:	920b      	str	r2, [sp, #44]	@ 0x2c
 8004428:	e783      	b.n	8004332 <_dtoa_r+0x70a>
 800442a:	2300      	movs	r3, #0
 800442c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800442e:	e784      	b.n	800433a <_dtoa_r+0x712>
 8004430:	d09d      	beq.n	800436e <_dtoa_r+0x746>
 8004432:	9b05      	ldr	r3, [sp, #20]
 8004434:	321c      	adds	r2, #28
 8004436:	4413      	add	r3, r2
 8004438:	9305      	str	r3, [sp, #20]
 800443a:	9b06      	ldr	r3, [sp, #24]
 800443c:	4416      	add	r6, r2
 800443e:	4413      	add	r3, r2
 8004440:	e794      	b.n	800436c <_dtoa_r+0x744>
 8004442:	4602      	mov	r2, r0
 8004444:	e7f5      	b.n	8004432 <_dtoa_r+0x80a>
 8004446:	f1ba 0f00 	cmp.w	sl, #0
 800444a:	f8cd 8010 	str.w	r8, [sp, #16]
 800444e:	46d3      	mov	fp, sl
 8004450:	dc21      	bgt.n	8004496 <_dtoa_r+0x86e>
 8004452:	9b07      	ldr	r3, [sp, #28]
 8004454:	2b02      	cmp	r3, #2
 8004456:	dd1e      	ble.n	8004496 <_dtoa_r+0x86e>
 8004458:	f1bb 0f00 	cmp.w	fp, #0
 800445c:	f47f aeb7 	bne.w	80041ce <_dtoa_r+0x5a6>
 8004460:	4621      	mov	r1, r4
 8004462:	465b      	mov	r3, fp
 8004464:	2205      	movs	r2, #5
 8004466:	4648      	mov	r0, r9
 8004468:	f000 f9e0 	bl	800482c <__multadd>
 800446c:	4601      	mov	r1, r0
 800446e:	4604      	mov	r4, r0
 8004470:	9801      	ldr	r0, [sp, #4]
 8004472:	f000 fbf3 	bl	8004c5c <__mcmp>
 8004476:	2800      	cmp	r0, #0
 8004478:	f77f aea9 	ble.w	80041ce <_dtoa_r+0x5a6>
 800447c:	463e      	mov	r6, r7
 800447e:	2331      	movs	r3, #49	@ 0x31
 8004480:	f806 3b01 	strb.w	r3, [r6], #1
 8004484:	9b04      	ldr	r3, [sp, #16]
 8004486:	3301      	adds	r3, #1
 8004488:	9304      	str	r3, [sp, #16]
 800448a:	e6a4      	b.n	80041d6 <_dtoa_r+0x5ae>
 800448c:	f8cd 8010 	str.w	r8, [sp, #16]
 8004490:	4654      	mov	r4, sl
 8004492:	4625      	mov	r5, r4
 8004494:	e7f2      	b.n	800447c <_dtoa_r+0x854>
 8004496:	9b08      	ldr	r3, [sp, #32]
 8004498:	2b00      	cmp	r3, #0
 800449a:	f000 8103 	beq.w	80046a4 <_dtoa_r+0xa7c>
 800449e:	2e00      	cmp	r6, #0
 80044a0:	dd05      	ble.n	80044ae <_dtoa_r+0x886>
 80044a2:	4629      	mov	r1, r5
 80044a4:	4632      	mov	r2, r6
 80044a6:	4648      	mov	r0, r9
 80044a8:	f000 fb6c 	bl	8004b84 <__lshift>
 80044ac:	4605      	mov	r5, r0
 80044ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d058      	beq.n	8004566 <_dtoa_r+0x93e>
 80044b4:	6869      	ldr	r1, [r5, #4]
 80044b6:	4648      	mov	r0, r9
 80044b8:	f000 f956 	bl	8004768 <_Balloc>
 80044bc:	4606      	mov	r6, r0
 80044be:	b928      	cbnz	r0, 80044cc <_dtoa_r+0x8a4>
 80044c0:	4b82      	ldr	r3, [pc, #520]	@ (80046cc <_dtoa_r+0xaa4>)
 80044c2:	4602      	mov	r2, r0
 80044c4:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80044c8:	f7ff bbc7 	b.w	8003c5a <_dtoa_r+0x32>
 80044cc:	692a      	ldr	r2, [r5, #16]
 80044ce:	3202      	adds	r2, #2
 80044d0:	0092      	lsls	r2, r2, #2
 80044d2:	f105 010c 	add.w	r1, r5, #12
 80044d6:	300c      	adds	r0, #12
 80044d8:	f7ff fb0f 	bl	8003afa <memcpy>
 80044dc:	2201      	movs	r2, #1
 80044de:	4631      	mov	r1, r6
 80044e0:	4648      	mov	r0, r9
 80044e2:	f000 fb4f 	bl	8004b84 <__lshift>
 80044e6:	1c7b      	adds	r3, r7, #1
 80044e8:	9305      	str	r3, [sp, #20]
 80044ea:	eb07 030b 	add.w	r3, r7, fp
 80044ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80044f0:	9b02      	ldr	r3, [sp, #8]
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	46a8      	mov	r8, r5
 80044f8:	9308      	str	r3, [sp, #32]
 80044fa:	4605      	mov	r5, r0
 80044fc:	9b05      	ldr	r3, [sp, #20]
 80044fe:	9801      	ldr	r0, [sp, #4]
 8004500:	4621      	mov	r1, r4
 8004502:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8004506:	f7ff fb06 	bl	8003b16 <quorem>
 800450a:	4641      	mov	r1, r8
 800450c:	9002      	str	r0, [sp, #8]
 800450e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 8004512:	9801      	ldr	r0, [sp, #4]
 8004514:	f000 fba2 	bl	8004c5c <__mcmp>
 8004518:	462a      	mov	r2, r5
 800451a:	9006      	str	r0, [sp, #24]
 800451c:	4621      	mov	r1, r4
 800451e:	4648      	mov	r0, r9
 8004520:	f000 fbb8 	bl	8004c94 <__mdiff>
 8004524:	68c2      	ldr	r2, [r0, #12]
 8004526:	4606      	mov	r6, r0
 8004528:	b9fa      	cbnz	r2, 800456a <_dtoa_r+0x942>
 800452a:	4601      	mov	r1, r0
 800452c:	9801      	ldr	r0, [sp, #4]
 800452e:	f000 fb95 	bl	8004c5c <__mcmp>
 8004532:	4602      	mov	r2, r0
 8004534:	4631      	mov	r1, r6
 8004536:	4648      	mov	r0, r9
 8004538:	920a      	str	r2, [sp, #40]	@ 0x28
 800453a:	f000 f955 	bl	80047e8 <_Bfree>
 800453e:	9b07      	ldr	r3, [sp, #28]
 8004540:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004542:	9e05      	ldr	r6, [sp, #20]
 8004544:	ea43 0102 	orr.w	r1, r3, r2
 8004548:	9b08      	ldr	r3, [sp, #32]
 800454a:	4319      	orrs	r1, r3
 800454c:	d10f      	bne.n	800456e <_dtoa_r+0x946>
 800454e:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 8004552:	d028      	beq.n	80045a6 <_dtoa_r+0x97e>
 8004554:	9b06      	ldr	r3, [sp, #24]
 8004556:	2b00      	cmp	r3, #0
 8004558:	dd02      	ble.n	8004560 <_dtoa_r+0x938>
 800455a:	9b02      	ldr	r3, [sp, #8]
 800455c:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8004560:	f88b a000 	strb.w	sl, [fp]
 8004564:	e639      	b.n	80041da <_dtoa_r+0x5b2>
 8004566:	4628      	mov	r0, r5
 8004568:	e7bd      	b.n	80044e6 <_dtoa_r+0x8be>
 800456a:	2201      	movs	r2, #1
 800456c:	e7e2      	b.n	8004534 <_dtoa_r+0x90c>
 800456e:	9b06      	ldr	r3, [sp, #24]
 8004570:	2b00      	cmp	r3, #0
 8004572:	db04      	blt.n	800457e <_dtoa_r+0x956>
 8004574:	9907      	ldr	r1, [sp, #28]
 8004576:	430b      	orrs	r3, r1
 8004578:	9908      	ldr	r1, [sp, #32]
 800457a:	430b      	orrs	r3, r1
 800457c:	d120      	bne.n	80045c0 <_dtoa_r+0x998>
 800457e:	2a00      	cmp	r2, #0
 8004580:	ddee      	ble.n	8004560 <_dtoa_r+0x938>
 8004582:	9901      	ldr	r1, [sp, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	4648      	mov	r0, r9
 8004588:	f000 fafc 	bl	8004b84 <__lshift>
 800458c:	4621      	mov	r1, r4
 800458e:	9001      	str	r0, [sp, #4]
 8004590:	f000 fb64 	bl	8004c5c <__mcmp>
 8004594:	2800      	cmp	r0, #0
 8004596:	dc03      	bgt.n	80045a0 <_dtoa_r+0x978>
 8004598:	d1e2      	bne.n	8004560 <_dtoa_r+0x938>
 800459a:	f01a 0f01 	tst.w	sl, #1
 800459e:	d0df      	beq.n	8004560 <_dtoa_r+0x938>
 80045a0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80045a4:	d1d9      	bne.n	800455a <_dtoa_r+0x932>
 80045a6:	2339      	movs	r3, #57	@ 0x39
 80045a8:	f88b 3000 	strb.w	r3, [fp]
 80045ac:	4633      	mov	r3, r6
 80045ae:	461e      	mov	r6, r3
 80045b0:	3b01      	subs	r3, #1
 80045b2:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80045b6:	2a39      	cmp	r2, #57	@ 0x39
 80045b8:	d053      	beq.n	8004662 <_dtoa_r+0xa3a>
 80045ba:	3201      	adds	r2, #1
 80045bc:	701a      	strb	r2, [r3, #0]
 80045be:	e60c      	b.n	80041da <_dtoa_r+0x5b2>
 80045c0:	2a00      	cmp	r2, #0
 80045c2:	dd07      	ble.n	80045d4 <_dtoa_r+0x9ac>
 80045c4:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80045c8:	d0ed      	beq.n	80045a6 <_dtoa_r+0x97e>
 80045ca:	f10a 0301 	add.w	r3, sl, #1
 80045ce:	f88b 3000 	strb.w	r3, [fp]
 80045d2:	e602      	b.n	80041da <_dtoa_r+0x5b2>
 80045d4:	9b05      	ldr	r3, [sp, #20]
 80045d6:	9a05      	ldr	r2, [sp, #20]
 80045d8:	f803 ac01 	strb.w	sl, [r3, #-1]
 80045dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045de:	4293      	cmp	r3, r2
 80045e0:	d029      	beq.n	8004636 <_dtoa_r+0xa0e>
 80045e2:	9901      	ldr	r1, [sp, #4]
 80045e4:	2300      	movs	r3, #0
 80045e6:	220a      	movs	r2, #10
 80045e8:	4648      	mov	r0, r9
 80045ea:	f000 f91f 	bl	800482c <__multadd>
 80045ee:	45a8      	cmp	r8, r5
 80045f0:	9001      	str	r0, [sp, #4]
 80045f2:	f04f 0300 	mov.w	r3, #0
 80045f6:	f04f 020a 	mov.w	r2, #10
 80045fa:	4641      	mov	r1, r8
 80045fc:	4648      	mov	r0, r9
 80045fe:	d107      	bne.n	8004610 <_dtoa_r+0x9e8>
 8004600:	f000 f914 	bl	800482c <__multadd>
 8004604:	4680      	mov	r8, r0
 8004606:	4605      	mov	r5, r0
 8004608:	9b05      	ldr	r3, [sp, #20]
 800460a:	3301      	adds	r3, #1
 800460c:	9305      	str	r3, [sp, #20]
 800460e:	e775      	b.n	80044fc <_dtoa_r+0x8d4>
 8004610:	f000 f90c 	bl	800482c <__multadd>
 8004614:	4629      	mov	r1, r5
 8004616:	4680      	mov	r8, r0
 8004618:	2300      	movs	r3, #0
 800461a:	220a      	movs	r2, #10
 800461c:	4648      	mov	r0, r9
 800461e:	f000 f905 	bl	800482c <__multadd>
 8004622:	4605      	mov	r5, r0
 8004624:	e7f0      	b.n	8004608 <_dtoa_r+0x9e0>
 8004626:	f1bb 0f00 	cmp.w	fp, #0
 800462a:	bfcc      	ite	gt
 800462c:	465e      	movgt	r6, fp
 800462e:	2601      	movle	r6, #1
 8004630:	443e      	add	r6, r7
 8004632:	f04f 0800 	mov.w	r8, #0
 8004636:	9901      	ldr	r1, [sp, #4]
 8004638:	2201      	movs	r2, #1
 800463a:	4648      	mov	r0, r9
 800463c:	f000 faa2 	bl	8004b84 <__lshift>
 8004640:	4621      	mov	r1, r4
 8004642:	9001      	str	r0, [sp, #4]
 8004644:	f000 fb0a 	bl	8004c5c <__mcmp>
 8004648:	2800      	cmp	r0, #0
 800464a:	dcaf      	bgt.n	80045ac <_dtoa_r+0x984>
 800464c:	d102      	bne.n	8004654 <_dtoa_r+0xa2c>
 800464e:	f01a 0f01 	tst.w	sl, #1
 8004652:	d1ab      	bne.n	80045ac <_dtoa_r+0x984>
 8004654:	4633      	mov	r3, r6
 8004656:	461e      	mov	r6, r3
 8004658:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800465c:	2a30      	cmp	r2, #48	@ 0x30
 800465e:	d0fa      	beq.n	8004656 <_dtoa_r+0xa2e>
 8004660:	e5bb      	b.n	80041da <_dtoa_r+0x5b2>
 8004662:	429f      	cmp	r7, r3
 8004664:	d1a3      	bne.n	80045ae <_dtoa_r+0x986>
 8004666:	9b04      	ldr	r3, [sp, #16]
 8004668:	3301      	adds	r3, #1
 800466a:	9304      	str	r3, [sp, #16]
 800466c:	2331      	movs	r3, #49	@ 0x31
 800466e:	703b      	strb	r3, [r7, #0]
 8004670:	e5b3      	b.n	80041da <_dtoa_r+0x5b2>
 8004672:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8004674:	4f16      	ldr	r7, [pc, #88]	@ (80046d0 <_dtoa_r+0xaa8>)
 8004676:	b11b      	cbz	r3, 8004680 <_dtoa_r+0xa58>
 8004678:	f107 0308 	add.w	r3, r7, #8
 800467c:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800467e:	6013      	str	r3, [r2, #0]
 8004680:	4638      	mov	r0, r7
 8004682:	b011      	add	sp, #68	@ 0x44
 8004684:	ecbd 8b02 	vpop	{d8}
 8004688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800468c:	9b07      	ldr	r3, [sp, #28]
 800468e:	2b01      	cmp	r3, #1
 8004690:	f77f ae36 	ble.w	8004300 <_dtoa_r+0x6d8>
 8004694:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004696:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004698:	2001      	movs	r0, #1
 800469a:	e656      	b.n	800434a <_dtoa_r+0x722>
 800469c:	f1bb 0f00 	cmp.w	fp, #0
 80046a0:	f77f aed7 	ble.w	8004452 <_dtoa_r+0x82a>
 80046a4:	463e      	mov	r6, r7
 80046a6:	9801      	ldr	r0, [sp, #4]
 80046a8:	4621      	mov	r1, r4
 80046aa:	f7ff fa34 	bl	8003b16 <quorem>
 80046ae:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80046b2:	f806 ab01 	strb.w	sl, [r6], #1
 80046b6:	1bf2      	subs	r2, r6, r7
 80046b8:	4593      	cmp	fp, r2
 80046ba:	ddb4      	ble.n	8004626 <_dtoa_r+0x9fe>
 80046bc:	9901      	ldr	r1, [sp, #4]
 80046be:	2300      	movs	r3, #0
 80046c0:	220a      	movs	r2, #10
 80046c2:	4648      	mov	r0, r9
 80046c4:	f000 f8b2 	bl	800482c <__multadd>
 80046c8:	9001      	str	r0, [sp, #4]
 80046ca:	e7ec      	b.n	80046a6 <_dtoa_r+0xa7e>
 80046cc:	080056b8 	.word	0x080056b8
 80046d0:	0800563c 	.word	0x0800563c

080046d4 <_free_r>:
 80046d4:	b538      	push	{r3, r4, r5, lr}
 80046d6:	4605      	mov	r5, r0
 80046d8:	2900      	cmp	r1, #0
 80046da:	d041      	beq.n	8004760 <_free_r+0x8c>
 80046dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80046e0:	1f0c      	subs	r4, r1, #4
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	bfb8      	it	lt
 80046e6:	18e4      	addlt	r4, r4, r3
 80046e8:	f7fe fc30 	bl	8002f4c <__malloc_lock>
 80046ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004764 <_free_r+0x90>)
 80046ee:	6813      	ldr	r3, [r2, #0]
 80046f0:	b933      	cbnz	r3, 8004700 <_free_r+0x2c>
 80046f2:	6063      	str	r3, [r4, #4]
 80046f4:	6014      	str	r4, [r2, #0]
 80046f6:	4628      	mov	r0, r5
 80046f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80046fc:	f7fe bc2c 	b.w	8002f58 <__malloc_unlock>
 8004700:	42a3      	cmp	r3, r4
 8004702:	d908      	bls.n	8004716 <_free_r+0x42>
 8004704:	6820      	ldr	r0, [r4, #0]
 8004706:	1821      	adds	r1, r4, r0
 8004708:	428b      	cmp	r3, r1
 800470a:	bf01      	itttt	eq
 800470c:	6819      	ldreq	r1, [r3, #0]
 800470e:	685b      	ldreq	r3, [r3, #4]
 8004710:	1809      	addeq	r1, r1, r0
 8004712:	6021      	streq	r1, [r4, #0]
 8004714:	e7ed      	b.n	80046f2 <_free_r+0x1e>
 8004716:	461a      	mov	r2, r3
 8004718:	685b      	ldr	r3, [r3, #4]
 800471a:	b10b      	cbz	r3, 8004720 <_free_r+0x4c>
 800471c:	42a3      	cmp	r3, r4
 800471e:	d9fa      	bls.n	8004716 <_free_r+0x42>
 8004720:	6811      	ldr	r1, [r2, #0]
 8004722:	1850      	adds	r0, r2, r1
 8004724:	42a0      	cmp	r0, r4
 8004726:	d10b      	bne.n	8004740 <_free_r+0x6c>
 8004728:	6820      	ldr	r0, [r4, #0]
 800472a:	4401      	add	r1, r0
 800472c:	1850      	adds	r0, r2, r1
 800472e:	4283      	cmp	r3, r0
 8004730:	6011      	str	r1, [r2, #0]
 8004732:	d1e0      	bne.n	80046f6 <_free_r+0x22>
 8004734:	6818      	ldr	r0, [r3, #0]
 8004736:	685b      	ldr	r3, [r3, #4]
 8004738:	6053      	str	r3, [r2, #4]
 800473a:	4408      	add	r0, r1
 800473c:	6010      	str	r0, [r2, #0]
 800473e:	e7da      	b.n	80046f6 <_free_r+0x22>
 8004740:	d902      	bls.n	8004748 <_free_r+0x74>
 8004742:	230c      	movs	r3, #12
 8004744:	602b      	str	r3, [r5, #0]
 8004746:	e7d6      	b.n	80046f6 <_free_r+0x22>
 8004748:	6820      	ldr	r0, [r4, #0]
 800474a:	1821      	adds	r1, r4, r0
 800474c:	428b      	cmp	r3, r1
 800474e:	bf04      	itt	eq
 8004750:	6819      	ldreq	r1, [r3, #0]
 8004752:	685b      	ldreq	r3, [r3, #4]
 8004754:	6063      	str	r3, [r4, #4]
 8004756:	bf04      	itt	eq
 8004758:	1809      	addeq	r1, r1, r0
 800475a:	6021      	streq	r1, [r4, #0]
 800475c:	6054      	str	r4, [r2, #4]
 800475e:	e7ca      	b.n	80046f6 <_free_r+0x22>
 8004760:	bd38      	pop	{r3, r4, r5, pc}
 8004762:	bf00      	nop
 8004764:	2000030c 	.word	0x2000030c

08004768 <_Balloc>:
 8004768:	b570      	push	{r4, r5, r6, lr}
 800476a:	69c6      	ldr	r6, [r0, #28]
 800476c:	4604      	mov	r4, r0
 800476e:	460d      	mov	r5, r1
 8004770:	b976      	cbnz	r6, 8004790 <_Balloc+0x28>
 8004772:	2010      	movs	r0, #16
 8004774:	f7fe fb40 	bl	8002df8 <malloc>
 8004778:	4602      	mov	r2, r0
 800477a:	61e0      	str	r0, [r4, #28]
 800477c:	b920      	cbnz	r0, 8004788 <_Balloc+0x20>
 800477e:	4b18      	ldr	r3, [pc, #96]	@ (80047e0 <_Balloc+0x78>)
 8004780:	4818      	ldr	r0, [pc, #96]	@ (80047e4 <_Balloc+0x7c>)
 8004782:	216b      	movs	r1, #107	@ 0x6b
 8004784:	f000 fc1e 	bl	8004fc4 <__assert_func>
 8004788:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800478c:	6006      	str	r6, [r0, #0]
 800478e:	60c6      	str	r6, [r0, #12]
 8004790:	69e6      	ldr	r6, [r4, #28]
 8004792:	68f3      	ldr	r3, [r6, #12]
 8004794:	b183      	cbz	r3, 80047b8 <_Balloc+0x50>
 8004796:	69e3      	ldr	r3, [r4, #28]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800479e:	b9b8      	cbnz	r0, 80047d0 <_Balloc+0x68>
 80047a0:	2101      	movs	r1, #1
 80047a2:	fa01 f605 	lsl.w	r6, r1, r5
 80047a6:	1d72      	adds	r2, r6, #5
 80047a8:	0092      	lsls	r2, r2, #2
 80047aa:	4620      	mov	r0, r4
 80047ac:	f000 fc28 	bl	8005000 <_calloc_r>
 80047b0:	b160      	cbz	r0, 80047cc <_Balloc+0x64>
 80047b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80047b6:	e00e      	b.n	80047d6 <_Balloc+0x6e>
 80047b8:	2221      	movs	r2, #33	@ 0x21
 80047ba:	2104      	movs	r1, #4
 80047bc:	4620      	mov	r0, r4
 80047be:	f000 fc1f 	bl	8005000 <_calloc_r>
 80047c2:	69e3      	ldr	r3, [r4, #28]
 80047c4:	60f0      	str	r0, [r6, #12]
 80047c6:	68db      	ldr	r3, [r3, #12]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d1e4      	bne.n	8004796 <_Balloc+0x2e>
 80047cc:	2000      	movs	r0, #0
 80047ce:	bd70      	pop	{r4, r5, r6, pc}
 80047d0:	6802      	ldr	r2, [r0, #0]
 80047d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80047d6:	2300      	movs	r3, #0
 80047d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80047dc:	e7f7      	b.n	80047ce <_Balloc+0x66>
 80047de:	bf00      	nop
 80047e0:	08005649 	.word	0x08005649
 80047e4:	080056c9 	.word	0x080056c9

080047e8 <_Bfree>:
 80047e8:	b570      	push	{r4, r5, r6, lr}
 80047ea:	69c6      	ldr	r6, [r0, #28]
 80047ec:	4605      	mov	r5, r0
 80047ee:	460c      	mov	r4, r1
 80047f0:	b976      	cbnz	r6, 8004810 <_Bfree+0x28>
 80047f2:	2010      	movs	r0, #16
 80047f4:	f7fe fb00 	bl	8002df8 <malloc>
 80047f8:	4602      	mov	r2, r0
 80047fa:	61e8      	str	r0, [r5, #28]
 80047fc:	b920      	cbnz	r0, 8004808 <_Bfree+0x20>
 80047fe:	4b09      	ldr	r3, [pc, #36]	@ (8004824 <_Bfree+0x3c>)
 8004800:	4809      	ldr	r0, [pc, #36]	@ (8004828 <_Bfree+0x40>)
 8004802:	218f      	movs	r1, #143	@ 0x8f
 8004804:	f000 fbde 	bl	8004fc4 <__assert_func>
 8004808:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800480c:	6006      	str	r6, [r0, #0]
 800480e:	60c6      	str	r6, [r0, #12]
 8004810:	b13c      	cbz	r4, 8004822 <_Bfree+0x3a>
 8004812:	69eb      	ldr	r3, [r5, #28]
 8004814:	6862      	ldr	r2, [r4, #4]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800481c:	6021      	str	r1, [r4, #0]
 800481e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004822:	bd70      	pop	{r4, r5, r6, pc}
 8004824:	08005649 	.word	0x08005649
 8004828:	080056c9 	.word	0x080056c9

0800482c <__multadd>:
 800482c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004830:	690d      	ldr	r5, [r1, #16]
 8004832:	4607      	mov	r7, r0
 8004834:	460c      	mov	r4, r1
 8004836:	461e      	mov	r6, r3
 8004838:	f101 0c14 	add.w	ip, r1, #20
 800483c:	2000      	movs	r0, #0
 800483e:	f8dc 3000 	ldr.w	r3, [ip]
 8004842:	b299      	uxth	r1, r3
 8004844:	fb02 6101 	mla	r1, r2, r1, r6
 8004848:	0c1e      	lsrs	r6, r3, #16
 800484a:	0c0b      	lsrs	r3, r1, #16
 800484c:	fb02 3306 	mla	r3, r2, r6, r3
 8004850:	b289      	uxth	r1, r1
 8004852:	3001      	adds	r0, #1
 8004854:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004858:	4285      	cmp	r5, r0
 800485a:	f84c 1b04 	str.w	r1, [ip], #4
 800485e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004862:	dcec      	bgt.n	800483e <__multadd+0x12>
 8004864:	b30e      	cbz	r6, 80048aa <__multadd+0x7e>
 8004866:	68a3      	ldr	r3, [r4, #8]
 8004868:	42ab      	cmp	r3, r5
 800486a:	dc19      	bgt.n	80048a0 <__multadd+0x74>
 800486c:	6861      	ldr	r1, [r4, #4]
 800486e:	4638      	mov	r0, r7
 8004870:	3101      	adds	r1, #1
 8004872:	f7ff ff79 	bl	8004768 <_Balloc>
 8004876:	4680      	mov	r8, r0
 8004878:	b928      	cbnz	r0, 8004886 <__multadd+0x5a>
 800487a:	4602      	mov	r2, r0
 800487c:	4b0c      	ldr	r3, [pc, #48]	@ (80048b0 <__multadd+0x84>)
 800487e:	480d      	ldr	r0, [pc, #52]	@ (80048b4 <__multadd+0x88>)
 8004880:	21ba      	movs	r1, #186	@ 0xba
 8004882:	f000 fb9f 	bl	8004fc4 <__assert_func>
 8004886:	6922      	ldr	r2, [r4, #16]
 8004888:	3202      	adds	r2, #2
 800488a:	f104 010c 	add.w	r1, r4, #12
 800488e:	0092      	lsls	r2, r2, #2
 8004890:	300c      	adds	r0, #12
 8004892:	f7ff f932 	bl	8003afa <memcpy>
 8004896:	4621      	mov	r1, r4
 8004898:	4638      	mov	r0, r7
 800489a:	f7ff ffa5 	bl	80047e8 <_Bfree>
 800489e:	4644      	mov	r4, r8
 80048a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80048a4:	3501      	adds	r5, #1
 80048a6:	615e      	str	r6, [r3, #20]
 80048a8:	6125      	str	r5, [r4, #16]
 80048aa:	4620      	mov	r0, r4
 80048ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80048b0:	080056b8 	.word	0x080056b8
 80048b4:	080056c9 	.word	0x080056c9

080048b8 <__hi0bits>:
 80048b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80048bc:	4603      	mov	r3, r0
 80048be:	bf36      	itet	cc
 80048c0:	0403      	lslcc	r3, r0, #16
 80048c2:	2000      	movcs	r0, #0
 80048c4:	2010      	movcc	r0, #16
 80048c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80048ca:	bf3c      	itt	cc
 80048cc:	021b      	lslcc	r3, r3, #8
 80048ce:	3008      	addcc	r0, #8
 80048d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80048d4:	bf3c      	itt	cc
 80048d6:	011b      	lslcc	r3, r3, #4
 80048d8:	3004      	addcc	r0, #4
 80048da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048de:	bf3c      	itt	cc
 80048e0:	009b      	lslcc	r3, r3, #2
 80048e2:	3002      	addcc	r0, #2
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	db05      	blt.n	80048f4 <__hi0bits+0x3c>
 80048e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80048ec:	f100 0001 	add.w	r0, r0, #1
 80048f0:	bf08      	it	eq
 80048f2:	2020      	moveq	r0, #32
 80048f4:	4770      	bx	lr

080048f6 <__lo0bits>:
 80048f6:	6803      	ldr	r3, [r0, #0]
 80048f8:	4602      	mov	r2, r0
 80048fa:	f013 0007 	ands.w	r0, r3, #7
 80048fe:	d00b      	beq.n	8004918 <__lo0bits+0x22>
 8004900:	07d9      	lsls	r1, r3, #31
 8004902:	d421      	bmi.n	8004948 <__lo0bits+0x52>
 8004904:	0798      	lsls	r0, r3, #30
 8004906:	bf49      	itett	mi
 8004908:	085b      	lsrmi	r3, r3, #1
 800490a:	089b      	lsrpl	r3, r3, #2
 800490c:	2001      	movmi	r0, #1
 800490e:	6013      	strmi	r3, [r2, #0]
 8004910:	bf5c      	itt	pl
 8004912:	6013      	strpl	r3, [r2, #0]
 8004914:	2002      	movpl	r0, #2
 8004916:	4770      	bx	lr
 8004918:	b299      	uxth	r1, r3
 800491a:	b909      	cbnz	r1, 8004920 <__lo0bits+0x2a>
 800491c:	0c1b      	lsrs	r3, r3, #16
 800491e:	2010      	movs	r0, #16
 8004920:	b2d9      	uxtb	r1, r3
 8004922:	b909      	cbnz	r1, 8004928 <__lo0bits+0x32>
 8004924:	3008      	adds	r0, #8
 8004926:	0a1b      	lsrs	r3, r3, #8
 8004928:	0719      	lsls	r1, r3, #28
 800492a:	bf04      	itt	eq
 800492c:	091b      	lsreq	r3, r3, #4
 800492e:	3004      	addeq	r0, #4
 8004930:	0799      	lsls	r1, r3, #30
 8004932:	bf04      	itt	eq
 8004934:	089b      	lsreq	r3, r3, #2
 8004936:	3002      	addeq	r0, #2
 8004938:	07d9      	lsls	r1, r3, #31
 800493a:	d403      	bmi.n	8004944 <__lo0bits+0x4e>
 800493c:	085b      	lsrs	r3, r3, #1
 800493e:	f100 0001 	add.w	r0, r0, #1
 8004942:	d003      	beq.n	800494c <__lo0bits+0x56>
 8004944:	6013      	str	r3, [r2, #0]
 8004946:	4770      	bx	lr
 8004948:	2000      	movs	r0, #0
 800494a:	4770      	bx	lr
 800494c:	2020      	movs	r0, #32
 800494e:	4770      	bx	lr

08004950 <__i2b>:
 8004950:	b510      	push	{r4, lr}
 8004952:	460c      	mov	r4, r1
 8004954:	2101      	movs	r1, #1
 8004956:	f7ff ff07 	bl	8004768 <_Balloc>
 800495a:	4602      	mov	r2, r0
 800495c:	b928      	cbnz	r0, 800496a <__i2b+0x1a>
 800495e:	4b05      	ldr	r3, [pc, #20]	@ (8004974 <__i2b+0x24>)
 8004960:	4805      	ldr	r0, [pc, #20]	@ (8004978 <__i2b+0x28>)
 8004962:	f240 1145 	movw	r1, #325	@ 0x145
 8004966:	f000 fb2d 	bl	8004fc4 <__assert_func>
 800496a:	2301      	movs	r3, #1
 800496c:	6144      	str	r4, [r0, #20]
 800496e:	6103      	str	r3, [r0, #16]
 8004970:	bd10      	pop	{r4, pc}
 8004972:	bf00      	nop
 8004974:	080056b8 	.word	0x080056b8
 8004978:	080056c9 	.word	0x080056c9

0800497c <__multiply>:
 800497c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004980:	4614      	mov	r4, r2
 8004982:	690a      	ldr	r2, [r1, #16]
 8004984:	6923      	ldr	r3, [r4, #16]
 8004986:	429a      	cmp	r2, r3
 8004988:	bfa8      	it	ge
 800498a:	4623      	movge	r3, r4
 800498c:	460f      	mov	r7, r1
 800498e:	bfa4      	itt	ge
 8004990:	460c      	movge	r4, r1
 8004992:	461f      	movge	r7, r3
 8004994:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004998:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800499c:	68a3      	ldr	r3, [r4, #8]
 800499e:	6861      	ldr	r1, [r4, #4]
 80049a0:	eb0a 0609 	add.w	r6, sl, r9
 80049a4:	42b3      	cmp	r3, r6
 80049a6:	b085      	sub	sp, #20
 80049a8:	bfb8      	it	lt
 80049aa:	3101      	addlt	r1, #1
 80049ac:	f7ff fedc 	bl	8004768 <_Balloc>
 80049b0:	b930      	cbnz	r0, 80049c0 <__multiply+0x44>
 80049b2:	4602      	mov	r2, r0
 80049b4:	4b44      	ldr	r3, [pc, #272]	@ (8004ac8 <__multiply+0x14c>)
 80049b6:	4845      	ldr	r0, [pc, #276]	@ (8004acc <__multiply+0x150>)
 80049b8:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80049bc:	f000 fb02 	bl	8004fc4 <__assert_func>
 80049c0:	f100 0514 	add.w	r5, r0, #20
 80049c4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80049c8:	462b      	mov	r3, r5
 80049ca:	2200      	movs	r2, #0
 80049cc:	4543      	cmp	r3, r8
 80049ce:	d321      	bcc.n	8004a14 <__multiply+0x98>
 80049d0:	f107 0114 	add.w	r1, r7, #20
 80049d4:	f104 0214 	add.w	r2, r4, #20
 80049d8:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 80049dc:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 80049e0:	9302      	str	r3, [sp, #8]
 80049e2:	1b13      	subs	r3, r2, r4
 80049e4:	3b15      	subs	r3, #21
 80049e6:	f023 0303 	bic.w	r3, r3, #3
 80049ea:	3304      	adds	r3, #4
 80049ec:	f104 0715 	add.w	r7, r4, #21
 80049f0:	42ba      	cmp	r2, r7
 80049f2:	bf38      	it	cc
 80049f4:	2304      	movcc	r3, #4
 80049f6:	9301      	str	r3, [sp, #4]
 80049f8:	9b02      	ldr	r3, [sp, #8]
 80049fa:	9103      	str	r1, [sp, #12]
 80049fc:	428b      	cmp	r3, r1
 80049fe:	d80c      	bhi.n	8004a1a <__multiply+0x9e>
 8004a00:	2e00      	cmp	r6, #0
 8004a02:	dd03      	ble.n	8004a0c <__multiply+0x90>
 8004a04:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d05b      	beq.n	8004ac4 <__multiply+0x148>
 8004a0c:	6106      	str	r6, [r0, #16]
 8004a0e:	b005      	add	sp, #20
 8004a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a14:	f843 2b04 	str.w	r2, [r3], #4
 8004a18:	e7d8      	b.n	80049cc <__multiply+0x50>
 8004a1a:	f8b1 a000 	ldrh.w	sl, [r1]
 8004a1e:	f1ba 0f00 	cmp.w	sl, #0
 8004a22:	d024      	beq.n	8004a6e <__multiply+0xf2>
 8004a24:	f104 0e14 	add.w	lr, r4, #20
 8004a28:	46a9      	mov	r9, r5
 8004a2a:	f04f 0c00 	mov.w	ip, #0
 8004a2e:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004a32:	f8d9 3000 	ldr.w	r3, [r9]
 8004a36:	fa1f fb87 	uxth.w	fp, r7
 8004a3a:	b29b      	uxth	r3, r3
 8004a3c:	fb0a 330b 	mla	r3, sl, fp, r3
 8004a40:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8004a44:	f8d9 7000 	ldr.w	r7, [r9]
 8004a48:	4463      	add	r3, ip
 8004a4a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004a4e:	fb0a c70b 	mla	r7, sl, fp, ip
 8004a52:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004a5c:	4572      	cmp	r2, lr
 8004a5e:	f849 3b04 	str.w	r3, [r9], #4
 8004a62:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004a66:	d8e2      	bhi.n	8004a2e <__multiply+0xb2>
 8004a68:	9b01      	ldr	r3, [sp, #4]
 8004a6a:	f845 c003 	str.w	ip, [r5, r3]
 8004a6e:	9b03      	ldr	r3, [sp, #12]
 8004a70:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004a74:	3104      	adds	r1, #4
 8004a76:	f1b9 0f00 	cmp.w	r9, #0
 8004a7a:	d021      	beq.n	8004ac0 <__multiply+0x144>
 8004a7c:	682b      	ldr	r3, [r5, #0]
 8004a7e:	f104 0c14 	add.w	ip, r4, #20
 8004a82:	46ae      	mov	lr, r5
 8004a84:	f04f 0a00 	mov.w	sl, #0
 8004a88:	f8bc b000 	ldrh.w	fp, [ip]
 8004a8c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004a90:	fb09 770b 	mla	r7, r9, fp, r7
 8004a94:	4457      	add	r7, sl
 8004a96:	b29b      	uxth	r3, r3
 8004a98:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004a9c:	f84e 3b04 	str.w	r3, [lr], #4
 8004aa0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004aa4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004aa8:	f8be 3000 	ldrh.w	r3, [lr]
 8004aac:	fb09 330a 	mla	r3, r9, sl, r3
 8004ab0:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8004ab4:	4562      	cmp	r2, ip
 8004ab6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004aba:	d8e5      	bhi.n	8004a88 <__multiply+0x10c>
 8004abc:	9f01      	ldr	r7, [sp, #4]
 8004abe:	51eb      	str	r3, [r5, r7]
 8004ac0:	3504      	adds	r5, #4
 8004ac2:	e799      	b.n	80049f8 <__multiply+0x7c>
 8004ac4:	3e01      	subs	r6, #1
 8004ac6:	e79b      	b.n	8004a00 <__multiply+0x84>
 8004ac8:	080056b8 	.word	0x080056b8
 8004acc:	080056c9 	.word	0x080056c9

08004ad0 <__pow5mult>:
 8004ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ad4:	4615      	mov	r5, r2
 8004ad6:	f012 0203 	ands.w	r2, r2, #3
 8004ada:	4607      	mov	r7, r0
 8004adc:	460e      	mov	r6, r1
 8004ade:	d007      	beq.n	8004af0 <__pow5mult+0x20>
 8004ae0:	4c25      	ldr	r4, [pc, #148]	@ (8004b78 <__pow5mult+0xa8>)
 8004ae2:	3a01      	subs	r2, #1
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004aea:	f7ff fe9f 	bl	800482c <__multadd>
 8004aee:	4606      	mov	r6, r0
 8004af0:	10ad      	asrs	r5, r5, #2
 8004af2:	d03d      	beq.n	8004b70 <__pow5mult+0xa0>
 8004af4:	69fc      	ldr	r4, [r7, #28]
 8004af6:	b97c      	cbnz	r4, 8004b18 <__pow5mult+0x48>
 8004af8:	2010      	movs	r0, #16
 8004afa:	f7fe f97d 	bl	8002df8 <malloc>
 8004afe:	4602      	mov	r2, r0
 8004b00:	61f8      	str	r0, [r7, #28]
 8004b02:	b928      	cbnz	r0, 8004b10 <__pow5mult+0x40>
 8004b04:	4b1d      	ldr	r3, [pc, #116]	@ (8004b7c <__pow5mult+0xac>)
 8004b06:	481e      	ldr	r0, [pc, #120]	@ (8004b80 <__pow5mult+0xb0>)
 8004b08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004b0c:	f000 fa5a 	bl	8004fc4 <__assert_func>
 8004b10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004b14:	6004      	str	r4, [r0, #0]
 8004b16:	60c4      	str	r4, [r0, #12]
 8004b18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004b1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004b20:	b94c      	cbnz	r4, 8004b36 <__pow5mult+0x66>
 8004b22:	f240 2171 	movw	r1, #625	@ 0x271
 8004b26:	4638      	mov	r0, r7
 8004b28:	f7ff ff12 	bl	8004950 <__i2b>
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8004b32:	4604      	mov	r4, r0
 8004b34:	6003      	str	r3, [r0, #0]
 8004b36:	f04f 0900 	mov.w	r9, #0
 8004b3a:	07eb      	lsls	r3, r5, #31
 8004b3c:	d50a      	bpl.n	8004b54 <__pow5mult+0x84>
 8004b3e:	4631      	mov	r1, r6
 8004b40:	4622      	mov	r2, r4
 8004b42:	4638      	mov	r0, r7
 8004b44:	f7ff ff1a 	bl	800497c <__multiply>
 8004b48:	4631      	mov	r1, r6
 8004b4a:	4680      	mov	r8, r0
 8004b4c:	4638      	mov	r0, r7
 8004b4e:	f7ff fe4b 	bl	80047e8 <_Bfree>
 8004b52:	4646      	mov	r6, r8
 8004b54:	106d      	asrs	r5, r5, #1
 8004b56:	d00b      	beq.n	8004b70 <__pow5mult+0xa0>
 8004b58:	6820      	ldr	r0, [r4, #0]
 8004b5a:	b938      	cbnz	r0, 8004b6c <__pow5mult+0x9c>
 8004b5c:	4622      	mov	r2, r4
 8004b5e:	4621      	mov	r1, r4
 8004b60:	4638      	mov	r0, r7
 8004b62:	f7ff ff0b 	bl	800497c <__multiply>
 8004b66:	6020      	str	r0, [r4, #0]
 8004b68:	f8c0 9000 	str.w	r9, [r0]
 8004b6c:	4604      	mov	r4, r0
 8004b6e:	e7e4      	b.n	8004b3a <__pow5mult+0x6a>
 8004b70:	4630      	mov	r0, r6
 8004b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b76:	bf00      	nop
 8004b78:	08005724 	.word	0x08005724
 8004b7c:	08005649 	.word	0x08005649
 8004b80:	080056c9 	.word	0x080056c9

08004b84 <__lshift>:
 8004b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004b88:	460c      	mov	r4, r1
 8004b8a:	6849      	ldr	r1, [r1, #4]
 8004b8c:	6923      	ldr	r3, [r4, #16]
 8004b8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004b92:	68a3      	ldr	r3, [r4, #8]
 8004b94:	4607      	mov	r7, r0
 8004b96:	4691      	mov	r9, r2
 8004b98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004b9c:	f108 0601 	add.w	r6, r8, #1
 8004ba0:	42b3      	cmp	r3, r6
 8004ba2:	db0b      	blt.n	8004bbc <__lshift+0x38>
 8004ba4:	4638      	mov	r0, r7
 8004ba6:	f7ff fddf 	bl	8004768 <_Balloc>
 8004baa:	4605      	mov	r5, r0
 8004bac:	b948      	cbnz	r0, 8004bc2 <__lshift+0x3e>
 8004bae:	4602      	mov	r2, r0
 8004bb0:	4b28      	ldr	r3, [pc, #160]	@ (8004c54 <__lshift+0xd0>)
 8004bb2:	4829      	ldr	r0, [pc, #164]	@ (8004c58 <__lshift+0xd4>)
 8004bb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004bb8:	f000 fa04 	bl	8004fc4 <__assert_func>
 8004bbc:	3101      	adds	r1, #1
 8004bbe:	005b      	lsls	r3, r3, #1
 8004bc0:	e7ee      	b.n	8004ba0 <__lshift+0x1c>
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	f100 0114 	add.w	r1, r0, #20
 8004bc8:	f100 0210 	add.w	r2, r0, #16
 8004bcc:	4618      	mov	r0, r3
 8004bce:	4553      	cmp	r3, sl
 8004bd0:	db33      	blt.n	8004c3a <__lshift+0xb6>
 8004bd2:	6920      	ldr	r0, [r4, #16]
 8004bd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004bd8:	f104 0314 	add.w	r3, r4, #20
 8004bdc:	f019 091f 	ands.w	r9, r9, #31
 8004be0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004be4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004be8:	d02b      	beq.n	8004c42 <__lshift+0xbe>
 8004bea:	f1c9 0e20 	rsb	lr, r9, #32
 8004bee:	468a      	mov	sl, r1
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	6818      	ldr	r0, [r3, #0]
 8004bf4:	fa00 f009 	lsl.w	r0, r0, r9
 8004bf8:	4310      	orrs	r0, r2
 8004bfa:	f84a 0b04 	str.w	r0, [sl], #4
 8004bfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c02:	459c      	cmp	ip, r3
 8004c04:	fa22 f20e 	lsr.w	r2, r2, lr
 8004c08:	d8f3      	bhi.n	8004bf2 <__lshift+0x6e>
 8004c0a:	ebac 0304 	sub.w	r3, ip, r4
 8004c0e:	3b15      	subs	r3, #21
 8004c10:	f023 0303 	bic.w	r3, r3, #3
 8004c14:	3304      	adds	r3, #4
 8004c16:	f104 0015 	add.w	r0, r4, #21
 8004c1a:	4584      	cmp	ip, r0
 8004c1c:	bf38      	it	cc
 8004c1e:	2304      	movcc	r3, #4
 8004c20:	50ca      	str	r2, [r1, r3]
 8004c22:	b10a      	cbz	r2, 8004c28 <__lshift+0xa4>
 8004c24:	f108 0602 	add.w	r6, r8, #2
 8004c28:	3e01      	subs	r6, #1
 8004c2a:	4638      	mov	r0, r7
 8004c2c:	612e      	str	r6, [r5, #16]
 8004c2e:	4621      	mov	r1, r4
 8004c30:	f7ff fdda 	bl	80047e8 <_Bfree>
 8004c34:	4628      	mov	r0, r5
 8004c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8004c3e:	3301      	adds	r3, #1
 8004c40:	e7c5      	b.n	8004bce <__lshift+0x4a>
 8004c42:	3904      	subs	r1, #4
 8004c44:	f853 2b04 	ldr.w	r2, [r3], #4
 8004c48:	f841 2f04 	str.w	r2, [r1, #4]!
 8004c4c:	459c      	cmp	ip, r3
 8004c4e:	d8f9      	bhi.n	8004c44 <__lshift+0xc0>
 8004c50:	e7ea      	b.n	8004c28 <__lshift+0xa4>
 8004c52:	bf00      	nop
 8004c54:	080056b8 	.word	0x080056b8
 8004c58:	080056c9 	.word	0x080056c9

08004c5c <__mcmp>:
 8004c5c:	690a      	ldr	r2, [r1, #16]
 8004c5e:	4603      	mov	r3, r0
 8004c60:	6900      	ldr	r0, [r0, #16]
 8004c62:	1a80      	subs	r0, r0, r2
 8004c64:	b530      	push	{r4, r5, lr}
 8004c66:	d10e      	bne.n	8004c86 <__mcmp+0x2a>
 8004c68:	3314      	adds	r3, #20
 8004c6a:	3114      	adds	r1, #20
 8004c6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004c70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004c74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004c78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004c7c:	4295      	cmp	r5, r2
 8004c7e:	d003      	beq.n	8004c88 <__mcmp+0x2c>
 8004c80:	d205      	bcs.n	8004c8e <__mcmp+0x32>
 8004c82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c86:	bd30      	pop	{r4, r5, pc}
 8004c88:	42a3      	cmp	r3, r4
 8004c8a:	d3f3      	bcc.n	8004c74 <__mcmp+0x18>
 8004c8c:	e7fb      	b.n	8004c86 <__mcmp+0x2a>
 8004c8e:	2001      	movs	r0, #1
 8004c90:	e7f9      	b.n	8004c86 <__mcmp+0x2a>
	...

08004c94 <__mdiff>:
 8004c94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c98:	4689      	mov	r9, r1
 8004c9a:	4606      	mov	r6, r0
 8004c9c:	4611      	mov	r1, r2
 8004c9e:	4648      	mov	r0, r9
 8004ca0:	4614      	mov	r4, r2
 8004ca2:	f7ff ffdb 	bl	8004c5c <__mcmp>
 8004ca6:	1e05      	subs	r5, r0, #0
 8004ca8:	d112      	bne.n	8004cd0 <__mdiff+0x3c>
 8004caa:	4629      	mov	r1, r5
 8004cac:	4630      	mov	r0, r6
 8004cae:	f7ff fd5b 	bl	8004768 <_Balloc>
 8004cb2:	4602      	mov	r2, r0
 8004cb4:	b928      	cbnz	r0, 8004cc2 <__mdiff+0x2e>
 8004cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8004db4 <__mdiff+0x120>)
 8004cb8:	f240 2137 	movw	r1, #567	@ 0x237
 8004cbc:	483e      	ldr	r0, [pc, #248]	@ (8004db8 <__mdiff+0x124>)
 8004cbe:	f000 f981 	bl	8004fc4 <__assert_func>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004cc8:	4610      	mov	r0, r2
 8004cca:	b003      	add	sp, #12
 8004ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cd0:	bfbc      	itt	lt
 8004cd2:	464b      	movlt	r3, r9
 8004cd4:	46a1      	movlt	r9, r4
 8004cd6:	4630      	mov	r0, r6
 8004cd8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8004cdc:	bfba      	itte	lt
 8004cde:	461c      	movlt	r4, r3
 8004ce0:	2501      	movlt	r5, #1
 8004ce2:	2500      	movge	r5, #0
 8004ce4:	f7ff fd40 	bl	8004768 <_Balloc>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	b918      	cbnz	r0, 8004cf4 <__mdiff+0x60>
 8004cec:	4b31      	ldr	r3, [pc, #196]	@ (8004db4 <__mdiff+0x120>)
 8004cee:	f240 2145 	movw	r1, #581	@ 0x245
 8004cf2:	e7e3      	b.n	8004cbc <__mdiff+0x28>
 8004cf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8004cf8:	6926      	ldr	r6, [r4, #16]
 8004cfa:	60c5      	str	r5, [r0, #12]
 8004cfc:	f109 0310 	add.w	r3, r9, #16
 8004d00:	f109 0514 	add.w	r5, r9, #20
 8004d04:	f104 0e14 	add.w	lr, r4, #20
 8004d08:	f100 0b14 	add.w	fp, r0, #20
 8004d0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8004d10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8004d14:	9301      	str	r3, [sp, #4]
 8004d16:	46d9      	mov	r9, fp
 8004d18:	f04f 0c00 	mov.w	ip, #0
 8004d1c:	9b01      	ldr	r3, [sp, #4]
 8004d1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8004d22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8004d26:	9301      	str	r3, [sp, #4]
 8004d28:	fa1f f38a 	uxth.w	r3, sl
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	b283      	uxth	r3, r0
 8004d30:	1acb      	subs	r3, r1, r3
 8004d32:	0c00      	lsrs	r0, r0, #16
 8004d34:	4463      	add	r3, ip
 8004d36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8004d3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8004d3e:	b29b      	uxth	r3, r3
 8004d40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004d44:	4576      	cmp	r6, lr
 8004d46:	f849 3b04 	str.w	r3, [r9], #4
 8004d4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004d4e:	d8e5      	bhi.n	8004d1c <__mdiff+0x88>
 8004d50:	1b33      	subs	r3, r6, r4
 8004d52:	3b15      	subs	r3, #21
 8004d54:	f023 0303 	bic.w	r3, r3, #3
 8004d58:	3415      	adds	r4, #21
 8004d5a:	3304      	adds	r3, #4
 8004d5c:	42a6      	cmp	r6, r4
 8004d5e:	bf38      	it	cc
 8004d60:	2304      	movcc	r3, #4
 8004d62:	441d      	add	r5, r3
 8004d64:	445b      	add	r3, fp
 8004d66:	461e      	mov	r6, r3
 8004d68:	462c      	mov	r4, r5
 8004d6a:	4544      	cmp	r4, r8
 8004d6c:	d30e      	bcc.n	8004d8c <__mdiff+0xf8>
 8004d6e:	f108 0103 	add.w	r1, r8, #3
 8004d72:	1b49      	subs	r1, r1, r5
 8004d74:	f021 0103 	bic.w	r1, r1, #3
 8004d78:	3d03      	subs	r5, #3
 8004d7a:	45a8      	cmp	r8, r5
 8004d7c:	bf38      	it	cc
 8004d7e:	2100      	movcc	r1, #0
 8004d80:	440b      	add	r3, r1
 8004d82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004d86:	b191      	cbz	r1, 8004dae <__mdiff+0x11a>
 8004d88:	6117      	str	r7, [r2, #16]
 8004d8a:	e79d      	b.n	8004cc8 <__mdiff+0x34>
 8004d8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8004d90:	46e6      	mov	lr, ip
 8004d92:	0c08      	lsrs	r0, r1, #16
 8004d94:	fa1c fc81 	uxtah	ip, ip, r1
 8004d98:	4471      	add	r1, lr
 8004d9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8004d9e:	b289      	uxth	r1, r1
 8004da0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004da4:	f846 1b04 	str.w	r1, [r6], #4
 8004da8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8004dac:	e7dd      	b.n	8004d6a <__mdiff+0xd6>
 8004dae:	3f01      	subs	r7, #1
 8004db0:	e7e7      	b.n	8004d82 <__mdiff+0xee>
 8004db2:	bf00      	nop
 8004db4:	080056b8 	.word	0x080056b8
 8004db8:	080056c9 	.word	0x080056c9

08004dbc <__d2b>:
 8004dbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004dc0:	460f      	mov	r7, r1
 8004dc2:	2101      	movs	r1, #1
 8004dc4:	ec59 8b10 	vmov	r8, r9, d0
 8004dc8:	4616      	mov	r6, r2
 8004dca:	f7ff fccd 	bl	8004768 <_Balloc>
 8004dce:	4604      	mov	r4, r0
 8004dd0:	b930      	cbnz	r0, 8004de0 <__d2b+0x24>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	4b23      	ldr	r3, [pc, #140]	@ (8004e64 <__d2b+0xa8>)
 8004dd6:	4824      	ldr	r0, [pc, #144]	@ (8004e68 <__d2b+0xac>)
 8004dd8:	f240 310f 	movw	r1, #783	@ 0x30f
 8004ddc:	f000 f8f2 	bl	8004fc4 <__assert_func>
 8004de0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8004de4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8004de8:	b10d      	cbz	r5, 8004dee <__d2b+0x32>
 8004dea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004dee:	9301      	str	r3, [sp, #4]
 8004df0:	f1b8 0300 	subs.w	r3, r8, #0
 8004df4:	d023      	beq.n	8004e3e <__d2b+0x82>
 8004df6:	4668      	mov	r0, sp
 8004df8:	9300      	str	r3, [sp, #0]
 8004dfa:	f7ff fd7c 	bl	80048f6 <__lo0bits>
 8004dfe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8004e02:	b1d0      	cbz	r0, 8004e3a <__d2b+0x7e>
 8004e04:	f1c0 0320 	rsb	r3, r0, #32
 8004e08:	fa02 f303 	lsl.w	r3, r2, r3
 8004e0c:	430b      	orrs	r3, r1
 8004e0e:	40c2      	lsrs	r2, r0
 8004e10:	6163      	str	r3, [r4, #20]
 8004e12:	9201      	str	r2, [sp, #4]
 8004e14:	9b01      	ldr	r3, [sp, #4]
 8004e16:	61a3      	str	r3, [r4, #24]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	bf0c      	ite	eq
 8004e1c:	2201      	moveq	r2, #1
 8004e1e:	2202      	movne	r2, #2
 8004e20:	6122      	str	r2, [r4, #16]
 8004e22:	b1a5      	cbz	r5, 8004e4e <__d2b+0x92>
 8004e24:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8004e28:	4405      	add	r5, r0
 8004e2a:	603d      	str	r5, [r7, #0]
 8004e2c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8004e30:	6030      	str	r0, [r6, #0]
 8004e32:	4620      	mov	r0, r4
 8004e34:	b003      	add	sp, #12
 8004e36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004e3a:	6161      	str	r1, [r4, #20]
 8004e3c:	e7ea      	b.n	8004e14 <__d2b+0x58>
 8004e3e:	a801      	add	r0, sp, #4
 8004e40:	f7ff fd59 	bl	80048f6 <__lo0bits>
 8004e44:	9b01      	ldr	r3, [sp, #4]
 8004e46:	6163      	str	r3, [r4, #20]
 8004e48:	3020      	adds	r0, #32
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	e7e8      	b.n	8004e20 <__d2b+0x64>
 8004e4e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004e52:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004e56:	6038      	str	r0, [r7, #0]
 8004e58:	6918      	ldr	r0, [r3, #16]
 8004e5a:	f7ff fd2d 	bl	80048b8 <__hi0bits>
 8004e5e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004e62:	e7e5      	b.n	8004e30 <__d2b+0x74>
 8004e64:	080056b8 	.word	0x080056b8
 8004e68:	080056c9 	.word	0x080056c9

08004e6c <__sflush_r>:
 8004e6c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e74:	0716      	lsls	r6, r2, #28
 8004e76:	4605      	mov	r5, r0
 8004e78:	460c      	mov	r4, r1
 8004e7a:	d454      	bmi.n	8004f26 <__sflush_r+0xba>
 8004e7c:	684b      	ldr	r3, [r1, #4]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	dc02      	bgt.n	8004e88 <__sflush_r+0x1c>
 8004e82:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	dd48      	ble.n	8004f1a <__sflush_r+0xae>
 8004e88:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e8a:	2e00      	cmp	r6, #0
 8004e8c:	d045      	beq.n	8004f1a <__sflush_r+0xae>
 8004e8e:	2300      	movs	r3, #0
 8004e90:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004e94:	682f      	ldr	r7, [r5, #0]
 8004e96:	6a21      	ldr	r1, [r4, #32]
 8004e98:	602b      	str	r3, [r5, #0]
 8004e9a:	d030      	beq.n	8004efe <__sflush_r+0x92>
 8004e9c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004e9e:	89a3      	ldrh	r3, [r4, #12]
 8004ea0:	0759      	lsls	r1, r3, #29
 8004ea2:	d505      	bpl.n	8004eb0 <__sflush_r+0x44>
 8004ea4:	6863      	ldr	r3, [r4, #4]
 8004ea6:	1ad2      	subs	r2, r2, r3
 8004ea8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004eaa:	b10b      	cbz	r3, 8004eb0 <__sflush_r+0x44>
 8004eac:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004eae:	1ad2      	subs	r2, r2, r3
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004eb4:	6a21      	ldr	r1, [r4, #32]
 8004eb6:	4628      	mov	r0, r5
 8004eb8:	47b0      	blx	r6
 8004eba:	1c43      	adds	r3, r0, #1
 8004ebc:	89a3      	ldrh	r3, [r4, #12]
 8004ebe:	d106      	bne.n	8004ece <__sflush_r+0x62>
 8004ec0:	6829      	ldr	r1, [r5, #0]
 8004ec2:	291d      	cmp	r1, #29
 8004ec4:	d82b      	bhi.n	8004f1e <__sflush_r+0xb2>
 8004ec6:	4a2a      	ldr	r2, [pc, #168]	@ (8004f70 <__sflush_r+0x104>)
 8004ec8:	410a      	asrs	r2, r1
 8004eca:	07d6      	lsls	r6, r2, #31
 8004ecc:	d427      	bmi.n	8004f1e <__sflush_r+0xb2>
 8004ece:	2200      	movs	r2, #0
 8004ed0:	6062      	str	r2, [r4, #4]
 8004ed2:	04d9      	lsls	r1, r3, #19
 8004ed4:	6922      	ldr	r2, [r4, #16]
 8004ed6:	6022      	str	r2, [r4, #0]
 8004ed8:	d504      	bpl.n	8004ee4 <__sflush_r+0x78>
 8004eda:	1c42      	adds	r2, r0, #1
 8004edc:	d101      	bne.n	8004ee2 <__sflush_r+0x76>
 8004ede:	682b      	ldr	r3, [r5, #0]
 8004ee0:	b903      	cbnz	r3, 8004ee4 <__sflush_r+0x78>
 8004ee2:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ee4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ee6:	602f      	str	r7, [r5, #0]
 8004ee8:	b1b9      	cbz	r1, 8004f1a <__sflush_r+0xae>
 8004eea:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004eee:	4299      	cmp	r1, r3
 8004ef0:	d002      	beq.n	8004ef8 <__sflush_r+0x8c>
 8004ef2:	4628      	mov	r0, r5
 8004ef4:	f7ff fbee 	bl	80046d4 <_free_r>
 8004ef8:	2300      	movs	r3, #0
 8004efa:	6363      	str	r3, [r4, #52]	@ 0x34
 8004efc:	e00d      	b.n	8004f1a <__sflush_r+0xae>
 8004efe:	2301      	movs	r3, #1
 8004f00:	4628      	mov	r0, r5
 8004f02:	47b0      	blx	r6
 8004f04:	4602      	mov	r2, r0
 8004f06:	1c50      	adds	r0, r2, #1
 8004f08:	d1c9      	bne.n	8004e9e <__sflush_r+0x32>
 8004f0a:	682b      	ldr	r3, [r5, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d0c6      	beq.n	8004e9e <__sflush_r+0x32>
 8004f10:	2b1d      	cmp	r3, #29
 8004f12:	d001      	beq.n	8004f18 <__sflush_r+0xac>
 8004f14:	2b16      	cmp	r3, #22
 8004f16:	d11e      	bne.n	8004f56 <__sflush_r+0xea>
 8004f18:	602f      	str	r7, [r5, #0]
 8004f1a:	2000      	movs	r0, #0
 8004f1c:	e022      	b.n	8004f64 <__sflush_r+0xf8>
 8004f1e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f22:	b21b      	sxth	r3, r3
 8004f24:	e01b      	b.n	8004f5e <__sflush_r+0xf2>
 8004f26:	690f      	ldr	r7, [r1, #16]
 8004f28:	2f00      	cmp	r7, #0
 8004f2a:	d0f6      	beq.n	8004f1a <__sflush_r+0xae>
 8004f2c:	0793      	lsls	r3, r2, #30
 8004f2e:	680e      	ldr	r6, [r1, #0]
 8004f30:	bf08      	it	eq
 8004f32:	694b      	ldreq	r3, [r1, #20]
 8004f34:	600f      	str	r7, [r1, #0]
 8004f36:	bf18      	it	ne
 8004f38:	2300      	movne	r3, #0
 8004f3a:	eba6 0807 	sub.w	r8, r6, r7
 8004f3e:	608b      	str	r3, [r1, #8]
 8004f40:	f1b8 0f00 	cmp.w	r8, #0
 8004f44:	dde9      	ble.n	8004f1a <__sflush_r+0xae>
 8004f46:	6a21      	ldr	r1, [r4, #32]
 8004f48:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004f4a:	4643      	mov	r3, r8
 8004f4c:	463a      	mov	r2, r7
 8004f4e:	4628      	mov	r0, r5
 8004f50:	47b0      	blx	r6
 8004f52:	2800      	cmp	r0, #0
 8004f54:	dc08      	bgt.n	8004f68 <__sflush_r+0xfc>
 8004f56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f5e:	81a3      	strh	r3, [r4, #12]
 8004f60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004f64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004f68:	4407      	add	r7, r0
 8004f6a:	eba8 0800 	sub.w	r8, r8, r0
 8004f6e:	e7e7      	b.n	8004f40 <__sflush_r+0xd4>
 8004f70:	dfbffffe 	.word	0xdfbffffe

08004f74 <_fflush_r>:
 8004f74:	b538      	push	{r3, r4, r5, lr}
 8004f76:	690b      	ldr	r3, [r1, #16]
 8004f78:	4605      	mov	r5, r0
 8004f7a:	460c      	mov	r4, r1
 8004f7c:	b913      	cbnz	r3, 8004f84 <_fflush_r+0x10>
 8004f7e:	2500      	movs	r5, #0
 8004f80:	4628      	mov	r0, r5
 8004f82:	bd38      	pop	{r3, r4, r5, pc}
 8004f84:	b118      	cbz	r0, 8004f8e <_fflush_r+0x1a>
 8004f86:	6a03      	ldr	r3, [r0, #32]
 8004f88:	b90b      	cbnz	r3, 8004f8e <_fflush_r+0x1a>
 8004f8a:	f7fe fcad 	bl	80038e8 <__sinit>
 8004f8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d0f3      	beq.n	8004f7e <_fflush_r+0xa>
 8004f96:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004f98:	07d0      	lsls	r0, r2, #31
 8004f9a:	d404      	bmi.n	8004fa6 <_fflush_r+0x32>
 8004f9c:	0599      	lsls	r1, r3, #22
 8004f9e:	d402      	bmi.n	8004fa6 <_fflush_r+0x32>
 8004fa0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004fa2:	f7fe fda8 	bl	8003af6 <__retarget_lock_acquire_recursive>
 8004fa6:	4628      	mov	r0, r5
 8004fa8:	4621      	mov	r1, r4
 8004faa:	f7ff ff5f 	bl	8004e6c <__sflush_r>
 8004fae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004fb0:	07da      	lsls	r2, r3, #31
 8004fb2:	4605      	mov	r5, r0
 8004fb4:	d4e4      	bmi.n	8004f80 <_fflush_r+0xc>
 8004fb6:	89a3      	ldrh	r3, [r4, #12]
 8004fb8:	059b      	lsls	r3, r3, #22
 8004fba:	d4e1      	bmi.n	8004f80 <_fflush_r+0xc>
 8004fbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004fbe:	f7fe fd9b 	bl	8003af8 <__retarget_lock_release_recursive>
 8004fc2:	e7dd      	b.n	8004f80 <_fflush_r+0xc>

08004fc4 <__assert_func>:
 8004fc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004fc6:	4614      	mov	r4, r2
 8004fc8:	461a      	mov	r2, r3
 8004fca:	4b09      	ldr	r3, [pc, #36]	@ (8004ff0 <__assert_func+0x2c>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4605      	mov	r5, r0
 8004fd0:	68d8      	ldr	r0, [r3, #12]
 8004fd2:	b954      	cbnz	r4, 8004fea <__assert_func+0x26>
 8004fd4:	4b07      	ldr	r3, [pc, #28]	@ (8004ff4 <__assert_func+0x30>)
 8004fd6:	461c      	mov	r4, r3
 8004fd8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004fdc:	9100      	str	r1, [sp, #0]
 8004fde:	462b      	mov	r3, r5
 8004fe0:	4905      	ldr	r1, [pc, #20]	@ (8004ff8 <__assert_func+0x34>)
 8004fe2:	f000 f841 	bl	8005068 <fiprintf>
 8004fe6:	f000 f851 	bl	800508c <abort>
 8004fea:	4b04      	ldr	r3, [pc, #16]	@ (8004ffc <__assert_func+0x38>)
 8004fec:	e7f4      	b.n	8004fd8 <__assert_func+0x14>
 8004fee:	bf00      	nop
 8004ff0:	20000018 	.word	0x20000018
 8004ff4:	08005865 	.word	0x08005865
 8004ff8:	08005837 	.word	0x08005837
 8004ffc:	0800582a 	.word	0x0800582a

08005000 <_calloc_r>:
 8005000:	b570      	push	{r4, r5, r6, lr}
 8005002:	fba1 5402 	umull	r5, r4, r1, r2
 8005006:	b93c      	cbnz	r4, 8005018 <_calloc_r+0x18>
 8005008:	4629      	mov	r1, r5
 800500a:	f7fd ff1f 	bl	8002e4c <_malloc_r>
 800500e:	4606      	mov	r6, r0
 8005010:	b928      	cbnz	r0, 800501e <_calloc_r+0x1e>
 8005012:	2600      	movs	r6, #0
 8005014:	4630      	mov	r0, r6
 8005016:	bd70      	pop	{r4, r5, r6, pc}
 8005018:	220c      	movs	r2, #12
 800501a:	6002      	str	r2, [r0, #0]
 800501c:	e7f9      	b.n	8005012 <_calloc_r+0x12>
 800501e:	462a      	mov	r2, r5
 8005020:	4621      	mov	r1, r4
 8005022:	f7fe fcda 	bl	80039da <memset>
 8005026:	e7f5      	b.n	8005014 <_calloc_r+0x14>

08005028 <__ascii_mbtowc>:
 8005028:	b082      	sub	sp, #8
 800502a:	b901      	cbnz	r1, 800502e <__ascii_mbtowc+0x6>
 800502c:	a901      	add	r1, sp, #4
 800502e:	b142      	cbz	r2, 8005042 <__ascii_mbtowc+0x1a>
 8005030:	b14b      	cbz	r3, 8005046 <__ascii_mbtowc+0x1e>
 8005032:	7813      	ldrb	r3, [r2, #0]
 8005034:	600b      	str	r3, [r1, #0]
 8005036:	7812      	ldrb	r2, [r2, #0]
 8005038:	1e10      	subs	r0, r2, #0
 800503a:	bf18      	it	ne
 800503c:	2001      	movne	r0, #1
 800503e:	b002      	add	sp, #8
 8005040:	4770      	bx	lr
 8005042:	4610      	mov	r0, r2
 8005044:	e7fb      	b.n	800503e <__ascii_mbtowc+0x16>
 8005046:	f06f 0001 	mvn.w	r0, #1
 800504a:	e7f8      	b.n	800503e <__ascii_mbtowc+0x16>

0800504c <__ascii_wctomb>:
 800504c:	4603      	mov	r3, r0
 800504e:	4608      	mov	r0, r1
 8005050:	b141      	cbz	r1, 8005064 <__ascii_wctomb+0x18>
 8005052:	2aff      	cmp	r2, #255	@ 0xff
 8005054:	d904      	bls.n	8005060 <__ascii_wctomb+0x14>
 8005056:	228a      	movs	r2, #138	@ 0x8a
 8005058:	601a      	str	r2, [r3, #0]
 800505a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800505e:	4770      	bx	lr
 8005060:	700a      	strb	r2, [r1, #0]
 8005062:	2001      	movs	r0, #1
 8005064:	4770      	bx	lr
	...

08005068 <fiprintf>:
 8005068:	b40e      	push	{r1, r2, r3}
 800506a:	b503      	push	{r0, r1, lr}
 800506c:	4601      	mov	r1, r0
 800506e:	ab03      	add	r3, sp, #12
 8005070:	4805      	ldr	r0, [pc, #20]	@ (8005088 <fiprintf+0x20>)
 8005072:	f853 2b04 	ldr.w	r2, [r3], #4
 8005076:	6800      	ldr	r0, [r0, #0]
 8005078:	9301      	str	r3, [sp, #4]
 800507a:	f000 f837 	bl	80050ec <_vfiprintf_r>
 800507e:	b002      	add	sp, #8
 8005080:	f85d eb04 	ldr.w	lr, [sp], #4
 8005084:	b003      	add	sp, #12
 8005086:	4770      	bx	lr
 8005088:	20000018 	.word	0x20000018

0800508c <abort>:
 800508c:	b508      	push	{r3, lr}
 800508e:	2006      	movs	r0, #6
 8005090:	f000 fa00 	bl	8005494 <raise>
 8005094:	2001      	movs	r0, #1
 8005096:	f7fb fcd4 	bl	8000a42 <_exit>

0800509a <__sfputc_r>:
 800509a:	6893      	ldr	r3, [r2, #8]
 800509c:	3b01      	subs	r3, #1
 800509e:	2b00      	cmp	r3, #0
 80050a0:	b410      	push	{r4}
 80050a2:	6093      	str	r3, [r2, #8]
 80050a4:	da08      	bge.n	80050b8 <__sfputc_r+0x1e>
 80050a6:	6994      	ldr	r4, [r2, #24]
 80050a8:	42a3      	cmp	r3, r4
 80050aa:	db01      	blt.n	80050b0 <__sfputc_r+0x16>
 80050ac:	290a      	cmp	r1, #10
 80050ae:	d103      	bne.n	80050b8 <__sfputc_r+0x1e>
 80050b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050b4:	f000 b932 	b.w	800531c <__swbuf_r>
 80050b8:	6813      	ldr	r3, [r2, #0]
 80050ba:	1c58      	adds	r0, r3, #1
 80050bc:	6010      	str	r0, [r2, #0]
 80050be:	7019      	strb	r1, [r3, #0]
 80050c0:	4608      	mov	r0, r1
 80050c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <__sfputs_r>:
 80050c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050ca:	4606      	mov	r6, r0
 80050cc:	460f      	mov	r7, r1
 80050ce:	4614      	mov	r4, r2
 80050d0:	18d5      	adds	r5, r2, r3
 80050d2:	42ac      	cmp	r4, r5
 80050d4:	d101      	bne.n	80050da <__sfputs_r+0x12>
 80050d6:	2000      	movs	r0, #0
 80050d8:	e007      	b.n	80050ea <__sfputs_r+0x22>
 80050da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050de:	463a      	mov	r2, r7
 80050e0:	4630      	mov	r0, r6
 80050e2:	f7ff ffda 	bl	800509a <__sfputc_r>
 80050e6:	1c43      	adds	r3, r0, #1
 80050e8:	d1f3      	bne.n	80050d2 <__sfputs_r+0xa>
 80050ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080050ec <_vfiprintf_r>:
 80050ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050f0:	460d      	mov	r5, r1
 80050f2:	b09d      	sub	sp, #116	@ 0x74
 80050f4:	4614      	mov	r4, r2
 80050f6:	4698      	mov	r8, r3
 80050f8:	4606      	mov	r6, r0
 80050fa:	b118      	cbz	r0, 8005104 <_vfiprintf_r+0x18>
 80050fc:	6a03      	ldr	r3, [r0, #32]
 80050fe:	b90b      	cbnz	r3, 8005104 <_vfiprintf_r+0x18>
 8005100:	f7fe fbf2 	bl	80038e8 <__sinit>
 8005104:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005106:	07d9      	lsls	r1, r3, #31
 8005108:	d405      	bmi.n	8005116 <_vfiprintf_r+0x2a>
 800510a:	89ab      	ldrh	r3, [r5, #12]
 800510c:	059a      	lsls	r2, r3, #22
 800510e:	d402      	bmi.n	8005116 <_vfiprintf_r+0x2a>
 8005110:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005112:	f7fe fcf0 	bl	8003af6 <__retarget_lock_acquire_recursive>
 8005116:	89ab      	ldrh	r3, [r5, #12]
 8005118:	071b      	lsls	r3, r3, #28
 800511a:	d501      	bpl.n	8005120 <_vfiprintf_r+0x34>
 800511c:	692b      	ldr	r3, [r5, #16]
 800511e:	b99b      	cbnz	r3, 8005148 <_vfiprintf_r+0x5c>
 8005120:	4629      	mov	r1, r5
 8005122:	4630      	mov	r0, r6
 8005124:	f000 f938 	bl	8005398 <__swsetup_r>
 8005128:	b170      	cbz	r0, 8005148 <_vfiprintf_r+0x5c>
 800512a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800512c:	07dc      	lsls	r4, r3, #31
 800512e:	d504      	bpl.n	800513a <_vfiprintf_r+0x4e>
 8005130:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005134:	b01d      	add	sp, #116	@ 0x74
 8005136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800513a:	89ab      	ldrh	r3, [r5, #12]
 800513c:	0598      	lsls	r0, r3, #22
 800513e:	d4f7      	bmi.n	8005130 <_vfiprintf_r+0x44>
 8005140:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005142:	f7fe fcd9 	bl	8003af8 <__retarget_lock_release_recursive>
 8005146:	e7f3      	b.n	8005130 <_vfiprintf_r+0x44>
 8005148:	2300      	movs	r3, #0
 800514a:	9309      	str	r3, [sp, #36]	@ 0x24
 800514c:	2320      	movs	r3, #32
 800514e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005152:	f8cd 800c 	str.w	r8, [sp, #12]
 8005156:	2330      	movs	r3, #48	@ 0x30
 8005158:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005308 <_vfiprintf_r+0x21c>
 800515c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005160:	f04f 0901 	mov.w	r9, #1
 8005164:	4623      	mov	r3, r4
 8005166:	469a      	mov	sl, r3
 8005168:	f813 2b01 	ldrb.w	r2, [r3], #1
 800516c:	b10a      	cbz	r2, 8005172 <_vfiprintf_r+0x86>
 800516e:	2a25      	cmp	r2, #37	@ 0x25
 8005170:	d1f9      	bne.n	8005166 <_vfiprintf_r+0x7a>
 8005172:	ebba 0b04 	subs.w	fp, sl, r4
 8005176:	d00b      	beq.n	8005190 <_vfiprintf_r+0xa4>
 8005178:	465b      	mov	r3, fp
 800517a:	4622      	mov	r2, r4
 800517c:	4629      	mov	r1, r5
 800517e:	4630      	mov	r0, r6
 8005180:	f7ff ffa2 	bl	80050c8 <__sfputs_r>
 8005184:	3001      	adds	r0, #1
 8005186:	f000 80a7 	beq.w	80052d8 <_vfiprintf_r+0x1ec>
 800518a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800518c:	445a      	add	r2, fp
 800518e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005190:	f89a 3000 	ldrb.w	r3, [sl]
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 809f 	beq.w	80052d8 <_vfiprintf_r+0x1ec>
 800519a:	2300      	movs	r3, #0
 800519c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80051a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80051a4:	f10a 0a01 	add.w	sl, sl, #1
 80051a8:	9304      	str	r3, [sp, #16]
 80051aa:	9307      	str	r3, [sp, #28]
 80051ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80051b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80051b2:	4654      	mov	r4, sl
 80051b4:	2205      	movs	r2, #5
 80051b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051ba:	4853      	ldr	r0, [pc, #332]	@ (8005308 <_vfiprintf_r+0x21c>)
 80051bc:	f7fb f840 	bl	8000240 <memchr>
 80051c0:	9a04      	ldr	r2, [sp, #16]
 80051c2:	b9d8      	cbnz	r0, 80051fc <_vfiprintf_r+0x110>
 80051c4:	06d1      	lsls	r1, r2, #27
 80051c6:	bf44      	itt	mi
 80051c8:	2320      	movmi	r3, #32
 80051ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051ce:	0713      	lsls	r3, r2, #28
 80051d0:	bf44      	itt	mi
 80051d2:	232b      	movmi	r3, #43	@ 0x2b
 80051d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80051d8:	f89a 3000 	ldrb.w	r3, [sl]
 80051dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80051de:	d015      	beq.n	800520c <_vfiprintf_r+0x120>
 80051e0:	9a07      	ldr	r2, [sp, #28]
 80051e2:	4654      	mov	r4, sl
 80051e4:	2000      	movs	r0, #0
 80051e6:	f04f 0c0a 	mov.w	ip, #10
 80051ea:	4621      	mov	r1, r4
 80051ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80051f0:	3b30      	subs	r3, #48	@ 0x30
 80051f2:	2b09      	cmp	r3, #9
 80051f4:	d94b      	bls.n	800528e <_vfiprintf_r+0x1a2>
 80051f6:	b1b0      	cbz	r0, 8005226 <_vfiprintf_r+0x13a>
 80051f8:	9207      	str	r2, [sp, #28]
 80051fa:	e014      	b.n	8005226 <_vfiprintf_r+0x13a>
 80051fc:	eba0 0308 	sub.w	r3, r0, r8
 8005200:	fa09 f303 	lsl.w	r3, r9, r3
 8005204:	4313      	orrs	r3, r2
 8005206:	9304      	str	r3, [sp, #16]
 8005208:	46a2      	mov	sl, r4
 800520a:	e7d2      	b.n	80051b2 <_vfiprintf_r+0xc6>
 800520c:	9b03      	ldr	r3, [sp, #12]
 800520e:	1d19      	adds	r1, r3, #4
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	9103      	str	r1, [sp, #12]
 8005214:	2b00      	cmp	r3, #0
 8005216:	bfbb      	ittet	lt
 8005218:	425b      	neglt	r3, r3
 800521a:	f042 0202 	orrlt.w	r2, r2, #2
 800521e:	9307      	strge	r3, [sp, #28]
 8005220:	9307      	strlt	r3, [sp, #28]
 8005222:	bfb8      	it	lt
 8005224:	9204      	strlt	r2, [sp, #16]
 8005226:	7823      	ldrb	r3, [r4, #0]
 8005228:	2b2e      	cmp	r3, #46	@ 0x2e
 800522a:	d10a      	bne.n	8005242 <_vfiprintf_r+0x156>
 800522c:	7863      	ldrb	r3, [r4, #1]
 800522e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005230:	d132      	bne.n	8005298 <_vfiprintf_r+0x1ac>
 8005232:	9b03      	ldr	r3, [sp, #12]
 8005234:	1d1a      	adds	r2, r3, #4
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	9203      	str	r2, [sp, #12]
 800523a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800523e:	3402      	adds	r4, #2
 8005240:	9305      	str	r3, [sp, #20]
 8005242:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005318 <_vfiprintf_r+0x22c>
 8005246:	7821      	ldrb	r1, [r4, #0]
 8005248:	2203      	movs	r2, #3
 800524a:	4650      	mov	r0, sl
 800524c:	f7fa fff8 	bl	8000240 <memchr>
 8005250:	b138      	cbz	r0, 8005262 <_vfiprintf_r+0x176>
 8005252:	9b04      	ldr	r3, [sp, #16]
 8005254:	eba0 000a 	sub.w	r0, r0, sl
 8005258:	2240      	movs	r2, #64	@ 0x40
 800525a:	4082      	lsls	r2, r0
 800525c:	4313      	orrs	r3, r2
 800525e:	3401      	adds	r4, #1
 8005260:	9304      	str	r3, [sp, #16]
 8005262:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005266:	4829      	ldr	r0, [pc, #164]	@ (800530c <_vfiprintf_r+0x220>)
 8005268:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800526c:	2206      	movs	r2, #6
 800526e:	f7fa ffe7 	bl	8000240 <memchr>
 8005272:	2800      	cmp	r0, #0
 8005274:	d03f      	beq.n	80052f6 <_vfiprintf_r+0x20a>
 8005276:	4b26      	ldr	r3, [pc, #152]	@ (8005310 <_vfiprintf_r+0x224>)
 8005278:	bb1b      	cbnz	r3, 80052c2 <_vfiprintf_r+0x1d6>
 800527a:	9b03      	ldr	r3, [sp, #12]
 800527c:	3307      	adds	r3, #7
 800527e:	f023 0307 	bic.w	r3, r3, #7
 8005282:	3308      	adds	r3, #8
 8005284:	9303      	str	r3, [sp, #12]
 8005286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005288:	443b      	add	r3, r7
 800528a:	9309      	str	r3, [sp, #36]	@ 0x24
 800528c:	e76a      	b.n	8005164 <_vfiprintf_r+0x78>
 800528e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005292:	460c      	mov	r4, r1
 8005294:	2001      	movs	r0, #1
 8005296:	e7a8      	b.n	80051ea <_vfiprintf_r+0xfe>
 8005298:	2300      	movs	r3, #0
 800529a:	3401      	adds	r4, #1
 800529c:	9305      	str	r3, [sp, #20]
 800529e:	4619      	mov	r1, r3
 80052a0:	f04f 0c0a 	mov.w	ip, #10
 80052a4:	4620      	mov	r0, r4
 80052a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052aa:	3a30      	subs	r2, #48	@ 0x30
 80052ac:	2a09      	cmp	r2, #9
 80052ae:	d903      	bls.n	80052b8 <_vfiprintf_r+0x1cc>
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d0c6      	beq.n	8005242 <_vfiprintf_r+0x156>
 80052b4:	9105      	str	r1, [sp, #20]
 80052b6:	e7c4      	b.n	8005242 <_vfiprintf_r+0x156>
 80052b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80052bc:	4604      	mov	r4, r0
 80052be:	2301      	movs	r3, #1
 80052c0:	e7f0      	b.n	80052a4 <_vfiprintf_r+0x1b8>
 80052c2:	ab03      	add	r3, sp, #12
 80052c4:	9300      	str	r3, [sp, #0]
 80052c6:	462a      	mov	r2, r5
 80052c8:	4b12      	ldr	r3, [pc, #72]	@ (8005314 <_vfiprintf_r+0x228>)
 80052ca:	a904      	add	r1, sp, #16
 80052cc:	4630      	mov	r0, r6
 80052ce:	f7fd fed7 	bl	8003080 <_printf_float>
 80052d2:	4607      	mov	r7, r0
 80052d4:	1c78      	adds	r0, r7, #1
 80052d6:	d1d6      	bne.n	8005286 <_vfiprintf_r+0x19a>
 80052d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80052da:	07d9      	lsls	r1, r3, #31
 80052dc:	d405      	bmi.n	80052ea <_vfiprintf_r+0x1fe>
 80052de:	89ab      	ldrh	r3, [r5, #12]
 80052e0:	059a      	lsls	r2, r3, #22
 80052e2:	d402      	bmi.n	80052ea <_vfiprintf_r+0x1fe>
 80052e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80052e6:	f7fe fc07 	bl	8003af8 <__retarget_lock_release_recursive>
 80052ea:	89ab      	ldrh	r3, [r5, #12]
 80052ec:	065b      	lsls	r3, r3, #25
 80052ee:	f53f af1f 	bmi.w	8005130 <_vfiprintf_r+0x44>
 80052f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80052f4:	e71e      	b.n	8005134 <_vfiprintf_r+0x48>
 80052f6:	ab03      	add	r3, sp, #12
 80052f8:	9300      	str	r3, [sp, #0]
 80052fa:	462a      	mov	r2, r5
 80052fc:	4b05      	ldr	r3, [pc, #20]	@ (8005314 <_vfiprintf_r+0x228>)
 80052fe:	a904      	add	r1, sp, #16
 8005300:	4630      	mov	r0, r6
 8005302:	f7fe f945 	bl	8003590 <_printf_i>
 8005306:	e7e4      	b.n	80052d2 <_vfiprintf_r+0x1e6>
 8005308:	08005967 	.word	0x08005967
 800530c:	08005971 	.word	0x08005971
 8005310:	08003081 	.word	0x08003081
 8005314:	080050c9 	.word	0x080050c9
 8005318:	0800596d 	.word	0x0800596d

0800531c <__swbuf_r>:
 800531c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800531e:	460e      	mov	r6, r1
 8005320:	4614      	mov	r4, r2
 8005322:	4605      	mov	r5, r0
 8005324:	b118      	cbz	r0, 800532e <__swbuf_r+0x12>
 8005326:	6a03      	ldr	r3, [r0, #32]
 8005328:	b90b      	cbnz	r3, 800532e <__swbuf_r+0x12>
 800532a:	f7fe fadd 	bl	80038e8 <__sinit>
 800532e:	69a3      	ldr	r3, [r4, #24]
 8005330:	60a3      	str	r3, [r4, #8]
 8005332:	89a3      	ldrh	r3, [r4, #12]
 8005334:	071a      	lsls	r2, r3, #28
 8005336:	d501      	bpl.n	800533c <__swbuf_r+0x20>
 8005338:	6923      	ldr	r3, [r4, #16]
 800533a:	b943      	cbnz	r3, 800534e <__swbuf_r+0x32>
 800533c:	4621      	mov	r1, r4
 800533e:	4628      	mov	r0, r5
 8005340:	f000 f82a 	bl	8005398 <__swsetup_r>
 8005344:	b118      	cbz	r0, 800534e <__swbuf_r+0x32>
 8005346:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800534a:	4638      	mov	r0, r7
 800534c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800534e:	6823      	ldr	r3, [r4, #0]
 8005350:	6922      	ldr	r2, [r4, #16]
 8005352:	1a98      	subs	r0, r3, r2
 8005354:	6963      	ldr	r3, [r4, #20]
 8005356:	b2f6      	uxtb	r6, r6
 8005358:	4283      	cmp	r3, r0
 800535a:	4637      	mov	r7, r6
 800535c:	dc05      	bgt.n	800536a <__swbuf_r+0x4e>
 800535e:	4621      	mov	r1, r4
 8005360:	4628      	mov	r0, r5
 8005362:	f7ff fe07 	bl	8004f74 <_fflush_r>
 8005366:	2800      	cmp	r0, #0
 8005368:	d1ed      	bne.n	8005346 <__swbuf_r+0x2a>
 800536a:	68a3      	ldr	r3, [r4, #8]
 800536c:	3b01      	subs	r3, #1
 800536e:	60a3      	str	r3, [r4, #8]
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	6022      	str	r2, [r4, #0]
 8005376:	701e      	strb	r6, [r3, #0]
 8005378:	6962      	ldr	r2, [r4, #20]
 800537a:	1c43      	adds	r3, r0, #1
 800537c:	429a      	cmp	r2, r3
 800537e:	d004      	beq.n	800538a <__swbuf_r+0x6e>
 8005380:	89a3      	ldrh	r3, [r4, #12]
 8005382:	07db      	lsls	r3, r3, #31
 8005384:	d5e1      	bpl.n	800534a <__swbuf_r+0x2e>
 8005386:	2e0a      	cmp	r6, #10
 8005388:	d1df      	bne.n	800534a <__swbuf_r+0x2e>
 800538a:	4621      	mov	r1, r4
 800538c:	4628      	mov	r0, r5
 800538e:	f7ff fdf1 	bl	8004f74 <_fflush_r>
 8005392:	2800      	cmp	r0, #0
 8005394:	d0d9      	beq.n	800534a <__swbuf_r+0x2e>
 8005396:	e7d6      	b.n	8005346 <__swbuf_r+0x2a>

08005398 <__swsetup_r>:
 8005398:	b538      	push	{r3, r4, r5, lr}
 800539a:	4b29      	ldr	r3, [pc, #164]	@ (8005440 <__swsetup_r+0xa8>)
 800539c:	4605      	mov	r5, r0
 800539e:	6818      	ldr	r0, [r3, #0]
 80053a0:	460c      	mov	r4, r1
 80053a2:	b118      	cbz	r0, 80053ac <__swsetup_r+0x14>
 80053a4:	6a03      	ldr	r3, [r0, #32]
 80053a6:	b90b      	cbnz	r3, 80053ac <__swsetup_r+0x14>
 80053a8:	f7fe fa9e 	bl	80038e8 <__sinit>
 80053ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053b0:	0719      	lsls	r1, r3, #28
 80053b2:	d422      	bmi.n	80053fa <__swsetup_r+0x62>
 80053b4:	06da      	lsls	r2, r3, #27
 80053b6:	d407      	bmi.n	80053c8 <__swsetup_r+0x30>
 80053b8:	2209      	movs	r2, #9
 80053ba:	602a      	str	r2, [r5, #0]
 80053bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053c0:	81a3      	strh	r3, [r4, #12]
 80053c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80053c6:	e033      	b.n	8005430 <__swsetup_r+0x98>
 80053c8:	0758      	lsls	r0, r3, #29
 80053ca:	d512      	bpl.n	80053f2 <__swsetup_r+0x5a>
 80053cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80053ce:	b141      	cbz	r1, 80053e2 <__swsetup_r+0x4a>
 80053d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80053d4:	4299      	cmp	r1, r3
 80053d6:	d002      	beq.n	80053de <__swsetup_r+0x46>
 80053d8:	4628      	mov	r0, r5
 80053da:	f7ff f97b 	bl	80046d4 <_free_r>
 80053de:	2300      	movs	r3, #0
 80053e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80053e2:	89a3      	ldrh	r3, [r4, #12]
 80053e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80053e8:	81a3      	strh	r3, [r4, #12]
 80053ea:	2300      	movs	r3, #0
 80053ec:	6063      	str	r3, [r4, #4]
 80053ee:	6923      	ldr	r3, [r4, #16]
 80053f0:	6023      	str	r3, [r4, #0]
 80053f2:	89a3      	ldrh	r3, [r4, #12]
 80053f4:	f043 0308 	orr.w	r3, r3, #8
 80053f8:	81a3      	strh	r3, [r4, #12]
 80053fa:	6923      	ldr	r3, [r4, #16]
 80053fc:	b94b      	cbnz	r3, 8005412 <__swsetup_r+0x7a>
 80053fe:	89a3      	ldrh	r3, [r4, #12]
 8005400:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005404:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005408:	d003      	beq.n	8005412 <__swsetup_r+0x7a>
 800540a:	4621      	mov	r1, r4
 800540c:	4628      	mov	r0, r5
 800540e:	f000 f883 	bl	8005518 <__smakebuf_r>
 8005412:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005416:	f013 0201 	ands.w	r2, r3, #1
 800541a:	d00a      	beq.n	8005432 <__swsetup_r+0x9a>
 800541c:	2200      	movs	r2, #0
 800541e:	60a2      	str	r2, [r4, #8]
 8005420:	6962      	ldr	r2, [r4, #20]
 8005422:	4252      	negs	r2, r2
 8005424:	61a2      	str	r2, [r4, #24]
 8005426:	6922      	ldr	r2, [r4, #16]
 8005428:	b942      	cbnz	r2, 800543c <__swsetup_r+0xa4>
 800542a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800542e:	d1c5      	bne.n	80053bc <__swsetup_r+0x24>
 8005430:	bd38      	pop	{r3, r4, r5, pc}
 8005432:	0799      	lsls	r1, r3, #30
 8005434:	bf58      	it	pl
 8005436:	6962      	ldrpl	r2, [r4, #20]
 8005438:	60a2      	str	r2, [r4, #8]
 800543a:	e7f4      	b.n	8005426 <__swsetup_r+0x8e>
 800543c:	2000      	movs	r0, #0
 800543e:	e7f7      	b.n	8005430 <__swsetup_r+0x98>
 8005440:	20000018 	.word	0x20000018

08005444 <_raise_r>:
 8005444:	291f      	cmp	r1, #31
 8005446:	b538      	push	{r3, r4, r5, lr}
 8005448:	4605      	mov	r5, r0
 800544a:	460c      	mov	r4, r1
 800544c:	d904      	bls.n	8005458 <_raise_r+0x14>
 800544e:	2316      	movs	r3, #22
 8005450:	6003      	str	r3, [r0, #0]
 8005452:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005456:	bd38      	pop	{r3, r4, r5, pc}
 8005458:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800545a:	b112      	cbz	r2, 8005462 <_raise_r+0x1e>
 800545c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005460:	b94b      	cbnz	r3, 8005476 <_raise_r+0x32>
 8005462:	4628      	mov	r0, r5
 8005464:	f000 f830 	bl	80054c8 <_getpid_r>
 8005468:	4622      	mov	r2, r4
 800546a:	4601      	mov	r1, r0
 800546c:	4628      	mov	r0, r5
 800546e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005472:	f000 b817 	b.w	80054a4 <_kill_r>
 8005476:	2b01      	cmp	r3, #1
 8005478:	d00a      	beq.n	8005490 <_raise_r+0x4c>
 800547a:	1c59      	adds	r1, r3, #1
 800547c:	d103      	bne.n	8005486 <_raise_r+0x42>
 800547e:	2316      	movs	r3, #22
 8005480:	6003      	str	r3, [r0, #0]
 8005482:	2001      	movs	r0, #1
 8005484:	e7e7      	b.n	8005456 <_raise_r+0x12>
 8005486:	2100      	movs	r1, #0
 8005488:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800548c:	4620      	mov	r0, r4
 800548e:	4798      	blx	r3
 8005490:	2000      	movs	r0, #0
 8005492:	e7e0      	b.n	8005456 <_raise_r+0x12>

08005494 <raise>:
 8005494:	4b02      	ldr	r3, [pc, #8]	@ (80054a0 <raise+0xc>)
 8005496:	4601      	mov	r1, r0
 8005498:	6818      	ldr	r0, [r3, #0]
 800549a:	f7ff bfd3 	b.w	8005444 <_raise_r>
 800549e:	bf00      	nop
 80054a0:	20000018 	.word	0x20000018

080054a4 <_kill_r>:
 80054a4:	b538      	push	{r3, r4, r5, lr}
 80054a6:	4d07      	ldr	r5, [pc, #28]	@ (80054c4 <_kill_r+0x20>)
 80054a8:	2300      	movs	r3, #0
 80054aa:	4604      	mov	r4, r0
 80054ac:	4608      	mov	r0, r1
 80054ae:	4611      	mov	r1, r2
 80054b0:	602b      	str	r3, [r5, #0]
 80054b2:	f7fb fab6 	bl	8000a22 <_kill>
 80054b6:	1c43      	adds	r3, r0, #1
 80054b8:	d102      	bne.n	80054c0 <_kill_r+0x1c>
 80054ba:	682b      	ldr	r3, [r5, #0]
 80054bc:	b103      	cbz	r3, 80054c0 <_kill_r+0x1c>
 80054be:	6023      	str	r3, [r4, #0]
 80054c0:	bd38      	pop	{r3, r4, r5, pc}
 80054c2:	bf00      	nop
 80054c4:	2000044c 	.word	0x2000044c

080054c8 <_getpid_r>:
 80054c8:	f7fb baa3 	b.w	8000a12 <_getpid>

080054cc <__swhatbuf_r>:
 80054cc:	b570      	push	{r4, r5, r6, lr}
 80054ce:	460c      	mov	r4, r1
 80054d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054d4:	2900      	cmp	r1, #0
 80054d6:	b096      	sub	sp, #88	@ 0x58
 80054d8:	4615      	mov	r5, r2
 80054da:	461e      	mov	r6, r3
 80054dc:	da0d      	bge.n	80054fa <__swhatbuf_r+0x2e>
 80054de:	89a3      	ldrh	r3, [r4, #12]
 80054e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80054e4:	f04f 0100 	mov.w	r1, #0
 80054e8:	bf14      	ite	ne
 80054ea:	2340      	movne	r3, #64	@ 0x40
 80054ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80054f0:	2000      	movs	r0, #0
 80054f2:	6031      	str	r1, [r6, #0]
 80054f4:	602b      	str	r3, [r5, #0]
 80054f6:	b016      	add	sp, #88	@ 0x58
 80054f8:	bd70      	pop	{r4, r5, r6, pc}
 80054fa:	466a      	mov	r2, sp
 80054fc:	f000 f848 	bl	8005590 <_fstat_r>
 8005500:	2800      	cmp	r0, #0
 8005502:	dbec      	blt.n	80054de <__swhatbuf_r+0x12>
 8005504:	9901      	ldr	r1, [sp, #4]
 8005506:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800550a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800550e:	4259      	negs	r1, r3
 8005510:	4159      	adcs	r1, r3
 8005512:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005516:	e7eb      	b.n	80054f0 <__swhatbuf_r+0x24>

08005518 <__smakebuf_r>:
 8005518:	898b      	ldrh	r3, [r1, #12]
 800551a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800551c:	079d      	lsls	r5, r3, #30
 800551e:	4606      	mov	r6, r0
 8005520:	460c      	mov	r4, r1
 8005522:	d507      	bpl.n	8005534 <__smakebuf_r+0x1c>
 8005524:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005528:	6023      	str	r3, [r4, #0]
 800552a:	6123      	str	r3, [r4, #16]
 800552c:	2301      	movs	r3, #1
 800552e:	6163      	str	r3, [r4, #20]
 8005530:	b003      	add	sp, #12
 8005532:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005534:	ab01      	add	r3, sp, #4
 8005536:	466a      	mov	r2, sp
 8005538:	f7ff ffc8 	bl	80054cc <__swhatbuf_r>
 800553c:	9f00      	ldr	r7, [sp, #0]
 800553e:	4605      	mov	r5, r0
 8005540:	4639      	mov	r1, r7
 8005542:	4630      	mov	r0, r6
 8005544:	f7fd fc82 	bl	8002e4c <_malloc_r>
 8005548:	b948      	cbnz	r0, 800555e <__smakebuf_r+0x46>
 800554a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800554e:	059a      	lsls	r2, r3, #22
 8005550:	d4ee      	bmi.n	8005530 <__smakebuf_r+0x18>
 8005552:	f023 0303 	bic.w	r3, r3, #3
 8005556:	f043 0302 	orr.w	r3, r3, #2
 800555a:	81a3      	strh	r3, [r4, #12]
 800555c:	e7e2      	b.n	8005524 <__smakebuf_r+0xc>
 800555e:	89a3      	ldrh	r3, [r4, #12]
 8005560:	6020      	str	r0, [r4, #0]
 8005562:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005566:	81a3      	strh	r3, [r4, #12]
 8005568:	9b01      	ldr	r3, [sp, #4]
 800556a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800556e:	b15b      	cbz	r3, 8005588 <__smakebuf_r+0x70>
 8005570:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005574:	4630      	mov	r0, r6
 8005576:	f000 f81d 	bl	80055b4 <_isatty_r>
 800557a:	b128      	cbz	r0, 8005588 <__smakebuf_r+0x70>
 800557c:	89a3      	ldrh	r3, [r4, #12]
 800557e:	f023 0303 	bic.w	r3, r3, #3
 8005582:	f043 0301 	orr.w	r3, r3, #1
 8005586:	81a3      	strh	r3, [r4, #12]
 8005588:	89a3      	ldrh	r3, [r4, #12]
 800558a:	431d      	orrs	r5, r3
 800558c:	81a5      	strh	r5, [r4, #12]
 800558e:	e7cf      	b.n	8005530 <__smakebuf_r+0x18>

08005590 <_fstat_r>:
 8005590:	b538      	push	{r3, r4, r5, lr}
 8005592:	4d07      	ldr	r5, [pc, #28]	@ (80055b0 <_fstat_r+0x20>)
 8005594:	2300      	movs	r3, #0
 8005596:	4604      	mov	r4, r0
 8005598:	4608      	mov	r0, r1
 800559a:	4611      	mov	r1, r2
 800559c:	602b      	str	r3, [r5, #0]
 800559e:	f7fb faa0 	bl	8000ae2 <_fstat>
 80055a2:	1c43      	adds	r3, r0, #1
 80055a4:	d102      	bne.n	80055ac <_fstat_r+0x1c>
 80055a6:	682b      	ldr	r3, [r5, #0]
 80055a8:	b103      	cbz	r3, 80055ac <_fstat_r+0x1c>
 80055aa:	6023      	str	r3, [r4, #0]
 80055ac:	bd38      	pop	{r3, r4, r5, pc}
 80055ae:	bf00      	nop
 80055b0:	2000044c 	.word	0x2000044c

080055b4 <_isatty_r>:
 80055b4:	b538      	push	{r3, r4, r5, lr}
 80055b6:	4d06      	ldr	r5, [pc, #24]	@ (80055d0 <_isatty_r+0x1c>)
 80055b8:	2300      	movs	r3, #0
 80055ba:	4604      	mov	r4, r0
 80055bc:	4608      	mov	r0, r1
 80055be:	602b      	str	r3, [r5, #0]
 80055c0:	f7fb fa9f 	bl	8000b02 <_isatty>
 80055c4:	1c43      	adds	r3, r0, #1
 80055c6:	d102      	bne.n	80055ce <_isatty_r+0x1a>
 80055c8:	682b      	ldr	r3, [r5, #0]
 80055ca:	b103      	cbz	r3, 80055ce <_isatty_r+0x1a>
 80055cc:	6023      	str	r3, [r4, #0]
 80055ce:	bd38      	pop	{r3, r4, r5, pc}
 80055d0:	2000044c 	.word	0x2000044c

080055d4 <_init>:
 80055d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055d6:	bf00      	nop
 80055d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055da:	bc08      	pop	{r3}
 80055dc:	469e      	mov	lr, r3
 80055de:	4770      	bx	lr

080055e0 <_fini>:
 80055e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055e2:	bf00      	nop
 80055e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055e6:	bc08      	pop	{r3}
 80055e8:	469e      	mov	lr, r3
 80055ea:	4770      	bx	lr
