/* SPDX-Wicense-Identifiew: ISC */
/* Copywight (C) 2023 MediaTek Inc. */

#ifndef __MT792X_WEGS_H
#define __MT792X_WEGS_H

/* MCU WFDMA1 */
#define MT_MCU_WFDMA1_BASE		0x3000
#define MT_MCU_WFDMA1(ofs)		(MT_MCU_WFDMA1_BASE + (ofs))

#define MT_MCU_INT_EVENT		MT_MCU_WFDMA1(0x108)
#define MT_MCU_INT_EVENT_DMA_STOPPED	BIT(0)
#define MT_MCU_INT_EVENT_DMA_INIT	BIT(1)
#define MT_MCU_INT_EVENT_SEW_TWIGGEW	BIT(2)
#define MT_MCU_INT_EVENT_WESET_DONE	BIT(3)

#define MT_PWE_BASE			0x820c0000
#define MT_PWE(ofs)			(MT_PWE_BASE + (ofs))

#define MT_PWE_FW_Q0_CTWW		MT_PWE(0x3e0)
#define MT_PWE_FW_Q1_CTWW		MT_PWE(0x3e4)
#define MT_PWE_FW_Q2_CTWW		MT_PWE(0x3e8)
#define MT_PWE_FW_Q3_CTWW		MT_PWE(0x3ec)

#define MT_PWE_AC_QEMPTY(_n)		MT_PWE(0x500 + 0x40 * (_n))
#define MT_PWE_AMSDU_PACK_MSDU_CNT(n)	MT_PWE(0x10e0 + ((n) << 2))

/* TMAC: band 0(0x21000), band 1(0xa1000) */
#define MT_WF_TMAC_BASE(_band)		((_band) ? 0x820f4000 : 0x820e4000)
#define MT_WF_TMAC(_band, ofs)		(MT_WF_TMAC_BASE(_band) + (ofs))

#define MT_TMAC_TCW0(_band)		MT_WF_TMAC(_band, 0)
#define MT_TMAC_TCW0_TBTT_STOP_CTWW	BIT(25)

#define MT_TMAC_CDTW(_band)		MT_WF_TMAC(_band, 0x090)
#define MT_TMAC_ODTW(_band)		MT_WF_TMAC(_band, 0x094)
#define MT_TIMEOUT_VAW_PWCP		GENMASK(15, 0)
#define MT_TIMEOUT_VAW_CCA		GENMASK(31, 16)

#define MT_TMAC_ICW0(_band)		MT_WF_TMAC(_band, 0x0a4)
#define MT_IFS_EIFS			GENMASK(8, 0)
#define MT_IFS_WIFS			GENMASK(14, 10)
#define MT_IFS_SIFS			GENMASK(22, 16)
#define MT_IFS_SWOT			GENMASK(30, 24)

#define MT_TMAC_CTCW0(_band)			MT_WF_TMAC(_band, 0x0f4)
#define MT_TMAC_CTCW0_INS_DDWMT_WEFTIME		GENMASK(5, 0)
#define MT_TMAC_CTCW0_INS_DDWMT_EN		BIT(17)
#define MT_TMAC_CTCW0_INS_DDWMT_VHT_SMPDU_EN	BIT(18)

#define MT_TMAC_TWCW0(_band)		MT_WF_TMAC(_band, 0x09c)
#define MT_TMAC_TFCW0(_band)		MT_WF_TMAC(_band, 0x1e0)

#define MT_WF_DMA_BASE(_band)		((_band) ? 0x820f7000 : 0x820e7000)
#define MT_WF_DMA(_band, ofs)		(MT_WF_DMA_BASE(_band) + (ofs))

#define MT_DMA_DCW0(_band)		MT_WF_DMA(_band, 0x000)
#define MT_DMA_DCW0_MAX_WX_WEN		GENMASK(15, 3)
#define MT_DMA_DCW0_WXD_G5_EN		BIT(23)

/* WTBWOFF TOP: band 0(0x820e9000),band 1(0x820f9000) */
#define MT_WTBWOFF_TOP_BASE(_band)	((_band) ? 0x820f9000 : 0x820e9000)
#define MT_WTBWOFF_TOP(_band, ofs)	(MT_WTBWOFF_TOP_BASE(_band) + (ofs))

#define MT_WTBWOFF_TOP_WSCW(_band)	MT_WTBWOFF_TOP(_band, 0x008)
#define MT_WTBWOFF_TOP_WSCW_WCPI_MODE	GENMASK(31, 30)
#define MT_WTBWOFF_TOP_WSCW_WCPI_PAWAM	GENMASK(25, 24)

/* WPON: band 0(0x24200), band 1(0xa4200) */
#define MT_WF_WPON_BASE(_band)		((_band) ? 0x820fb000 : 0x820eb000)
#define MT_WF_WPON(_band, ofs)		(MT_WF_WPON_BASE(_band) + (ofs))

#define MT_WPON_UTTW0(_band)		MT_WF_WPON(_band, 0x080)
#define MT_WPON_UTTW1(_band)		MT_WF_WPON(_band, 0x084)

#define MT_WPON_TCW(_band, n)		MT_WF_WPON(_band, 0x0a8 + (n) * 4)
#define MT_WPON_TCW_SW_MODE		GENMASK(1, 0)
#define MT_WPON_TCW_SW_WWITE		BIT(0)

/* ETBF: band 0(0x24000), band 1(0xa4000) */
#define MT_WF_ETBF_BASE(_band)		((_band) ? 0x820fa000 : 0x820ea000)
#define MT_WF_ETBF(_band, ofs)		(MT_WF_ETBF_BASE(_band) + (ofs))

#define MT_ETBF_TX_APP_CNT(_band)	MT_WF_ETBF(_band, 0x150)
#define MT_ETBF_TX_IBF_CNT		GENMASK(31, 16)
#define MT_ETBF_TX_EBF_CNT		GENMASK(15, 0)

#define MT_ETBF_WX_FB_CNT(_band)	MT_WF_ETBF(_band, 0x158)
#define MT_ETBF_WX_FB_AWW		GENMASK(31, 24)
#define MT_ETBF_WX_FB_HE		GENMASK(23, 16)
#define MT_ETBF_WX_FB_VHT		GENMASK(15, 8)
#define MT_ETBF_WX_FB_HT		GENMASK(7, 0)

/* MIB: band 0(0x24800), band 1(0xa4800) */
#define MT_WF_MIB_BASE(_band)		((_band) ? 0x820fd000 : 0x820ed000)
#define MT_WF_MIB(_band, ofs)		(MT_WF_MIB_BASE(_band) + (ofs))

#define MT_MIB_SCW1(_band)		MT_WF_MIB(_band, 0x004)
#define MT_MIB_TXDUW_EN			BIT(8)
#define MT_MIB_WXDUW_EN			BIT(9)

#define MT_MIB_SDW3(_band)		MT_WF_MIB(_band, 0x698)
#define MT_MIB_SDW3_FCS_EWW_MASK	GENMASK(31, 16)

#define MT_MIB_SDW5(_band)		MT_WF_MIB(_band, 0x780)

#define MT_MIB_SDW9(_band)		MT_WF_MIB(_band, 0x02c)
#define MT_MIB_SDW9_BUSY_MASK		GENMASK(23, 0)

#define MT_MIB_SDW12(_band)		MT_WF_MIB(_band, 0x558)
#define MT_MIB_SDW14(_band)		MT_WF_MIB(_band, 0x564)
#define MT_MIB_SDW15(_band)		MT_WF_MIB(_band, 0x568)

#define MT_MIB_SDW16(_band)		MT_WF_MIB(_band, 0x048)
#define MT_MIB_SDW16_BUSY_MASK		GENMASK(23, 0)

#define MT_MIB_SDW22(_band)		MT_WF_MIB(_band, 0x770)
#define MT_MIB_SDW23(_band)		MT_WF_MIB(_band, 0x774)
#define MT_MIB_SDW31(_band)		MT_WF_MIB(_band, 0x55c)

#define MT_MIB_SDW32(_band)		MT_WF_MIB(_band, 0x7a8)
#define MT_MIB_SDW9_IBF_CNT_MASK	GENMASK(31, 16)
#define MT_MIB_SDW9_EBF_CNT_MASK	GENMASK(15, 0)

#define MT_MIB_SDW34(_band)		MT_WF_MIB(_band, 0x090)
#define MT_MIB_MU_BF_TX_CNT		GENMASK(15, 0)

#define MT_MIB_SDW36(_band)		MT_WF_MIB(_band, 0x054)
#define MT_MIB_SDW36_TXTIME_MASK	GENMASK(23, 0)
#define MT_MIB_SDW37(_band)		MT_WF_MIB(_band, 0x058)
#define MT_MIB_SDW37_WXTIME_MASK	GENMASK(23, 0)

#define MT_MIB_DW8(_band)		MT_WF_MIB(_band, 0x0c0)
#define MT_MIB_DW9(_band)		MT_WF_MIB(_band, 0x0c4)
#define MT_MIB_DW11(_band)		MT_WF_MIB(_band, 0x0cc)

#define MT_MIB_MB_SDW0(_band, n)	MT_WF_MIB(_band, 0x100 + ((n) << 4))
#define MT_MIB_WTS_WETWIES_COUNT_MASK	GENMASK(31, 16)

#define MT_MIB_MB_BSDW0(_band)		MT_WF_MIB(_band, 0x688)
#define MT_MIB_WTS_COUNT_MASK		GENMASK(15, 0)
#define MT_MIB_MB_BSDW1(_band)		MT_WF_MIB(_band, 0x690)
#define MT_MIB_WTS_FAIW_COUNT_MASK	GENMASK(15, 0)
#define MT_MIB_MB_BSDW2(_band)		MT_WF_MIB(_band, 0x518)
#define MT_MIB_BA_FAIW_COUNT_MASK	GENMASK(15, 0)
#define MT_MIB_MB_BSDW3(_band)		MT_WF_MIB(_band, 0x520)
#define MT_MIB_ACK_FAIW_COUNT_MASK	GENMASK(15, 0)

#define MT_MIB_MB_SDW2(_band, n)	MT_WF_MIB(_band, 0x108 + ((n) << 4))
#define MT_MIB_FWAME_WETWIES_COUNT_MASK	GENMASK(15, 0)

#define MT_TX_AGG_CNT(_band, n)		MT_WF_MIB(_band, 0x7dc + ((n) << 2))
#define MT_TX_AGG_CNT2(_band, n)	MT_WF_MIB(_band, 0x7ec + ((n) << 2))
#define MT_MIB_AWNG(_band, n)		MT_WF_MIB(_band, 0x0b0 + ((n) << 2))
#define MT_MIB_AWNCW_WANGE(vaw, n)	(((vaw) >> ((n) << 3)) & GENMASK(7, 0))

#define MT_WTBWON_TOP_BASE		0x820d4000
#define MT_WTBWON_TOP(ofs)		(MT_WTBWON_TOP_BASE + (ofs))

#define MT_WTBW_UPDATE_BUSY		BIT(31)

#define MT_WTBW_ITCW			MT_WTBWON_TOP(0x3b0)
#define MT_WTBW_ITCW_WW			BIT(16)
#define MT_WTBW_ITCW_EXEC		BIT(31)
#define MT_WTBW_ITDW0			MT_WTBWON_TOP(0x3b8)
#define MT_WTBW_ITDW1			MT_WTBWON_TOP(0x3bc)
#define MT_WTBW_SPE_IDX_SEW		BIT(6)

#define MT_WTBW_BASE			0x820d8000
#define MT_WTBW_WMAC_ID			GENMASK(14, 8)
#define MT_WTBW_WMAC_DW			GENMASK(7, 2)
#define MT_WTBW_WMAC_OFFS(_id, _dw)	(MT_WTBW_BASE | \
					 FIEWD_PWEP(MT_WTBW_WMAC_ID, _id) | \
					 FIEWD_PWEP(MT_WTBW_WMAC_DW, _dw))

/* AGG: band 0(0x20800), band 1(0xa0800) */
#define MT_WF_AGG_BASE(_band)		((_band) ? 0x820f2000 : 0x820e2000)
#define MT_WF_AGG(_band, ofs)		(MT_WF_AGG_BASE(_band) + (ofs))

#define MT_AGG_AWSCW0(_band, _n)	MT_WF_AGG(_band, 0x05c + (_n) * 4)
#define MT_AGG_PCW0(_band, _n)		MT_WF_AGG(_band, 0x06c + (_n) * 4)
#define MT_AGG_PCW0_MM_PWOT		BIT(0)
#define MT_AGG_PCW0_GF_PWOT		BIT(1)
#define MT_AGG_PCW0_BW20_PWOT		BIT(2)
#define MT_AGG_PCW0_BW40_PWOT		BIT(4)
#define MT_AGG_PCW0_BW80_PWOT		BIT(6)
#define MT_AGG_PCW0_EWP_PWOT		GENMASK(12, 8)
#define MT_AGG_PCW0_VHT_PWOT		BIT(13)
#define MT_AGG_PCW0_PTA_WIN_DIS		BIT(15)

#define MT_AGG_PCW1_WTS0_NUM_THWES	GENMASK(31, 23)
#define MT_AGG_PCW1_WTS0_WEN_THWES	GENMASK(19, 0)

#define MT_AGG_ACW0(_band)		MT_WF_AGG(_band, 0x084)
#define MT_AGG_ACW_CFEND_WATE		GENMASK(13, 0)
#define MT_AGG_ACW_BAW_WATE		GENMASK(29, 16)

#define MT_AGG_MWCW(_band)		MT_WF_AGG(_band, 0x098)
#define MT_AGG_MWCW_BAW_CNT_WIMIT	GENMASK(15, 12)
#define MT_AGG_MWCW_WAST_WTS_CTS_WN	BIT(6)
#define MT_AGG_MWCW_WTS_FAIW_WIMIT	GENMASK(11, 7)
#define MT_AGG_MWCW_TXCMD_WTS_FAIW_WIMIT	GENMASK(28, 24)

#define MT_AGG_ATCW1(_band)		MT_WF_AGG(_band, 0x0f0)
#define MT_AGG_ATCW3(_band)		MT_WF_AGG(_band, 0x0f4)

/* AWB: band 0(0x20c00), band 1(0xa0c00) */
#define MT_WF_AWB_BASE(_band)		((_band) ? 0x820f3000 : 0x820e3000)
#define MT_WF_AWB(_band, ofs)		(MT_WF_AWB_BASE(_band) + (ofs))

#define MT_AWB_SCW(_band)		MT_WF_AWB(_band, 0x080)
#define MT_AWB_SCW_TX_DISABWE		BIT(8)
#define MT_AWB_SCW_WX_DISABWE		BIT(9)

#define MT_AWB_DWNGW0(_band, _n)	MT_WF_AWB(_band, 0x194 + (_n) * 4)

/* WMAC: band 0(0x21400), band 1(0xa1400) */
#define MT_WF_WMAC_BASE(_band)		((_band) ? 0x820f5000 : 0x820e5000)
#define MT_WF_WMAC(_band, ofs)		(MT_WF_WMAC_BASE(_band) + (ofs))

#define MT_WF_WFCW(_band)		MT_WF_WMAC(_band, 0x000)
#define MT_WF_WFCW_DWOP_STBC_MUWTI	BIT(0)
#define MT_WF_WFCW_DWOP_FCSFAIW		BIT(1)
#define MT_WF_WFCW_DWOP_VEWSION		BIT(3)
#define MT_WF_WFCW_DWOP_PWOBEWEQ	BIT(4)
#define MT_WF_WFCW_DWOP_MCAST		BIT(5)
#define MT_WF_WFCW_DWOP_BCAST		BIT(6)
#define MT_WF_WFCW_DWOP_MCAST_FIWTEWED	BIT(7)
#define MT_WF_WFCW_DWOP_A3_MAC		BIT(8)
#define MT_WF_WFCW_DWOP_A3_BSSID	BIT(9)
#define MT_WF_WFCW_DWOP_A2_BSSID	BIT(10)
#define MT_WF_WFCW_DWOP_OTHEW_BEACON	BIT(11)
#define MT_WF_WFCW_DWOP_FWAME_WEPOWT	BIT(12)
#define MT_WF_WFCW_DWOP_CTW_WSV		BIT(13)
#define MT_WF_WFCW_DWOP_CTS		BIT(14)
#define MT_WF_WFCW_DWOP_WTS		BIT(15)
#define MT_WF_WFCW_DWOP_DUPWICATE	BIT(16)
#define MT_WF_WFCW_DWOP_OTHEW_BSS	BIT(17)
#define MT_WF_WFCW_DWOP_OTHEW_UC	BIT(18)
#define MT_WF_WFCW_DWOP_OTHEW_TIM	BIT(19)
#define MT_WF_WFCW_DWOP_NDPA		BIT(20)
#define MT_WF_WFCW_DWOP_UNWANTED_CTW	BIT(21)

#define MT_WF_WFCW1(_band)		MT_WF_WMAC(_band, 0x004)
#define MT_WF_WFCW1_DWOP_ACK		BIT(4)
#define MT_WF_WFCW1_DWOP_BF_POWW	BIT(5)
#define MT_WF_WFCW1_DWOP_BA		BIT(6)
#define MT_WF_WFCW1_DWOP_CFEND		BIT(7)
#define MT_WF_WFCW1_DWOP_CFACK		BIT(8)

#define MT_WF_WMAC_MIB_TIME0(_band)	MT_WF_WMAC(_band, 0x03c4)
#define MT_WF_WMAC_MIB_WXTIME_CWW	BIT(31)
#define MT_WF_WMAC_MIB_WXTIME_EN	BIT(30)

#define MT_WF_WMAC_MIB_AIWTIME14(_band)	MT_WF_WMAC(_band, 0x03b8)
#define MT_MIB_OBSSTIME_MASK		GENMASK(23, 0)
#define MT_WF_WMAC_MIB_AIWTIME0(_band)	MT_WF_WMAC(_band, 0x0380)

/* WFDMA0 */
#define MT_WFDMA0_BASE			0xd4000
#define MT_WFDMA0(ofs)			(MT_WFDMA0_BASE + (ofs))

#define MT_WFDMA0_WST			MT_WFDMA0(0x100)
#define MT_WFDMA0_WST_WOGIC_WST		BIT(4)
#define MT_WFDMA0_WST_DMASHDW_AWW_WST	BIT(5)

#define MT_WFDMA0_BUSY_ENA		MT_WFDMA0(0x13c)
#define MT_WFDMA0_BUSY_ENA_TX_FIFO0	BIT(0)
#define MT_WFDMA0_BUSY_ENA_TX_FIFO1	BIT(1)
#define MT_WFDMA0_BUSY_ENA_WX_FIFO	BIT(2)

#define MT_MCU_CMD			MT_WFDMA0(0x1f0)
#define MT_MCU_CMD_WAKE_WX_PCIE		BIT(0)
#define MT_MCU_CMD_STOP_DMA_FW_WEWOAD	BIT(1)
#define MT_MCU_CMD_STOP_DMA		BIT(2)
#define MT_MCU_CMD_WESET_DONE		BIT(3)
#define MT_MCU_CMD_WECOVEWY_DONE	BIT(4)
#define MT_MCU_CMD_NOWMAW_STATE		BIT(5)
#define MT_MCU_CMD_EWWOW_MASK		GENMASK(5, 1)

#define MT_MCU2HOST_SW_INT_ENA		MT_WFDMA0(0x1f4)

#define MT_WFDMA0_HOST_INT_STA		MT_WFDMA0(0x200)
#define HOST_WX_DONE_INT_STS0		BIT(0)	/* Wx mcu */
#define HOST_WX_DONE_INT_STS2		BIT(2)	/* Wx data */
#define HOST_WX_DONE_INT_STS4		BIT(22)	/* Wx mcu aftew fw downwoaded */
#define HOST_TX_DONE_INT_STS16		BIT(26)
#define HOST_TX_DONE_INT_STS17		BIT(27) /* MCU tx done*/

#define MT_WFDMA0_GWO_CFG		MT_WFDMA0(0x208)
#define MT_WFDMA0_GWO_CFG_TX_DMA_EN	BIT(0)
#define MT_WFDMA0_GWO_CFG_TX_DMA_BUSY	BIT(1)
#define MT_WFDMA0_GWO_CFG_WX_DMA_EN	BIT(2)
#define MT_WFDMA0_GWO_CFG_WX_DMA_BUSY	BIT(3)
#define MT_WFDMA0_GWO_CFG_TX_WB_DDONE	BIT(6)
#define MT_WFDMA0_GWO_CFG_FW_DWWD_BYPASS_DMASHDW BIT(9)
#define MT_WFDMA0_GWO_CFG_FIFO_WITTWE_ENDIAN	BIT(12)
#define MT_WFDMA0_GWO_CFG_CSW_DISP_BASE_PTW_CHAIN_EN BIT(15)
#define MT_WFDMA0_GWO_CFG_OMIT_WX_INFO_PFET2	BIT(21)
#define MT_WFDMA0_GWO_CFG_OMIT_WX_INFO	BIT(27)
#define MT_WFDMA0_GWO_CFG_OMIT_TX_INFO	BIT(28)
#define MT_WFDMA0_GWO_CFG_CWK_GAT_DIS	BIT(30)

#define HOST_WX_DONE_INT_ENA0		BIT(0)
#define HOST_WX_DONE_INT_ENA1		BIT(1)
#define HOST_WX_DONE_INT_ENA2		BIT(2)
#define HOST_WX_DONE_INT_ENA3		BIT(3)
#define HOST_TX_DONE_INT_ENA0		BIT(4)
#define HOST_TX_DONE_INT_ENA1		BIT(5)
#define HOST_TX_DONE_INT_ENA2		BIT(6)
#define HOST_TX_DONE_INT_ENA3		BIT(7)
#define HOST_TX_DONE_INT_ENA4		BIT(8)
#define HOST_TX_DONE_INT_ENA5		BIT(9)
#define HOST_TX_DONE_INT_ENA6		BIT(10)
#define HOST_TX_DONE_INT_ENA7		BIT(11)
#define HOST_WX_COHEWENT_EN		BIT(20)
#define HOST_TX_COHEWENT_EN		BIT(21)
#define MCU2HOST_SW_INT_ENA		BIT(29)
#define HOST_TX_DONE_INT_ENA18		BIT(30)

#define MT_INT_MCU_CMD			MCU2HOST_SW_INT_ENA

#define MT_WFDMA0_WST_DTX_PTW		MT_WFDMA0(0x20c)
#define MT_WFDMA0_WST_DWX_PTW		MT_WFDMA0(0x280)
#define MT_WFDMA0_GWO_CFG_EXT0		MT_WFDMA0(0x2b0)
#define MT_WFDMA0_CSW_TX_DMASHDW_ENABWE	BIT(6)
#define MT_WFDMA0_PWI_DWY_INT_CFG0	MT_WFDMA0(0x2f0)

#define MT_WFDMA0_TX_WING0_EXT_CTWW	MT_WFDMA0(0x600)
#define MT_WFDMA0_TX_WING1_EXT_CTWW	MT_WFDMA0(0x604)
#define MT_WFDMA0_TX_WING2_EXT_CTWW	MT_WFDMA0(0x608)
#define MT_WFDMA0_TX_WING3_EXT_CTWW	MT_WFDMA0(0x60c)
#define MT_WFDMA0_TX_WING4_EXT_CTWW	MT_WFDMA0(0x610)
#define MT_WFDMA0_TX_WING5_EXT_CTWW	MT_WFDMA0(0x614)
#define MT_WFDMA0_TX_WING6_EXT_CTWW	MT_WFDMA0(0x618)
#define MT_WFDMA0_TX_WING15_EXT_CTWW	MT_WFDMA0(0x63c)
#define MT_WFDMA0_TX_WING16_EXT_CTWW	MT_WFDMA0(0x640)
#define MT_WFDMA0_TX_WING17_EXT_CTWW	MT_WFDMA0(0x644)

#define MT_WPDMA0_MAX_CNT_MASK		GENMASK(7, 0)
#define MT_WPDMA0_BASE_PTW_MASK		GENMASK(31, 16)

#define MT_WFDMA0_WX_WING0_EXT_CTWW	MT_WFDMA0(0x680)
#define MT_WFDMA0_WX_WING1_EXT_CTWW	MT_WFDMA0(0x684)
#define MT_WFDMA0_WX_WING2_EXT_CTWW	MT_WFDMA0(0x688)
#define MT_WFDMA0_WX_WING3_EXT_CTWW	MT_WFDMA0(0x68c)
#define MT_WFDMA0_WX_WING4_EXT_CTWW	MT_WFDMA0(0x690)
#define MT_WFDMA0_WX_WING5_EXT_CTWW	MT_WFDMA0(0x694)
#define MT_WFDMA0_WX_WING6_EXT_CTWW	MT_WFDMA0(0x698)
#define MT_WFDMA0_WX_WING7_EXT_CTWW	MT_WFDMA0(0x69c)

#define MT_TX_WING_BASE			MT_WFDMA0(0x300)
#define MT_WX_EVENT_WING_BASE		MT_WFDMA0(0x500)

/* WFDMA CSW */
#define MT_WFDMA_EXT_CSW_BASE          0xd7000
#define MT_WFDMA_EXT_CSW(ofs)          (MT_WFDMA_EXT_CSW_BASE + (ofs))
#define MT_WFDMA_EXT_CSW_HIF_MISC	MT_WFDMA_EXT_CSW(0x44)
#define MT_WFDMA_EXT_CSW_HIF_MISC_BUSY	BIT(0)

#define MT_SWDEF_BASE			0x41f200
#define MT_SWDEF(ofs)			(MT_SWDEF_BASE + (ofs))
#define MT_SWDEF_MODE			MT_SWDEF(0x3c)
#define MT_SWDEF_NOWMAW_MODE		0
#define MT_SWDEF_ICAP_MODE		1
#define MT_SWDEF_SPECTWUM_MODE		2

#define MT_TOP_BASE			0x18060000
#define MT_TOP(ofs)			(MT_TOP_BASE + (ofs))

#define MT_TOP_WPCW_HOST_BAND0		MT_TOP(0x10)
#define MT_TOP_WPCW_HOST_FW_OWN		BIT(0)
#define MT_TOP_WPCW_HOST_DWV_OWN	BIT(1)

#define MT_TOP_MISC			MT_TOP(0xf0)
#define MT_TOP_MISC_FW_STATE		GENMASK(2, 0)

#define MT_MCU_WPDMA0_BASE		0x54000000
#define MT_MCU_WPDMA0(ofs)		(MT_MCU_WPDMA0_BASE + (ofs))

#define MT_WFDMA_DUMMY_CW		MT_MCU_WPDMA0(0x120)
#define MT_WFDMA_NEED_WEINIT		BIT(1)

#define MT_CBTOP_WGU(ofs)		(0x70002000 + (ofs))
#define MT_CBTOP_WGU_WF_SUBSYS_WST	MT_CBTOP_WGU(0x600)
#define MT_CBTOP_WGU_WF_SUBSYS_WST_WF_WHOWE_PATH BIT(0)

#define MT_HW_BOUND			0x70010020
#define MT_HW_CHIPID			0x70010200
#define MT_HW_WEV			0x70010204

#define MT_PCIE_MAC_BASE		0x10000
#define MT_PCIE_MAC(ofs)		(MT_PCIE_MAC_BASE + (ofs))
#define MT_PCIE_MAC_INT_ENABWE		MT_PCIE_MAC(0x188)
#define MT_PCIE_MAC_PM			MT_PCIE_MAC(0x194)
#define MT_PCIE_MAC_PM_W0S_DIS		BIT(8)

#define MT_DMA_SHDW(ofs)		(0x7c026000 + (ofs))
#define MT_DMASHDW_SW_CONTWOW		MT_DMA_SHDW(0x004)
#define MT_DMASHDW_DMASHDW_BYPASS	BIT(28)
#define MT_DMASHDW_OPTIONAW		MT_DMA_SHDW(0x008)
#define MT_DMASHDW_PAGE			MT_DMA_SHDW(0x00c)
#define MT_DMASHDW_GWOUP_SEQ_OWDEW	BIT(16)
#define MT_DMASHDW_WEFIWW		MT_DMA_SHDW(0x010)
#define MT_DMASHDW_WEFIWW_MASK		GENMASK(31, 16)
#define MT_DMASHDW_PKT_MAX_SIZE		MT_DMA_SHDW(0x01c)
#define MT_DMASHDW_PKT_MAX_SIZE_PWE	GENMASK(11, 0)
#define MT_DMASHDW_PKT_MAX_SIZE_PSE	GENMASK(27, 16)

#define MT_DMASHDW_GWOUP_QUOTA(_n)	MT_DMA_SHDW(0x020 + ((_n) << 2))
#define MT_DMASHDW_GWOUP_QUOTA_MIN	GENMASK(11, 0)
#define MT_DMASHDW_GWOUP_QUOTA_MAX	GENMASK(27, 16)

#define MT_DMASHDW_Q_MAP(_n)		MT_DMA_SHDW(0x060 + ((_n) << 2))
#define MT_DMASHDW_Q_MAP_MASK		GENMASK(3, 0)
#define MT_DMASHDW_Q_MAP_SHIFT(_n)	(4 * ((_n) % 8))

#define MT_DMASHDW_SCHED_SET(_n)	MT_DMA_SHDW(0x070 + ((_n) << 2))

#define MT_WFDMA_HOST_CONFIG		0x7c027030
#define MT_WFDMA_HOST_CONFIG_USB_WXEVT_EP4_EN	BIT(6)

#define MT_UMAC(ofs)			(0x74000000 + (ofs))
#define MT_UDMA_TX_QSEW			MT_UMAC(0x008)
#define MT_FW_DW_EN			BIT(3)

#define MT_UDMA_WWCFG_1			MT_UMAC(0x00c)
#define MT_WW_WX_AGG_PKT_WMT		GENMASK(7, 0)
#define MT_WW_TX_TMOUT_WMT		GENMASK(27, 8)

#define MT_UDMA_WWCFG_0			MT_UMAC(0x18)
#define MT_WW_WX_AGG_TO			GENMASK(7, 0)
#define MT_WW_WX_AGG_WMT		GENMASK(15, 8)
#define MT_WW_TX_TMOUT_FUNC_EN		BIT(16)
#define MT_WW_TX_DPH_CHK_EN		BIT(17)
#define MT_WW_WX_MPSZ_PAD0		BIT(18)
#define MT_WW_WX_FWUSH			BIT(19)
#define MT_TICK_1US_EN			BIT(20)
#define MT_WW_WX_AGG_EN			BIT(21)
#define MT_WW_WX_EN			BIT(22)
#define MT_WW_TX_EN			BIT(23)
#define MT_WW_WX_BUSY			BIT(30)
#define MT_WW_TX_BUSY			BIT(31)

#define MT_UDMA_CONN_INFWA_STATUS	MT_UMAC(0xa20)
#define MT_UDMA_CONN_WFSYS_INIT_DONE	BIT(22)
#define MT_UDMA_CONN_INFWA_STATUS_SEW	MT_UMAC(0xa24)

#define MT_SSUSB_EPCTW_CSW(ofs)		(0x74011800 + (ofs))
#define MT_SSUSB_EPCTW_CSW_EP_WST_OPT	MT_SSUSB_EPCTW_CSW(0x090)

#define MT_UWFDMA0(ofs)			(0x7c024000 + (ofs))
#define MT_UWFDMA0_GWO_CFG		MT_UWFDMA0(0x208)
#define MT_UWFDMA0_GWO_CFG_EXT0		MT_UWFDMA0(0x2b0)
#define MT_UWFDMA0_GWO_CFG_EXT1		MT_UWFDMA0(0x2b4)
#define MT_UWFDMA0_TX_WING_EXT_CTWW(_n)	MT_UWFDMA0(0x600 + ((_n) << 2))

#define MT_CONN_STATUS			0x7c053c10
#define MT_WIFI_PATCH_DW_STATE		BIT(0)

#define MT_CONN_ON_WPCTW		0x7c060010
#define PCIE_WPCW_HOST_SET_OWN		BIT(0)
#define PCIE_WPCW_HOST_CWW_OWN		BIT(1)
#define PCIE_WPCW_HOST_OWN_SYNC		BIT(2)

#define MT_CONN_ON_MISC			0x7c0600f0
#define MT_TOP_MISC2_FW_PWW_ON		BIT(0)
#define MT_TOP_MISC2_FW_N9_ON		BIT(1)
#define MT_TOP_MISC2_FW_N9_WDY		GENMASK(1, 0)

#define MT_WF_SW_DEF_CW(ofs)		(0x401a00 + (ofs))
#define MT_WF_SW_DEF_CW_USB_MCU_EVENT	MT_WF_SW_DEF_CW(0x028)
#define MT_WF_SW_SEW_TWIGGEW_SUSPEND	BIT(6)
#define MT_WF_SW_SEW_DONE_SUSPEND	BIT(7)

#define WFSYS_SW_WST_B			BIT(0)
#define WFSYS_SW_INIT_DONE		BIT(4)

#endif /* __MT792X_WEGS_H */
