Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.36 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: AB_not_conv_scheme.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AB_not_conv_scheme.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AB_not_conv_scheme"
Output Format                      : NGC
Target Device                      : xc7vx330t-3-ffg1157

---- Source Options
Top Module Name                    : AB_not_conv_scheme
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\ipcore_dir\AB_ADDER_16_32.vhd" into library work
Parsing entity <AB_ADDER_16_32>.
Parsing architecture <AB_ADDER_16_32_a> of entity <ab_adder_16_32>.
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\ipcore_dir\AB_Counter.vhd" into library work
Parsing entity <AB_Counter>.
Parsing architecture <AB_Counter_a> of entity <ab_counter>.
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\ipcore_dir\MUL_20.vhd" into library work
Parsing entity <MUL_20>.
Parsing architecture <MUL_20_a> of entity <mul_20>.
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\BUS_8_20.vhd" into library work
Parsing entity <BUS_8_20_CONV>.
Parsing architecture <Behavioral> of entity <bus_8_20_conv>.
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\AB_ROM.vhd" into library work
Parsing entity <ROM_AB>.
Parsing architecture <ROM_AB> of entity <rom_ab>.
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\AB_register_20.vhd" into library work
Parsing entity <AB_register20>.
Parsing architecture <description> of entity <ab_register20>.
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\AB_RAM.vhd" into library work
Parsing entity <AB_RAM>.
Parsing architecture <AB_RAM> of entity <ab_ram>.
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\AB_MUX20.vhd" into library work
Parsing entity <MUX_20>.
Parsing architecture <Behavioral> of entity <mux_20>.
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\AB_not_conv_scheme.vhf" into library work
Parsing entity <AB_not_conv_scheme>.
Parsing architecture <BEHAVIORAL> of entity <ab_not_conv_scheme>.
Parsing VHDL file "C:\Users\Dima\Desktop\AB_lab4\BUS_8_16_CONV.vhd" into library work
Parsing entity <BUS_8_16_CONV>.
Parsing architecture <Behavioral> of entity <bus_8_16_conv>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <AB_not_conv_scheme> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ROM_AB> (architecture <ROM_AB>) from library <work>.

Elaborating entity <AB_Counter> (architecture <AB_Counter_a>) from library <work>.

Elaborating entity <MUX_20> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Dima\Desktop\AB_lab4\AB_MUX20.vhd" Line 50. Case statement is complete. others clause is never selected

Elaborating entity <AB_RAM> (architecture <AB_RAM>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Dima\Desktop\AB_lab4\AB_RAM.vhd" Line 70: ram_mem should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Dima\Desktop\AB_lab4\AB_RAM.vhd" Line 72: di should be on the sensitivity list of the process

Elaborating entity <MUL_20> (architecture <MUL_20_a>) from library <work>.

Elaborating entity <AB_ADDER_16_32> (architecture <AB_ADDER_16_32_a>) from library <work>.

Elaborating entity <AB_register20> (architecture <description>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Dima\Desktop\AB_lab4\AB_register_20.vhd" Line 47: clr should be on the sensitivity list of the process

Elaborating entity <BUS_8_20_CONV> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:634 - "C:\Users\Dima\Desktop\AB_lab4\AB_not_conv_scheme.vhf" Line 60: Net <XLXI_2_CLK_openSignal> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <AB_not_conv_scheme>.
    Related source file is "C:\Users\Dima\Desktop\AB_lab4\AB_not_conv_scheme.vhf".
WARNING:Xst:653 - Signal <XLXI_2_CLK_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <AB_not_conv_scheme> synthesized.

Synthesizing Unit <ROM_AB>.
    Related source file is "C:\Users\Dima\Desktop\AB_lab4\AB_ROM.vhd".
WARNING:Xst:647 - Input <A> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <D<19>> created at line 30
    Found 1-bit tristate buffer for signal <D<18>> created at line 30
    Found 1-bit tristate buffer for signal <D<17>> created at line 30
    Found 1-bit tristate buffer for signal <D<16>> created at line 30
    Found 1-bit tristate buffer for signal <D<15>> created at line 30
    Found 1-bit tristate buffer for signal <D<14>> created at line 30
    Found 1-bit tristate buffer for signal <D<13>> created at line 30
    Found 1-bit tristate buffer for signal <D<12>> created at line 30
    Found 1-bit tristate buffer for signal <D<11>> created at line 30
    Found 1-bit tristate buffer for signal <D<10>> created at line 30
    Found 1-bit tristate buffer for signal <D<9>> created at line 30
    Found 1-bit tristate buffer for signal <D<8>> created at line 30
    Found 1-bit tristate buffer for signal <D<7>> created at line 30
    Found 1-bit tristate buffer for signal <D<6>> created at line 30
    Found 1-bit tristate buffer for signal <D<5>> created at line 30
    Found 1-bit tristate buffer for signal <D<4>> created at line 30
    Found 1-bit tristate buffer for signal <D<3>> created at line 30
    Found 1-bit tristate buffer for signal <D<2>> created at line 30
    Found 1-bit tristate buffer for signal <D<1>> created at line 30
    Found 1-bit tristate buffer for signal <D<0>> created at line 30
    Summary:
	inferred  20 Tristate(s).
Unit <ROM_AB> synthesized.

Synthesizing Unit <MUX_20>.
    Related source file is "C:\Users\Dima\Desktop\AB_lab4\AB_MUX20.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_20> synthesized.

Synthesizing Unit <AB_RAM>.
    Related source file is "C:\Users\Dima\Desktop\AB_lab4\AB_RAM.vhd".
WARNING:Xst:647 - Input <WE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 20-bit 16-to-1 multiplexer for signal <A[3]_RAM_MEM[15][19]_wide_mux_0_OUT> created at line 70.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<6><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<8><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<9><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<10><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<11><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<12><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<13><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<14><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<15><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <RAM_MEM<0><19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred 320 Latch(s).
	inferred   2 Multiplexer(s).
Unit <AB_RAM> synthesized.

Synthesizing Unit <AB_register20>.
    Related source file is "C:\Users\Dima\Desktop\AB_lab4\AB_register_20.vhd".
    Found 20-bit register for signal <q>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <AB_register20> synthesized.

Synthesizing Unit <BUS_8_20_CONV>.
    Related source file is "C:\Users\Dima\Desktop\AB_lab4\BUS_8_20.vhd".
    Summary:
	no macro.
Unit <BUS_8_20_CONV> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 1
 20-bit register                                       : 1
# Latches                                              : 1280
 1-bit latch                                           : 1280
# Multiplexers                                         : 13
 20-bit 16-to-1 multiplexer                            : 4
 20-bit 2-to-1 multiplexer                             : 9
# Tristates                                            : 20
 1-bit tristate buffer                                 : 20

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/AB_Counter.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/MUL_20.ngc>.
Reading Secure Unit <blk00000001>.
Reading core <ipcore_dir/AB_ADDER_16_32.ngc>.
Reading Secure Unit <blk00000001>.
Loading core <AB_Counter> for timing and area information for instance <XLXI_9>.
Loading core <MUL_20> for timing and area information for instance <XLXI_27>.
Loading core <AB_ADDER_16_32> for timing and area information for instance <XLXI_28>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20
# Multiplexers                                         : 13
 20-bit 16-to-1 multiplexer                            : 4
 20-bit 2-to-1 multiplexer                             : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2973 - All outputs of instance <XLXI_15> of block <AB_RAM> are unconnected in block <AB_not_conv_scheme>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <XLXI_13> of block <AB_RAM> are unconnected in block <AB_not_conv_scheme>. Underlying logic will be removed.

Optimizing unit <AB_not_conv_scheme> ...

Optimizing unit <AB_RAM> ...

Optimizing unit <AB_register20> ...
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<5>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<6>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<7>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<1>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<4>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<2>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<3>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<13>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<0>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<14>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<15>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<8>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<9>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<12>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<10>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_14/RAM_MEM<11>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<5>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<6>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<7>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<1>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<4>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<2>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<3>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<13>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<0>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<14>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<15>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<8>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<9>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<12>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_18> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_15> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_17> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_16> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_14> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_13> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_10> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_12> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_11> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_9> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_8> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_5> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_7> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_6> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_4> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_3> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_0> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_2> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<10>_1> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <XLXI_16/RAM_MEM<11>_19> (without init value) has a constant value of 0 in block <AB_not_conv_scheme>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AB_not_conv_scheme, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : AB_not_conv_scheme.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1199
#      GND                         : 4
#      INV                         : 1
#      LUT1                        : 3
#      LUT2                        : 120
#      LUT3                        : 21
#      LUT4                        : 190
#      MULT_AND                    : 210
#      MUXCY                       : 313
#      VCC                         : 3
#      XORCY                       : 334
# FlipFlops/Latches                : 64
#      FD                          : 20
#      FDE                         : 20
#      FDR                         : 4
#      FDRE                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 40
#      OBUF                        : 20
#      OBUFT                       : 20

Device utilization summary:
---------------------------

Selected Device : 7vx330tffg1157-3 


Slice Logic Utilization: 
 Number of Slice Registers:              64  out of  408000     0%  
 Number of Slice LUTs:                  335  out of  204000     0%  
    Number used as Logic:               335  out of  204000     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    399
   Number with an unused Flip Flop:     335  out of    399    83%  
   Number with an unused LUT:            64  out of    399    16%  
   Number of fully used LUT-FF pairs:     0  out of    399     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         133
 Number of bonded IOBs:                  41  out of    600     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 64    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.270ns (Maximum Frequency: 787.216MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 0.511ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.270ns (frequency: 787.216MHz)
  Total number of paths / destination ports: 252 / 48
-------------------------------------------------------------------------
Delay:               1.270ns (Levels of Logic = 23)
  Source:            sec_inst (FF)
  Destination:       sec_inst (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: sec_inst to sec_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SEC:C->out            1   0.232   0.289  sec_inst (sec_net)
     end scope: 'XLXI_27/blk00000001:P<0>'
     end scope: 'XLXI_27:p<0>'
     begin scope: 'XLXI_28:b<0>'
     begin scope: 'XLXI_28/blk00000001:B<0>'
     SEC:in->out           1   0.043   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.230   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.012   0.000  sec_inst (sec_net)
     SEC:in->out           0   0.013   0.000  sec_inst (sec_net)
     SEC:in->out           1   0.251   0.000  sec_inst (sec_net)
     SEC:in                   -0.001          sec_inst
    ----------------------------------------
    Total                      1.270ns (0.981ns logic, 0.289ns route)
                                       (77.2% logic, 22.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              0.511ns (Levels of Logic = 1)
  Source:            XLXI_55/q_19 (FF)
  Destination:       AB_RES<19> (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_55/q_19 to AB_RES<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.232   0.279  XLXI_55/q_19 (XLXI_55/q_19)
     OBUF:I->O                 0.000          AB_RES_19_OBUF (AB_RES<19>)
    ----------------------------------------
    Total                      0.511ns (0.232ns logic, 0.279ns route)
                                       (45.4% logic, 54.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    1.270|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.27 secs
 
--> 

Total memory usage is 427112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  973 (   0 filtered)
Number of infos    :    0 (   0 filtered)

