/*
* hi6401.h   --  HI6401 ALSA Soc codec driver
*/

#ifndef _HI6421_H
#define _HI6421_H

#define BASE_ADDR_PAGE_0 0x0000
#define BASE_ADDR_PAGE_1 0x1000
#define PAGE_OFFSET_MASK 0x0FFF

#define PAGE_SELECT_REG            (0x1ff)

#define BASE_ADDR_0                (BASE_ADDR_PAGE_0 + 0x1b0)
#define BASE_ADDR_1                (BASE_ADDR_PAGE_1 + 0x1b0)
#define REG_NUM_PAGE_0             (0x1fc - 0x1b0 + 0x1)
#define REG_NUM_PAGE_1             (0x1fe - 0x1b0 + 0x1)

/*page 0**************************************************************/
#define HI6401_VERSION              (BASE_ADDR_PAGE_0 + 0x1b0)
#define HI6401_SW_RST_N            (BASE_ADDR_PAGE_0 + 0x1b1)
#define HI6401_S1_CONFIG_1         (BASE_ADDR_PAGE_0 + 0x1b2)
#define HI6401_S1_CONFIG_2         (BASE_ADDR_PAGE_0 + 0x1b3)
#define HI6401_S2_CONFIG_1         (BASE_ADDR_PAGE_0 + 0x1b4)
#define HI6401_S2_CONFIG_2         (BASE_ADDR_PAGE_0 + 0x1b5)
#define HI6401_S3_CONFIG_1         (BASE_ADDR_PAGE_0 + 0x1b6)
#define HI6401_S3_CONFIG_2         (BASE_ADDR_PAGE_0 + 0x1b7)
#define HI6401_S4_CONFIG_1         (BASE_ADDR_PAGE_0 + 0x1b8)
#define HI6401_S4_CONFIG_2         (BASE_ADDR_PAGE_0 + 0x1b9)
#define     HI6401_IF_TX_EN_BIT                                 (7)
#define     HI6401_IF_RX_EN_BIT                                 (6)
#define     HI6401_FRAME_MODE_BIT                               (5)
#define     HI6401_MST_SLV_BIT                                  (4)
#define     HI6401_LRCLK_MODE_BIT                               (3)
#define     HI6401_CHNNL_MODE_BIT                               (2)
#define     HI6401_WORD_LENGTH_BIT                              (0)

#define     HI6401_DIRECT_LOOP_BIT                              (6)
#define     HI6401_TX_CLK_SEL_BIT                               (5)
#define     HI6401_RX_CLK_SEL_BIT                               (4)
#define     HI6401_DATA_FORMAT_BIT                              (3)
#define     HI6401_FUNC_MODE_BIT                                (0)

#define HI6401_FS_S1_S2_REG        (BASE_ADDR_PAGE_0 + 0x1ba)
#define     HI6401_FS_S2_BIT                                    (4)
#define     HI6401_FS_S1_BIT                                    (0)
#define HI6401_FS_S3_S4_REG        (BASE_ADDR_PAGE_0 + 0x1bb)
#define     HI6401_FS_S4_BIT                                    (4)
#define     HI6401_FS_S3_BIT                                    (0)
#define HI6401_FS_ADCLR_REG        (BASE_ADDR_PAGE_0 + 0x1bc)
#define     HI6401_FS_ADCLR_BIT                                 (0)
#define HI6401_FS_DAC_REG          (BASE_ADDR_PAGE_0 + 0x1bd)
#define     HI6401_FS_DACLR_BIT                                 (3)
#define     HI6401_FS_DACV_BIT                                  (0)

#define HI6401_IF_CLK_REG          (BASE_ADDR_PAGE_0 + 0x1be)
/*?*/#define     HI6401_DMIC_IF_CLK_EN_BIT                      (4)
#define     HI6401_S4_IF_CLK_EN_BIT                             (3)
#define     HI6401_S3_IF_CLK_EN_BIT                             (2)
#define     HI6401_S2_IF_CLK_EN_BIT                             (1)
#define     HI6401_S1_IF_CLK_EN_BIT                             (0)

#define HI6401_S1_MODULE_CLK_REG   (BASE_ADDR_PAGE_0 + 0x1bf)
#define     HI6401_S1_AGC_OR_EN_BIT                             (7)
#define     HI6401_S1_AGC_OL_EN_BIT                             (6)
#define     HI6401_S1_PGA_IR_EN_BIT                             (5)
#define     HI6401_S1_PGA_IL_EN_BIT                             (4)
#define     HI6401_S1_SRC_OR_EN_BIT                             (3)
#define     HI6401_S1_SRC_OL_EN_BIT                             (2)
#define     HI6401_S1_SRC_IR_EN_BIT                             (1)
#define     HI6401_S1_SRC_IL_EN_BIT                             (0)
#define HI6401_S2_MODULE_CLK_REG   (BASE_ADDR_PAGE_0 + 0x1c0)
#define     HI6401_S2_PGA_OR_EN_BIT                             (7)
#define     HI6401_S2_PGA_OL_EN_BIT                             (6)
#define     HI6401_S2_PGA_IR_EN_BIT                             (5)
#define     HI6401_S2_PGA_IL_EN_BIT                             (4)
#define     HI6401_S2_SRC_OR_EN_BIT                             (3)
#define     HI6401_S2_SRC_OL_EN_BIT                             (2)
#define     HI6401_S2_SRC_IR_EN_BIT                             (1)
#define     HI6401_S2_SRC_IL_EN_BIT                             (0)
#define HI6401_S3_MODULE_CLK_REG   (BASE_ADDR_PAGE_0 + 0x1c1)
#define     HI6401_S3_PGA_OR_EN_BIT                             (5)
#define     HI6401_S3_PGA_OL_EN_BIT                             (4)
#define     HI6401_S3_PGA_I_EN_BIT                              (3)
#define     HI6401_S3_SRC_OR_EN_BIT                             (2)
#define     HI6401_S3_SRC_OL_EN_BIT                             (1)
#define     HI6401_S3_SRC_I_EN_BIT                              (0)
#define HI6401_S4_MODULE_CLK_REG   (BASE_ADDR_PAGE_0 + 0x1c2)
#define     HI6401_S4_PGA_OR_EN_BIT                             (5)
#define     HI6401_S4_PGA_OL_EN_BIT                             (4)
#define     HI6401_S4_PGA_I_EN_BIT                              (3)
#define     HI6401_S4_SRC_OR_EN_BIT                             (2)
#define     HI6401_S4_SRC_OL_EN_BIT                             (1)
#define     HI6401_S4_SRC_I_EN_BIT                              (0)

#define HI6401_MIXER_CLK_REG       (BASE_ADDR_PAGE_0 + 0x1c3)
#define     HI6401_DACR_MIXER_EN_BIT                            (5)
#define     HI6401_DACL_MIXER_EN_BIT                            (4)
#define     HI6401_S4_R_MIXER_EN_BIT                            (3)
#define     HI6401_S4_L_MIXER_EN_BIT                            (2)
#define     HI6401_S2_R_MIXER_EN_BIT                            (1)
#define     HI6401_S2_L_MIXER_EN_BIT                            (0)
#define HI6401_CHANNEL_CLK_REG     (BASE_ADDR_PAGE_0 + 0x1c4)
#define     HI6401_DACR_CLK_EN_BIT                              (6)
#define     HI6401_DACL_CLK_EN_BIT                              (5)
#define     HI6401_DACV_CLK_EN_BIT                              (4)
#define     HI6401_ADCR_CLK_EN_BIT                              (1)
#define     HI6401_ADCL_CLK_EN_BIT                              (0)
#define HI6401_DAC_AGC_CLK_REG     (BASE_ADDR_PAGE_0 + 0x1c5)
#define     HI6401_DACR_AGC_CLK_EN_BIT                          (1)
#define     HI6401_DACL_AGC_CLK_EN_BIT                          (0)
#define HI6401_DAC_DITHER_CFG      (BASE_ADDR_PAGE_0 + 0x1c6)
#define     HI6401_DACV_SDM_DITHER_BIT                          (2)
#define     HI6401_DACR_SDM_DITHER_BIT                          (1)
#define     HI6401_DACL_SDM_DITHER_BIT                          (0)

#define HI6401_DAC_BYPASS_CFG      (BASE_ADDR_PAGE_0 + 0x1c7)
#define     HI6401_BYPASS_DACR_HBF2I_BIT                        (7)
#define     HI6401_BYPASS_DACR_HBF1I_BIT                        (6)
#define     HI6401_BYPASS_DACL_HBF2I_BIT                        (5)
#define     HI6401_BYPASS_DACL_HBF1I_BIT                        (4)
#define     HI6401_BYPASS_DACV_HBF2I_BIT                        (3)
#define     HI6401_BYPASS_DACV_HBFVI_BIT                        (2)
#define     HI6401_BYPASS_DACR_DEEMP_BIT                        (1)
#define     HI6401_BYPASS_DACL_DEEMP_BIT                        (0)

#define HI6401_S1_MUX_SEL          (BASE_ADDR_PAGE_0 + 0x1c8)
#define     HI6401_S1_OR_BIT                                    (4)
#define     HI6401_S1_OL_BIT                                    (0)

#define HI6403_S3_MUX_SEL          (BASE_ADDR_PAGE_0 + 0x1c9)
#define     HI6401_S3_OR_BIT                                    (4)
#define     HI6401_S3_OL_BIT                                    (0)
#define HI6404_S4_MUX_SEL          (BASE_ADDR_PAGE_0 + 0x1ca)
#define     HI6401_S4_OR_BIT                                    (2)
#define     HI6401_S4_OL_BIT                                    (0)

#define HI6401_S2_MIXER_MUTE       (BASE_ADDR_PAGE_0 + 0x1cb)
#define     HI6401_S2_MIXER_OR_REG      (HI6401_S2_MIXER_MUTE )
#define     HI6401_S2_MIXER_OL_REG      (HI6401_S2_MIXER_MUTE )
#define     HI6401_S2_MIXER_OR_S1_LR_BIT                        (7)
#define     HI6401_S2_MIXER_OR_DACV_BIT                         (6)
#define     HI6401_S2_MIXER_OR_ADCR_BIT                         (5)
#define     HI6401_S2_MIXER_OR_DACR_BIT                         (4)
#define     HI6401_S2_MIXER_OL_S1_LR_BIT                        (3)
#define     HI6401_S2_MIXER_OL_DACV_BIT                         (2)
#define     HI6401_S2_MIXER_OL_ADCL_BIT                         (1)
#define     HI6401_S2_MIXER_OL_DACL_BIT                         (0)

#define HI6401_S4_MIXER_MUTE       (BASE_ADDR_PAGE_0 + 0x1cc)
#define     HI6401_S4_MIXER_OR_REG      (HI6401_S4_MIXER_MUTE )
#define     HI6401_S4_MIXER_OL_REG      (HI6401_S4_MIXER_MUTE )
#define     HI6401_S4_MIXER_OR_S1_LR_BIT                        (7)
#define     HI6401_S4_MIXER_OR_DACV_BIT                         (6)
#define     HI6401_S4_MIXER_OR_ADCR_BIT                         (5)
#define     HI6401_S4_MIXER_OR_DACR_BIT                         (4)
#define     HI6401_S4_MIXER_OL_S1_LR_BIT                        (3)
#define     HI6401_S4_MIXER_OL_DACV_BIT                         (2)
#define     HI6401_S4_MIXER_OL_ADCL_BIT                         (1)
#define     HI6401_S4_MIXER_OL_DACL_BIT                         (0)

#define HI6401_S2_S4_MIXER_GAIN_REG (BASE_ADDR_PAGE_0 + 0x1cd)
#define     HI6401_S4_OR_MIXER_GAIN_BIT                         (6)
#define     HI6401_S4_OL_MIXER_GAIN_BIT                         (4)
#define     HI6401_S2_OR_MIXER_GAIN_BIT                         (2)
#define     HI6401_S2_OL_MIXER_GAIN_BIT                         (0)

#define HI6401_DAC_MIXER_CONFIG    (BASE_ADDR_PAGE_0 + 0x1ce)
#define     HI6401_MIXER_DACL_REG      (HI6401_DAC_MIXER_CONFIG)
#define     HI6401_MIXER_DACR_REG      (HI6401_DAC_MIXER_CONFIG)
#define     HI6401_DACR_MIXER_GAIN_BIT                          (6)
#define     HI6401_DACL_MIXER_GAIN_BIT                          (4)
#define     HI6401_MIXER_DACR_S2_BIT                            (3)
#define     HI6401_MIXER_DACR_S1_BIT                            (2)
#define     HI6401_MIXER_DACL_S2_BIT                            (1)
#define     HI6401_MIXER_DACL_S1_BIT                            (0)

#define HI6401_SRC_MODE             (BASE_ADDR_PAGE_0 + 0x1cf)
#define     HI6401_S4_SRC_MODE_BIT                              (4)
#define     HI6401_S3_SRC_MODE_BIT                              (2)
#define     HI6401_S2_SRC_MODE_BIT                              (0)

#define HI6401_S1_IL_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1d0)
#define HI6401_S1_IR_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1d1)
#define HI6401_S2_IL_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1d2)
#define HI6401_S2_IR_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1d3)
#define HI6401_S2_OL_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1d4)
#define HI6401_S2_OR_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1d5)
#define HI6401_S3_I_GAIN_INT_REG        (BASE_ADDR_PAGE_0 + 0x1d6)
#define HI6401_S3_OL_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1d7)
#define HI6401_S3_OR_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1d8)
#define HI6401_S4_I_GAIN_INT_REG        (BASE_ADDR_PAGE_0 + 0x1d9)
#define HI6401_S4_OL_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1da)
#define HI6401_S4_OR_GAIN_INT_REG       (BASE_ADDR_PAGE_0 + 0x1db)
#define     HI6401_DBGAIN_INT_BIT                               (0)

#define HI6401_I2S_IO_CONFIG       (BASE_ADDR_PAGE_0 + 0x1de)
#define     HI6401_S4_HZ_BIT                                    (3)
#define     HI6401_S3_HZ_BIT                                    (2)
#define     HI6401_S2_HZ_BIT                                    (1)
#define     HI6401_S1_HZ_BIT                                    (0)

#define HI6401_MISC_CONFIG         (BASE_ADDR_PAGE_0 + 0x1df)
#define     HI6401_DACV_CHN_SEL                                 (2)
#define     HI6401_S4_CHN_SEL                                   (1)
#define     HI6401_S3_CHN_SEL                                   (0)

#define HI6401_DMIC_CFG            (BASE_ADDR_PAGE_0 + 0x1e0)
#define     HI6401_DMIC_CLK_BIT                                 (2)
#define     HI6401_DMIC_REVERSE_BIT                             (1)
#define     HI6401_DMIC_MODE_BIT                                (0)

#define HI6401_CIC_CFG             (BASE_ADDR_PAGE_0 + 0x1e1)
#define     HI6401_ADCL_MUX        (HI6401_CIC_CFG)
#define     HI6401_ADCR_MUX        (HI6401_CIC_CFG)
#define     HI6401_ADCL_MUX_BIT                                 (3)
#define     HI6401_ADCR_MUX_BIT                                 (0)

#define HI6401_DACL_AGC_CFG_1             (BASE_ADDR_PAGE_0 + 0x1e2)
#define HI6401_DACL_AGC_CFG_2             (BASE_ADDR_PAGE_0 + 0x1e3)
#define HI6401_DACL_AGC_CFG_3             (BASE_ADDR_PAGE_0 + 0x1e4)
#define HI6401_DACL_AGC_CFG_4             (BASE_ADDR_PAGE_0 + 0x1e5)
#define HI6401_DACL_AGC_CFG_5             (BASE_ADDR_PAGE_0 + 0x1e6)
#define HI6401_DACL_AGC_CFG_USER          (BASE_ADDR_PAGE_0 + 0x1e7)

#define HI6401_DACR_AGC_CFG_1             (BASE_ADDR_PAGE_0 + 0x1e8)
#define HI6401_DACR_AGC_CFG_2             (BASE_ADDR_PAGE_0 + 0x1e9)
#define HI6401_DACR_AGC_CFG_3             (BASE_ADDR_PAGE_0 + 0x1ea)
#define HI6401_DACR_AGC_CFG_4             (BASE_ADDR_PAGE_0 + 0x1eb)
#define HI6401_DACR_AGC_CFG_5             (BASE_ADDR_PAGE_0 + 0x1ec)
#define HI6401_DACR_AGC_CFG_USER          (BASE_ADDR_PAGE_0 + 0x1ed)

#define HI6401_ADCL_AGC_CFG_1             (BASE_ADDR_PAGE_0 + 0x1ee)
#define HI6401_ADCL_AGC_CFG_2             (BASE_ADDR_PAGE_0 + 0x1ef)
#define HI6401_ADCL_AGC_CFG_3             (BASE_ADDR_PAGE_0 + 0x1f0)
#define HI6401_ADCL_AGC_CFG_4             (BASE_ADDR_PAGE_0 + 0x1f1)
#define HI6401_ADCL_AGC_CFG_5             (BASE_ADDR_PAGE_0 + 0x1f2)
#define HI6401_ADCL_AGC_CFG_USER          (BASE_ADDR_PAGE_0 + 0x1f3)

#define HI6401_ADCR_AGC_CFG_1             (BASE_ADDR_PAGE_0 + 0x1f4)
#define HI6401_ADCR_AGC_CFG_2             (BASE_ADDR_PAGE_0 + 0x1f5)
#define HI6401_ADCR_AGC_CFG_3             (BASE_ADDR_PAGE_0 + 0x1f6)
#define HI6401_ADCR_AGC_CFG_4             (BASE_ADDR_PAGE_0 + 0x1f7)
#define HI6401_ADCR_AGC_CFG_5             (BASE_ADDR_PAGE_0 + 0x1f8)
#define HI6401_ADCR_AGC_CFG_USER          (BASE_ADDR_PAGE_0 + 0x1f9)
//CFG_1
#define     HI6401_AGC_TIMENNG_CONFIG_BIT                       (6)
#define     HI6401_AGC_NGI_CONFIG_BIT                           (3)
#define     HI6401_AGC_TIMER_BIT                                (0)
//CFG_2
#define     HI6401_AGC_NGH_CONFIG_BIT                           (6)
#define     HI6401_AGC_NGL_CONFIG_BIT                           (4)
#define     HI6401_AGC_KFRAPID_BIT                              (2)
#define     HI6401_AGC_KFSLOW_BIT                               (0)
//CFG_3
#define     HI6401_AGC_GSUPPRESS_BIT                            (7)
#define     HI6401_AGC_T_AMIN_CONFIG_BIT                        (5)
#define     HI6401_AGC_YTARGET_CONFIG_BIT                       (2)
#define     HI6401_AGC_NGW_CONFIG_BIT                           (0)
//CFG_4
#define     HI6401_AGC_TIMEMUTE_CONFIG_BIT                      (6)
#define     HI6401_AGC_GSTEPD_CONFIG_BIT                        (4)
#define     HI6401_AGC_LEVELLOW_CONFIG_BIT                      (2)
#define     HI6401_AGC_GWIN_CONFIG                              (0)
//CFG_5
#define     HI6401_AGC_BYPASS_BIT                               (7)
#define     HI6401_AGC_MUTE_BYPASS_BIT                          (6)
#define     HI6401_AGC_GMUTE_CONFIG_BIT                         (4)
#define     HI6401_AGC_TIMEHOLD_CONFIG_BIT                      (2)
#define     HI6401_AGC_TIMEDECAY_CONFIG_BIT                     (0)
//CFG_USR
#define     HI6401_AGC_USR_GDB_BIT                              (0)

#define HI6401_ADC_BYPASS_CFG          (BASE_ADDR_PAGE_0 + 0x1fc)
#define     HI6401_BYPAS_ADCR_HBF2D_BIT                         (6)
#define     HI6401_BYPAS_ADCR_HBFVD_BIT                         (5)
#define     HI6401_BYPAS_ADCR_HPF_BIT                           (4)
#define     HI6401_BYPAS_ADCL_HBF2D_BIT                         (2)
#define     HI6401_BYPAS_ADCL_HBFVD_BIT                         (1)
#define     HI6401_BYPAS_ADCL_HPF_BIT                           (0)


/*page 1******************************************************************/
#define HI6401_ANA_IRQ_0           (BASE_ADDR_PAGE_1 + 0x1b0)
#define HI6401_ANA_IRQ_1           (BASE_ADDR_PAGE_1 + 0x1b1)
#define HI6401_ANA_IRQM_0          (BASE_ADDR_PAGE_1 + 0x1b2)
#define HI6401_ANA_IRQM_1          (BASE_ADDR_PAGE_1 + 0x1b3)
#define HI6401_DEB_0               (BASE_ADDR_PAGE_1 + 0x1b4)
#define HI6401_DEB_1               (BASE_ADDR_PAGE_1 + 0x1b5)
#define HI6401_IO_REN              (BASE_ADDR_PAGE_1 + 0x1b6)

#define HI6401_ADC_PD              (BASE_ADDR_PAGE_1 + 0x1b7)
#define     HI6401_ADCL_PD_REG         (HI6401_ADC_PD)
#define     HI6401_ADCL_PD_BIT                                  (6)
#define     HI6401_ADCR_PD_REG         (HI6401_ADC_PD)
#define     HI6401_ADCR_PD_BIT                                  (5)
#define     HI6401_MAINPGA_PD_REG      (HI6401_ADC_PD)
#define     HI6401_MAINPGA_PD_BIT                               (4)
#define     HI6401_AUXPGA_PD_REG       (HI6401_ADC_PD)
#define     HI6401_AUXPGA_PD_BIT                                (3)
#define     HI6401_SIDEPGA_PD_REG      (HI6401_ADC_PD)
#define     HI6401_SIDEPGA_PD_BIT                               (2)
#define     HI6401_LINEINLPGA_PD_REG   (HI6401_ADC_PD)
#define     HI6401_LINEINLPGA_PD_BIT                            (1)
#define     HI6401_LINEINRPGA_PD_REG   (HI6401_ADC_PD)
#define     HI6401_LINEINRPGA_PD_BIT                            (0)

#define HI6401_MIXIN_MICBIAS_PD    (BASE_ADDR_PAGE_1 + 0x1b8)
#define     HI6401_MIXINL_PD_REG      (HI6401_MIXIN_MICBIAS_PD)
#define     HI6401_MIXINL_PD_BIT                                (4)
#define     HI6401_MIXINR_PD_REG      (HI6401_MIXIN_MICBIAS_PD)
#define     HI6401_MIXINR_PD_BIT                                (3)
#define     HI6401_MAINMICBIAS_PD_REG (HI6401_MIXIN_MICBIAS_PD)
#define     HI6401_MAINMICBIAS_PD_BIT                           (2)
#define     HI6401_SUBMICBIAS_PD_REG  (HI6401_MIXIN_MICBIAS_PD)
#define     HI6401_SUBMICBIAS_PD_BIT                            (1)
#define     HI6401_HSMICB_PD_REG      (HI6401_MIXIN_MICBIAS_PD)
#define     HI6401_HSMICB_PD_BIT                                (0)

#define HI6401_DAC_PD              (BASE_ADDR_PAGE_1 + 0x1b9)
#define     HI6401_DACL_PD_REG                 (HI6401_DAC_PD)
#define     HI6401_DACL_PD_BIT                                  (7)
#define     HI6401_DACR_PD_REG                 (HI6401_DAC_PD)
#define     HI6401_DACR_PD_BIT                                  (6)
#define     HI6401_DACV_PD_REG                 (HI6401_DAC_PD)
#define     HI6401_DACV_PD_BIT                                  (5)
#define     HI6401_MIXOUT_LINEOUTL_PD_REG      (HI6401_DAC_PD)
#define     HI6401_MIXOUT_LINEOUTL_PD_BIT                       (4)
#define     HI6401_MIXOUT_LINEOUTR_PD_REG      (HI6401_DAC_PD)
#define     HI6401_MIXOUT_LINEOUTR_PD_BIT                       (3)
#define     HI6401_MIXOUT_HSL_PD_REG           (HI6401_DAC_PD)
#define     HI6401_MIXOUT_HSL_PD_BIT                            (2)
#define     HI6401_MIXOUT_HSR_PD_REG           (HI6401_DAC_PD)
#define     HI6401_MIXOUT_HSR_PD_BIT                            (1)
#define     HI6401_MIXOUT_EAR_PD_REG           (HI6401_DAC_PD)
#define     HI6401_MIXOUT_EAR_PD_BIT                            (0)

#define HI6401_DAC_PLL_PD          (BASE_ADDR_PAGE_1 + 0x1ba)
#define     HI6401_LOL_PD_REG            (HI6401_DAC_PLL_PD)
#define     HI6401_LOL_PD_BIT                                   (7)
#define     HI6401_LOR_PD_REG            (HI6401_DAC_PLL_PD)
#define     HI6401_LOR_PD_BIT                                   (6)
#define     HI6401_HSL_PD_REG            (HI6401_DAC_PLL_PD)
#define     HI6401_HSL_PD_BIT                                   (5)
#define     HI6401_HSR_PD_REG            (HI6401_DAC_PLL_PD)
#define     HI6401_HSR_PD_BIT                                   (4)
#define     HI6401_EAR_PD_REG            (HI6401_DAC_PLL_PD)
#define     HI6401_EAR_PD_BIT                                   (3)
#define     HI6401_CP_PD_REG             (HI6401_DAC_PLL_PD)
#define     HI6401_CP_PD_BIT                                    (2)
#define     HI6401_CP_DET_PD_REG         (HI6401_DAC_PLL_PD)
#define     HI6401_CP_DET_PD_BIT                                (1)
#define     HI6401_PLL_PD_REG            (HI6401_DAC_PLL_PD)
#define     HI6401_PLL_PD_BIT                                   (0)

#define HI6401_VREF_PD             (BASE_ADDR_PAGE_1 + 0x1bb)
#define     HI6401_IBIAS_PD_REG         (HI6401_VREF_PD)
#define     HI6401_IBIAS_VALUE          (0b00011001)
#define     HI6401_IBIAS_PD_BIT                                 (1)

#define     HI6401_VREF_SEL_BIT                                 (4)
#define     HI6401_BG_PD_BIT                                    (3)
#define     HI6401_VREF_MUX_BIT                                 (2)
#define     HI6401_PD_OTP_BIT                                   (0)
#define     HI6401_VREF_VALUE           (0b00011000)

#define HI6401_LINEINLPGA_REG      (BASE_ADDR_PAGE_1 + 0x1bc)
#define HI6401_LINEINRPGA_REG      (BASE_ADDR_PAGE_1 + 0x1bd)
#define     HI6401_LINEINPGA_GAIN_BIT                           (1)
#define     HI6401_LINEINPGA_MUTE_BIT                           (0)

#define HI6401_AUXPGA_REG          (BASE_ADDR_PAGE_1 + 0x1be)
#define     HI6401_AUXPGA_BOOST_BIT                             (5)
#define     HI6401_AUXPGA_GAIN_BIT                              (1)
#define     HI6401_AUXPGA_MUTE_BIT                              (0)

#define HI6401_MAINPGA_REG         (BASE_ADDR_PAGE_1 + 0x1bf)
#define     HI6401_MAINPGA_SEL_BIT                              (6)
#define     HI6401_MAINPGA_BOOST_BIT                            (5)
#define     HI6401_MAINPGA_GAIN_BIT                             (1)
#define     HI6401_MAINPGA_MUTE_BIT                             (0)

#define HI6401_SIDEPGA_REG         (BASE_ADDR_PAGE_1 + 0x1c0)
#define     HI6401_SIDEPGA_GAIN_BIT                             (1)
#define     HI6401_SIDEPGA_MUTE_BIT                             (0)

#define HI6401_MIXINL              (BASE_ADDR_PAGE_1 + 0x1c1)
#define HI6401_MIXINR              (BASE_ADDR_PAGE_1 + 0x1c2)
#define     HI6401_ADC_CHOP_BPS_BIT                             (7)
#define     HI6401_MIXIN_DACL_BIT                               (6)
#define     HI6401_MIXIN_DACV_BIT                               (5)
#define     HI6401_MIXIN_DACR_BIT                               (4)
#define     HI6401_MIXIN_LINEINL_BIT                            (3)
#define     HI6401_MIXIN_LINEINR_BIT                            (2)
#define     HI6401_MIXIN_MAINPGA_BIT                            (1)
#define     HI6401_MIXIN_AUXPGA_BIT                             (0)


#define HI6401_ADC_BIAS_CTRL       (BASE_ADDR_PAGE_1 + 0x1c3)
#define HI6401_ADC_CLK_CTRL        (BASE_ADDR_PAGE_1 + 0x1c4)
#define HI6401_DAC_BIAS_CTRL       (BASE_ADDR_PAGE_1 + 0x1c5)

#define HI6401_MIXOUT_LINEOUTL     (BASE_ADDR_PAGE_1 + 0x1c6)
#define HI6401_MIXOUT_LINEOUTR     (BASE_ADDR_PAGE_1 + 0x1c7)
#define HI6401_MIXOUT_HSL          (BASE_ADDR_PAGE_1 + 0x1c8)
#define HI6401_MIXOUT_HSR          (BASE_ADDR_PAGE_1 + 0x1c9)
#define HI6401_MIXOUT_EAR          (BASE_ADDR_PAGE_1 + 0x1ca)

#define     HI6401_MIXOUT_DACL_BIT                              (5)
#define     HI6401_MIXOUT_DACV_BIT                              (4)
#define     HI6401_MIXOUT_DACR_BIT                              (3)
#define     HI6401_MIXOUT_LINEINL_BIT                           (2)
#define     HI6401_MIXOUT_LINEINR_BIT                           (1)
#define     HI6401_MIXOUT_SIDEPGA_BIT                           (0)

#define HI6401_LINEOUTLPGA_REG     (BASE_ADDR_PAGE_1 + 0x1cb)
#define HI6401_LINEOUTRPGA_REG     (BASE_ADDR_PAGE_1 + 0x1cc)
#define     HI6401_LINEOUTPGA_GAIN_BIT                          (1)
#define     HI6401_LINEOUTPGA_MUTE_BIT                          (0)

#define HI6401_CHARGEPUMP          (BASE_ADDR_PAGE_1 + 0x1cd)
#define HI6401_HSLPGA_REG          (BASE_ADDR_PAGE_1 + 0x1ce)
#define HI6401_HSRPGA_REG          (BASE_ADDR_PAGE_1 + 0x1cf)
#define     HI6401_HSPGA_GAIN_BIT                               (1)
#define     HI6401_HSPGA_MUTE_BIT                               (0)

#define HI6401_EARPGA_REG          (BASE_ADDR_PAGE_1 + 0x1d0)
#define     HI6401_EARPGA_GAIN_BIT                              (1)
#define     HI6401_EARPGA_MUTE_BIT                              (0)

#define HI6401_ZC_EN               (BASE_ADDR_PAGE_1 + 0x1d1)
#define     HI6401_MAINPGA_ZCD_EN_BIT                           (6)
#define     HI6401_AUXPGA_ZCD_EN_BIT                            (5)
#define     HI6401_HSL_ZCD_EN_BIT                               (4)
#define     HI6401_HSR_ZCD_EN_BIT                               (3)
#define     HI6401_EAR_ZCD_EN_BIT                               (2)
#define     HI6401_LOL_ZCD_EN_BIT                               (1)
#define     HI6401_LOR_ZCD_EN_BIT                               (0)

#define HI6401_ZCTO_0              (BASE_ADDR_PAGE_1 + 0x1d2)
#define HI6401_ZCTO_1              (BASE_ADDR_PAGE_1 + 0x1d3)
#define HI6401_ADC_SDM             (BASE_ADDR_PAGE_1 + 0x1d4)
#define HI6401_BIAS_0              (BASE_ADDR_PAGE_1 + 0x1d5)
#define HI6401_BIAS_1              (BASE_ADDR_PAGE_1 + 0x1d6)
#define HI6401_MBHD_POLL           (BASE_ADDR_PAGE_1 + 0x1d7)
#define HI6401_SARADC_VREF_SEL     (BASE_ADDR_PAGE_1 + 0x1d8)
#define HI6401_SARADC_CTRL         (BASE_ADDR_PAGE_1 + 0x1d9)
#define     HI6401_SARADC_VALUE             (0x00)

#define HI6401_MBHD_VREF_CTRL      (BASE_ADDR_PAGE_1 + 0x1da)
#define HI6401_MBHD_VREF_CTRL_EN_BIT         (7)
#define HI6401_MICBIAS_ECO_EN      (BASE_ADDR_PAGE_1 + 0x1db)
#define     HI6401_MBHD_ECO_EN_BIT                              (6)
#define     HI6401_MICB2_DSCHG_BIT                              (5)
#define     HI6401_MICB1_DSCHG_BIT                              (4)
#define     HI6401_HSMICB_DSCHG_BIT                             (3)
#define     HI6401_MICB2_ADJ_BIT                                (0)

#define HI6401_MICBIAS1_HSMICB_SEL (BASE_ADDR_PAGE_1 + 0x1dc)
#define     HI6401_MICB1_ADJ_BIT                                (3)
#define     HI6401_HSMICB_ADJ_BIT                               (0)

#define HI6401_CHOPPER_SEL         (BASE_ADDR_PAGE_1 + 0x1dd)
#define HI6401_PLL_BYPASS          (BASE_ADDR_PAGE_1 + 0x1de)
#define HI6401_PLL_SEL             (BASE_ADDR_PAGE_1 + 0x1df)
#define HI6401_PLL_BIAS            (BASE_ADDR_PAGE_1 + 0x1e0)
#define HI6401_PLL_EN_REG          (BASE_ADDR_PAGE_1 + 0x1e1)
#define     HI6401_PLL_EN_BIT                                   (7)
#define     HI6401_PLL_EN_VALUE             (0xDF)

#define HI6401_PHE_SH              (BASE_ADDR_PAGE_1 + 0x1e2)
#define HI6401_PLL_DCO_BIAS        (BASE_ADDR_PAGE_1 + 0x1e3)
#define HI6401_PLL_FCW_0           (BASE_ADDR_PAGE_1 + 0x1e4)
#define     HI6401_PLL_FCW_0_19M2           (0b00000010)
#define     HI6401_PLL_FCW_0_26M            (0b00000001)
#define HI6401_PLL_FCW_1           (BASE_ADDR_PAGE_1 + 0x1e5)
#define     HI6401_PLL_FCW_1_19M2           (0b10001111)
#define     HI6401_PLL_FCW_1_26M            (0b11100011)
#define HI6401_PLL_FCW_2           (BASE_ADDR_PAGE_1 + 0x1e6)
#define     HI6401_PLL_FCW_2_19M2           (0b01011100)
#define     HI6401_PLL_FCW_2_26M            (0b11110101)
#define     HI6401_POP_CTRL1       (BASE_ADDR_PAGE_1 + 0x1e7)
#define     HI6401_POP_CTRL1_BIT           (0)
#define     HI6401_POP_CTRL2       (BASE_ADDR_PAGE_1 + 0x1e8)
#define     HI6401_POP_CTRL2_BIT           (0)

#define HI6401_IRQ_SOURCE_STAT     (BASE_ADDR_PAGE_1 + 0x1e8)
#define HI6401_LOR_GAIN_DONE       (BASE_ADDR_PAGE_1 + 0x1e9)
#define HI6401_PHE_OUT             (BASE_ADDR_PAGE_1 + 0x1ea)
#define HI6401_SAR_DATA            (BASE_ADDR_PAGE_1 + 0x1eb)

#define HI6401_S1_PGA_THR          (BASE_ADDR_PAGE_1 + 0x1f9)
#define HI6401_S2_PGA_THR          (BASE_ADDR_PAGE_1 + 0x1fa)
#define HI6401_S3_PGA_THR          (BASE_ADDR_PAGE_1 + 0x1fb)
#define HI6401_S4_PGA_THR          (BASE_ADDR_PAGE_1 + 0x1fc)

/*codec version range*/
#define CODEC_VER_START  0x01
#define CODEC_VER_END    0x02

/* Debug info */
#define ERROR_LEVEL  1
#define INFO_LEVEL   1
#define DEBUG_LEVEL  0

#ifndef LOG_TAG
#define LOG_TAG "hi6401"
#endif

#if INFO_LEVEL
#define logi(fmt, ...) pr_info(LOG_TAG"[I]:%s:%d: "fmt, __FUNCTION__, __LINE__, ##__VA_ARGS__)
#else
#define logi(fmt, ...)
#endif

#if DEBUG_LEVEL
#define logd(fmt, ...) pr_info(LOG_TAG"[D]:%s:%d: "fmt, __FUNCTION__, __LINE__, ##__VA_ARGS__)
#else
#define logd(fmt, ...)
#endif

#if ERROR_LEVEL
#define loge(fmt, ...) pr_info(LOG_TAG"[E]:%s:%d: "fmt, __FUNCTION__, __LINE__, ##__VA_ARGS__)
#else
#define loge(fmt, ...)
#endif

#endif
