TraceInfo({"top.input":Struct((name:"rhdl_fpga::fifo::asynchronous::In<rhdl_bits::bits_impl::Bits<8>,rhdl_core::types::domain::Red,rhdl_core::types::domain::Blue>",fields:[(name:"data",ty:Signal(Enum((name:"Option::<rhdl_bits::bits_impl::Bits<8>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(8)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),Red)),(name:"next",ty:Signal(Bits(1),Blue)),(name:"cr_w",ty:Signal(Struct((name:"ClockReset",fields:[(name:"clock",ty:Clock),(name:"reset",ty:Reset)])),Red)),(name:"cr_r",ty:Signal(Struct((name:"ClockReset",fields:[(name:"clock",ty:Clock),(name:"reset",ty:Reset)])),Blue))])),"top.outputs":Struct((name:"rhdl_fpga::fifo::asynchronous::Out<rhdl_bits::bits_impl::Bits<8>,rhdl_core::types::domain::Red,rhdl_core::types::domain::Blue>",fields:[(name:"data",ty:Signal(Enum((name:"Option::<rhdl_bits::bits_impl::Bits<8>>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Bits(8)])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))),Blue)),(name:"almost_empty",ty:Signal(Bits(1),Blue)),(name:"underflow",ty:Signal(Bits(1),Blue)),(name:"full",ty:Signal(Bits(1),Red)),(name:"almost_full",ty:Signal(Bits(1),Red)),(name:"overflow",ty:Signal(Bits(1),Red))])),"top.ram.inner.input":Struct((name:"rhdl_fpga::core::ram::asynchronous::In<rhdl_bits::bits_impl::Bits<8>,rhdl_core::types::domain::Red,rhdl_core::types::domain::Blue>",fields:[(name:"write",ty:Signal(Struct((name:"rhdl_fpga::core::ram::asynchronous::WriteI<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"addr",ty:Bits(5)),(name:"data",ty:Bits(8)),(name:"enable",ty:Bits(1)),(name:"clock",ty:Clock)])),Red)),(name:"read",ty:Signal(Struct((name:"rhdl_fpga::core::ram::asynchronous::ReadI",fields:[(name:"addr",ty:Bits(5)),(name:"clock",ty:Clock)])),Blue))])),"top.ram.inner.output":Bits(8),"top.ram.input":Struct((name:"rhdl_fpga::core::ram::option_async::In<rhdl_bits::bits_impl::Bits<8>,rhdl_core::types::domain::Red,rhdl_core::types::domain::Blue>",fields:[(name:"write",ty:Signal(Struct((name:"rhdl_fpga::core::ram::option_async::WriteI<rhdl_bits::bits_impl::Bits<8>>",fields:[(name:"clock",ty:Clock),(name:"data",ty:Enum((name:"Option::<(rhdl_bits::bits_impl::Bits<5>, rhdl_bits::bits_impl::Bits<8>)>",variants:[(name:"None",discriminant:0,ty:Empty),(name:"Some",discriminant:1,ty:Tuple((elements:[Tuple((elements:[Bits(5),Bits(8)]))])))],discriminant_layout:(width:1,alignment:Msb,ty:Unsigned))))])),Red)),(name:"read",ty:Signal(Struct((name:"rhdl_fpga::core::ram::asynchronous::ReadI",fields:[(name:"addr",ty:Bits(5)),(name:"clock",ty:Clock)])),Blue))])),"top.ram.outputs":Signal(Bits(8),Blue),"top.read_count_for_write_logic.counter.dff.input":Bits(5),"top.read_count_for_write_logic.counter.dff.output":Bits(5),"top.read_count_for_write_logic.input":Struct((name:"rhdl_fpga::cdc::cross_counter::In<rhdl_core::types::domain::Blue,rhdl_core::types::domain::Red>",fields:[(name:"incr",ty:Signal(Bits(1),Blue)),(name:"incr_cr",ty:Signal(Struct((name:"ClockReset",fields:[(name:"clock",ty:Clock),(name:"reset",ty:Reset)])),Blue)),(name:"cr",ty:Signal(Struct((name:"ClockReset",fields:[(name:"clock",ty:Clock),(name:"reset",ty:Reset)])),Red))])),"top.read_count_for_write_logic.outputs":Struct((name:"rhdl_fpga::cdc::cross_counter::Out<rhdl_core::types::domain::Red>",fields:[(name:"count",ty:Signal(Bits(5),Red))])),"top.read_count_for_write_logic.syncs.array.clock":Clock,"top.read_count_for_write_logic.syncs.array.input":Signal(Bits(1),Blue),"top.read_count_for_write_logic.syncs.array.output":Bits(1),"top.read_count_for_write_logic.syncs.array.reset":Reset,"top.read_logic.input":Struct((name:"rhdl_fpga::fifo::read_logic::In",fields:[(name:"write_address",ty:Bits(5)),(name:"next",ty:Bits(1))])),"top.read_logic.outputs":Struct((name:"rhdl_fpga::fifo::read_logic::Out",fields:[(name:"empty",ty:Bits(1)),(name:"almost_empty",ty:Bits(1)),(name:"underflow",ty:Bits(1)),(name:"ram_read_address",ty:Bits(5)),(name:"will_advance",ty:Bits(1))])),"top.read_logic.ram_read_address.dff.input":Bits(5),"top.read_logic.ram_read_address.dff.output":Bits(5),"top.read_logic.underflow.dff.input":Bits(1),"top.read_logic.underflow.dff.output":Bits(1),"top.write_count_for_read_logic.counter.dff.input":Bits(5),"top.write_count_for_read_logic.counter.dff.output":Bits(5),"top.write_count_for_read_logic.input":Struct((name:"rhdl_fpga::cdc::cross_counter::In<rhdl_core::types::domain::Red,rhdl_core::types::domain::Blue>",fields:[(name:"incr",ty:Signal(Bits(1),Red)),(name:"incr_cr",ty:Signal(Struct((name:"ClockReset",fields:[(name:"clock",ty:Clock),(name:"reset",ty:Reset)])),Red)),(name:"cr",ty:Signal(Struct((name:"ClockReset",fields:[(name:"clock",ty:Clock),(name:"reset",ty:Reset)])),Blue))])),"top.write_count_for_read_logic.outputs":Struct((name:"rhdl_fpga::cdc::cross_counter::Out<rhdl_core::types::domain::Blue>",fields:[(name:"count",ty:Signal(Bits(5),Blue))])),"top.write_count_for_read_logic.syncs.array.clock":Clock,"top.write_count_for_read_logic.syncs.array.input":Signal(Bits(1),Red),"top.write_count_for_read_logic.syncs.array.output":Bits(1),"top.write_count_for_read_logic.syncs.array.reset":Reset,"top.write_logic.input":Struct((name:"rhdl_fpga::fifo::write_logic::In",fields:[(name:"read_address",ty:Bits(5)),(name:"write_enable",ty:Bits(1))])),"top.write_logic.outputs":Struct((name:"rhdl_fpga::fifo::write_logic::Out",fields:[(name:"full",ty:Bits(1)),(name:"almost_full",ty:Bits(1)),(name:"overflow",ty:Bits(1)),(name:"ram_write_address",ty:Bits(5)),(name:"write_address",ty:Bits(5))])),"top.write_logic.overflow.dff.input":Bits(1),"top.write_logic.overflow.dff.output":Bits(1),"top.write_logic.write_address.dff.input":Bits(5),"top.write_logic.write_address.dff.output":Bits(5),"top.write_logic.write_address_delayed.dff.input":Bits(5),"top.write_logic.write_address_delayed.dff.output":Bits(5)})