# Hi there, I'm Kerolos Hanna ğŸ‘‹

## ğŸ“ About Me
I'm an **Analog and RF IC Design Engineer** with a passion for designing high-performance mixed-signal circuits. Currently working as a Teaching Assistant at Cairo University, I specialize in CMOS layout, analog circuit simulation, and RF building blocks including LNAs, mixers, and PLLs.

- ğŸ“ B.Eng. in Communication & Electronics Engineering from Cairo University (GPA: 3.55)
- ğŸ”¬ Currently exploring mmWave transceiver design and advanced analog techniques and automation techniques 
- ğŸ“ Based in Cairo, Egypt
- ğŸ“« Reach me: kirohanna492@gmail.com

## ğŸ› ï¸ Technical Skills

### IC Design & Simulation
![Cadence](https://img.shields.io/badge/-Cadence_Virtuoso-red?style=flat-square)
![SPICE](https://img.shields.io/badge/-SPICE-blue?style=flat-square)
![ADS](https://img.shields.io/badge/-ADS-orange?style=flat-square)
![CST](https://img.shields.io/badge/-CST-green?style=flat-square)

### Programming Languages
![MATLAB](https://img.shields.io/badge/-MATLAB-orange?style=flat-square&logo=mathworks)
![C++](https://img.shields.io/badge/-C++-00599C?style=flat-square&logo=c%2B%2B)
![Python](https://img.shields.io/badge/-Python-3776AB?style=flat-square&logo=python&logoColor=white)
![Verilog](https://img.shields.io/badge/-Verilog-blue?style=flat-square)
![VHDL](https://img.shields.io/badge/-VHDL-purple?style=flat-square)

### Technologies
- **Analog Design**: gm/ID methodology, OTA design, PSRR analysis, stability
- **Layout**: CMOS fabrication, FinFET technology, parasitic reduction, ESD protection
- **Modeling**: Verilog-A, SPICE modeling, short-channel effects
- **RF/mmWave**: Power Amplifiers, LNAs, Mixers, PLLs

## ğŸ”¥ Featured Projects

### ğŸ“¡ [mmWave Transceiver Design](https://github.com/kirolos222/graduation_project)
**Technology**: GF22nm FD-SOI | **Frequency**: 76â€“81 GHz
- Designed Power Amplifier (PA) with Â±1 dBm output power accuracy across corners
- Implemented variable gain amplifier (VGA) with precise dB-linear control
- Developed on-chip interstage transformer and output balun for impedance matching
- **Supervisor**: Dr. Faissal El Seddik

### ğŸ”„ [Gilbert Cell Mixer](https://github.com/kirolos222/RF_IC/tree/main/Assignemnt-4)
High-frequency mixer design with excellent linearity and conversion gain
- **Supervisor**: Dr. Mohamed Mobarak
  
### ğŸ”„ [Filter_optimizer using Ngspice and python and shell scripting](https://github.com/kirolos222/Schell_scripting_training)
- This project provides an automated toolchain to optimize a low-pass RC filter for high-frequency applications (targeting up to 80GHz). It bridges Python, Shell, and NGSpice to find the ideal component values while respecting physical layout constraints.

### ğŸ“¶ [LNA for 10-15 GHz](https://github.com/kirolos222/RF_IC/tree/main/Week-5(LNA))
Low-noise amplifier optimized for noise figure and gain
- **Supervisor**: Dr. Mohamed Youssef

### âš¡ [Pseudo-Differential Folded Cascode OTA](https://github.com/kirolos222/multiple-stage-OTA-sub-1v-using-SRE-slew-rate-enhancement)
**Technology**: GF22nm FD-SOI
- Slew rate enhancement techniques
- High PSRR and excellent settling time

### ğŸ”’ [Phase-Locked Loop (PLL)](https://github.com/kirolos222/PLL-phase-locked-loop/tree/main/Project_to_make/PLL_circuit_design)
**Technology**: GF22nm FD-SOI
- Complete PLL design with VCO, charge pump, and loop filter
- Low jitter and fast lock time

### ğŸ’» [Pipelined MIPS Processor](https://github.com/kirolos222/HarveredProcessor)
**Language**: VHDL
- 5-stage Harvard architecture
- Hazard detection and forwarding units

## ğŸ’¼ Professional Experience

**Teaching Assistant** | Cairo University | Sept 2025 â€“ Present

**AMS Simulation & Modeling** | Siemens | Jun 2024 â€“ Sept 2024
- SPICE simulation, Verilog-A modeling
- PLL design and short-channel effects analysis

**Analog to Digital Converter Design** | Siemens | Feb 2024 â€“ Mar 2024
- Switched-capacitor circuits, DACs, ADCs, comparators

**Layout Design Internship** | Si-Vision | Sept 2023 â€“ Jan 2024
- CMOS layout, FinFET technology, parasitic reduction, ESD
- **Supervisor**: Eng. Fady Atef

**Analog IC Design** | ITI | Jun 2023 â€“ Sept 2023
- gm/ID method, OTA design, PSRR, stability analysis

## ğŸŒ Languages
- ğŸ‡ªğŸ‡¬ Arabic (Native)
- ğŸ‡¬ğŸ‡§ English (Expert)
- ğŸ‡«ğŸ‡· French (Expert)

## ğŸ“« Connect With Me

[![LinkedIn](https://img.shields.io/badge/-LinkedIn-0077B5?style=flat-square&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/kerolos-hanna-9a3b81224/)
[![Email](https://img.shields.io/badge/-Email-D14836?style=flat-square&logo=gmail&logoColor=white)](mailto:kirohanna492@gmail.com)
[![GitHub](https://img.shields.io/badge/-GitHub-181717?style=flat-square&logo=github)](https://github.com/kirolos222)

## ğŸ’¡ Soft Skills
Team Player â€¢ Presentation Skills â€¢ Problem-Solving â€¢ Adaptability â€¢ Emotional Intelligence â€¢ Communication

---

â­ï¸ From [Kerolos Hanna](https://github.com/YOUR_GITHUB_USERNAME)
