#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 16 22:10:05 2023
# Process ID: 17880
# Current directory: C:/sdup/lab/2_4/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16100 C:\sdup\lab\2_4\ip_repo\edit_cordic_ip_v1_0.xpr
# Log file: C:/sdup/lab/2_4/ip_repo/vivado.log
# Journal file: C:/sdup/lab/2_4/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/sdup/lab/2_4/ip_repo/edit_cordic_ip_v1_0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/MyPrograms/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 634.895 ; gain = 77.922
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/sdup/lab/2_4/ip_repo/edit_cordic_ip_v1_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cordic_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/sdup/lab/2_4/ip_repo/edit_cordic_ip_v1_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cordic_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/src/cordic_rtl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_rtl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cordic_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sdup/lab/2_4/ip_repo/edit_cordic_ip_v1_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/sdup/lab/2_4/ip_repo/edit_cordic_ip_v1_0.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/MyPrograms/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 781de9d6e0c04eaaba8afe283fddb502 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cordic_ip_v1_0_behav xil_defaultlib.cordic_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'angle_in' [C:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v:419]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.cordic_rtl
Compiling module xil_defaultlib.cordic_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.cordic_ip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot cordic_ip_v1_0_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/sdup/lab/2_4/ip_repo/edit_cordic_ip_v1_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cordic_ip_v1_0_behav -key {Behavioral:sim_1:Functional:cordic_ip_v1_0} -tclbatch {cordic_ip_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source cordic_ip_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 716.777 ; gain = 13.293
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cordic_ip_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 716.777 ; gain = 57.410
ipx::open_ipxact_file C:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/component.xml
WARNING: [IP_Flow 19-5226] Project source file 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/src/cordic_rtl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogsynthesis (Verilog Synthesis)': File 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0_S00_AXI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/src/cordic_rtl.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_verilogbehavioralsimulation (Verilog Simulation)': File 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0/hdl/cordic_ip_v1_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::open_ipxact_file: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 748.184 ; gain = 28.383
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/sdup/lab/2_4/ip_repo/cordic_ip_1.0'
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 22:27:25 2023...
