
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000090                       # Number of seconds simulated
sim_ticks                                    89790500                       # Number of ticks simulated
final_tick                                   89790500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 120813                       # Simulator instruction rate (inst/s)
host_op_rate                                   124431                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               37353951                       # Simulator tick rate (ticks/s)
host_mem_usage                                 649748                       # Number of bytes of host memory used
host_seconds                                     2.40                       # Real time elapsed on the host
sim_insts                                      290315                       # Number of instructions simulated
sim_ops                                        299060                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          39360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          33856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data           1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              77952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        39360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             615                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data              18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            10                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 10                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         438353723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         377055479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          39915136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          12829865                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             868154203                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    438353723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     39915136                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        478268859                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         7127703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              7127703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         7127703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        438353723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        377055479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         39915136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         12829865                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            875281906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         10                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1219                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       10                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  77568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   78016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  640                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      89788000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   10                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    332.460177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   199.258270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   335.508530                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           75     33.19%     33.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           55     24.34%     57.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     10.18%     67.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           18      7.96%     75.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      3.54%     79.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      3.54%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.21%     84.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      2.21%     87.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           29     12.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          226                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9109250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                31834250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    6060000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7515.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26265.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       863.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    868.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      7.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.18                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      975                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73057.77                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1345680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   734250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 7589400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              5594160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             42651675                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             14131500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               72046665                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            838.641757                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     23233500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59829000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   226800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   123750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1107600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              5594160                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24769350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             29809500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               61631160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            717.517434                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     49989000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33603000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  17739                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            15555                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1646                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               12612                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  11855                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.997780                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    723                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  36                       # Number of system calls
system.cpu0.numCycles                          179582                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             15065                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        185508                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      17739                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             12578                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       124701                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3351                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 258                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          455                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                    52895                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  356                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            142262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.384368                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.292561                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   51099     35.92%     35.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   36291     25.51%     61.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    3964      2.79%     64.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   50908     35.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              142262                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.098779                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       1.032999                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   14785                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                39163                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    85415                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                 1545                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1354                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 872                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  345                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                185027                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 5919                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1354                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   19566                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   3423                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          5679                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    82143                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                30097                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                180204                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 2031                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                   85                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    11                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 29317                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             223808                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               886258                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          284574                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               209641                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   14167                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               101                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            99                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3500                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               40093                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              11853                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              232                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             104                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    178024                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                234                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   174521                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              721                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          10944                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        28403                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            47                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       142262                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.226758                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.300948                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              65386     45.96%     45.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              19956     14.03%     59.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              17995     12.65%     72.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3              37128     26.10%     98.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               1794      1.26%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         142262                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                   3369     12.09%     12.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   624      2.24%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 18700     67.09%     81.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5180     18.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                98095     56.21%     56.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               25702     14.73%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               39356     22.55%     93.49% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              11365      6.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                174521                       # Type of FU issued
system.cpu0.iq.rate                          0.971818                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      27873                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.159711                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            519822                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           189190                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       171165                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                202346                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              55                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3170                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          904                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked          323                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1354                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    558                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                 1306                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             178273                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                40093                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               11853                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                97                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     4                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 1301                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           419                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          963                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1382                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               172078                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                38235                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             2443                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           15                       # number of nop insts executed
system.cpu0.iew.exec_refs                       49435                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   14095                       # Number of branches executed
system.cpu0.iew.exec_stores                     11200                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.958214                       # Inst execution rate
system.cpu0.iew.wb_sent                        171308                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       171193                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   113066                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   163217                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.953286                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.692734                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           8405                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1325                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       140453                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.191245                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.060539                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        79519     56.62%     56.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        26217     18.67%     75.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        12598      8.97%     84.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3         9559      6.81%     91.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1321      0.94%     92.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1436      1.02%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         1769      1.26%     94.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          126      0.09%     94.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         7908      5.63%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       140453                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              159459                       # Number of instructions committed
system.cpu0.commit.committedOps                167314                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         47872                       # Number of memory references committed
system.cpu0.commit.loads                        36923                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                     13551                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   154253                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 284                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           93790     56.06%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          25649     15.33%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.39% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          36923     22.07%     93.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         10949      6.54%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           167314                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 7908                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      308042                       # The number of ROB reads
system.cpu0.rob.rob_writes                     353251                       # The number of ROB writes
system.cpu0.timesIdled                            457                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          37320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     159459                       # Number of Instructions Simulated
system.cpu0.committedOps                       167314                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.126195                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.126195                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.887945                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.887945                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                  268933                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 142055                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   628615                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   71583                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  50271                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               29                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          330.227422                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              45764                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              488                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            93.778689                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   330.227422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.322488                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.322488                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          432                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.448242                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            98429                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           98429                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        37792                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          37792                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         8145                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          8145                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           51                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           51                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           52                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           52                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        45937                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           45937                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        45939                       # number of overall hits
system.cpu0.dcache.overall_hits::total          45939                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          243                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          243                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2658                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2658                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            3                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         2901                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2901                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         2901                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2901                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     13968005                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     13968005                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    138908475                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    138908475                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       145500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        24499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    152876480                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    152876480                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    152876480                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    152876480                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        38035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        38035                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        10803                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        10803                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        48838                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        48838                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        48840                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        48840                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.006389                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006389                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.246043                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.246043                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.055556                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037037                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.059400                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.059400                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.059398                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.059398                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 57481.502058                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57481.502058                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 52260.524831                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 52260.524831                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        48500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        48500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12249.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 52697.855912                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52697.855912                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 52697.855912                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52697.855912                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        26726                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            317                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    14.800000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.309148                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           10                       # number of writebacks
system.cpu0.dcache.writebacks::total               10                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           82                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           82                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2282                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2282                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2364                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2364                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2364                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2364                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          161                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          376                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          376                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          537                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          537                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          537                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      9389999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      9389999                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     19098255                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     19098255                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       134500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        17001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     28488254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28488254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     28488254                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     28488254                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.004233                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004233                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.034805                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.034805                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.010996                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.010996                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.010995                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.010995                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 58322.975155                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58322.975155                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 50793.231383                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50793.231383                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 44833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44833.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8500.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 53050.752328                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53050.752328                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 53050.752328                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53050.752328                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              236                       # number of replacements
system.cpu0.icache.tags.tagsinuse          292.849375                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              52128                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              615                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            84.760976                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   292.849375                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.571971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.571971                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           106395                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          106395                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst        52128                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          52128                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst        52128                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           52128                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst        52128                       # number of overall hits
system.cpu0.icache.overall_hits::total          52128                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          762                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          762                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          762                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           762                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          762                       # number of overall misses
system.cpu0.icache.overall_misses::total          762                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     40525239                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     40525239                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     40525239                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     40525239                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     40525239                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     40525239                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        52890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        52890                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        52890                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        52890                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        52890                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        52890                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.014407                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014407                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.014407                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014407                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.014407                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014407                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 53182.728346                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53182.728346                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 53182.728346                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53182.728346                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 53182.728346                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53182.728346                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        11746                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              158                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.341772                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          146                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          146                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          146                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          146                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          146                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          146                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          616                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          616                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          616                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          616                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          616                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     33229992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     33229992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     33229992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     33229992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     33229992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     33229992                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.011647                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011647                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.011647                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011647                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.011647                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011647                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 53944.792208                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53944.792208                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 53944.792208                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53944.792208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 53944.792208                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53944.792208                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  12388                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            11972                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              492                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               10119                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  10021                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.031525                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    158                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           74404                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2040                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        140925                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      12388                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             10179                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        68505                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1027                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                    38132                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   38                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             71280                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.005261                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.082097                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    4271      5.99%      5.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   28732     40.31%     46.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     628      0.88%     47.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   37649     52.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               71280                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.166496                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.894051                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2664                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 3749                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                    63710                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  674                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   483                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 162                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                138034                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 1997                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   483                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    4477                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                   1833                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1196                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                    62477                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  814                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                136095                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  604                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                  499                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenamedOperands             184917                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               670032                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          219637                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               180191                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    4715                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                21                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            21                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     1793                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               35014                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1577                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              145                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              79                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    135415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 49                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   134546                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              340                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           3718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        10925                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        71280                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.887570                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.200802                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              13606     19.09%     19.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              13640     19.14%     38.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              12585     17.66%     55.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3              30060     42.17%     98.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4               1389      1.95%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          71280                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   3241     15.08%     15.08% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   711      3.31%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.39% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 16576     77.14%     95.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  960      4.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                75935     56.44%     56.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               22503     16.73%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               34653     25.76%     98.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1455      1.08%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                134546                       # Type of FU issued
system.cpu1.iq.rate                          1.808317                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      21488                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.159707                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            362197                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           139184                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       132893                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                156034                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1643                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          240                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   483                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                     75                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             135466                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                35014                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1577                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                21                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           329                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          136                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 465                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               133384                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                33950                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1159                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                       35365                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   11448                       # Number of branches executed
system.cpu1.iew.exec_stores                      1415                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.792699                       # Inst execution rate
system.cpu1.iew.wb_sent                        132936                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       132893                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    96029                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   128991                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.786100                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.744463                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           2515                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              462                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        70722                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.862872                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.423461                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        23952     33.87%     33.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        22264     31.48%     65.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         7334     10.37%     75.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3         6254      8.84%     84.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          519      0.73%     85.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         2730      3.86%     89.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          458      0.65%     89.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          110      0.16%     89.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         7101     10.04%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        70722                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              130856                       # Number of instructions committed
system.cpu1.commit.committedOps                131746                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         34708                       # Number of memory references committed
system.cpu1.commit.loads                        33371                       # Number of loads committed
system.cpu1.commit.membars                         27                       # Number of memory barriers committed
system.cpu1.commit.branches                     11382                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   120467                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  65                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           74535     56.57%     56.57% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          22503     17.08%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.66% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          33371     25.33%     98.99% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1337      1.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           131746                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 7101                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      197648                       # The number of ROB reads
system.cpu1.rob.rob_writes                     269092                       # The number of ROB writes
system.cpu1.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           3124                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      105177                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     130856                       # Number of Instructions Simulated
system.cpu1.committedOps                       131746                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.568594                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.568594                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.758723                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.758723                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  215590                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 114998                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   500655                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   66520                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  35616                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           58.071053                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              34759                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              181                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           192.038674                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    58.071053                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.056710                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.056710                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          181                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          162                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.176758                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            70699                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           70699                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        33518                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          33518                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         1234                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          1234                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        34752                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34752                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        34753                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34753                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          397                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          397                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           97                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           97                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          494                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           494                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          495                       # number of overall misses
system.cpu1.dcache.overall_misses::total          495                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      6025000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      6025000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2055000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2055000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        24500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        24500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        24000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      8080000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      8080000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      8080000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      8080000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        33915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        33915                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1331                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        35246                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        35246                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        35248                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        35248                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.011706                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011706                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.072878                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.072878                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.014016                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014016                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.014043                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014043                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15176.322418                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 15176.322418                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21185.567010                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21185.567010                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        12250                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        12250                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 16356.275304                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 16356.275304                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 16323.232323                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 16323.232323                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data          253                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          253                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          303                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          303                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          303                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data          144                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           47                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           47                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          192                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          192                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data      1951750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total      1951750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       652500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       652500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total         9500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        18500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      2604250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      2604250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      2613750                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      2613750                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.004246                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004246                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.035312                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.035312                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.005419                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005419                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.005447                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005447                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13553.819444                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13553.819444                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 13882.978723                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 13882.978723                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         9250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         9250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13634.816754                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13634.816754                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13613.281250                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13613.281250                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           17.116792                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38064                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           679.714286                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    17.116792                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.033431                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.033431                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            76320                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           76320                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst        38064                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          38064                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst        38064                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           38064                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst        38064                       # number of overall hits
system.cpu1.icache.overall_hits::total          38064                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           68                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           68                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           68                       # number of overall misses
system.cpu1.icache.overall_misses::total           68                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      3873748                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3873748                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      3873748                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3873748                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      3873748                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3873748                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst        38132                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        38132                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst        38132                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        38132                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst        38132                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        38132                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.001783                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001783                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.001783                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001783                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.001783                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001783                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 56966.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56966.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 56966.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56966.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 56966.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56966.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1077                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    82.846154                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           56                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           56                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           56                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3293498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3293498                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3293498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3293498                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3293498                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3293498                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.001469                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001469                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.001469                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001469                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.001469                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001469                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 58812.464286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 58812.464286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 58812.464286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 58812.464286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 58812.464286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 58812.464286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 983                       # Transaction distribution
system.membus.trans_dist::ReadResp                982                       # Transaction distribution
system.membus.trans_dist::Writeback                10                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               10                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              4                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              14                       # Transaction distribution
system.membus.trans_dist::ReadExReq               413                       # Transaction distribution
system.membus.trans_dist::ReadExResp              413                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port         1089                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port          214                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2646                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        39360                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port        34496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   78592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              183                       # Total snoops (count)
system.membus.snoop_fanout::samples              1420                       # Request fanout histogram
system.membus.snoop_fanout::mean                    3                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                    1420    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               3                       # Request fanout histogram
system.membus.snoop_fanout::max_value               3                       # Request fanout histogram
system.membus.snoop_fanout::total                1420                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1883999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3271750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2853743                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.membus.respLayer5.occupancy             301250                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer6.occupancy             967250                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
