{
    "code": "module TopModule (\n    input logic clk,               // Clock signal (1 bit, active high)\n    input logic areset,            // Asynchronous reset signal (1 bit, active high)\n    input logic [7:0] d,           // 8-bit data input (unsigned)\n    output logic [7:0] q           // 8-bit data output (unsigned)\n);\n\nalways @(posedge clk or posedge areset) begin\n    if (areset) begin\n        q <= 8'b00000000; // Reset all flip-flops to 0\n    end else begin\n        q <= d; // On rising edge of clk, transfer data from d to q\n    end\nend\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}