package udoo

//e.g Pad Mux Register (IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00)    1717
//e.g Pad Control Register (IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00).2004

//pad control register ：pad控制
//pad mux register：pad 复用
//select input register：输入模式选择

const (
	SW_PAD_CTL_PAD_GPIO1_IO00   uint32 = 0x35C //padctrl code ref P229, pad ctl reg mem offset ref p1701
	SW_PAD_CTL_PAD_GPIO1_IO01   uint32 = 0x360
	SW_PAD_CTL_PAD_GPIO1_IO02   uint32 = 0x364
	SW_PAD_CTL_PAD_GPIO1_IO03   uint32 = 0x368
	SW_PAD_CTL_PAD_GPIO1_IO04   uint32 = 0x36c
	SW_PAD_CTL_PAD_GPIO1_IO05   uint32 = 0x370
	SW_PAD_CTL_PAD_GPIO1_IO06   uint32 = 0x374
	SW_PAD_CTL_PAD_GPIO1_IO07   uint32 = 0x378
	SW_PAD_CTL_PAD_GPIO1_IO08   uint32 = 0x37c
	SW_PAD_CTL_PAD_GPIO1_IO09   uint32 = 0x380
	SW_PAD_CTL_PAD_GPIO1_IO10   uint32 = 0x384
	SW_PAD_CTL_PAD_GPIO1_IO11   uint32 = 0x388
	SW_PAD_CTL_PAD_GPIO1_IO12   uint32 = 0x38c
	SW_PAD_CTL_PAD_GPIO1_IO13   uint32 = 0x390
	SW_PAD_CTL_PAD_CSI_DATA00   uint32 = 0x394 //P208
	SW_PAD_CTL_PAD_CSI_DATA01   uint32 = 0x398
	SW_PAD_CTL_PAD_CSI_DATA02   uint32 = 0x39c
	SW_PAD_CTL_PAD_CSI_DATA03   uint32 = 0x3A0
	SW_PAD_CTL_PAD_CSI_DATA04   uint32 = 0x3A4
	SW_PAD_CTL_PAD_CSI_DATA05   uint32 = 0x3A8
	SW_PAD_CTL_PAD_CSI_DATA06   uint32 = 0x3AC
	SW_PAD_CTL_PAD_CSI_DATA07   uint32 = 0x3B0
	SW_PAD_CTL_PAD_CSI_HSYNC    uint32 = 0x3B4
	SW_PAD_CTL_PAD_CSI_MCLK     uint32 = 0x3B8
	SW_PAD_CTL_PAD_CSI_PIXCLK   uint32 = 0x3BC
	SW_PAD_CTL_PAD_CSI_VSYNC    uint32 = 0x3C0  //p210
	SW_PAD_CTL_PAD_NAND_ALE     uint32 = 0x0488 //P243
	SW_PAD_CTL_PAD_NAND_CE0_B   uint32 = 0x048C
	SW_PAD_CTL_PAD_NAND_CE1_B   uint32 = 0x0490
	SW_PAD_CTL_PAD_NAND_CLE     uint32 = 0x0494
	SW_PAD_CTL_PAD_NAND_DATA00  uint32 = 0x0498
	SW_PAD_CTL_PAD_NAND_DATA01  uint32 = 0x049C
	SW_PAD_CTL_PAD_NAND_DATA02  uint32 = 0x04A0
	SW_PAD_CTL_PAD_NAND_DATA03  uint32 = 0x04A4
	SW_PAD_CTL_PAD_NAND_DATA04  uint32 = 0x04A8
	SW_PAD_CTL_PAD_NAND_DATA05  uint32 = 0x04AC
	SW_PAD_CTL_PAD_NAND_DATA06  uint32 = 0x04B0
	SW_PAD_CTL_PAD_NAND_DATA07  uint32 = 0x04B4
	SW_PAD_CTL_PAD_NAND_RE_B    uint32 = 0x04B8
	SW_PAD_CTL_PAD_NAND_READY_B uint32 = 0x04BC
	SW_PAD_CTL_PAD_NAND_WE_B    uint32 = 0x04C0
	SW_PAD_CTL_PAD_NAND_WP_B    uint32 = 0x04C4
	SW_PAD_CTL_PAD_QSPI1A_DATA0 uint32 = 0x04C8
	SW_PAD_CTL_PAD_QSPI1A_DATA1 uint32 = 0x04CC
	SW_PAD_CTL_PAD_QSPI1A_DATA2 uint32 = 0x04D0
	SW_PAD_CTL_PAD_QSPI1A_DATA3 uint32 = 0x04D4
	SW_PAD_CTL_PAD_QSPI1A_DQS   uint32 = 0x04D8
	SW_PAD_CTL_PAD_QSPI1A_SCLK  uint32 = 0x04DC
	SW_PAD_CTL_PAD_QSPI1A_SS0_B uint32 = 0x04E0
	SW_PAD_CTL_PAD_QSPI1A_SS1_B uint32 = 0x04E4
	SW_PAD_CTL_PAD_QSPI1B_DATA0 uint32 = 0x04E8
	SW_PAD_CTL_PAD_QSPI1B_DATA1 uint32 = 0x04EC
	SW_PAD_CTL_PAD_QSPI1B_DATA2 uint32 = 0x04F0
	SW_PAD_CTL_PAD_QSPI1B_DATA3 uint32 = 0x04F4
	SW_PAD_CTL_PAD_QSPI1B_DQS   uint32 = 0x04F8
	SW_PAD_CTL_PAD_QSPI1B_SCLK  uint32 = 0x04FC
	SW_PAD_CTL_PAD_QSPI1B_SS0_B uint32 = 0x0500
	SW_PAD_CTL_PAD_QSPI1B_SS1_B uint32 = 0x0504
	SW_PAD_CTL_PAD_RGMII1_RD0   uint32 = 0x0508 //250
	SW_PAD_CTL_PAD_SD1_CLK      uint32 = 0x0568 // P256
	SW_PAD_CTL_PAD_SD1_CMD      uint32 = 0x056C
	SW_PAD_CTL_PAD_SD1_DATA0    uint32 = 0x0570
	SW_PAD_CTL_PAD_SD1_DATA1    uint32 = 0x0574
	SW_PAD_CTL_PAD_SD1_DATA2    uint32 = 0x0578
	SW_PAD_CTL_PAD_SD1_DATA3    uint32 = 0x057C
	SW_PAD_CTL_PAD_SD2_CLK      uint32 = 0x0580
	SW_PAD_CTL_PAD_SD2_CMD      uint32 = 0x0584
	SW_PAD_CTL_PAD_SD2_DATA0    uint32 = 0x0588
	SW_PAD_CTL_PAD_SD2_DATA1    uint32 = 0x058c
	SW_PAD_CTL_PAD_SD2_DATA2    uint32 = 0x0590
	SW_PAD_CTL_PAD_SD2_DATA3    uint32 = 0x0594
	SW_PAD_CTL_PAD_SD4_CLK      uint32 = 0x05C0 //
	SW_PAD_CTL_PAD_SD4_CMD      uint32 = 0x05C4
	SW_PAD_CTL_PAD_SD4_DATA0    uint32 = 0x05C8
	SW_PAD_CTL_PAD_SD4_DATA1    uint32 = 0x05CC
	SW_PAD_CTL_PAD_SD4_DATA2    uint32 = 0x05D0
	SW_PAD_CTL_PAD_SD4_DATA3    uint32 = 0x05D4
	SW_PAD_CTL_PAD_SD4_DATA4    uint32 = 0x05D8
	SW_PAD_CTL_PAD_SD4_DATA5    uint32 = 0x05DC
	SW_PAD_CTL_PAD_SD4_DATA6    uint32 = 0x05E0
	SW_PAD_CTL_PAD_SD4_DATA7    uint32 = 0x05E4
	SW_PAD_CTL_PAD_SD4_RESET_B  uint32 = 0x05E8
)
