{
  "id": "gh_flowchart_00175",
  "source": "github",
  "source_url": "https://github.com/sean-galloway/RTLDesignSherpa/blob/ea4a63af832786f67859f3a6fd4b6a955f49bf96/docs/markdown/assets/RTLAmba/axi4_master_wr_mon.mmd",
  "github_repo": "sean-galloway/RTLDesignSherpa",
  "github_file_path": "docs/markdown/assets/RTLAmba/axi4_master_wr_mon.mmd",
  "diagram_type": "flowchart",
  "code": "%%{init: {'theme': 'neutral', 'themeVariables': { 'fontSize': '14px'}}}%%\nflowchart LR\n    subgraph AXI[\"AXI4 Master Interface\"]\n        AW[\"AW Channel\"]\n        W[\"W Channel\"]\n        B[\"B Channel\"]\n    end\n\n    subgraph axi4_master_wr_mon[\"axi4_master_wr_mon\"]\n        subgraph Frontend[\"AXI4 Frontend\"]\n            FE[\"Signal capture\\nProtocol decode\"]\n        end\n\n        subgraph Monitor[\"axi_monitor_base\"]\n            MON[\"Transaction tracking\\nTimeout detection\\nEvent generation\"]\n        end\n\n        subgraph Filter[\"axi_monitor_filtered\"]\n            FILT[\"Packet filtering\"]\n        end\n    end\n\n    subgraph Output[\"Monitor Bus\"]\n        MONBUS[\"monbus_packet[63:0]\"]\n    end\n\n    AW --> Frontend\n    W --> Frontend\n    B --> Frontend\n    Frontend --> Monitor\n    Monitor --> Filter\n    Filter --> MONBUS\n",
  "content_size": 820,
  "collected_at": "2026-02-06T01:42:26.878283",
  "compilation_status": "success",
  "license": "mit",
  "license_name": "MIT License",
  "license_url": "https://api.github.com/licenses/mit",
  "repo_stars": 8,
  "repo_forks": 1,
  "repo_owner": "sean-galloway",
  "repo_name": "RTLDesignSherpa",
  "repo_description": "This site is hopefully a springboard for others to learn about coding in System Verilog and experimenting with FPGAs.",
  "repo_language": "C++",
  "repo_topics": [
    "amba-apb",
    "amba-axi",
    "cocotb",
    "crossbar",
    "dma"
  ],
  "repo_created_at": "2023-06-15T21:56:48Z",
  "repo_updated_at": "2026-02-06T00:19:01Z"
}