platform : ultra96_platform
contexts:
 - name: u96_pl
   type: hardware
   LOGO_FILE: data/vsi_context_hardware_pr.png
   num_cpus: 1
   sim_lib_list: ""
   target_platform: standard
   cc_compiler_options: -std=c++11 -static -g -DDEBUG -O0 -fpermissive
   shared_libraries: ""
   is_system_gui: false
   defines: ""
   hard_gen_post_tcl: ""
   library_directories: ""
   map_port: 1999
   cc_prefix: ""
   sim_file_list: ""
   load_on_demand: true
   fpga_board: em.avnet.com:ultra96v1:part0:1.2
   vsi_context: true
   use_xdma: false
   synthesis_mode: 1
   no_dma: false
   use_opencv: false
   syn_src_dir: ""
   default_fifo_size: 65536
   sysroot: ""
   platform_post_tcl: ""
   trace_frequency: 50
   build_output: binary
   OS: Linux
   Component_Name: ultra96_platform_vsi_context_u96_pl_0
   java_class_path: ""
   reserve_crs: 3
   sim_run_xtra: ""
   design_top: ""
   trace_poll_timer: 100000
   sim_comp_lib: ""
   sim_comp_xtra: ""
   simulator: 1
   syn_incl_dirs: ""
   java_home: ""
   system_post_tcl: ""
   language: hls
   map_exposed: api
   archive_libraries: ""
   cpu_type: x86
   fpga_part: xczu3eg-sbva484-1-e
   synth_post_tcl: ""
   synth_pre_tcl: ""
   ip_build_in: false
   hostname: localhost
   c_compiler_options: -std=c11 -static -g -DDEBUG -O0
   include_directories: ""
   is_cc: false
   platform_power: 0
   use_v4l: false
   type: 2
   trace_divisor: 8
   is_main: true
   impl_strategy: default
   rt_build_type: 1
   sim_src_dir: ""
   python_version: 2
   sim_incl_dirs: ""
   xcontext_interface:
     name: /u96_pl/vsi_common_interface_0/PLAT_INTERFACE
     vlnv: xilinx.com:interface:aximm_rtl:1.0
     mode: Slave
     destination_context: u96_ps
     bandwidth: 799999208
 - name: u96_ps
   type: software
   LOGO_FILE: data/vsi_context_cpp.png
   num_cpus: 1
   sim_lib_list: ""
   target_platform: standard
   cc_compiler_options: -std=c++11 -g  -DDEBUG -O0 -fpermissive
   shared_libraries: RLAgent,RLOta,curl,ssl,crypto,gnutls,nettle,z,hogweed,unistring,gmp,idn
   is_system_gui: false
   defines: ""
   hard_gen_post_tcl: ""
   library_directories: /net/shared/rubicon/test/lib,
   map_port: 1999
   cc_prefix: aarch64-linux-gnu-
   sim_file_list: ""
   load_on_demand: false
   fpga_board: ""
   vsi_context: true
   use_xdma: false
   synthesis_mode: 1
   no_dma: false
   use_opencv: false
   syn_src_dir: ""
   default_fifo_size: 4096
   sysroot: ""
   platform_post_tcl: ""
   trace_frequency: 50
   build_output: binary
   OS: Linux
   Component_Name: ultra96_platform_vsi_context_u96_ps_0
   java_class_path: ""
   reserve_crs: 3
   sim_run_xtra: ""
   design_top: ""
   trace_poll_timer: 100000
   sim_comp_lib: ""
   sim_comp_xtra: ""
   simulator: 1
   syn_incl_dirs: ""
   java_home: ""
   system_post_tcl: ""
   language: hls
   map_exposed: api
   archive_libraries: ""
   cpu_type: arm64
   fpga_part: ""
   synth_post_tcl: ""
   synth_pre_tcl: ""
   ip_build_in: false
   hostname: localhost
   c_compiler_options: -std=c11  -g   -DDEBUG -O0
   include_directories: /home/dwq/Documents/Xilinx/Vivado/2019.2/include
   is_cc: true
   platform_power: 0
   use_v4l: false
   type: 1
   trace_divisor: 8
   is_main: true
   impl_strategy: default
   rt_build_type: 1
   sim_src_dir: ""
   python_version: 2
   sim_incl_dirs: ""
   xcontext_interface:
     name: /u96_ps/vsi_common_driver_0/M_AXI
     vlnv: xilinx.com:interface:aximm_rtl:1.0
     mode: Master
     destination_context: u96_pl
     bandwidth: 0
   xcontext_interface:
     name: /u96_ps/vsi_common_driver_1/M_AXI
     vlnv: xilinx.com:interface:aximm_rtl:1.0
     mode: Master
     destination_context: u96_r5
     bandwidth: 0
 - name: u96_r5
   type: software
   LOGO_FILE: data/vsi_context_cpp.png
   num_cpus: 1
   sim_lib_list: ""
   target_platform: standard
   cc_compiler_options: -std=c++11 -static -g -DDEBUG -O0 -fpermissive
   shared_libraries: ""
   is_system_gui: false
   defines: ""
   hard_gen_post_tcl: ""
   library_directories: ""
   map_port: 1999
   cc_prefix: armr5-none-eabi-
   sim_file_list: ""
   load_on_demand: false
   fpga_board: ""
   vsi_context: true
   use_xdma: false
   synthesis_mode: 1
   no_dma: false
   use_opencv: false
   syn_src_dir: ""
   default_fifo_size: 4096
   sysroot: ""
   platform_post_tcl: ""
   trace_frequency: 50
   build_output: binary
   OS: FreeRTOS
   Component_Name: ultra96_platform_vsi_context_u96_r5_0
   java_class_path: ""
   reserve_crs: 3
   sim_run_xtra: ""
   design_top: ""
   trace_poll_timer: 100000
   sim_comp_lib: ""
   sim_comp_xtra: ""
   simulator: 1
   syn_incl_dirs: ""
   java_home: ""
   system_post_tcl: ""
   language: hls
   map_exposed: api
   archive_libraries: ""
   cpu_type: armr5
   fpga_part: ""
   synth_post_tcl: ""
   synth_pre_tcl: ""
   ip_build_in: false
   hostname: localhost
   c_compiler_options: -std=c11 -static -g -DDEBUG -O0
   include_directories: ""
   is_cc: true
   platform_power: 0
   use_v4l: false
   type: 1
   trace_divisor: 8
   is_main: false
   impl_strategy: default
   rt_build_type: 1
   sim_src_dir: ""
   python_version: 2
   sim_incl_dirs: ""
   xcontext_interface:
     name: /u96_r5/rpmsg_0/S0_AXI
     vlnv: xilinx.com:interface:aximm_rtl:1.0
     mode: Slave
     destination_context: u96_ps
     bandwidth: 0
