# Files
1. [Memory (Design)](verilog/memory.v)
2. [Test Bench (top)](verilog/tb_memory.v)
3. [Run.do](verilog/run.do)
4. [Image file for backdoor read](verilog/image_rd.hex)
5. [Image file for backdoor write](verilog/image_wr.hex)

