Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat May  9 00:08:08 2020
Info: Command: quartus_sh -t /usr/lib/legup-7.5/legup/examples/setup_proj.tcl Arria10 Arria10-PAC RoutSg top 0
Info: Quartus(args): Arria10 Arria10-PAC RoutSg top 0
Using /usr/lib/legup-7.5/legup/boards/Arria10/Arria10-PAC/Arria10-PAC.qsf
Info (23030): Evaluation of Tcl script /usr/lib/legup-7.5/legup/examples/setup_proj.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1038 megabytes
    Info: Processing ended: Sat May  9 00:08:09 2020
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Inconsistency detected by ld.so: dl-close.c: 811: _dl_close: Assertion `map->l_init_called' failed!
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Sat May  9 00:08:09 2020
Info: Command: quartus_sh --64bit --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime IP Generation Tool
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Sat May  9 00:08:10 2020
Info: Command: quartus_ipgenerate top -c top --run_default_mode_op
Info: Quartus Prime IP Generation Tool was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1230 megabytes
    Info: Processing ended: Sat May  9 00:08:10 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus Prime Spectra-Q Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Sat May  9 00:08:12 2020
Info: Command: quartus_syn --read_settings_files=off --write_settings_files=off top -c top
Info: qis_default_flow_script.tcl version: #1
Info: Initializing Spectra-Q Synthesis...
Info: Project = "top"
Info: Revision = "top"
Info: Analyzing source files
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info: Elaborating from top-level entity "top"
Warning (13469): Verilog HDL assignment warning at RoutSg.v(1729): truncated value with size 7 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 1729
Warning (13469): Verilog HDL assignment warning at RoutSg.v(1801): truncated value with size 7 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 1801
Warning (13469): Verilog HDL assignment warning at RoutSg.v(1873): truncated value with size 7 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 1873
Warning (13469): Verilog HDL assignment warning at RoutSg.v(1964): truncated value with size 4 to match size of target (3) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 1964
Warning (13469): Verilog HDL assignment warning at RoutSg.v(1985): truncated value with size 32 to match size of target (4) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 1985
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2203): truncated value with size 7 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2203
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2845): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2845
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2847): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2847
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2850): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2850
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2853): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2853
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2855): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2855
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2857): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2857
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2860): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2860
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2863): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2863
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2866): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2866
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2888): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2888
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2890): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2890
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2893): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2893
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2909): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2909
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2911): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2911
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2914): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2914
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2917): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2917
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2920): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2920
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2942): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2942
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2944): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2944
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2947): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2947
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2950): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2950
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2953): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2953
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2975): truncated value with size 32 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2975
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2977): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2977
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2980): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2980
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2983): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2983
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2986): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2986
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2989): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2989
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2992): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2992
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2995): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2995
Warning (13469): Verilog HDL assignment warning at RoutSg.v(2998): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 2998
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3001): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3001
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3004): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3004
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3007): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3007
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3010): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3010
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3013): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3013
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3016): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3016
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3019): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3019
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3022): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3022
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3025): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3025
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3028): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3028
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3140): truncated value with size 32 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3140
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3142): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3142
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3145): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3145
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3148): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3148
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3151): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3151
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3154): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3154
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3157): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3157
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3160): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3160
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3163): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3163
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3166): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3166
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3169): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3169
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3172): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3172
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3175): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3175
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3178): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3178
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3181): truncated value with size 30 to match size of target (11) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3181
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3275): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3275
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3277): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3277
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3280): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3280
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3283): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3283
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3305): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3305
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3307): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3307
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3310): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3310
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3313): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3313
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3335): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3335
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3337): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3337
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3340): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3340
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3343): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3343
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3346): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3346
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3349): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3349
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3352): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3352
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3355): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3355
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3358): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3358
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3361): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3361
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3364): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3364
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3367): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3367
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3370): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3370
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3373): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3373
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3376): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3376
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3379): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3379
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3382): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3382
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3385): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3385
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3388): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3388
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3391): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3391
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3394): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3394
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3397): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3397
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3400): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3400
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3536): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3536
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3538): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3538
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3541): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3541
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3544): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3544
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3547): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3547
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3550): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3550
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3553): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3553
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3556): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3556
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3559): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3559
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3562): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3562
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3565): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3565
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3568): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3568
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3571): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3571
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3574): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3574
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3577): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3577
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3580): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3580
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3583): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3583
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3586): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3586
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3589): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3589
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3592): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3592
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3595): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3595
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3598): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3598
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3734): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3734
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3736): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3736
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3739): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3739
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3742): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3742
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3745): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3745
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3748): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3748
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3751): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3751
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3754): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3754
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3757): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3757
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3760): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3760
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3763): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3763
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3766): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3766
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3769): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3769
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3772): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3772
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3775): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3775
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3778): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3778
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3781): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3781
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3784): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3784
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3787): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3787
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3790): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3790
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3793): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3793
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3796): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3796
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3799): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3799
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3935): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3935
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3937): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3937
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3940): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3940
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3943): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3943
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3946): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3946
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3949): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3949
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3952): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3952
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3955): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3955
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3958): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3958
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3961): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3961
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3964): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3964
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3967): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3967
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3970): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3970
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3973): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3973
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3976): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3976
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3979): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3979
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3982): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3982
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3985): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3985
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3988): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3988
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3991): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3991
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3994): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3994
Warning (13469): Verilog HDL assignment warning at RoutSg.v(3997): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 3997
Warning (13469): Verilog HDL assignment warning at RoutSg.v(4133): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 4133
Warning (13469): Verilog HDL assignment warning at RoutSg.v(4135): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 4135
Warning (13469): Verilog HDL assignment warning at RoutSg.v(4138): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 4138
Warning (13469): Verilog HDL assignment warning at RoutSg.v(4154): truncated value with size 32 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 4154
Warning (13469): Verilog HDL assignment warning at RoutSg.v(4156): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 4156
Warning (13469): Verilog HDL assignment warning at RoutSg.v(4159): truncated value with size 30 to match size of target (6) File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 4159
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_52j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_4pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_4pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_fbj2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_4pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_4pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_v1j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_v1j2.tdf Line: 35
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 33
Warning (287013): Variable or input pin "clocken0" is defined but never used. File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 33
Info: Found 12 design entities
Info: There are 33 partitions after elaboration.
Info: Creating instance-specific data models and dissolving soft partitions
Info (18299): Expanding entity and wildcard assignments.
Info (18300): Expanded entity and wildcard assignments. Elapsed time: 00:00:00
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[6]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 172
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla85341|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 722
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[6]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 172
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[7]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 194
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[8]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 216
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[9]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 238
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[10]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 260
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[11]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 282
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[12]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 304
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[13]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 326
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[14]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 348
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[15]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 370
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[16]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 392
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[17]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 414
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[18]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 436
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[19]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 458
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[20]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 480
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[21]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 502
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[22]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 524
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[23]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 546
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[24]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 568
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[25]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 590
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[26]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 612
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[27]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 634
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[28]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 656
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[29]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 678
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[30]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 700
        Warning (14320): Synthesized away node "main_inst|main_entry_vla86342|altsyncram_component|auto_generated|q_a[31]" File: /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/tmp-clearbox/top/93892/altsyncram_1pl1.tdf Line: 722
Info: Saving pre-synthesis snapshots for 1 partition(s)
Info: Synthesizing partition "|"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "main_inst|main_grid|ram" is uninferred due to inappropriate RAM size File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 4420
Info (286030): Timing-Driven Synthesis is running
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (36) in the Memory Initialization File "/home/dalila/SDAccel/routing/LegUp/RoutSg/mem_init/main_grid.mif" -- setting initial value for remaining addresses to 0
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "return_val[0]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[1]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[2]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[3]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[4]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[5]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[6]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[7]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[8]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[9]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[10]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[11]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[12]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[13]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[14]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[15]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[16]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[17]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[18]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[19]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[20]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[21]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[22]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[23]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[24]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[25]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[26]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[27]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[28]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[29]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[30]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
    Warning (13410): Pin "return_val[31]" is stuck at GND File: /home/dalila/SDAccel/routing/LegUp/RoutSg/RoutSg.v Line: 27
Info (17049): 158 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2580 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 33 output pins
    Info (21061): Implemented 2276 logic cells
    Info (21064): Implemented 268 RAM segments
Info: Successfully synthesized partition
Info: Saving post-synthesis snapshots for 1 partition(s)
Info: Quartus Prime Spectra-Q Synthesis was successful. 0 errors, 265 warnings
    Info: Peak virtual memory: 1795 megabytes
    Info: Processing ended: Sat May  9 00:08:30 2020
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:47
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Sat May  9 00:08:31 2020
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (12262): Starting Fitter periphery placement operations
Info (16677): Loading synthesized database
Info (16734): Loading "synthesized" snapshot for partition "|".
Info (16678): Successfully loaded synthesized database: elapsed time is 00:00:02
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 10AX115N2F40E2LG for design "top"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:23
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AH18
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:00
Critical Warning (17951): There are 48 unused RX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of specified channels over time.
Critical Warning (18655): There are 48 unused TX channels in the device. If you intend to use any of these channels in the future, you must add the assignment 'set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to <pin_name>' in your QSF file. This assignment will preserve the performance of such channels over time.
Info (11191): Automatically promoted 1 clock (1 global)
    Info (13173): clk~CLKENA0 (1412 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3D_G_I17
Info (176233): Starting register packing
Info (332104): Reading SDC File: 'RoutSg.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    5.000          clk
Info (176235): Finished register packing
    Extra Info (176218): Packed 76 registers into blocks of type Block RAM
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:01:05
Info (11165): Fitter preparation operations ending: elapsed time is 00:00:59
Info (18252): The Fitter is using Spectra-Q Physical Synthesis.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:10
Info (11888): Total time spent on timing analysis during Global Placement is 4.08 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:05
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:39
Info (11888): Total time spent on timing analysis during Global Placement is 2.00 seconds.
Info (18258): Fitter Spectra-Q Physical Synthesis operations beginning
Info (18259): Fitter Spectra-Q Physical Synthesis operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Physical Synthesis is 0.00 seconds.
Info (170189): Fitter placement preparation operations beginning
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during Placement is 3.65 seconds.
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X94_Y82 to location X105_Y93
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Routing is 1.21 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:00:44
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (11888): Total time spent on timing analysis during Post-Routing is 0.14 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:00:15
Info (144001): Generated suppressed messages file /home/dalila/SDAccel/routing/LegUp/RoutSg/synthesis/output_files/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 7567 megabytes
    Info: Processing ended: Sat May  9 00:12:33 2020
    Info: Elapsed time: 00:04:02
    Info: Total CPU time (on all processors): 00:11:39
Info (293026): Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Pro Edition
    Info: Processing started: Sat May  9 00:12:36 2020
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database
Info (16734): Loading "final" snapshot for partition "|".
Info (16678): Successfully loaded final database: elapsed time is 00:00:06
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (18289): Started post-fitting delay annotation
Info (18290): Delay annotation completed successfully
Info (332104): Reading SDC File: 'RoutSg.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332158): Clock uncertainty characteristics of the Arria 10 device family are preliminary
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Info (332146): Worst-case setup slack is 0.038
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.038               0.000 clk 
Info (332146): Worst-case hold slack is 0.049
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.049               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.079
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.079               0.000 clk 
Info: Analyzing Slow 900mV 0C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.048              -0.048 clk 
Info (332146): Worst-case hold slack is 0.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.046               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.085
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.085               0.000 clk 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 2.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.043               0.000 clk 
Info (332146): Worst-case hold slack is 0.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.012               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.159               0.000 clk 
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 2.521
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.521               0.000 clk 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.188
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.188               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4132 megabytes
    Info: Processing ended: Sat May  9 00:12:58 2020
    Info: Elapsed time: 00:00:22
    Info: Total CPU time (on all processors): 00:00:29
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 272 warnings
Info (23030): Evaluation of Tcl script /opt/altera_pro/16.0.0/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 272 warnings
    Info: Peak virtual memory: 1082 megabytes
    Info: Processing ended: Sat May  9 00:13:00 2020
    Info: Elapsed time: 00:04:51
    Info: Total CPU time (on all processors): 00:12:59
