{"vcs1":{"timestamp_begin":1739355996.761132877, "rt":0.26, "ut":0.12, "st":0.10}}
{"vcselab":{"timestamp_begin":1739355997.103570820, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1739355997.415132893, "rt":0.15, "ut":0.07, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739355996.532775466}
{"VCS_COMP_START_TIME": 1739355996.532775466}
{"VCS_COMP_END_TIME": 1739355997.638359003}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265552}}
{"vcselab": {"peak_mem": 150348}}
