Quartus II
Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
45
3403
OFF
OFF
OFF
ON
ON
OFF
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
lpm_bustri0
# storage
db|test.(6).cnf
db|test.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_bustri0.v
297812bc921ed0116171166652b2a7c3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
encoder_module
# storage
db|test.(8).cnf
db|test.(8).cnf
# case_insensitive
# source_file
encoder_module.bdf
446991f5b94661615e26993766fc4f
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# macro_sequence

# end
# entity
cntr_t2h
# storage
db|test.(11).cnf
db|test.(11).cnf
# case_insensitive
# source_file
db|cntr_t2h.tdf
d4b5d53d28cef3aa6435ebcaccd83847
7
# used_port {
updown
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# macro_sequence

# end
# entity
lpm_xor0
# storage
db|test.(12).cnf
db|test.(12).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_xor0.v
947655b87e2f733fb78a629745761b27
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
enc_filter
# storage
db|test.(14).cnf
db|test.(14).cnf
# case_insensitive
# source_file
enc_filter.bdf
b3dbc833aaef279b831a7e6a6b27f78
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# macro_sequence

# end
# entity
encoder
# storage
db|test.(5).cnf
db|test.(5).cnf
# case_insensitive
# source_file
encoder.bdf
1efa3edf8d7c139f67ce28ec87fbc5b
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# macro_sequence

# end
# entity
lpm_counter0
# storage
db|test.(15).cnf
db|test.(15).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
lpm_counter0.v
16dcf6af65fc9c26ca74a78392467d34
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# macro_sequence

# end
# entity
cntr_g7h
# storage
db|test.(17).cnf
db|test.(17).cnf
# case_insensitive
# source_file
db|cntr_g7h.tdf
48f290703aacb372b7f73fc03e86630
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
74373b
# storage
db|test.(2).cnf
db|test.(2).cnf
# case_insensitive
# source_file
c:|altera|91sp2|quartus|libraries|others|maxplus2|74373b.bdf
d7cf7a2eb6287c239633702b398a51cd
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
dda_module:inst|74373b:inst2
dda_module:inst|74373b:inst7
dda_module:inst|74373b:inst18
dda_module:inst|74373b:inst20
74373b:inst1
}
# macro_sequence

# end
# entity
74138
# storage
db|test.(4).cnf
db|test.(4).cnf
# case_insensitive
# source_file
c:|altera|91sp2|quartus|libraries|others|maxplus2|74138.bdf
32dc8fd1db23180dae8214abe35379
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
dda_module:inst|74138:inst41
74138:inst10
}
# macro_sequence

# end
# entity
dda_module
# storage
db|test.(3).cnf
db|test.(3).cnf
# case_insensitive
# source_file
dda_module.bdf
8df0a2ff11c0a6a58cdd67261198d5ff
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
dda_module:inst
}
# macro_sequence

# end
# entity
test
# storage
db|test.(1).cnf
db|test.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
test.v
44e8e711766c57b54d9ca9edc78926d4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
Nmax
500
PARAMETER_SIGNED_DEC
USR
Nmax1
498
PARAMETER_SIGNED_DEC
USR
Nmax2
100
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
dda_module:inst|test:inst
dda_module:inst|test:inst4
dda_module:inst|test:inst5
dda_module:inst|test:inst11
}
# macro_sequence

# end
# entity
74244
# storage
db|test.(7).cnf
db|test.(7).cnf
# case_insensitive
# source_file
c:|altera|91sp2|quartus|libraries|others|maxplus2|74244.bdf
df39bb927be3b52e95d545d3ad2ffbe4
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
74244:inst7
}
# macro_sequence

# end
# entity
xuat_xung
# storage
db|test.(0).cnf
db|test.(0).cnf
# case_insensitive
# source_file
xuat_xung.bdf
4395d5fd6b18cc2495b877cb57b2c6e
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
limit_check
# storage
db|test.(9).cnf
db|test.(9).cnf
# case_insensitive
# source_file
limit_check.bdf
f4832be2e1759e7f5b4bff8a3d109f74
26
# internal_option {
BLOCK_DESIGN_NAMING
AUTO
}
# hierarchies {
limit_check:inst5
}
# macro_sequence

# end
# complete
