|test_1
in_clk => clk~0.DATAIN
rst => rst~0.IN10
run => clk~0.OE
in_rom[0] => in_rom_e~21.DATAB
in_rom[1] => in_rom_e~20.DATAB
in_rom[2] => in_rom_e~19.DATAB
in_rom[3] => in_rom_e~18.DATAB
in_rom[4] => in_rom_e~17.DATAB
in_rom[5] => in_rom_e~16.DATAB
in_rom[6] => in_rom_e~15.DATAB
in_rom[7] => in_rom_e~14.DATAB
in_rom[8] => in_rom_e~13.DATAB
in_rom[9] => in_rom_e[9].DATAB
in_rom[10] => in_rom_e[10].DATAB
in_rom[11] => in_rom_e~12.DATAB
in_rom[12] => in_rom_e~11.DATAB
in_rom[13] => in_rom_e~10.DATAB
in_rom[14] => in_rom_e~9.DATAB
in_rom[15] => in_rom_e~8.DATAB
in_rom[16] => in_rom_e~7.DATAB
in_rom[17] => in_rom_e~6.DATAB
in_rom[18] => in_rom_e~5.DATAB
in_rom[19] => in_rom_e~4.DATAB
in_rom[20] => in_rom_e~3.DATAB
in_rom[21] => in_rom_e~2.DATAB
in_rom[22] => in_rom_e~1.DATAB
in_rom[23] => in_rom_e~0.DATAB
keyboard[0] => in_keyboard[0].DATAIN
keyboard[1] => in_keyboard[1].DATAIN
keyboard[2] => in_keyboard[2].DATAIN
keyboard[3] => in_keyboard[3].DATAIN
keyboard[4] => in_keyboard[4].DATAIN
keyboard[5] => in_keyboard[5].DATAIN
keyboard[6] => in_keyboard[6].DATAIN
keyboard[7] => in_keyboard[7].DATAIN
interrupt => interrupt~0.IN1
in_rom_efficient => in_rom_e~21.OUTPUTSELECT
in_rom_efficient => in_rom_e~20.OUTPUTSELECT
in_rom_efficient => in_rom_e~19.OUTPUTSELECT
in_rom_efficient => in_rom_e~18.OUTPUTSELECT
in_rom_efficient => in_rom_e~17.OUTPUTSELECT
in_rom_efficient => in_rom_e~16.OUTPUTSELECT
in_rom_efficient => in_rom_e~15.OUTPUTSELECT
in_rom_efficient => in_rom_e~14.OUTPUTSELECT
in_rom_efficient => in_rom_e~13.OUTPUTSELECT
in_rom_efficient => in_rom_e[9].OUTPUTSELECT
in_rom_efficient => in_rom_e[10].OUTPUTSELECT
in_rom_efficient => in_rom_e~12.OUTPUTSELECT
in_rom_efficient => in_rom_e~11.OUTPUTSELECT
in_rom_efficient => in_rom_e~10.OUTPUTSELECT
in_rom_efficient => in_rom_e~9.OUTPUTSELECT
in_rom_efficient => in_rom_e~8.OUTPUTSELECT
in_rom_efficient => in_rom_e~7.OUTPUTSELECT
in_rom_efficient => in_rom_e~6.OUTPUTSELECT
in_rom_efficient => in_rom_e~5.OUTPUTSELECT
in_rom_efficient => in_rom_e~4.OUTPUTSELECT
in_rom_efficient => in_rom_e~3.OUTPUTSELECT
in_rom_efficient => in_rom_e~2.OUTPUTSELECT
in_rom_efficient => in_rom_e~1.OUTPUTSELECT
in_rom_efficient => in_rom_e~0.OUTPUTSELECT
addr_rom[0] <= w_uPC:upc.out
addr_rom[1] <= w_uPC:upc.out
addr_rom[2] <= w_uPC:upc.out
addr_rom[3] <= w_uPC:upc.out
addr_rom[4] <= w_uPC:upc.out
addr_rom[5] <= w_uPC:upc.out
addr_rom[6] <= w_uPC:upc.out
addr_rom[7] <= w_uPC:upc.out
out_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
wupc <= <GND>
led[0] <= reg_sta[0].DB_MAX_OUTPUT_PORT_TYPE
led[1] <= reg_sta[1].DB_MAX_OUTPUT_PORT_TYPE
led[2] <= reg_sta[2].DB_MAX_OUTPUT_PORT_TYPE
led[3] <= reg_sta[3].DB_MAX_OUTPUT_PORT_TYPE
led[4] <= reg_sta[4].DB_MAX_OUTPUT_PORT_TYPE
led[5] <= reg_sta[5].DB_MAX_OUTPUT_PORT_TYPE
led[6] <= reg_sta[6].DB_MAX_OUTPUT_PORT_TYPE
led[7] <= reg_sta[7].DB_MAX_OUTPUT_PORT_TYPE
led[8] <= addr_frompc[0].DB_MAX_OUTPUT_PORT_TYPE
led[9] <= addr_frompc[1].DB_MAX_OUTPUT_PORT_TYPE
led[10] <= addr_frompc[2].DB_MAX_OUTPUT_PORT_TYPE
led[11] <= addr_frompc[3].DB_MAX_OUTPUT_PORT_TYPE
led[12] <= addr_frompc[4].DB_MAX_OUTPUT_PORT_TYPE
led[13] <= addr_frompc[5].DB_MAX_OUTPUT_PORT_TYPE
led[14] <= addr_frompc[6].DB_MAX_OUTPUT_PORT_TYPE
led[15] <= addr_frompc[7].DB_MAX_OUTPUT_PORT_TYPE
led[16] <= led_reg[0].DB_MAX_OUTPUT_PORT_TYPE
led[17] <= led_reg[1].DB_MAX_OUTPUT_PORT_TYPE
led[18] <= led_reg[2].DB_MAX_OUTPUT_PORT_TYPE
led[19] <= led_reg[3].DB_MAX_OUTPUT_PORT_TYPE
led[20] <= led_reg[4].DB_MAX_OUTPUT_PORT_TYPE
led[21] <= led_reg[5].DB_MAX_OUTPUT_PORT_TYPE
led[22] <= led_reg[6].DB_MAX_OUTPUT_PORT_TYPE
led[23] <= led_reg[7].DB_MAX_OUTPUT_PORT_TYPE
led[24] <= w_uPC:upc.out
led[25] <= w_uPC:upc.out
led[26] <= w_uPC:upc.out
led[27] <= w_uPC:upc.out
led[28] <= w_uPC:upc.out
led[29] <= w_uPC:upc.out
led[30] <= w_uPC:upc.out
led[31] <= w_uPC:upc.out
led[32] <= registerformdr:reg_mdr.aa
led[33] <= registerformdr:reg_mdr.aa
led[34] <= registerformdr:reg_mdr.aa
led[35] <= registerformdr:reg_mdr.aa
led[36] <= registerformdr:reg_mdr.aa
led[37] <= registerformdr:reg_mdr.aa
led[38] <= registerformdr:reg_mdr.aa
led[39] <= registerformdr:reg_mdr.aa
dataram[0] <= registerformdr:reg_mdr.ioram
dataram[1] <= registerformdr:reg_mdr.ioram
dataram[2] <= registerformdr:reg_mdr.ioram
dataram[3] <= registerformdr:reg_mdr.ioram
dataram[4] <= registerformdr:reg_mdr.ioram
dataram[5] <= registerformdr:reg_mdr.ioram
dataram[6] <= registerformdr:reg_mdr.ioram
dataram[7] <= registerformdr:reg_mdr.ioram
addr_ram[0] <= addrforram:addrforram.addr_ram
addr_ram[1] <= addrforram:addrforram.addr_ram
addr_ram[2] <= addrforram:addrforram.addr_ram
addr_ram[3] <= addrforram:addrforram.addr_ram
addr_ram[4] <= addrforram:addrforram.addr_ram
addr_ram[5] <= addrforram:addrforram.addr_ram
addr_ram[6] <= addrforram:addrforram.addr_ram
addr_ram[7] <= addrforram:addrforram.addr_ram
wram <= in_rom_e[4].DB_MAX_OUTPUT_PORT_TYPE
rram <= in_rom_e[3].DB_MAX_OUTPUT_PORT_TYPE


|test_1|wrcontroller:wrcontroller
reg_ch_l[0] => reg_ch_l[0]~2.IN2
reg_ch_l[1] => reg_ch_l[1]~1.IN2
reg_ch_l[2] => reg_ch_l[2]~0.IN2
reg_ch_h[0] => reg_ch_h[0]~2.IN2
reg_ch_h[1] => reg_ch_h[1]~1.IN2
reg_ch_h[2] => reg_ch_h[2]~0.IN2
l_wr[0] => l_wr[0]~1.IN1
l_wr[1] => l_wr[1]~0.IN1
h_wr[0] => h_wr[0]~1.IN1
h_wr[1] => h_wr[1]~0.IN1
next[0] => ~NO_FANOUT~
next[1] => ~NO_FANOUT~
next[2] => ~NO_FANOUT~
reg_ch_w[0] <= reg_ch_w~0.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_w[1] <= reg_ch_w~1.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_w[2] <= reg_ch_w~2.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_w[3] <= reg_ch_w~3.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_w[4] <= reg_ch_w~4.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_w[5] <= reg_ch_w~5.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_w[6] <= reg_ch_w~6.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_w[7] <= reg_ch_w~7.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_r[0] <= reg_ch_r~0.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_r[1] <= reg_ch_r~1.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_r[2] <= reg_ch_r~2.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_r[3] <= reg_ch_r~3.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_r[4] <= reg_ch_r~4.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_r[5] <= reg_ch_r~5.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_r[6] <= reg_ch_r~6.DB_MAX_OUTPUT_PORT_TYPE
reg_ch_r[7] <= reg_ch_r~7.DB_MAX_OUTPUT_PORT_TYPE


|test_1|wrcontroller:wrcontroller|decode:decode_l_r
in[0] => Decoder0.IN2
in[1] => Decoder0.IN1
in[2] => Decoder0.IN0
open => out~7.OUTPUTSELECT
open => out~6.OUTPUTSELECT
open => out~5.OUTPUTSELECT
open => out~4.OUTPUTSELECT
open => out~3.OUTPUTSELECT
open => out~2.OUTPUTSELECT
open => out~1.OUTPUTSELECT
open => out~0.OUTPUTSELECT
out[0] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|test_1|wrcontroller:wrcontroller|decode:decode_l_w
in[0] => Decoder0.IN2
in[1] => Decoder0.IN1
in[2] => Decoder0.IN0
open => out~7.OUTPUTSELECT
open => out~6.OUTPUTSELECT
open => out~5.OUTPUTSELECT
open => out~4.OUTPUTSELECT
open => out~3.OUTPUTSELECT
open => out~2.OUTPUTSELECT
open => out~1.OUTPUTSELECT
open => out~0.OUTPUTSELECT
out[0] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|test_1|wrcontroller:wrcontroller|decode:decode_2_r
in[0] => Decoder0.IN2
in[1] => Decoder0.IN1
in[2] => Decoder0.IN0
open => out~7.OUTPUTSELECT
open => out~6.OUTPUTSELECT
open => out~5.OUTPUTSELECT
open => out~4.OUTPUTSELECT
open => out~3.OUTPUTSELECT
open => out~2.OUTPUTSELECT
open => out~1.OUTPUTSELECT
open => out~0.OUTPUTSELECT
out[0] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|test_1|wrcontroller:wrcontroller|decode:decode_2_w
in[0] => Decoder0.IN2
in[1] => Decoder0.IN1
in[2] => Decoder0.IN0
open => out~7.OUTPUTSELECT
open => out~6.OUTPUTSELECT
open => out~5.OUTPUTSELECT
open => out~4.OUTPUTSELECT
open => out~3.OUTPUTSELECT
open => out~2.OUTPUTSELECT
open => out~1.OUTPUTSELECT
open => out~0.OUTPUTSELECT
out[0] <= out~7.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out~6.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out~5.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out~4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out~3.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out~2.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out~1.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out~0.DB_MAX_OUTPUT_PORT_TYPE


|test_1|addrforram:addrforram
addr_frommar[0] => addr_ram~7.DATAB
addr_frommar[1] => addr_ram~6.DATAB
addr_frommar[2] => addr_ram~5.DATAB
addr_frommar[3] => addr_ram~4.DATAB
addr_frommar[4] => addr_ram~3.DATAB
addr_frommar[5] => addr_ram~2.DATAB
addr_frommar[6] => addr_ram~1.DATAB
addr_frommar[7] => addr_ram~0.DATAB
addr_frompc[0] => addr_ram~7.DATAA
addr_frompc[1] => addr_ram~6.DATAA
addr_frompc[2] => addr_ram~5.DATAA
addr_frompc[3] => addr_ram~4.DATAA
addr_frompc[4] => addr_ram~3.DATAA
addr_frompc[5] => addr_ram~2.DATAA
addr_frompc[6] => addr_ram~1.DATAA
addr_frompc[7] => addr_ram~0.DATAA
in_rom_e => addr_ram~7.OUTPUTSELECT
in_rom_e => addr_ram~6.OUTPUTSELECT
in_rom_e => addr_ram~5.OUTPUTSELECT
in_rom_e => addr_ram~4.OUTPUTSELECT
in_rom_e => addr_ram~3.OUTPUTSELECT
in_rom_e => addr_ram~2.OUTPUTSELECT
in_rom_e => addr_ram~1.OUTPUTSELECT
in_rom_e => addr_ram~0.OUTPUTSELECT
addr_ram[0] <= addr_ram~7.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[1] <= addr_ram~6.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[2] <= addr_ram~5.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[3] <= addr_ram~4.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[4] <= addr_ram~3.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[5] <= addr_ram~2.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[6] <= addr_ram~1.DB_MAX_OUTPUT_PORT_TYPE
addr_ram[7] <= addr_ram~0.DB_MAX_OUTPUT_PORT_TYPE


|test_1|w_uPC:upc
clk => value[7].CLK
clk => value[6].CLK
clk => value[5].CLK
clk => value[4].CLK
clk => value[3].CLK
clk => value[2].CLK
clk => value[1].CLK
clk => value[0].CLK
rst => value~7.OUTPUTSELECT
rst => value~6.OUTPUTSELECT
rst => value~5.OUTPUTSELECT
rst => value~4.OUTPUTSELECT
rst => value~3.OUTPUTSELECT
rst => value~2.OUTPUTSELECT
rst => value~1.OUTPUTSELECT
rst => value~0.OUTPUTSELECT
ld => Mux7.IN3
ld => Mux6.IN3
ld => Mux5.IN3
ld => Mux4.IN4
ld => Mux3.IN4
ld => Mux2.IN4
ld => Mux1.IN4
ld => Mux0.IN4
op[0] => Mux7.IN5
op[0] => Mux6.IN5
op[0] => Mux5.IN5
op[0] => Mux4.IN6
op[0] => Mux3.IN6
op[0] => Mux2.IN6
op[0] => Mux1.IN6
op[0] => Mux0.IN6
op[1] => Mux7.IN4
op[1] => Mux6.IN4
op[1] => Mux5.IN4
op[1] => Mux4.IN5
op[1] => Mux3.IN5
op[1] => Mux2.IN5
op[1] => Mux1.IN5
op[1] => Mux0.IN5
reg_sta[0] => ~NO_FANOUT~
reg_sta[1] => ~NO_FANOUT~
reg_sta[2] => Mux7.IN2
reg_sta[2] => Mux6.IN2
reg_sta[3] => ~NO_FANOUT~
reg_sta[4] => ~NO_FANOUT~
reg_sta[5] => ~NO_FANOUT~
reg_sta[6] => ~NO_FANOUT~
reg_sta[7] => ~NO_FANOUT~
interrupt => Mux7.IN6
interrupt => Mux6.IN6
interrupt => Mux5.IN6
in_upc[0] => Mux7.IN7
in_upc[1] => Mux6.IN7
in_upc[2] => Mux5.IN7
in_upc[3] => Mux4.IN7
in_upc[4] => Mux3.IN7
in_upc[5] => Mux2.IN7
in_upc[6] => Mux1.IN7
in_upc[7] => Mux0.IN7
in_pc[0] => in_pc[0]~7.IN1
in_pc[1] => in_pc[1]~6.IN1
in_pc[2] => in_pc[2]~5.IN1
in_pc[3] => in_pc[3]~4.IN1
in_pc[4] => in_pc[4]~3.IN1
in_pc[5] => in_pc[5]~2.IN1
in_pc[6] => in_pc[6]~1.IN1
in_pc[7] => in_pc[7]~0.IN1
out[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
out[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
out[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|test_1|w_uPC:upc|decode_7:decode
in[0] => Mux8.IN263
in[0] => Mux7.IN263
in[0] => Mux6.IN263
in[0] => Mux5.IN263
in[0] => Mux4.IN263
in[0] => Mux3.IN263
in[0] => Mux2.IN263
in[0] => Mux1.IN263
in[0] => Mux0.IN263
in[1] => Mux8.IN262
in[1] => Mux7.IN262
in[1] => Mux6.IN262
in[1] => Mux5.IN262
in[1] => Mux4.IN262
in[1] => Mux3.IN262
in[1] => Mux2.IN262
in[1] => Mux1.IN262
in[1] => Mux0.IN262
in[2] => Mux8.IN261
in[2] => Mux7.IN261
in[2] => Mux6.IN261
in[2] => Mux5.IN261
in[2] => Mux4.IN261
in[2] => Mux3.IN261
in[2] => Mux2.IN261
in[2] => Mux1.IN261
in[2] => Mux0.IN261
in[3] => Mux8.IN260
in[3] => Mux7.IN260
in[3] => Mux6.IN260
in[3] => Mux5.IN260
in[3] => Mux4.IN260
in[3] => Mux3.IN260
in[3] => Mux2.IN260
in[3] => Mux1.IN260
in[3] => Mux0.IN260
in[4] => Mux8.IN259
in[4] => Mux7.IN259
in[4] => Mux6.IN259
in[4] => Mux5.IN259
in[4] => Mux4.IN259
in[4] => Mux3.IN259
in[4] => Mux2.IN259
in[4] => Mux1.IN259
in[4] => Mux0.IN259
in[5] => Mux8.IN258
in[5] => Mux7.IN258
in[5] => Mux6.IN258
in[5] => Mux5.IN258
in[5] => Mux4.IN258
in[5] => Mux3.IN258
in[5] => Mux2.IN258
in[5] => Mux1.IN258
in[5] => Mux0.IN258
in[6] => Mux8.IN257
in[6] => Mux7.IN257
in[6] => Mux6.IN257
in[6] => Mux5.IN257
in[6] => Mux4.IN257
in[6] => Mux3.IN257
in[6] => Mux2.IN257
in[6] => Mux1.IN257
in[6] => Mux0.IN257
in[7] => Mux8.IN256
in[7] => Mux7.IN256
in[7] => Mux6.IN256
in[7] => Mux5.IN256
in[7] => Mux4.IN256
in[7] => Mux3.IN256
in[7] => Mux2.IN256
in[7] => Mux1.IN256
in[7] => Mux0.IN256
out[0] <= out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|test_1|register:reg_add
clk => mem[7].CLK
clk => mem[6].CLK
clk => mem[5].CLK
clk => mem[4].CLK
clk => mem[3].CLK
clk => mem[2].CLK
clk => mem[1].CLK
clk => mem[0].CLK
in[0] => mem~7.DATAB
in[1] => mem~6.DATAB
in[2] => mem~5.DATAB
in[3] => mem~4.DATAB
in[4] => mem~3.DATAB
in[5] => mem~2.DATAB
in[6] => mem~1.DATAB
in[7] => mem~0.DATAB
out[0] <= out[0]~0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~7.DB_MAX_OUTPUT_PORT_TYPE
out_allow => out[7]~7.OE
out_allow => out[6]~6.OE
out_allow => out[5]~5.OE
out_allow => out[4]~4.OE
out_allow => out[3]~3.OE
out_allow => out[2]~2.OE
out_allow => out[1]~1.OE
out_allow => out[0]~0.OE
in_allow => mem~7.OUTPUTSELECT
in_allow => mem~6.OUTPUTSELECT
in_allow => mem~5.OUTPUTSELECT
in_allow => mem~4.OUTPUTSELECT
in_allow => mem~3.OUTPUTSELECT
in_allow => mem~2.OUTPUTSELECT
in_allow => mem~1.OUTPUTSELECT
in_allow => mem~0.OUTPUTSELECT
rst => mem~15.OUTPUTSELECT
rst => mem~14.OUTPUTSELECT
rst => mem~13.OUTPUTSELECT
rst => mem~12.OUTPUTSELECT
rst => mem~11.OUTPUTSELECT
rst => mem~10.OUTPUTSELECT
rst => mem~9.OUTPUTSELECT
rst => mem~8.OUTPUTSELECT


|test_1|register:reg_ans
clk => mem[7].CLK
clk => mem[6].CLK
clk => mem[5].CLK
clk => mem[4].CLK
clk => mem[3].CLK
clk => mem[2].CLK
clk => mem[1].CLK
clk => mem[0].CLK
in[0] => mem~7.DATAB
in[1] => mem~6.DATAB
in[2] => mem~5.DATAB
in[3] => mem~4.DATAB
in[4] => mem~3.DATAB
in[5] => mem~2.DATAB
in[6] => mem~1.DATAB
in[7] => mem~0.DATAB
out[0] <= out[0]~0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~7.DB_MAX_OUTPUT_PORT_TYPE
out_allow => out[7]~7.OE
out_allow => out[6]~6.OE
out_allow => out[5]~5.OE
out_allow => out[4]~4.OE
out_allow => out[3]~3.OE
out_allow => out[2]~2.OE
out_allow => out[1]~1.OE
out_allow => out[0]~0.OE
in_allow => mem~7.OUTPUTSELECT
in_allow => mem~6.OUTPUTSELECT
in_allow => mem~5.OUTPUTSELECT
in_allow => mem~4.OUTPUTSELECT
in_allow => mem~3.OUTPUTSELECT
in_allow => mem~2.OUTPUTSELECT
in_allow => mem~1.OUTPUTSELECT
in_allow => mem~0.OUTPUTSELECT
rst => mem~15.OUTPUTSELECT
rst => mem~14.OUTPUTSELECT
rst => mem~13.OUTPUTSELECT
rst => mem~12.OUTPUTSELECT
rst => mem~11.OUTPUTSELECT
rst => mem~10.OUTPUTSELECT
rst => mem~9.OUTPUTSELECT
rst => mem~8.OUTPUTSELECT


|test_1|registerformdr:reg_mdr
clk => mem[7].CLK
clk => mem[6].CLK
clk => mem[5].CLK
clk => mem[4].CLK
clk => mem[3].CLK
clk => mem[2].CLK
clk => mem[1].CLK
clk => mem[0].CLK
in[0] => mem~15.DATAB
in[1] => mem~14.DATAB
in[2] => mem~13.DATAB
in[3] => mem~12.DATAB
in[4] => mem~11.DATAB
in[5] => mem~10.DATAB
in[6] => mem~9.DATAB
in[7] => mem~8.DATAB
out[0] <= out[0]~0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~7.DB_MAX_OUTPUT_PORT_TYPE
out_allow => out[7]~7.OE
out_allow => out[6]~6.OE
out_allow => out[5]~5.OE
out_allow => out[4]~4.OE
out_allow => out[3]~3.OE
out_allow => out[2]~2.OE
out_allow => out[1]~1.OE
out_allow => out[0]~0.OE
in_allow => mem~15.OUTPUTSELECT
in_allow => mem~14.OUTPUTSELECT
in_allow => mem~13.OUTPUTSELECT
in_allow => mem~12.OUTPUTSELECT
in_allow => mem~11.OUTPUTSELECT
in_allow => mem~10.OUTPUTSELECT
in_allow => mem~9.OUTPUTSELECT
in_allow => mem~8.OUTPUTSELECT
rst => mem~23.OUTPUTSELECT
rst => mem~22.OUTPUTSELECT
rst => mem~21.OUTPUTSELECT
rst => mem~20.OUTPUTSELECT
rst => mem~19.OUTPUTSELECT
rst => mem~18.OUTPUTSELECT
rst => mem~17.OUTPUTSELECT
rst => mem~16.OUTPUTSELECT
ioram[0] <= ioram[0]~0
ioram[1] <= ioram[1]~1
ioram[2] <= ioram[2]~2
ioram[3] <= ioram[3]~3
ioram[4] <= ioram[4]~4
ioram[5] <= ioram[5]~5
ioram[6] <= ioram[6]~6
ioram[7] <= ioram[7]~7
rwforram[0] => mem~7.OUTPUTSELECT
rwforram[0] => mem~6.OUTPUTSELECT
rwforram[0] => mem~5.OUTPUTSELECT
rwforram[0] => mem~4.OUTPUTSELECT
rwforram[0] => mem~3.OUTPUTSELECT
rwforram[0] => mem~2.OUTPUTSELECT
rwforram[0] => mem~1.OUTPUTSELECT
rwforram[0] => mem~0.OUTPUTSELECT
rwforram[1] => ioram[7]~7.OE
rwforram[1] => ioram[6]~6.OE
rwforram[1] => ioram[5]~5.OE
rwforram[1] => ioram[4]~4.OE
rwforram[1] => ioram[3]~3.OE
rwforram[1] => ioram[2]~2.OE
rwforram[1] => ioram[1]~1.OE
rwforram[1] => ioram[0]~0.OE
aa[0] <= mem[0].DB_MAX_OUTPUT_PORT_TYPE
aa[1] <= mem[1].DB_MAX_OUTPUT_PORT_TYPE
aa[2] <= mem[2].DB_MAX_OUTPUT_PORT_TYPE
aa[3] <= mem[3].DB_MAX_OUTPUT_PORT_TYPE
aa[4] <= mem[4].DB_MAX_OUTPUT_PORT_TYPE
aa[5] <= mem[5].DB_MAX_OUTPUT_PORT_TYPE
aa[6] <= mem[6].DB_MAX_OUTPUT_PORT_TYPE
aa[7] <= mem[7].DB_MAX_OUTPUT_PORT_TYPE


|test_1|registerforoutput:reg_mar
clk => mem[7].CLK
clk => mem[6].CLK
clk => mem[5].CLK
clk => mem[4].CLK
clk => mem[3].CLK
clk => mem[2].CLK
clk => mem[1].CLK
clk => mem[0].CLK
in[0] => mem~7.DATAB
in[1] => mem~6.DATAB
in[2] => mem~5.DATAB
in[3] => mem~4.DATAB
in[4] => mem~3.DATAB
in[5] => mem~2.DATAB
in[6] => mem~1.DATAB
in[7] => mem~0.DATAB
inc => mem~23.OUTPUTSELECT
inc => mem~22.OUTPUTSELECT
inc => mem~21.OUTPUTSELECT
inc => mem~20.OUTPUTSELECT
inc => mem~19.OUTPUTSELECT
inc => mem~18.OUTPUTSELECT
inc => mem~17.OUTPUTSELECT
inc => mem~16.OUTPUTSELECT
out[0] <= out[0]~0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~7.DB_MAX_OUTPUT_PORT_TYPE
out_allow => out[7]~7.OE
out_allow => out[6]~6.OE
out_allow => out[5]~5.OE
out_allow => out[4]~4.OE
out_allow => out[3]~3.OE
out_allow => out[2]~2.OE
out_allow => out[1]~1.OE
out_allow => out[0]~0.OE
in_allow => mem~7.OUTPUTSELECT
in_allow => mem~6.OUTPUTSELECT
in_allow => mem~5.OUTPUTSELECT
in_allow => mem~4.OUTPUTSELECT
in_allow => mem~3.OUTPUTSELECT
in_allow => mem~2.OUTPUTSELECT
in_allow => mem~1.OUTPUTSELECT
in_allow => mem~0.OUTPUTSELECT
rst => mem~15.OUTPUTSELECT
rst => mem~14.OUTPUTSELECT
rst => mem~13.OUTPUTSELECT
rst => mem~12.OUTPUTSELECT
rst => mem~11.OUTPUTSELECT
rst => mem~10.OUTPUTSELECT
rst => mem~9.OUTPUTSELECT
rst => mem~8.OUTPUTSELECT
out_direct[0] <= mem[0].DB_MAX_OUTPUT_PORT_TYPE
out_direct[1] <= mem[1].DB_MAX_OUTPUT_PORT_TYPE
out_direct[2] <= mem[2].DB_MAX_OUTPUT_PORT_TYPE
out_direct[3] <= mem[3].DB_MAX_OUTPUT_PORT_TYPE
out_direct[4] <= mem[4].DB_MAX_OUTPUT_PORT_TYPE
out_direct[5] <= mem[5].DB_MAX_OUTPUT_PORT_TYPE
out_direct[6] <= mem[6].DB_MAX_OUTPUT_PORT_TYPE
out_direct[7] <= mem[7].DB_MAX_OUTPUT_PORT_TYPE


|test_1|registerforoutput:reg_pc
clk => mem[7].CLK
clk => mem[6].CLK
clk => mem[5].CLK
clk => mem[4].CLK
clk => mem[3].CLK
clk => mem[2].CLK
clk => mem[1].CLK
clk => mem[0].CLK
in[0] => mem~7.DATAB
in[1] => mem~6.DATAB
in[2] => mem~5.DATAB
in[3] => mem~4.DATAB
in[4] => mem~3.DATAB
in[5] => mem~2.DATAB
in[6] => mem~1.DATAB
in[7] => mem~0.DATAB
inc => mem~23.OUTPUTSELECT
inc => mem~22.OUTPUTSELECT
inc => mem~21.OUTPUTSELECT
inc => mem~20.OUTPUTSELECT
inc => mem~19.OUTPUTSELECT
inc => mem~18.OUTPUTSELECT
inc => mem~17.OUTPUTSELECT
inc => mem~16.OUTPUTSELECT
out[0] <= out[0]~0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~7.DB_MAX_OUTPUT_PORT_TYPE
out_allow => out[7]~7.OE
out_allow => out[6]~6.OE
out_allow => out[5]~5.OE
out_allow => out[4]~4.OE
out_allow => out[3]~3.OE
out_allow => out[2]~2.OE
out_allow => out[1]~1.OE
out_allow => out[0]~0.OE
in_allow => mem~7.OUTPUTSELECT
in_allow => mem~6.OUTPUTSELECT
in_allow => mem~5.OUTPUTSELECT
in_allow => mem~4.OUTPUTSELECT
in_allow => mem~3.OUTPUTSELECT
in_allow => mem~2.OUTPUTSELECT
in_allow => mem~1.OUTPUTSELECT
in_allow => mem~0.OUTPUTSELECT
rst => mem~15.OUTPUTSELECT
rst => mem~14.OUTPUTSELECT
rst => mem~13.OUTPUTSELECT
rst => mem~12.OUTPUTSELECT
rst => mem~11.OUTPUTSELECT
rst => mem~10.OUTPUTSELECT
rst => mem~9.OUTPUTSELECT
rst => mem~8.OUTPUTSELECT
out_direct[0] <= mem[0].DB_MAX_OUTPUT_PORT_TYPE
out_direct[1] <= mem[1].DB_MAX_OUTPUT_PORT_TYPE
out_direct[2] <= mem[2].DB_MAX_OUTPUT_PORT_TYPE
out_direct[3] <= mem[3].DB_MAX_OUTPUT_PORT_TYPE
out_direct[4] <= mem[4].DB_MAX_OUTPUT_PORT_TYPE
out_direct[5] <= mem[5].DB_MAX_OUTPUT_PORT_TYPE
out_direct[6] <= mem[6].DB_MAX_OUTPUT_PORT_TYPE
out_direct[7] <= mem[7].DB_MAX_OUTPUT_PORT_TYPE


|test_1|registerforoutput:reg_ir
clk => mem[7].CLK
clk => mem[6].CLK
clk => mem[5].CLK
clk => mem[4].CLK
clk => mem[3].CLK
clk => mem[2].CLK
clk => mem[1].CLK
clk => mem[0].CLK
in[0] => mem~7.DATAB
in[1] => mem~6.DATAB
in[2] => mem~5.DATAB
in[3] => mem~4.DATAB
in[4] => mem~3.DATAB
in[5] => mem~2.DATAB
in[6] => mem~1.DATAB
in[7] => mem~0.DATAB
inc => mem~23.OUTPUTSELECT
inc => mem~22.OUTPUTSELECT
inc => mem~21.OUTPUTSELECT
inc => mem~20.OUTPUTSELECT
inc => mem~19.OUTPUTSELECT
inc => mem~18.OUTPUTSELECT
inc => mem~17.OUTPUTSELECT
inc => mem~16.OUTPUTSELECT
out[0] <= out[0]~0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~7.DB_MAX_OUTPUT_PORT_TYPE
out_allow => out[7]~7.OE
out_allow => out[6]~6.OE
out_allow => out[5]~5.OE
out_allow => out[4]~4.OE
out_allow => out[3]~3.OE
out_allow => out[2]~2.OE
out_allow => out[1]~1.OE
out_allow => out[0]~0.OE
in_allow => mem~7.OUTPUTSELECT
in_allow => mem~6.OUTPUTSELECT
in_allow => mem~5.OUTPUTSELECT
in_allow => mem~4.OUTPUTSELECT
in_allow => mem~3.OUTPUTSELECT
in_allow => mem~2.OUTPUTSELECT
in_allow => mem~1.OUTPUTSELECT
in_allow => mem~0.OUTPUTSELECT
rst => mem~15.OUTPUTSELECT
rst => mem~14.OUTPUTSELECT
rst => mem~13.OUTPUTSELECT
rst => mem~12.OUTPUTSELECT
rst => mem~11.OUTPUTSELECT
rst => mem~10.OUTPUTSELECT
rst => mem~9.OUTPUTSELECT
rst => mem~8.OUTPUTSELECT
out_direct[0] <= mem[0].DB_MAX_OUTPUT_PORT_TYPE
out_direct[1] <= mem[1].DB_MAX_OUTPUT_PORT_TYPE
out_direct[2] <= mem[2].DB_MAX_OUTPUT_PORT_TYPE
out_direct[3] <= mem[3].DB_MAX_OUTPUT_PORT_TYPE
out_direct[4] <= mem[4].DB_MAX_OUTPUT_PORT_TYPE
out_direct[5] <= mem[5].DB_MAX_OUTPUT_PORT_TYPE
out_direct[6] <= mem[6].DB_MAX_OUTPUT_PORT_TYPE
out_direct[7] <= mem[7].DB_MAX_OUTPUT_PORT_TYPE


|test_1|register:reg_r0
clk => mem[7].CLK
clk => mem[6].CLK
clk => mem[5].CLK
clk => mem[4].CLK
clk => mem[3].CLK
clk => mem[2].CLK
clk => mem[1].CLK
clk => mem[0].CLK
in[0] => mem~7.DATAB
in[1] => mem~6.DATAB
in[2] => mem~5.DATAB
in[3] => mem~4.DATAB
in[4] => mem~3.DATAB
in[5] => mem~2.DATAB
in[6] => mem~1.DATAB
in[7] => mem~0.DATAB
out[0] <= out[0]~0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~7.DB_MAX_OUTPUT_PORT_TYPE
out_allow => out[7]~7.OE
out_allow => out[6]~6.OE
out_allow => out[5]~5.OE
out_allow => out[4]~4.OE
out_allow => out[3]~3.OE
out_allow => out[2]~2.OE
out_allow => out[1]~1.OE
out_allow => out[0]~0.OE
in_allow => mem~7.OUTPUTSELECT
in_allow => mem~6.OUTPUTSELECT
in_allow => mem~5.OUTPUTSELECT
in_allow => mem~4.OUTPUTSELECT
in_allow => mem~3.OUTPUTSELECT
in_allow => mem~2.OUTPUTSELECT
in_allow => mem~1.OUTPUTSELECT
in_allow => mem~0.OUTPUTSELECT
rst => mem~15.OUTPUTSELECT
rst => mem~14.OUTPUTSELECT
rst => mem~13.OUTPUTSELECT
rst => mem~12.OUTPUTSELECT
rst => mem~11.OUTPUTSELECT
rst => mem~10.OUTPUTSELECT
rst => mem~9.OUTPUTSELECT
rst => mem~8.OUTPUTSELECT


|test_1|register:reg_r1
clk => mem[7].CLK
clk => mem[6].CLK
clk => mem[5].CLK
clk => mem[4].CLK
clk => mem[3].CLK
clk => mem[2].CLK
clk => mem[1].CLK
clk => mem[0].CLK
in[0] => mem~7.DATAB
in[1] => mem~6.DATAB
in[2] => mem~5.DATAB
in[3] => mem~4.DATAB
in[4] => mem~3.DATAB
in[5] => mem~2.DATAB
in[6] => mem~1.DATAB
in[7] => mem~0.DATAB
out[0] <= out[0]~0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~6.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~7.DB_MAX_OUTPUT_PORT_TYPE
out_allow => out[7]~7.OE
out_allow => out[6]~6.OE
out_allow => out[5]~5.OE
out_allow => out[4]~4.OE
out_allow => out[3]~3.OE
out_allow => out[2]~2.OE
out_allow => out[1]~1.OE
out_allow => out[0]~0.OE
in_allow => mem~7.OUTPUTSELECT
in_allow => mem~6.OUTPUTSELECT
in_allow => mem~5.OUTPUTSELECT
in_allow => mem~4.OUTPUTSELECT
in_allow => mem~3.OUTPUTSELECT
in_allow => mem~2.OUTPUTSELECT
in_allow => mem~1.OUTPUTSELECT
in_allow => mem~0.OUTPUTSELECT
rst => mem~15.OUTPUTSELECT
rst => mem~14.OUTPUTSELECT
rst => mem~13.OUTPUTSELECT
rst => mem~12.OUTPUTSELECT
rst => mem~11.OUTPUTSELECT
rst => mem~10.OUTPUTSELECT
rst => mem~9.OUTPUTSELECT
rst => mem~8.OUTPUTSELECT


|test_1|w_alu:alu
clk => ~NO_FANOUT~
rst => Mux24.IN0
rst => Mux24.IN1
rst => Mux24.IN2
rst => Mux24.IN3
rst => Mux24.IN4
rst => Mux24.IN5
rst => mem[4]~7.DATAA
rst => mem[4]~5.IN0
rst => Mux23.IN0
rst => Mux23.IN1
rst => Mux23.IN2
rst => Mux23.IN3
rst => Mux23.IN4
rst => Mux23.IN5
rst => mem[3]~4.DATAA
rst => mem[3]~2.IN0
rst => Mux21.IN7
rst => mem[0]~1.DATAA
rst => Mux19.IN2
rst => Mux19.IN3
op[0] => Mux24.IN10
op[0] => Mux10.IN10
op[0] => Mux23.IN10
op[0] => Mux22.IN10
op[0] => Mux21.IN10
op[0] => Mux20.IN10
op[0] => Mux17.IN10
op[0] => Mux16.IN10
op[0] => Mux15.IN10
op[0] => Mux14.IN10
op[0] => Mux13.IN10
op[0] => Mux12.IN10
op[0] => Mux0.IN10
op[0] => Mux1.IN10
op[0] => Mux11.IN10
op[0] => Decoder1.IN2
op[1] => Mux24.IN9
op[1] => Mux10.IN9
op[1] => Mux23.IN9
op[1] => Mux22.IN9
op[1] => Mux21.IN9
op[1] => Mux20.IN9
op[1] => Mux17.IN9
op[1] => Mux16.IN9
op[1] => Mux15.IN9
op[1] => Mux14.IN9
op[1] => Mux13.IN9
op[1] => Mux12.IN9
op[1] => Mux0.IN9
op[1] => Mux1.IN9
op[1] => Mux11.IN9
op[1] => Decoder1.IN1
op[2] => Mux24.IN8
op[2] => Mux10.IN8
op[2] => Mux23.IN8
op[2] => Mux22.IN8
op[2] => Mux21.IN8
op[2] => Mux20.IN8
op[2] => Mux17.IN8
op[2] => Mux16.IN8
op[2] => Mux15.IN8
op[2] => Mux14.IN8
op[2] => Mux13.IN8
op[2] => Mux12.IN8
op[2] => Mux0.IN8
op[2] => Mux1.IN8
op[2] => Mux11.IN8
op[2] => Decoder1.IN0
in_a[0] => Div0.IN7
in_a[0] => out~9.IN0
in_a[0] => Mult0.IN7
in_a[0] => Add4.IN18
in_a[0] => Add2.IN8
in_a[0] => Add0.IN9
in_a[1] => Div0.IN6
in_a[1] => out~10.IN0
in_a[1] => Mult0.IN6
in_a[1] => Add4.IN17
in_a[1] => Add2.IN7
in_a[1] => Add0.IN8
in_a[2] => Div0.IN5
in_a[2] => out~11.IN0
in_a[2] => Mult0.IN5
in_a[2] => Add4.IN16
in_a[2] => Add2.IN6
in_a[2] => Add0.IN7
in_a[3] => Div0.IN4
in_a[3] => out~12.IN0
in_a[3] => Mult0.IN4
in_a[3] => Add4.IN15
in_a[3] => Add2.IN5
in_a[3] => Add0.IN6
in_a[4] => Div0.IN3
in_a[4] => out~13.IN0
in_a[4] => Mult0.IN3
in_a[4] => Add4.IN14
in_a[4] => Add2.IN4
in_a[4] => Add0.IN5
in_a[5] => Div0.IN2
in_a[5] => out~14.IN0
in_a[5] => Mult0.IN2
in_a[5] => Add4.IN13
in_a[5] => Add2.IN3
in_a[5] => Add0.IN4
in_a[6] => Div0.IN1
in_a[6] => out~15.IN0
in_a[6] => Mult0.IN1
in_a[6] => Add4.IN12
in_a[6] => Add2.IN2
in_a[6] => Add0.IN3
in_a[7] => Div0.IN0
in_a[7] => out~16.IN0
in_a[7] => Mult0.IN0
in_a[7] => Add4.IN10
in_a[7] => Add4.IN11
in_a[7] => Add2.IN1
in_a[7] => Add0.IN1
in_a[7] => Add0.IN2
in_b[0] => Div0.IN15
in_b[0] => Add6.IN16
in_b[0] => out~9.IN1
in_b[0] => Mult0.IN15
in_b[0] => Add2.IN16
in_b[0] => Add0.IN18
in_b[0] => Mux11.IN1
in_b[0] => Add4.IN7
in_b[1] => Div0.IN14
in_b[1] => Add6.IN15
in_b[1] => out~10.IN1
in_b[1] => Mult0.IN14
in_b[1] => Add2.IN15
in_b[1] => Add0.IN17
in_b[1] => Mux1.IN1
in_b[1] => Add4.IN6
in_b[2] => Div0.IN13
in_b[2] => Add6.IN14
in_b[2] => out~11.IN1
in_b[2] => Mult0.IN13
in_b[2] => Add2.IN14
in_b[2] => Add0.IN16
in_b[2] => Mux0.IN1
in_b[2] => Add4.IN5
in_b[3] => Div0.IN12
in_b[3] => Add6.IN13
in_b[3] => out~12.IN1
in_b[3] => Mult0.IN12
in_b[3] => Add2.IN13
in_b[3] => Add0.IN15
in_b[3] => Mux12.IN1
in_b[3] => Add4.IN4
in_b[4] => Div0.IN11
in_b[4] => Add6.IN12
in_b[4] => out~13.IN1
in_b[4] => Mult0.IN11
in_b[4] => Add2.IN12
in_b[4] => Add0.IN14
in_b[4] => Mux13.IN1
in_b[4] => Add4.IN3
in_b[5] => Div0.IN10
in_b[5] => Add6.IN11
in_b[5] => out~14.IN1
in_b[5] => Mult0.IN10
in_b[5] => Add2.IN11
in_b[5] => Add0.IN13
in_b[5] => Mux14.IN1
in_b[5] => Add4.IN2
in_b[6] => Div0.IN9
in_b[6] => Add6.IN10
in_b[6] => out~15.IN1
in_b[6] => Mult0.IN9
in_b[6] => Add2.IN10
in_b[6] => Add0.IN12
in_b[6] => Mux15.IN1
in_b[6] => Add4.IN1
in_b[7] => Div0.IN8
in_b[7] => Add6.IN9
in_b[7] => out~16.IN1
in_b[7] => Mult0.IN8
in_b[7] => Add2.IN9
in_b[7] => Add0.IN10
in_b[7] => Add0.IN11
in_b[7] => Add4.IN8
in_b[7] => Add4.IN9
in_b[7] => Mux17.IN3
controllerforstate[0] => Mux19.IN5
controllerforstate[0] => Mux18.IN5
controllerforstate[0] => Mux9.IN5
controllerforstate[0] => Mux8.IN5
controllerforstate[0] => Mux7.IN5
controllerforstate[0] => Mux6.IN5
controllerforstate[0] => Mux5.IN5
controllerforstate[0] => Mux4.IN5
controllerforstate[0] => Mux3.IN5
controllerforstate[0] => Mux2.IN5
controllerforstate[0] => Decoder0.IN1
controllerforstate[1] => Mux19.IN4
controllerforstate[1] => Mux18.IN4
controllerforstate[1] => Mux9.IN4
controllerforstate[1] => Mux8.IN4
controllerforstate[1] => Mux7.IN4
controllerforstate[1] => Mux6.IN4
controllerforstate[1] => Mux5.IN4
controllerforstate[1] => Mux4.IN4
controllerforstate[1] => Mux3.IN4
controllerforstate[1] => Mux2.IN4
controllerforstate[1] => Decoder0.IN0
out[0] <= out[0]~1.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out[1]~0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out[2]~3.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out[3]~4.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out[4]~5.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out[5]~6.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out[6]~7.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out[7]~8.DB_MAX_OUTPUT_PORT_TYPE
mem[0] <= mem[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem[1] <= <GND>
mem[2] <= mem[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem[3] <= mem[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem[4] <= mem[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
mem[5] <= <GND>
mem[6] <= <GND>
mem[7] <= <GND>


