# RISC-V_simple_implementation
This is a simple simulation of verilog for RISC-V.

This is a 32-bit ALU.
This module will be used in the following Lab.
