0.7
2020.2
May 22 2024
19:03:11
C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.sim/sim_1/impl/func/xsim/fpga_basicIO_tb_func_impl.vhd,1728492127,vhdl,,,,\unimacro_BRAM_SINGLE_MACRO__parameterized0\;\unimacro_BRAM_SINGLE_MACRO__parameterized1\;\unimacro_BRAM_SINGLE_MACRO__parameterized2\;circuito;control;datapath;fpga_basicio;memin;memout;unimacro_bram_single_macro,,,,,,,,
C:/Users/krisg/AppData/Roaming/Xilinx/Vivado/project_2/project_2.srcs/sim_1/new/fpga_IO_tb.vhd,1728412266,vhdl,,,,fpga_basicio_tb,,,,,,,,
