<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>pmlib_clk_rate_data_am437x.c File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_337a3657cb52d2b7d5c90ad355682353.html">pmlib</a></li><li class="navelem"><a class="el" href="dir_97ab010f9a89b3a9fda6e92297186a61.html">prcm</a></li><li class="navelem"><a class="el" href="dir_35e0ebb0c237f7ddbfb8ace71594460d.html">V4</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">pmlib_clk_rate_data_am437x.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>PMLIB Clock Rate Data Base used by Clock Rate Manager.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stddef.h&gt;</code><br />
<code>#include &quot;hw_types.h&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__vm_8h.html">pmhal_vm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__mm_8h.html">pmhal_mm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__cm_8h.html">pmhal_cm.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="pmhal__clocktree_8h.html">pmhal_clocktree.h</a>&quot;</code><br />
<code>#include &quot;pmlib_clk_rate_data_priv.h&quot;</code><br />
<code>#include &quot;pmhal_prcm.h&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a53d4c5ed156d913ec4e39e77d6056263"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53d4c5ed156d913ec4e39e77d6056263"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a53d4c5ed156d913ec4e39e77d6056263">postDiv_PMHAL_PRCM_DPLL_PER_400_9_M2_5</a></td></tr>
<tr class="memdesc:a53d4c5ed156d913ec4e39e77d6056263"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_M2 = 5. <br /></td></tr>
<tr class="separator:a53d4c5ed156d913ec4e39e77d6056263"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cbc98ffe7ef525b963ae0bb4248806"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74cbc98ffe7ef525b963ae0bb4248806"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a74cbc98ffe7ef525b963ae0bb4248806">PMHAL_PRCM_DPLL_PER_400_9_M2_5</a></td></tr>
<tr class="memdesc:a74cbc98ffe7ef525b963ae0bb4248806"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 400, N = 9 PMHAL_PRCM_DPLL_POST_DIV_M2 = 5. <br /></td></tr>
<tr class="separator:a74cbc98ffe7ef525b963ae0bb4248806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae6cd784c9eb2732bc27c66b22f2515"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ae6cd784c9eb2732bc27c66b22f2515"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5ae6cd784c9eb2732bc27c66b22f2515">postDiv_PMHAL_PRCM_DPLL_PER_400_9_DCO_LDO_1</a></td></tr>
<tr class="memdesc:a5ae6cd784c9eb2732bc27c66b22f2515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_PER PMHAL_PRCM_DPLL_POST_DIV_DCO_LDO = 1. <br /></td></tr>
<tr class="separator:a5ae6cd784c9eb2732bc27c66b22f2515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebd48b473c9dc01743ecc04951e968c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aebd48b473c9dc01743ecc04951e968c5"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aebd48b473c9dc01743ecc04951e968c5">PMHAL_PRCM_DPLL_PER_400_9_DCO_LDO_1</a></td></tr>
<tr class="memdesc:aebd48b473c9dc01743ecc04951e968c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_PER, M = 400, N = 9 PMHAL_PRCM_DPLL_POST_DIV_DCO_LDO = 1. <br /></td></tr>
<tr class="separator:aebd48b473c9dc01743ecc04951e968c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2889290bfac7e32b7aa689681408d729"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2889290bfac7e32b7aa689681408d729"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2889290bfac7e32b7aa689681408d729">postDiv_PMHAL_PRCM_DPLL_MPU_25_1_M2_1</a></td></tr>
<tr class="memdesc:a2889290bfac7e32b7aa689681408d729"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a2889290bfac7e32b7aa689681408d729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8617ff4190d708918c6d8eccd9d945d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8617ff4190d708918c6d8eccd9d945d6"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a8617ff4190d708918c6d8eccd9d945d6">PMHAL_PRCM_DPLL_MPU_25_1_M2_1</a></td></tr>
<tr class="memdesc:a8617ff4190d708918c6d8eccd9d945d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 25, N = 1 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a8617ff4190d708918c6d8eccd9d945d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ffa29fed6a9ee9e7cf45c6ebe4364dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ffa29fed6a9ee9e7cf45c6ebe4364dd"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a1ffa29fed6a9ee9e7cf45c6ebe4364dd">postDiv_PMHAL_PRCM_DPLL_MPU_25_0_M2_1</a></td></tr>
<tr class="memdesc:a1ffa29fed6a9ee9e7cf45c6ebe4364dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a1ffa29fed6a9ee9e7cf45c6ebe4364dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3869b123062bd476d0d98f7a2abb6444"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3869b123062bd476d0d98f7a2abb6444"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a3869b123062bd476d0d98f7a2abb6444">PMHAL_PRCM_DPLL_MPU_25_0_M2_1</a></td></tr>
<tr class="memdesc:a3869b123062bd476d0d98f7a2abb6444"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 25, N = 0 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a3869b123062bd476d0d98f7a2abb6444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d07f063df8ec40e5483b3a13f7dfc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2d07f063df8ec40e5483b3a13f7dfc4"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae2d07f063df8ec40e5483b3a13f7dfc4">postDiv_PMHAL_PRCM_DPLL_MPU_30_0_M2_1</a></td></tr>
<tr class="memdesc:ae2d07f063df8ec40e5483b3a13f7dfc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:ae2d07f063df8ec40e5483b3a13f7dfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c65635884f9b8b672ecb87cf39e5232"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3c65635884f9b8b672ecb87cf39e5232"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a3c65635884f9b8b672ecb87cf39e5232">PMHAL_PRCM_DPLL_MPU_30_0_M2_1</a></td></tr>
<tr class="memdesc:a3c65635884f9b8b672ecb87cf39e5232"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 30, N = 0 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a3c65635884f9b8b672ecb87cf39e5232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86494f5c006c9010c2cd00e51e008718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86494f5c006c9010c2cd00e51e008718"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a86494f5c006c9010c2cd00e51e008718">postDiv_PMHAL_PRCM_DPLL_MPU_800_23_M2_1</a></td></tr>
<tr class="memdesc:a86494f5c006c9010c2cd00e51e008718"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a86494f5c006c9010c2cd00e51e008718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4bcd3de04ae347fb1a8bf9f5070611"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad4bcd3de04ae347fb1a8bf9f5070611"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aad4bcd3de04ae347fb1a8bf9f5070611">PMHAL_PRCM_DPLL_MPU_800_23_M2_1</a></td></tr>
<tr class="memdesc:aad4bcd3de04ae347fb1a8bf9f5070611"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 800, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:aad4bcd3de04ae347fb1a8bf9f5070611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76cbb523eb07579c20af8aea4778049b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76cbb523eb07579c20af8aea4778049b"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a76cbb523eb07579c20af8aea4778049b">postDiv_PMHAL_PRCM_DPLL_MPU_1000_23_M2_1</a></td></tr>
<tr class="memdesc:a76cbb523eb07579c20af8aea4778049b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_MPU PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a76cbb523eb07579c20af8aea4778049b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76abd5819bd5b1a8914559de66a471e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76abd5819bd5b1a8914559de66a471e7"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a76abd5819bd5b1a8914559de66a471e7">PMHAL_PRCM_DPLL_MPU_1000_23_M2_1</a></td></tr>
<tr class="memdesc:a76abd5819bd5b1a8914559de66a471e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_MPU, M = 1000, N = 23 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a76abd5819bd5b1a8914559de66a471e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af80677423efcb79b0c1ec1e23eb30e06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af80677423efcb79b0c1ec1e23eb30e06"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af80677423efcb79b0c1ec1e23eb30e06">postDiv_PMHAL_PRCM_DPLL_DDR_50_2_M2_1</a></td></tr>
<tr class="memdesc:af80677423efcb79b0c1ec1e23eb30e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:af80677423efcb79b0c1ec1e23eb30e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b311b4da39bc6f9f5b94a8493a9375"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68b311b4da39bc6f9f5b94a8493a9375"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a68b311b4da39bc6f9f5b94a8493a9375">PMHAL_PRCM_DPLL_DDR_50_2_M2_1</a></td></tr>
<tr class="memdesc:a68b311b4da39bc6f9f5b94a8493a9375"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 50, N = 2 PMHAL_PRCM_DPLL_POST_DIV_M2 = 1. <br /></td></tr>
<tr class="separator:a68b311b4da39bc6f9f5b94a8493a9375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad51cde9f60f095dff65a9e4e101982f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad51cde9f60f095dff65a9e4e101982f9"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad51cde9f60f095dff65a9e4e101982f9">postDiv_PMHAL_PRCM_DPLL_DDR_50_2_M4_2</a></td></tr>
<tr class="memdesc:ad51cde9f60f095dff65a9e4e101982f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DDR PMHAL_PRCM_DPLL_POST_DIV_M4 = 2. <br /></td></tr>
<tr class="separator:ad51cde9f60f095dff65a9e4e101982f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94b04202d62b2a7e8331481c1826aae2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94b04202d62b2a7e8331481c1826aae2"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a94b04202d62b2a7e8331481c1826aae2">PMHAL_PRCM_DPLL_DDR_50_2_M4_2</a></td></tr>
<tr class="memdesc:a94b04202d62b2a7e8331481c1826aae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DDR, M = 50, N = 2 PMHAL_PRCM_DPLL_POST_DIV_M4 = 2. <br /></td></tr>
<tr class="separator:a94b04202d62b2a7e8331481c1826aae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeada613c55b864097166ebf25e644d71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeada613c55b864097166ebf25e644d71"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aeada613c55b864097166ebf25e644d71">postDiv_PMHAL_PRCM_DPLL_DISP_50_1_M2_6</a></td></tr>
<tr class="memdesc:aeada613c55b864097166ebf25e644d71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_DISP PMHAL_PRCM_DPLL_POST_DIV_M2 = 6. <br /></td></tr>
<tr class="separator:aeada613c55b864097166ebf25e644d71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86341da03790e5e6c684491d212aa60c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86341da03790e5e6c684491d212aa60c"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a86341da03790e5e6c684491d212aa60c">PMHAL_PRCM_DPLL_DISP_50_1_M2_6</a></td></tr>
<tr class="memdesc:a86341da03790e5e6c684491d212aa60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_DISP, M = 50, N = 1 PMHAL_PRCM_DPLL_POST_DIV_M2 = 6. <br /></td></tr>
<tr class="separator:a86341da03790e5e6c684491d212aa60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb7d49e5624147d381bef195ad57233"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfb7d49e5624147d381bef195ad57233"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#adfb7d49e5624147d381bef195ad57233">postDiv_PMHAL_PRCM_DPLL_CORE_125_2_M4_10</a></td></tr>
<tr class="memdesc:adfb7d49e5624147d381bef195ad57233"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_M4 = 10. <br /></td></tr>
<tr class="separator:adfb7d49e5624147d381bef195ad57233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe1dcf99d88f1f6cfa28da686df0e13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6fe1dcf99d88f1f6cfa28da686df0e13"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6fe1dcf99d88f1f6cfa28da686df0e13">PMHAL_PRCM_DPLL_CORE_125_2_M4_10</a></td></tr>
<tr class="memdesc:a6fe1dcf99d88f1f6cfa28da686df0e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 125, N = 2 PMHAL_PRCM_DPLL_POST_DIV_M4 = 10. <br /></td></tr>
<tr class="separator:a6fe1dcf99d88f1f6cfa28da686df0e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b08cb0e0c5fdcd208220f7080e0a2ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b08cb0e0c5fdcd208220f7080e0a2ef"></a>
<a class="el" href="group___m_i_s_c.html#gab11e07f1a13ed7b8054f84020950b8a9">pmhalPrcmPllPostDivValue_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a3b08cb0e0c5fdcd208220f7080e0a2ef">postDiv_PMHAL_PRCM_DPLL_CORE_125_2_M5_8</a></td></tr>
<tr class="memdesc:a3b08cb0e0c5fdcd208220f7080e0a2ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Post divider Configuration for PMHAL_PRCM_DPLL_CORE PMHAL_PRCM_DPLL_POST_DIV_M5 = 8. <br /></td></tr>
<tr class="separator:a3b08cb0e0c5fdcd208220f7080e0a2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f318577c54f32651696e11f48780c0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f318577c54f32651696e11f48780c0a"></a>
<a class="el" href="group___m_i_s_c.html#ga590ac8622b83e49ae6595f7240aa08dd">pmhalPrcmDpllConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4f318577c54f32651696e11f48780c0a">PMHAL_PRCM_DPLL_CORE_125_2_M5_8</a></td></tr>
<tr class="memdesc:a4f318577c54f32651696e11f48780c0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DPLL Configuration for PMHAL_PRCM_DPLL_CORE, M = 125, N = 2 PMHAL_PRCM_DPLL_POST_DIV_M5 = 8. <br /></td></tr>
<tr class="separator:a4f318577c54f32651696e11f48780c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a236e1508bf544f617e7b70b40548de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a236e1508bf544f617e7b70b40548de"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a9a236e1508bf544f617e7b70b40548de">PMHAL_PRCM_CLK_L4_CEFUSE_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a9a236e1508bf544f617e7b70b40548de"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4_CEFUSE_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a9a236e1508bf544f617e7b70b40548de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b090e09f69404fa5cc17c948de1669"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73b090e09f69404fa5cc17c948de1669"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a73b090e09f69404fa5cc17c948de1669">PMHAL_PRCM_CLK_GFX_GFCLK_200000000_muxSel</a> []</td></tr>
<tr class="memdesc:a73b090e09f69404fa5cc17c948de1669"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GFX_GFCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a73b090e09f69404fa5cc17c948de1669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920662f205c258e737985f6811954526"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a920662f205c258e737985f6811954526"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a920662f205c258e737985f6811954526">PMHAL_PRCM_CLK_GFX_GFCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a920662f205c258e737985f6811954526"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_GFX_GFCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a920662f205c258e737985f6811954526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c31fdec999376953611469b8eaae181"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c31fdec999376953611469b8eaae181"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6c31fdec999376953611469b8eaae181">PMHAL_PRCM_CLK_GFX_GFCLK_100000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6c31fdec999376953611469b8eaae181"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GFX_GFCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a6c31fdec999376953611469b8eaae181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4229aefe21b93d4db57b8586823025ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4229aefe21b93d4db57b8586823025ff"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4229aefe21b93d4db57b8586823025ff">PMHAL_PRCM_CLK_GFX_GFCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a4229aefe21b93d4db57b8586823025ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_GFX_GFCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a4229aefe21b93d4db57b8586823025ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378fad3c6ea7ebeb3f7182febbed62c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a378fad3c6ea7ebeb3f7182febbed62c0"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a378fad3c6ea7ebeb3f7182febbed62c0">PMHAL_PRCM_CLK_GFX_GFCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a378fad3c6ea7ebeb3f7182febbed62c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GFX_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a378fad3c6ea7ebeb3f7182febbed62c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ffc35ce66cf7d72bed013214cb399b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2ffc35ce66cf7d72bed013214cb399b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac2ffc35ce66cf7d72bed013214cb399b">PMHAL_PRCM_CLK_GFX_GFCLK_192000000_divSel</a> []</td></tr>
<tr class="memdesc:ac2ffc35ce66cf7d72bed013214cb399b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_GFX_GFCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:ac2ffc35ce66cf7d72bed013214cb399b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76257b5dcee3bdcdc621d20fd6e1307b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a76257b5dcee3bdcdc621d20fd6e1307b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a76257b5dcee3bdcdc621d20fd6e1307b">PMHAL_PRCM_CLK_GFX_GFCLK_96000000_muxSel</a> []</td></tr>
<tr class="memdesc:a76257b5dcee3bdcdc621d20fd6e1307b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GFX_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:a76257b5dcee3bdcdc621d20fd6e1307b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa430f3c683bb8672aca445f74aa51d1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa430f3c683bb8672aca445f74aa51d1f"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aa430f3c683bb8672aca445f74aa51d1f">PMHAL_PRCM_CLK_GFX_GFCLK_96000000_divSel</a> []</td></tr>
<tr class="memdesc:aa430f3c683bb8672aca445f74aa51d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_GFX_GFCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:aa430f3c683bb8672aca445f74aa51d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4489a2e2efaf8fd29047a678cc546f72"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4489a2e2efaf8fd29047a678cc546f72"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4489a2e2efaf8fd29047a678cc546f72">PMHAL_PRCM_CLK_GFX_L3_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a4489a2e2efaf8fd29047a678cc546f72"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_GFX_L3_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a4489a2e2efaf8fd29047a678cc546f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c33d1b6e061bc5c322a1f0eee4e3af2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c33d1b6e061bc5c322a1f0eee4e3af2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2c33d1b6e061bc5c322a1f0eee4e3af2">PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK_125000000_divSel</a> []</td></tr>
<tr class="memdesc:a2c33d1b6e061bc5c322a1f0eee4e3af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK run at 125000000 Hz. <br /></td></tr>
<tr class="separator:a2c33d1b6e061bc5c322a1f0eee4e3af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a421de9f239ddec85f0c75ac9e5ae5a51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a421de9f239ddec85f0c75ac9e5ae5a51"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a421de9f239ddec85f0c75ac9e5ae5a51">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_200000000_muxSel</a> []</td></tr>
<tr class="memdesc:a421de9f239ddec85f0c75ac9e5ae5a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a421de9f239ddec85f0c75ac9e5ae5a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5e2200c97811602a3d8c53ce7a237e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5e2200c97811602a3d8c53ce7a237e6"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae5e2200c97811602a3d8c53ce7a237e6">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_250000000_muxSel</a> []</td></tr>
<tr class="memdesc:ae5e2200c97811602a3d8c53ce7a237e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK run at 250000000 Hz. <br /></td></tr>
<tr class="separator:ae5e2200c97811602a3d8c53ce7a237e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ccdb0660486ba756b848137e307e862"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ccdb0660486ba756b848137e307e862"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4ccdb0660486ba756b848137e307e862">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_100000000_muxSel</a> []</td></tr>
<tr class="memdesc:a4ccdb0660486ba756b848137e307e862"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a4ccdb0660486ba756b848137e307e862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a953fa793cfe0911188c41644428444ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a953fa793cfe0911188c41644428444ed"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a953fa793cfe0911188c41644428444ed">PMHAL_PRCM_CLK_DLL_AGING_GCLK_3000000_divSel</a> []</td></tr>
<tr class="memdesc:a953fa793cfe0911188c41644428444ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DLL_AGING_GCLK run at 3000000 Hz. <br /></td></tr>
<tr class="separator:a953fa793cfe0911188c41644428444ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dfbfa321fe4747feef9837a833c08e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dfbfa321fe4747feef9837a833c08e0"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a7dfbfa321fe4747feef9837a833c08e0">PMHAL_PRCM_CLK_DLL_AGING_GCLK_1500000_divSel</a> []</td></tr>
<tr class="memdesc:a7dfbfa321fe4747feef9837a833c08e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DLL_AGING_GCLK run at 1500000 Hz. <br /></td></tr>
<tr class="separator:a7dfbfa321fe4747feef9837a833c08e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e2dbd6957edfc93149115d1dfb46bf2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e2dbd6957edfc93149115d1dfb46bf2"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2e2dbd6957edfc93149115d1dfb46bf2">PMHAL_PRCM_CLK_DLL_AGING_GCLK_750000_divSel</a> []</td></tr>
<tr class="memdesc:a2e2dbd6957edfc93149115d1dfb46bf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DLL_AGING_GCLK run at 750000 Hz. <br /></td></tr>
<tr class="separator:a2e2dbd6957edfc93149115d1dfb46bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61637dd4fe4735fcfc23964f4441346c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61637dd4fe4735fcfc23964f4441346c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a61637dd4fe4735fcfc23964f4441346c">PMHAL_PRCM_CLK_DSS_GCLK_100000000_muxSel</a> []</td></tr>
<tr class="memdesc:a61637dd4fe4735fcfc23964f4441346c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_DSS_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a61637dd4fe4735fcfc23964f4441346c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0744ccdb13219ca80bcbcb6267323d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0744ccdb13219ca80bcbcb6267323d6"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac0744ccdb13219ca80bcbcb6267323d6">PMHAL_PRCM_CLK_DSS_GCLK_250000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac0744ccdb13219ca80bcbcb6267323d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_DSS_GCLK run at 250000000 Hz. <br /></td></tr>
<tr class="separator:ac0744ccdb13219ca80bcbcb6267323d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a649332db7f723201645a020b04de7d21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a649332db7f723201645a020b04de7d21"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a649332db7f723201645a020b04de7d21">PMHAL_PRCM_CLK_DSS_GCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a649332db7f723201645a020b04de7d21"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_DSS_GCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a649332db7f723201645a020b04de7d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01c9b04389cc3b6ac635240430d1830a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01c9b04389cc3b6ac635240430d1830a"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a01c9b04389cc3b6ac635240430d1830a">PMHAL_PRCM_CLK_DSS_L3_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a01c9b04389cc3b6ac635240430d1830a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DSS_L3_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a01c9b04389cc3b6ac635240430d1830a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a768ecaf0a5cd0f1aff7bc2d8208c2405"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a768ecaf0a5cd0f1aff7bc2d8208c2405"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a768ecaf0a5cd0f1aff7bc2d8208c2405">PMHAL_PRCM_CLK_DSS_L4_GCLK_EN_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a768ecaf0a5cd0f1aff7bc2d8208c2405"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DSS_L4_GCLK_EN run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a768ecaf0a5cd0f1aff7bc2d8208c2405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10466e42f5b38b2caea4b66d57c71ad7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10466e42f5b38b2caea4b66d57c71ad7"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a10466e42f5b38b2caea4b66d57c71ad7">PMHAL_PRCM_CLK_EMIF_L3_GICLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a10466e42f5b38b2caea4b66d57c71ad7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_EMIF_L3_GICLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a10466e42f5b38b2caea4b66d57c71ad7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6df47b057261be4bde71d099b0f36414"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6df47b057261be4bde71d099b0f36414"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6df47b057261be4bde71d099b0f36414">PMHAL_PRCM_CLK_HDQ1W_GCLK_12000000_divSel</a> []</td></tr>
<tr class="memdesc:a6df47b057261be4bde71d099b0f36414"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_HDQ1W_GCLK run at 12000000 Hz. <br /></td></tr>
<tr class="separator:a6df47b057261be4bde71d099b0f36414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6060b7c40c2d3a409d68ae8d0604cf85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6060b7c40c2d3a409d68ae8d0604cf85"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6060b7c40c2d3a409d68ae8d0604cf85">PMHAL_PRCM_CLK_I2C_FCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a6060b7c40c2d3a409d68ae8d0604cf85"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_I2C_FCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a6060b7c40c2d3a409d68ae8d0604cf85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a043a6ce5ca3e1961b16ad7dfff605372"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a043a6ce5ca3e1961b16ad7dfff605372"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a043a6ce5ca3e1961b16ad7dfff605372">PMHAL_PRCM_CLK_ICSS_IEP_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a043a6ce5ca3e1961b16ad7dfff605372"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_ICSS_IEP_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a043a6ce5ca3e1961b16ad7dfff605372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e8a237929304f8ca4d602e53952eef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3e8a237929304f8ca4d602e53952eef"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad3e8a237929304f8ca4d602e53952eef">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_200000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad3e8a237929304f8ca4d602e53952eef"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ICSS_OCP_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:ad3e8a237929304f8ca4d602e53952eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b2f80ca81c0948a8ccc76a63e683e6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b2f80ca81c0948a8ccc76a63e683e6e"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5b2f80ca81c0948a8ccc76a63e683e6e">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a5b2f80ca81c0948a8ccc76a63e683e6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_ICSS_OCP_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a5b2f80ca81c0948a8ccc76a63e683e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad24fc2c680f300eb3c9d78b2bcfe61fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad24fc2c680f300eb3c9d78b2bcfe61fe"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad24fc2c680f300eb3c9d78b2bcfe61fe">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_100000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad24fc2c680f300eb3c9d78b2bcfe61fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_ICSS_OCP_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:ad24fc2c680f300eb3c9d78b2bcfe61fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70bfa7d757e29b600f9fd0735e39d1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac70bfa7d757e29b600f9fd0735e39d1c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac70bfa7d757e29b600f9fd0735e39d1c">PMHAL_PRCM_CLK_L3D2_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:ac70bfa7d757e29b600f9fd0735e39d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3D2_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:ac70bfa7d757e29b600f9fd0735e39d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c77b71760aa8791c92f2bf02cb00b21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c77b71760aa8791c92f2bf02cb00b21"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4c77b71760aa8791c92f2bf02cb00b21">PMHAL_PRCM_CLK_L3S_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a4c77b71760aa8791c92f2bf02cb00b21"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3S_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a4c77b71760aa8791c92f2bf02cb00b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27123c7baddb3f010a722dee6a0b446"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac27123c7baddb3f010a722dee6a0b446"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac27123c7baddb3f010a722dee6a0b446">PMHAL_PRCM_CLK_L3_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:ac27123c7baddb3f010a722dee6a0b446"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:ac27123c7baddb3f010a722dee6a0b446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad713136202135a0f318e025b3fedb248"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad713136202135a0f318e025b3fedb248"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad713136202135a0f318e025b3fedb248">PMHAL_PRCM_CLK_L4LS_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:ad713136202135a0f318e025b3fedb248"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L4LS_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:ad713136202135a0f318e025b3fedb248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56a9c7faba3abc63e6fc5e369886b79d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56a9c7faba3abc63e6fc5e369886b79d"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a56a9c7faba3abc63e6fc5e369886b79d">PMHAL_PRCM_CLK_LCD_GCLK_100000000_muxSel</a> []</td></tr>
<tr class="memdesc:a56a9c7faba3abc63e6fc5e369886b79d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_LCD_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a56a9c7faba3abc63e6fc5e369886b79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9488cba72aa9972cc8a635392711439b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9488cba72aa9972cc8a635392711439b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a9488cba72aa9972cc8a635392711439b">PMHAL_PRCM_CLK_LCD_GCLK_250000000_muxSel</a> []</td></tr>
<tr class="memdesc:a9488cba72aa9972cc8a635392711439b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_LCD_GCLK run at 250000000 Hz. <br /></td></tr>
<tr class="separator:a9488cba72aa9972cc8a635392711439b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55a197c502f43861737a5e668e4ae6c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55a197c502f43861737a5e668e4ae6c9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a55a197c502f43861737a5e668e4ae6c9">PMHAL_PRCM_CLK_LCD_GCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:a55a197c502f43861737a5e668e4ae6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_LCD_GCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:a55a197c502f43861737a5e668e4ae6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96dc6154dde018b46f8d440d4594545"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab96dc6154dde018b46f8d440d4594545"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ab96dc6154dde018b46f8d440d4594545">PMHAL_PRCM_CLK_LCD_L3_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:ab96dc6154dde018b46f8d440d4594545"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_LCD_L3_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:ab96dc6154dde018b46f8d440d4594545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06f96b3697dcad783cb078c27d8f3347"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06f96b3697dcad783cb078c27d8f3347"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a06f96b3697dcad783cb078c27d8f3347">PMHAL_PRCM_CLK_LCD_L4S_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a06f96b3697dcad783cb078c27d8f3347"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_LCD_L4S_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a06f96b3697dcad783cb078c27d8f3347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6799ec2b0bf8e450362efae7bb3273ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6799ec2b0bf8e450362efae7bb3273ee"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6799ec2b0bf8e450362efae7bb3273ee">PMHAL_PRCM_CLK_MGC_FCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6799ec2b0bf8e450362efae7bb3273ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MGC_FCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a6799ec2b0bf8e450362efae7bb3273ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1fa52dade0e0607381c4ef2718dd992"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1fa52dade0e0607381c4ef2718dd992"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad1fa52dade0e0607381c4ef2718dd992">PMHAL_PRCM_CLK_MGC_FCLK_192000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad1fa52dade0e0607381c4ef2718dd992"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_MGC_FCLK run at 192000000 Hz. <br /></td></tr>
<tr class="separator:ad1fa52dade0e0607381c4ef2718dd992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a746dc1f48127571ea828c5497e30a28b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a746dc1f48127571ea828c5497e30a28b"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a746dc1f48127571ea828c5497e30a28b">PMHAL_PRCM_CLK_MMC_FCLK_96000000_divSel</a> []</td></tr>
<tr class="memdesc:a746dc1f48127571ea828c5497e30a28b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_MMC_FCLK run at 96000000 Hz. <br /></td></tr>
<tr class="separator:a746dc1f48127571ea828c5497e30a28b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae006d3606656cb420a5ba472beeff2c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae006d3606656cb420a5ba472beeff2c3"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae006d3606656cb420a5ba472beeff2c3">PMHAL_PRCM_CLK_OCPWP_L3_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:ae006d3606656cb420a5ba472beeff2c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_OCPWP_L3_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:ae006d3606656cb420a5ba472beeff2c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad959fe1c9809059e8fdd85163c2f6faa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad959fe1c9809059e8fdd85163c2f6faa"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad959fe1c9809059e8fdd85163c2f6faa">PMHAL_PRCM_CLK_OCPWP_L4_GCLK_EN_100000000_divSel</a> []</td></tr>
<tr class="memdesc:ad959fe1c9809059e8fdd85163c2f6faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_OCPWP_L4_GCLK_EN run at 100000000 Hz. <br /></td></tr>
<tr class="separator:ad959fe1c9809059e8fdd85163c2f6faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11a6c478b48d97327d6dd127f3a4283d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11a6c478b48d97327d6dd127f3a4283d"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a11a6c478b48d97327d6dd127f3a4283d">PMHAL_PRCM_CLK_SPI_GCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a11a6c478b48d97327d6dd127f3a4283d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_SPI_GCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a11a6c478b48d97327d6dd127f3a4283d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44dde93ca4694ad001bd39cfaf82fa86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a44dde93ca4694ad001bd39cfaf82fa86"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a44dde93ca4694ad001bd39cfaf82fa86">PMHAL_PRCM_CLK_TIMER10_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a44dde93ca4694ad001bd39cfaf82fa86"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER10_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a44dde93ca4694ad001bd39cfaf82fa86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8aeedc6e8d5aac3cdb49f7bfe583be5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8aeedc6e8d5aac3cdb49f7bfe583be5"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af8aeedc6e8d5aac3cdb49f7bfe583be5">PMHAL_PRCM_CLK_TIMER10_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:af8aeedc6e8d5aac3cdb49f7bfe583be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER10_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:af8aeedc6e8d5aac3cdb49f7bfe583be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b2055bf3e99c3c348c9d4b8d7bcfdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68b2055bf3e99c3c348c9d4b8d7bcfdc"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a68b2055bf3e99c3c348c9d4b8d7bcfdc">PMHAL_PRCM_CLK_TIMER11_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a68b2055bf3e99c3c348c9d4b8d7bcfdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER11_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a68b2055bf3e99c3c348c9d4b8d7bcfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a934b8fe3eb2d7bdfa4df5714064ad983"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a934b8fe3eb2d7bdfa4df5714064ad983"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a934b8fe3eb2d7bdfa4df5714064ad983">PMHAL_PRCM_CLK_TIMER11_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a934b8fe3eb2d7bdfa4df5714064ad983"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER11_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a934b8fe3eb2d7bdfa4df5714064ad983"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6ae3cacfc3d2f783d355285ea9e545e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6ae3cacfc3d2f783d355285ea9e545e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad6ae3cacfc3d2f783d355285ea9e545e">PMHAL_PRCM_CLK_TIMER2_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad6ae3cacfc3d2f783d355285ea9e545e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:ad6ae3cacfc3d2f783d355285ea9e545e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab405daf58e88ecd91455d767a962a01f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab405daf58e88ecd91455d767a962a01f"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ab405daf58e88ecd91455d767a962a01f">PMHAL_PRCM_CLK_TIMER2_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:ab405daf58e88ecd91455d767a962a01f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER2_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:ab405daf58e88ecd91455d767a962a01f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ead1f42950113724a48adbf53d5ccbb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ead1f42950113724a48adbf53d5ccbb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6ead1f42950113724a48adbf53d5ccbb">PMHAL_PRCM_CLK_TIMER3_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a6ead1f42950113724a48adbf53d5ccbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a6ead1f42950113724a48adbf53d5ccbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa6a45316f728c733444c94d09d1741"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6aa6a45316f728c733444c94d09d1741"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6aa6a45316f728c733444c94d09d1741">PMHAL_PRCM_CLK_TIMER3_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a6aa6a45316f728c733444c94d09d1741"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER3_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a6aa6a45316f728c733444c94d09d1741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242dc9565ae1c191c86fd29952f5bb42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a242dc9565ae1c191c86fd29952f5bb42"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a242dc9565ae1c191c86fd29952f5bb42">PMHAL_PRCM_CLK_TIMER4_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a242dc9565ae1c191c86fd29952f5bb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a242dc9565ae1c191c86fd29952f5bb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a026a21363762ce5bad4979fcc07808c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a026a21363762ce5bad4979fcc07808c4"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a026a21363762ce5bad4979fcc07808c4">PMHAL_PRCM_CLK_TIMER4_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a026a21363762ce5bad4979fcc07808c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER4_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a026a21363762ce5bad4979fcc07808c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a09a8399fa175e8dee7f6a1ca9a790e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a09a8399fa175e8dee7f6a1ca9a790e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a7a09a8399fa175e8dee7f6a1ca9a790e">PMHAL_PRCM_CLK_TIMER5_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a7a09a8399fa175e8dee7f6a1ca9a790e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a7a09a8399fa175e8dee7f6a1ca9a790e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c33eb45b196878e64d9ab0f5e9657e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c33eb45b196878e64d9ab0f5e9657e6"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a0c33eb45b196878e64d9ab0f5e9657e6">PMHAL_PRCM_CLK_TIMER5_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a0c33eb45b196878e64d9ab0f5e9657e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER5_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a0c33eb45b196878e64d9ab0f5e9657e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a60070eb6135583f85a2378046573e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93a60070eb6135583f85a2378046573e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a93a60070eb6135583f85a2378046573e">PMHAL_PRCM_CLK_TIMER6_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a93a60070eb6135583f85a2378046573e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a93a60070eb6135583f85a2378046573e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bff8a57bd19146a2ad927d5c32fd19b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1bff8a57bd19146a2ad927d5c32fd19b"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a1bff8a57bd19146a2ad927d5c32fd19b">PMHAL_PRCM_CLK_TIMER6_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a1bff8a57bd19146a2ad927d5c32fd19b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER6_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a1bff8a57bd19146a2ad927d5c32fd19b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e692142c302e923e6aba5a6cc50ed2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9e692142c302e923e6aba5a6cc50ed2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad9e692142c302e923e6aba5a6cc50ed2">PMHAL_PRCM_CLK_TIMER7_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad9e692142c302e923e6aba5a6cc50ed2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:ad9e692142c302e923e6aba5a6cc50ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19c76d33042ad9a24a40c57cdc0593b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a19c76d33042ad9a24a40c57cdc0593b9"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a19c76d33042ad9a24a40c57cdc0593b9">PMHAL_PRCM_CLK_TIMER7_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a19c76d33042ad9a24a40c57cdc0593b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER7_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a19c76d33042ad9a24a40c57cdc0593b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64cc39fe08aaa41dac0078dd4411f61c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64cc39fe08aaa41dac0078dd4411f61c"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a64cc39fe08aaa41dac0078dd4411f61c">PMHAL_PRCM_CLK_TIMER8_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a64cc39fe08aaa41dac0078dd4411f61c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a64cc39fe08aaa41dac0078dd4411f61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd4834436c06d08e344eaa0b97ba607a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd4834436c06d08e344eaa0b97ba607a"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#acd4834436c06d08e344eaa0b97ba607a">PMHAL_PRCM_CLK_TIMER8_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:acd4834436c06d08e344eaa0b97ba607a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER8_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:acd4834436c06d08e344eaa0b97ba607a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad125668f568f8411d53a270d041384eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad125668f568f8411d53a270d041384eb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad125668f568f8411d53a270d041384eb">PMHAL_PRCM_CLK_TIMER9_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:ad125668f568f8411d53a270d041384eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER9_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:ad125668f568f8411d53a270d041384eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc7aca86344f3b434882e78b03b46d94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc7aca86344f3b434882e78b03b46d94"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#adc7aca86344f3b434882e78b03b46d94">PMHAL_PRCM_CLK_TIMER9_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:adc7aca86344f3b434882e78b03b46d94"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER9_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:adc7aca86344f3b434882e78b03b46d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1d3edd8845623c8145c2d1a315936fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1d3edd8845623c8145c2d1a315936fa"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af1d3edd8845623c8145c2d1a315936fa">PMHAL_PRCM_CLK_UART_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:af1d3edd8845623c8145c2d1a315936fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_UART_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:af1d3edd8845623c8145c2d1a315936fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e4724d9d6405904a27ff9e71265ce8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a99e4724d9d6405904a27ff9e71265ce8"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a99e4724d9d6405904a27ff9e71265ce8">PMHAL_PRCM_CLK_USIM0_FCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a99e4724d9d6405904a27ff9e71265ce8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_USIM0_FCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a99e4724d9d6405904a27ff9e71265ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965552a36e4a068d791b3e5c48a8a3b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a965552a36e4a068d791b3e5c48a8a3b6"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a965552a36e4a068d791b3e5c48a8a3b6">PMHAL_PRCM_CLK_USIM0_FCLK_40000000_muxSel</a> []</td></tr>
<tr class="memdesc:a965552a36e4a068d791b3e5c48a8a3b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_USIM0_FCLK run at 40000000 Hz. <br /></td></tr>
<tr class="separator:a965552a36e4a068d791b3e5c48a8a3b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88dac488587422ac53c70f18ec19bca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae88dac488587422ac53c70f18ec19bca"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae88dac488587422ac53c70f18ec19bca">PMHAL_PRCM_CLK_USIM0_FCLK_40000000_divSel</a> []</td></tr>
<tr class="memdesc:ae88dac488587422ac53c70f18ec19bca"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_USIM0_FCLK run at 40000000 Hz. <br /></td></tr>
<tr class="separator:ae88dac488587422ac53c70f18ec19bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e21d2e53dd2815313c728cdd70fa8be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4e21d2e53dd2815313c728cdd70fa8be"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4e21d2e53dd2815313c728cdd70fa8be">PMHAL_PRCM_CLK_USIM0_FCLK32_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a4e21d2e53dd2815313c728cdd70fa8be"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_USIM0_FCLK32 run at 32768 Hz. <br /></td></tr>
<tr class="separator:a4e21d2e53dd2815313c728cdd70fa8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbec14452ac16bfe2a8b808708c2087"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aedbec14452ac16bfe2a8b808708c2087"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aedbec14452ac16bfe2a8b808708c2087">PMHAL_PRCM_CLK_USIM1_FCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:aedbec14452ac16bfe2a8b808708c2087"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_USIM1_FCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:aedbec14452ac16bfe2a8b808708c2087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5c13a63ffdf6ecdcd03a35f05b95442"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5c13a63ffdf6ecdcd03a35f05b95442"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac5c13a63ffdf6ecdcd03a35f05b95442">PMHAL_PRCM_CLK_USIM1_FCLK_40000000_muxSel</a> []</td></tr>
<tr class="memdesc:ac5c13a63ffdf6ecdcd03a35f05b95442"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_USIM1_FCLK run at 40000000 Hz. <br /></td></tr>
<tr class="separator:ac5c13a63ffdf6ecdcd03a35f05b95442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ec01a32457bd631d4b8fe4a80c54df9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ec01a32457bd631d4b8fe4a80c54df9"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a8ec01a32457bd631d4b8fe4a80c54df9">PMHAL_PRCM_CLK_USIM1_FCLK_40000000_divSel</a> []</td></tr>
<tr class="memdesc:a8ec01a32457bd631d4b8fe4a80c54df9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_USIM1_FCLK run at 40000000 Hz. <br /></td></tr>
<tr class="separator:a8ec01a32457bd631d4b8fe4a80c54df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ec255afb4748f09101a17e5222852eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ec255afb4748f09101a17e5222852eb"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4ec255afb4748f09101a17e5222852eb">PMHAL_PRCM_CLK_USIM1_FCLK32_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a4ec255afb4748f09101a17e5222852eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_USIM1_FCLK32 run at 32768 Hz. <br /></td></tr>
<tr class="separator:a4ec255afb4748f09101a17e5222852eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c21b689d5fe9b0b207b3ecb5167e15c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c21b689d5fe9b0b207b3ecb5167e15c"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a9c21b689d5fe9b0b207b3ecb5167e15c">PMHAL_PRCM_CLK_TAMPER_L4_GCLK_25000000_divSel</a> []</td></tr>
<tr class="memdesc:a9c21b689d5fe9b0b207b3ecb5167e15c"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_TAMPER_L4_GCLK run at 25000000 Hz. <br /></td></tr>
<tr class="separator:a9c21b689d5fe9b0b207b3ecb5167e15c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7629c3c73eef7ad5846e611b9a9a27f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7629c3c73eef7ad5846e611b9a9a27f9"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a7629c3c73eef7ad5846e611b9a9a27f9">PMHAL_PRCM_CLK_CLK_24MHZ_24000000_divSel</a> []</td></tr>
<tr class="memdesc:a7629c3c73eef7ad5846e611b9a9a27f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_CLK_24MHZ run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a7629c3c73eef7ad5846e611b9a9a27f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaea569774e4a7a8edba00c7e95976e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afaea569774e4a7a8edba00c7e95976e4"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#afaea569774e4a7a8edba00c7e95976e4">PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:afaea569774e4a7a8edba00c7e95976e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:afaea569774e4a7a8edba00c7e95976e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84472b6bcd2ca7238601c598c3566c42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84472b6bcd2ca7238601c598c3566c42"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a84472b6bcd2ca7238601c598c3566c42">PMHAL_PRCM_CLK_GPIO0_GDBCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a84472b6bcd2ca7238601c598c3566c42"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_GPIO0_GDBCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a84472b6bcd2ca7238601c598c3566c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0f6325ee0e01994218bc769b997134"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b0f6325ee0e01994218bc769b997134"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a9b0f6325ee0e01994218bc769b997134">PMHAL_PRCM_CLK_L3S_TSC_GCLK_100000000_divSel</a> []</td></tr>
<tr class="memdesc:a9b0f6325ee0e01994218bc769b997134"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3S_TSC_GCLK run at 100000000 Hz. <br /></td></tr>
<tr class="separator:a9b0f6325ee0e01994218bc769b997134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63c97f9dcf7607ba0cc11c88f117a9c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63c97f9dcf7607ba0cc11c88f117a9c1"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a63c97f9dcf7607ba0cc11c88f117a9c1">PMHAL_PRCM_CLK_L3_AON_GCLK_200000000_divSel</a> []</td></tr>
<tr class="memdesc:a63c97f9dcf7607ba0cc11c88f117a9c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_L3_AON_GCLK run at 200000000 Hz. <br /></td></tr>
<tr class="separator:a63c97f9dcf7607ba0cc11c88f117a9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a352f13cf698e5293a1add5b983e37c91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a352f13cf698e5293a1add5b983e37c91"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a352f13cf698e5293a1add5b983e37c91">PMHAL_PRCM_CLK_SYNCTIMER32K_GFCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a352f13cf698e5293a1add5b983e37c91"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_SYNCTIMER32K_GFCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a352f13cf698e5293a1add5b983e37c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b003a9e8121eb8b640dac382aca3cd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b003a9e8121eb8b640dac382aca3cd2"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5b003a9e8121eb8b640dac382aca3cd2">PMHAL_PRCM_CLK_TIMER1_GCLK_24000000_muxSel</a> []</td></tr>
<tr class="memdesc:a5b003a9e8121eb8b640dac382aca3cd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GCLK run at 24000000 Hz. <br /></td></tr>
<tr class="separator:a5b003a9e8121eb8b640dac382aca3cd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a911370c7b6bfc89de8bc47a3e2a5d642"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a911370c7b6bfc89de8bc47a3e2a5d642"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a911370c7b6bfc89de8bc47a3e2a5d642">PMHAL_PRCM_CLK_TIMER1_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a911370c7b6bfc89de8bc47a3e2a5d642"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_TIMER1_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a911370c7b6bfc89de8bc47a3e2a5d642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d7c721b7416b2424ec298238b1264ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d7c721b7416b2424ec298238b1264ec"></a>
<a class="el" href="structpmlib_clock_rate_div_config.html">pmlibClockRateDivConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6d7c721b7416b2424ec298238b1264ec">PMHAL_PRCM_CLK_UART0_GFCLK_48000000_divSel</a> []</td></tr>
<tr class="memdesc:a6d7c721b7416b2424ec298238b1264ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Dividers and their corresponding values to make the clock PMHAL_PRCM_CLK_UART0_GFCLK run at 48000000 Hz. <br /></td></tr>
<tr class="separator:a6d7c721b7416b2424ec298238b1264ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21cb6882a285f3473c19fba6ae986a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad21cb6882a285f3473c19fba6ae986a5"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad21cb6882a285f3473c19fba6ae986a5">PMHAL_PRCM_CLK_USBPHY_32KHZ_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:ad21cb6882a285f3473c19fba6ae986a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_USBPHY_32KHZ_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:ad21cb6882a285f3473c19fba6ae986a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dffdfb525260fa1b5fdfc921d0b088e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dffdfb525260fa1b5fdfc921d0b088e"></a>
<a class="el" href="structpmlib_clock_rate_mux_config.html">pmlibClockRateMuxConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2dffdfb525260fa1b5fdfc921d0b088e">PMHAL_PRCM_CLK_WDT1_GCLK_32768_muxSel</a> []</td></tr>
<tr class="memdesc:a2dffdfb525260fa1b5fdfc921d0b088e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the Muxes and their corresponding Parent Select to make the clock PMHAL_PRCM_CLK_WDT1_GCLK run at 32768 Hz. <br /></td></tr>
<tr class="separator:a2dffdfb525260fa1b5fdfc921d0b088e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a033e8097854083e9129c00b439adbbdf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a033e8097854083e9129c00b439adbbdf"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a033e8097854083e9129c00b439adbbdf">PMHAL_PRCM_CLK_CUST_EFUSE_SYSCLK_24000000</a></td></tr>
<tr class="memdesc:a033e8097854083e9129c00b439adbbdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CUST_EFUSE_SYSCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a033e8097854083e9129c00b439adbbdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c4acf869a8abfc3613cf01bfdbb7571"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c4acf869a8abfc3613cf01bfdbb7571"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5c4acf869a8abfc3613cf01bfdbb7571">PMHAL_PRCM_CLK_L4_CEFUSE_GCLK_100000000</a></td></tr>
<tr class="memdesc:a5c4acf869a8abfc3613cf01bfdbb7571"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4_CEFUSE_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a5c4acf869a8abfc3613cf01bfdbb7571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f415365584c02a6eb631adef4cdb937"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f415365584c02a6eb631adef4cdb937"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a7f415365584c02a6eb631adef4cdb937">PMHAL_PRCM_CLK_GFX_GFCLK_200000000</a></td></tr>
<tr class="memdesc:a7f415365584c02a6eb631adef4cdb937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GFX_GFCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a7f415365584c02a6eb631adef4cdb937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac97a29fed9586ed2db4401f266b05ecb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac97a29fed9586ed2db4401f266b05ecb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac97a29fed9586ed2db4401f266b05ecb">PMHAL_PRCM_CLK_GFX_GFCLK_100000000</a></td></tr>
<tr class="memdesc:ac97a29fed9586ed2db4401f266b05ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GFX_GFCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:ac97a29fed9586ed2db4401f266b05ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9461c7812117654acc9be53a92471ddd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9461c7812117654acc9be53a92471ddd"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a9461c7812117654acc9be53a92471ddd">PMHAL_PRCM_CLK_GFX_GFCLK_192000000</a></td></tr>
<tr class="memdesc:a9461c7812117654acc9be53a92471ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GFX_GFCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a9461c7812117654acc9be53a92471ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7e99b1f952a276d7be50e0ed2b686b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7e99b1f952a276d7be50e0ed2b686b6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae7e99b1f952a276d7be50e0ed2b686b6">PMHAL_PRCM_CLK_GFX_GFCLK_96000000</a></td></tr>
<tr class="memdesc:ae7e99b1f952a276d7be50e0ed2b686b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GFX_GFCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:ae7e99b1f952a276d7be50e0ed2b686b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4821dd30539fe0fa9802285d4b77b1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4821dd30539fe0fa9802285d4b77b1c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ab4821dd30539fe0fa9802285d4b77b1c">PMHAL_PRCM_CLK_GFX_L3_GCLK_200000000</a></td></tr>
<tr class="memdesc:ab4821dd30539fe0fa9802285d4b77b1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GFX_L3_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:ab4821dd30539fe0fa9802285d4b77b1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5944d6272d2cd779f864668e15c96fe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5944d6272d2cd779f864668e15c96fe9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5944d6272d2cd779f864668e15c96fe9">PMHAL_PRCM_CLK_MPU_CLK_300000000</a></td></tr>
<tr class="memdesc:a5944d6272d2cd779f864668e15c96fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 300000000. <br /></td></tr>
<tr class="separator:a5944d6272d2cd779f864668e15c96fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061aa0cb6dc954352af9e66ccfc587e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a061aa0cb6dc954352af9e66ccfc587e8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a061aa0cb6dc954352af9e66ccfc587e8">PMHAL_PRCM_CLK_MPU_CLK_600000000</a></td></tr>
<tr class="memdesc:a061aa0cb6dc954352af9e66ccfc587e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 600000000. <br /></td></tr>
<tr class="separator:a061aa0cb6dc954352af9e66ccfc587e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5579cc2c858c92938ab3b7e5edd853eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5579cc2c858c92938ab3b7e5edd853eb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5579cc2c858c92938ab3b7e5edd853eb">PMHAL_PRCM_CLK_MPU_CLK_720000000</a></td></tr>
<tr class="memdesc:a5579cc2c858c92938ab3b7e5edd853eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 720000000. <br /></td></tr>
<tr class="separator:a5579cc2c858c92938ab3b7e5edd853eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632c42de9ec06fe13050af913de60c07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a632c42de9ec06fe13050af913de60c07"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a632c42de9ec06fe13050af913de60c07">PMHAL_PRCM_CLK_MPU_CLK_800000000</a></td></tr>
<tr class="memdesc:a632c42de9ec06fe13050af913de60c07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 800000000. <br /></td></tr>
<tr class="separator:a632c42de9ec06fe13050af913de60c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429a06793441afa99ab3c7a28bb1861b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a429a06793441afa99ab3c7a28bb1861b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a429a06793441afa99ab3c7a28bb1861b">PMHAL_PRCM_CLK_MPU_CLK_1000000000</a></td></tr>
<tr class="memdesc:a429a06793441afa99ab3c7a28bb1861b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MPU_CLK for the frequency 1000000000. <br /></td></tr>
<tr class="separator:a429a06793441afa99ab3c7a28bb1861b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acad3e90e510d1db596ebd3571cdaf164"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acad3e90e510d1db596ebd3571cdaf164"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#acad3e90e510d1db596ebd3571cdaf164">PMHAL_PRCM_CLK_CAN_CLK_24000000</a></td></tr>
<tr class="memdesc:acad3e90e510d1db596ebd3571cdaf164"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CAN_CLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:acad3e90e510d1db596ebd3571cdaf164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba3267834d03f500eb33de62bff041dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba3267834d03f500eb33de62bff041dc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aba3267834d03f500eb33de62bff041dc">PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK_125000000</a></td></tr>
<tr class="memdesc:aba3267834d03f500eb33de62bff041dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK for the frequency 125000000. <br /></td></tr>
<tr class="separator:aba3267834d03f500eb33de62bff041dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98128cf4d28e1612986928f92503ae0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a98128cf4d28e1612986928f92503ae0a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a98128cf4d28e1612986928f92503ae0a">PMHAL_PRCM_CLK_CPSW_250MHZ_CLK_250000000</a></td></tr>
<tr class="memdesc:a98128cf4d28e1612986928f92503ae0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CPSW_250MHZ_CLK for the frequency 250000000. <br /></td></tr>
<tr class="separator:a98128cf4d28e1612986928f92503ae0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a460c3d39d52600fd9abbc3eb5e5eea1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a460c3d39d52600fd9abbc3eb5e5eea1f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a460c3d39d52600fd9abbc3eb5e5eea1f">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_200000000</a></td></tr>
<tr class="memdesc:a460c3d39d52600fd9abbc3eb5e5eea1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a460c3d39d52600fd9abbc3eb5e5eea1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a482b815057c5c8d60dbf14267ff297d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a482b815057c5c8d60dbf14267ff297d9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a482b815057c5c8d60dbf14267ff297d9">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_250000000</a></td></tr>
<tr class="memdesc:a482b815057c5c8d60dbf14267ff297d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK for the frequency 250000000. <br /></td></tr>
<tr class="separator:a482b815057c5c8d60dbf14267ff297d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba0619aed0d159e385004c316f6b1b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ba0619aed0d159e385004c316f6b1b5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a7ba0619aed0d159e385004c316f6b1b5">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_100000000</a></td></tr>
<tr class="memdesc:a7ba0619aed0d159e385004c316f6b1b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a7ba0619aed0d159e385004c316f6b1b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af00a140fccb8f07ebfb59aa6bbf4b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5af00a140fccb8f07ebfb59aa6bbf4b8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5af00a140fccb8f07ebfb59aa6bbf4b8">PMHAL_PRCM_CLK_DDR_DLL_GCLK_400000000</a></td></tr>
<tr class="memdesc:a5af00a140fccb8f07ebfb59aa6bbf4b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DDR_DLL_GCLK for the frequency 400000000. <br /></td></tr>
<tr class="separator:a5af00a140fccb8f07ebfb59aa6bbf4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f02502795e98200d38d07398756bf4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7f02502795e98200d38d07398756bf4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af7f02502795e98200d38d07398756bf4">PMHAL_PRCM_CLK_DLL_AGING_GCLK_3000000</a></td></tr>
<tr class="memdesc:af7f02502795e98200d38d07398756bf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DLL_AGING_GCLK for the frequency 3000000. <br /></td></tr>
<tr class="separator:af7f02502795e98200d38d07398756bf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa33c797648380f296b9296fc188693c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa33c797648380f296b9296fc188693c6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aa33c797648380f296b9296fc188693c6">PMHAL_PRCM_CLK_DLL_AGING_GCLK_1500000</a></td></tr>
<tr class="memdesc:aa33c797648380f296b9296fc188693c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DLL_AGING_GCLK for the frequency 1500000. <br /></td></tr>
<tr class="separator:aa33c797648380f296b9296fc188693c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8553341b323b109894a65be88de76ed7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8553341b323b109894a65be88de76ed7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a8553341b323b109894a65be88de76ed7">PMHAL_PRCM_CLK_DLL_AGING_GCLK_750000</a></td></tr>
<tr class="memdesc:a8553341b323b109894a65be88de76ed7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DLL_AGING_GCLK for the frequency 750000. <br /></td></tr>
<tr class="separator:a8553341b323b109894a65be88de76ed7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a260a00d900d23ef33a41726ac1a36390"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a260a00d900d23ef33a41726ac1a36390"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a260a00d900d23ef33a41726ac1a36390">PMHAL_PRCM_CLK_DSS_GCLK_100000000</a></td></tr>
<tr class="memdesc:a260a00d900d23ef33a41726ac1a36390"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a260a00d900d23ef33a41726ac1a36390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a2704accaf589ae0f99ba92fa91f3ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a2704accaf589ae0f99ba92fa91f3ae"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a1a2704accaf589ae0f99ba92fa91f3ae">PMHAL_PRCM_CLK_DSS_GCLK_250000000</a></td></tr>
<tr class="memdesc:a1a2704accaf589ae0f99ba92fa91f3ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_GCLK for the frequency 250000000. <br /></td></tr>
<tr class="separator:a1a2704accaf589ae0f99ba92fa91f3ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaff3c71dd3ab0f674f3e9b0f022fb643"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaff3c71dd3ab0f674f3e9b0f022fb643"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aaff3c71dd3ab0f674f3e9b0f022fb643">PMHAL_PRCM_CLK_DSS_GCLK_192000000</a></td></tr>
<tr class="memdesc:aaff3c71dd3ab0f674f3e9b0f022fb643"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_GCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:aaff3c71dd3ab0f674f3e9b0f022fb643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3d3fafe7a5f5b6cd2f0532d8b458dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e3d3fafe7a5f5b6cd2f0532d8b458dc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a1e3d3fafe7a5f5b6cd2f0532d8b458dc">PMHAL_PRCM_CLK_DSS_L3_GCLK_200000000</a></td></tr>
<tr class="memdesc:a1e3d3fafe7a5f5b6cd2f0532d8b458dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_L3_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a1e3d3fafe7a5f5b6cd2f0532d8b458dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2fdcbcc8210cce4345a71aecfa0dfb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2fdcbcc8210cce4345a71aecfa0dfb0"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aa2fdcbcc8210cce4345a71aecfa0dfb0">PMHAL_PRCM_CLK_DSS_L4_GCLK_EN_100000000</a></td></tr>
<tr class="memdesc:aa2fdcbcc8210cce4345a71aecfa0dfb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_L4_GCLK_EN for the frequency 100000000. <br /></td></tr>
<tr class="separator:aa2fdcbcc8210cce4345a71aecfa0dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7de8ee135222628b0324bf63c60a4be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7de8ee135222628b0324bf63c60a4be"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af7de8ee135222628b0324bf63c60a4be">PMHAL_PRCM_CLK_DSS_SYSCLK_24000000</a></td></tr>
<tr class="memdesc:af7de8ee135222628b0324bf63c60a4be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DSS_SYSCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:af7de8ee135222628b0324bf63c60a4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0621fb56d7caf35438d41d8d0926c555"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0621fb56d7caf35438d41d8d0926c555"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a0621fb56d7caf35438d41d8d0926c555">PMHAL_PRCM_CLK_EMIF_L3_GICLK_200000000</a></td></tr>
<tr class="memdesc:a0621fb56d7caf35438d41d8d0926c555"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_L3_GICLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a0621fb56d7caf35438d41d8d0926c555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74bfea32f9d20730fb1cadab41916319"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74bfea32f9d20730fb1cadab41916319"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a74bfea32f9d20730fb1cadab41916319">PMHAL_PRCM_CLK_EMIF_PHY_GCLK_400000000</a></td></tr>
<tr class="memdesc:a74bfea32f9d20730fb1cadab41916319"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_EMIF_PHY_GCLK for the frequency 400000000. <br /></td></tr>
<tr class="separator:a74bfea32f9d20730fb1cadab41916319"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909386cf5d3cdaa1bf73ff5162ef5caf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a909386cf5d3cdaa1bf73ff5162ef5caf"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a909386cf5d3cdaa1bf73ff5162ef5caf">PMHAL_PRCM_CLK_GPIO_1_GDBCLK_32786</a></td></tr>
<tr class="memdesc:a909386cf5d3cdaa1bf73ff5162ef5caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPIO_1_GDBCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a909386cf5d3cdaa1bf73ff5162ef5caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab0cf7650690388a711adc676c24f43c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab0cf7650690388a711adc676c24f43c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aab0cf7650690388a711adc676c24f43c">PMHAL_PRCM_CLK_GPIO_2_GDBCLK_32786</a></td></tr>
<tr class="memdesc:aab0cf7650690388a711adc676c24f43c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPIO_2_GDBCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:aab0cf7650690388a711adc676c24f43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae972bbae1777f2033ebb516e5af9230f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae972bbae1777f2033ebb516e5af9230f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae972bbae1777f2033ebb516e5af9230f">PMHAL_PRCM_CLK_GPIO_3_GDBCLK_32786</a></td></tr>
<tr class="memdesc:ae972bbae1777f2033ebb516e5af9230f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPIO_3_GDBCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:ae972bbae1777f2033ebb516e5af9230f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63b7f170ba75781e7a2fd1f57714eeb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac63b7f170ba75781e7a2fd1f57714eeb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac63b7f170ba75781e7a2fd1f57714eeb">PMHAL_PRCM_CLK_GPIO_4_GDBCLK_32786</a></td></tr>
<tr class="memdesc:ac63b7f170ba75781e7a2fd1f57714eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPIO_4_GDBCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:ac63b7f170ba75781e7a2fd1f57714eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8d0459bfbd5cf72b7a1be375c383e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e8d0459bfbd5cf72b7a1be375c383e2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a8e8d0459bfbd5cf72b7a1be375c383e2">PMHAL_PRCM_CLK_GPIO_5_GDBCLK_32786</a></td></tr>
<tr class="memdesc:a8e8d0459bfbd5cf72b7a1be375c383e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPIO_5_GDBCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a8e8d0459bfbd5cf72b7a1be375c383e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc2c97371233fb3d659772b6c61e46b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accc2c97371233fb3d659772b6c61e46b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#accc2c97371233fb3d659772b6c61e46b">PMHAL_PRCM_CLK_HDQ1W_GCLK_12000000</a></td></tr>
<tr class="memdesc:accc2c97371233fb3d659772b6c61e46b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_HDQ1W_GCLK for the frequency 12000000. <br /></td></tr>
<tr class="separator:accc2c97371233fb3d659772b6c61e46b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8cb136d3d1dfc87d06a6c013200476a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8cb136d3d1dfc87d06a6c013200476a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac8cb136d3d1dfc87d06a6c013200476a">PMHAL_PRCM_CLK_I2C_FCLK_48000000</a></td></tr>
<tr class="memdesc:ac8cb136d3d1dfc87d06a6c013200476a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_I2C_FCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:ac8cb136d3d1dfc87d06a6c013200476a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50de1fae82dddba8d21f63db8c2bc970"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a50de1fae82dddba8d21f63db8c2bc970"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a50de1fae82dddba8d21f63db8c2bc970">PMHAL_PRCM_CLK_ICSS_IEP_GCLK_200000000</a></td></tr>
<tr class="memdesc:a50de1fae82dddba8d21f63db8c2bc970"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_IEP_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a50de1fae82dddba8d21f63db8c2bc970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fba65625044c53120ebb0752c9b23ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0fba65625044c53120ebb0752c9b23ae"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a0fba65625044c53120ebb0752c9b23ae">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_200000000</a></td></tr>
<tr class="memdesc:a0fba65625044c53120ebb0752c9b23ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_OCP_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a0fba65625044c53120ebb0752c9b23ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0633bd6a06994c5a6ec033cd9eb71545"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0633bd6a06994c5a6ec033cd9eb71545"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a0633bd6a06994c5a6ec033cd9eb71545">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_100000000</a></td></tr>
<tr class="memdesc:a0633bd6a06994c5a6ec033cd9eb71545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_OCP_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a0633bd6a06994c5a6ec033cd9eb71545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96236d695c1ecb84b467452f2b1001bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96236d695c1ecb84b467452f2b1001bc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a96236d695c1ecb84b467452f2b1001bc">PMHAL_PRCM_CLK_ICSS_UART_GCLK_192000000</a></td></tr>
<tr class="memdesc:a96236d695c1ecb84b467452f2b1001bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ICSS_UART_GCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a96236d695c1ecb84b467452f2b1001bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3497d8b390763c3d124a9a2e1590436e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3497d8b390763c3d124a9a2e1590436e"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a3497d8b390763c3d124a9a2e1590436e">PMHAL_PRCM_CLK_L3D2_GCLK_100000000</a></td></tr>
<tr class="memdesc:a3497d8b390763c3d124a9a2e1590436e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3D2_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a3497d8b390763c3d124a9a2e1590436e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23b1a33a0971bcd3492b9fbc85984b06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23b1a33a0971bcd3492b9fbc85984b06"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a23b1a33a0971bcd3492b9fbc85984b06">PMHAL_PRCM_CLK_L3S_GCLK_100000000</a></td></tr>
<tr class="memdesc:a23b1a33a0971bcd3492b9fbc85984b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3S_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a23b1a33a0971bcd3492b9fbc85984b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8961c2a6f9eb42b4ee2aa342078c29d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8961c2a6f9eb42b4ee2aa342078c29d6"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a8961c2a6f9eb42b4ee2aa342078c29d6">PMHAL_PRCM_CLK_L3_GCLK_200000000</a></td></tr>
<tr class="memdesc:a8961c2a6f9eb42b4ee2aa342078c29d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a8961c2a6f9eb42b4ee2aa342078c29d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae109c3100508305c564f5da061a59bb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae109c3100508305c564f5da061a59bb5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae109c3100508305c564f5da061a59bb5">PMHAL_PRCM_CLK_L4LS_GCLK_100000000</a></td></tr>
<tr class="memdesc:ae109c3100508305c564f5da061a59bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4LS_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:ae109c3100508305c564f5da061a59bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc0b4385eb675bbf2c3a12b30f2c315a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc0b4385eb675bbf2c3a12b30f2c315a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#acc0b4385eb675bbf2c3a12b30f2c315a">PMHAL_PRCM_CLK_LCD_GCLK_100000000</a></td></tr>
<tr class="memdesc:acc0b4385eb675bbf2c3a12b30f2c315a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:acc0b4385eb675bbf2c3a12b30f2c315a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c181130aa5313dcec1f1d394b3457b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c181130aa5313dcec1f1d394b3457b9"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4c181130aa5313dcec1f1d394b3457b9">PMHAL_PRCM_CLK_LCD_GCLK_250000000</a></td></tr>
<tr class="memdesc:a4c181130aa5313dcec1f1d394b3457b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_GCLK for the frequency 250000000. <br /></td></tr>
<tr class="separator:a4c181130aa5313dcec1f1d394b3457b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10f8ce98e1e6a47eb1c4396722169979"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10f8ce98e1e6a47eb1c4396722169979"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a10f8ce98e1e6a47eb1c4396722169979">PMHAL_PRCM_CLK_LCD_GCLK_192000000</a></td></tr>
<tr class="memdesc:a10f8ce98e1e6a47eb1c4396722169979"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_GCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a10f8ce98e1e6a47eb1c4396722169979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c32847448a990f3379739298f8c560"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45c32847448a990f3379739298f8c560"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a45c32847448a990f3379739298f8c560">PMHAL_PRCM_CLK_LCD_L3_GCLK_200000000</a></td></tr>
<tr class="memdesc:a45c32847448a990f3379739298f8c560"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_L3_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:a45c32847448a990f3379739298f8c560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f522871374e143f9e69e07674501fec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f522871374e143f9e69e07674501fec"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2f522871374e143f9e69e07674501fec">PMHAL_PRCM_CLK_LCD_L4S_GCLK_100000000</a></td></tr>
<tr class="memdesc:a2f522871374e143f9e69e07674501fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_LCD_L4S_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:a2f522871374e143f9e69e07674501fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b9594082222fa72a84fc0fc4bb5b0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17b9594082222fa72a84fc0fc4bb5b0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a17b9594082222fa72a84fc0fc4bb5b0c">PMHAL_PRCM_CLK_MCASP_FCLK_24000000</a></td></tr>
<tr class="memdesc:a17b9594082222fa72a84fc0fc4bb5b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MCASP_FCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a17b9594082222fa72a84fc0fc4bb5b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3378b348d53ad55b54a9c262670a747"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3378b348d53ad55b54a9c262670a747"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aa3378b348d53ad55b54a9c262670a747">PMHAL_PRCM_CLK_MGC_FCLK_24000000</a></td></tr>
<tr class="memdesc:aa3378b348d53ad55b54a9c262670a747"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MGC_FCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:aa3378b348d53ad55b54a9c262670a747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1df21b06dc65d0630a74c55e9fd72186"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1df21b06dc65d0630a74c55e9fd72186"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a1df21b06dc65d0630a74c55e9fd72186">PMHAL_PRCM_CLK_MGC_FCLK_192000000</a></td></tr>
<tr class="memdesc:a1df21b06dc65d0630a74c55e9fd72186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MGC_FCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a1df21b06dc65d0630a74c55e9fd72186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9043122a6110b8bc071b5de26f8a6b71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9043122a6110b8bc071b5de26f8a6b71"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a9043122a6110b8bc071b5de26f8a6b71">PMHAL_PRCM_CLK_MMC_FCLK_96000000</a></td></tr>
<tr class="memdesc:a9043122a6110b8bc071b5de26f8a6b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_MMC_FCLK for the frequency 96000000. <br /></td></tr>
<tr class="separator:a9043122a6110b8bc071b5de26f8a6b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6dc380a3402607962d4c89b40249a52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6dc380a3402607962d4c89b40249a52"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac6dc380a3402607962d4c89b40249a52">PMHAL_PRCM_CLK_OCPWP_L3_GCLK_200000000</a></td></tr>
<tr class="memdesc:ac6dc380a3402607962d4c89b40249a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_OCPWP_L3_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:ac6dc380a3402607962d4c89b40249a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af075db5dcae24256ad55597e70da8557"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af075db5dcae24256ad55597e70da8557"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af075db5dcae24256ad55597e70da8557">PMHAL_PRCM_CLK_OCPWP_L4_GCLK_EN_100000000</a></td></tr>
<tr class="memdesc:af075db5dcae24256ad55597e70da8557"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_OCPWP_L4_GCLK_EN for the frequency 100000000. <br /></td></tr>
<tr class="separator:af075db5dcae24256ad55597e70da8557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af053e9b2c289c75ed274c1fe228e0f55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af053e9b2c289c75ed274c1fe228e0f55"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af053e9b2c289c75ed274c1fe228e0f55">PMHAL_PRCM_CLK_SPI_GCLK_48000000</a></td></tr>
<tr class="memdesc:af053e9b2c289c75ed274c1fe228e0f55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SPI_GCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:af053e9b2c289c75ed274c1fe228e0f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb94899fbcd0f30ddefaba79d2c7b0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affb94899fbcd0f30ddefaba79d2c7b0c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#affb94899fbcd0f30ddefaba79d2c7b0c">PMHAL_PRCM_CLK_TIMER10_GCLK_24000000</a></td></tr>
<tr class="memdesc:affb94899fbcd0f30ddefaba79d2c7b0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER10_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:affb94899fbcd0f30ddefaba79d2c7b0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013cc03866023aa83251cbc9c2fafb6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a013cc03866023aa83251cbc9c2fafb6d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a013cc03866023aa83251cbc9c2fafb6d">PMHAL_PRCM_CLK_TIMER10_GCLK_32768</a></td></tr>
<tr class="memdesc:a013cc03866023aa83251cbc9c2fafb6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER10_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a013cc03866023aa83251cbc9c2fafb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59d0a3e72b4809db1cb68fef5eba9df7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59d0a3e72b4809db1cb68fef5eba9df7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a59d0a3e72b4809db1cb68fef5eba9df7">PMHAL_PRCM_CLK_TIMER11_GCLK_24000000</a></td></tr>
<tr class="memdesc:a59d0a3e72b4809db1cb68fef5eba9df7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER11_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a59d0a3e72b4809db1cb68fef5eba9df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a749219c1e51759eadc0f43de9642fa88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a749219c1e51759eadc0f43de9642fa88"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a749219c1e51759eadc0f43de9642fa88">PMHAL_PRCM_CLK_TIMER11_GCLK_32768</a></td></tr>
<tr class="memdesc:a749219c1e51759eadc0f43de9642fa88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER11_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a749219c1e51759eadc0f43de9642fa88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ef73b97f610bbdbeea576f8799f817"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28ef73b97f610bbdbeea576f8799f817"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a28ef73b97f610bbdbeea576f8799f817">PMHAL_PRCM_CLK_TIMER2_GCLK_24000000</a></td></tr>
<tr class="memdesc:a28ef73b97f610bbdbeea576f8799f817"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a28ef73b97f610bbdbeea576f8799f817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff6605f2ea8b3ce7c3e4257345c55055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff6605f2ea8b3ce7c3e4257345c55055"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aff6605f2ea8b3ce7c3e4257345c55055">PMHAL_PRCM_CLK_TIMER2_GCLK_32768</a></td></tr>
<tr class="memdesc:aff6605f2ea8b3ce7c3e4257345c55055"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER2_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:aff6605f2ea8b3ce7c3e4257345c55055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba2be345a9868c51f4e7ff3b54af964f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba2be345a9868c51f4e7ff3b54af964f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aba2be345a9868c51f4e7ff3b54af964f">PMHAL_PRCM_CLK_TIMER3_GCLK_24000000</a></td></tr>
<tr class="memdesc:aba2be345a9868c51f4e7ff3b54af964f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:aba2be345a9868c51f4e7ff3b54af964f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a648ac85cfb88940e9e78f951562e965b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a648ac85cfb88940e9e78f951562e965b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a648ac85cfb88940e9e78f951562e965b">PMHAL_PRCM_CLK_TIMER3_GCLK_32768</a></td></tr>
<tr class="memdesc:a648ac85cfb88940e9e78f951562e965b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER3_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a648ac85cfb88940e9e78f951562e965b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d77d8481d431546f25c499329247106"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d77d8481d431546f25c499329247106"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a3d77d8481d431546f25c499329247106">PMHAL_PRCM_CLK_TIMER4_GCLK_24000000</a></td></tr>
<tr class="memdesc:a3d77d8481d431546f25c499329247106"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a3d77d8481d431546f25c499329247106"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ea56d13cff33d19563ea8fbe68e6e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92ea56d13cff33d19563ea8fbe68e6e2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a92ea56d13cff33d19563ea8fbe68e6e2">PMHAL_PRCM_CLK_TIMER4_GCLK_32768</a></td></tr>
<tr class="memdesc:a92ea56d13cff33d19563ea8fbe68e6e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER4_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a92ea56d13cff33d19563ea8fbe68e6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdc0d891a8cc920ed7fcadc5ce08340"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cdc0d891a8cc920ed7fcadc5ce08340"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a1cdc0d891a8cc920ed7fcadc5ce08340">PMHAL_PRCM_CLK_TIMER5_GCLK_24000000</a></td></tr>
<tr class="memdesc:a1cdc0d891a8cc920ed7fcadc5ce08340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a1cdc0d891a8cc920ed7fcadc5ce08340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8458013680720fc31d87762e06a77b84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8458013680720fc31d87762e06a77b84"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a8458013680720fc31d87762e06a77b84">PMHAL_PRCM_CLK_TIMER5_GCLK_32768</a></td></tr>
<tr class="memdesc:a8458013680720fc31d87762e06a77b84"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER5_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a8458013680720fc31d87762e06a77b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a4c2f13d46dc5b2a4ff957aca4bb3a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a4c2f13d46dc5b2a4ff957aca4bb3a1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4a4c2f13d46dc5b2a4ff957aca4bb3a1">PMHAL_PRCM_CLK_TIMER6_GCLK_24000000</a></td></tr>
<tr class="memdesc:a4a4c2f13d46dc5b2a4ff957aca4bb3a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a4a4c2f13d46dc5b2a4ff957aca4bb3a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e015afc2c4e33cb291c981a5b3a7bd7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e015afc2c4e33cb291c981a5b3a7bd7"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a8e015afc2c4e33cb291c981a5b3a7bd7">PMHAL_PRCM_CLK_TIMER6_GCLK_32768</a></td></tr>
<tr class="memdesc:a8e015afc2c4e33cb291c981a5b3a7bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER6_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a8e015afc2c4e33cb291c981a5b3a7bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e552d0349bae118bc5ad8b37b79ffea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e552d0349bae118bc5ad8b37b79ffea"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a3e552d0349bae118bc5ad8b37b79ffea">PMHAL_PRCM_CLK_TIMER7_GCLK_24000000</a></td></tr>
<tr class="memdesc:a3e552d0349bae118bc5ad8b37b79ffea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a3e552d0349bae118bc5ad8b37b79ffea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a714c6154bdaa0f017cf965f0cbfbafc2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a714c6154bdaa0f017cf965f0cbfbafc2"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a714c6154bdaa0f017cf965f0cbfbafc2">PMHAL_PRCM_CLK_TIMER7_GCLK_32768</a></td></tr>
<tr class="memdesc:a714c6154bdaa0f017cf965f0cbfbafc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER7_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a714c6154bdaa0f017cf965f0cbfbafc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50c4cdbe8a3b21ccc515409740e68fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa50c4cdbe8a3b21ccc515409740e68fc"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aa50c4cdbe8a3b21ccc515409740e68fc">PMHAL_PRCM_CLK_TIMER8_GCLK_24000000</a></td></tr>
<tr class="memdesc:aa50c4cdbe8a3b21ccc515409740e68fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:aa50c4cdbe8a3b21ccc515409740e68fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a071b2c7405382e87aa77a8867ad93215"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a071b2c7405382e87aa77a8867ad93215"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a071b2c7405382e87aa77a8867ad93215">PMHAL_PRCM_CLK_TIMER8_GCLK_32768</a></td></tr>
<tr class="memdesc:a071b2c7405382e87aa77a8867ad93215"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER8_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a071b2c7405382e87aa77a8867ad93215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6715770c2365040a38a39534753d910f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6715770c2365040a38a39534753d910f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6715770c2365040a38a39534753d910f">PMHAL_PRCM_CLK_TIMER9_GCLK_24000000</a></td></tr>
<tr class="memdesc:a6715770c2365040a38a39534753d910f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER9_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a6715770c2365040a38a39534753d910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2581e38bf7df4b0b66605fdcb823f39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2581e38bf7df4b0b66605fdcb823f39"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac2581e38bf7df4b0b66605fdcb823f39">PMHAL_PRCM_CLK_TIMER9_GCLK_32768</a></td></tr>
<tr class="memdesc:ac2581e38bf7df4b0b66605fdcb823f39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER9_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:ac2581e38bf7df4b0b66605fdcb823f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a709687f852d79fa136a50fe496505e79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a709687f852d79fa136a50fe496505e79"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a709687f852d79fa136a50fe496505e79">PMHAL_PRCM_CLK_UART_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a709687f852d79fa136a50fe496505e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a709687f852d79fa136a50fe496505e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea087736da36f5fd209989bbbb25d3e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea087736da36f5fd209989bbbb25d3e8"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aea087736da36f5fd209989bbbb25d3e8">PMHAL_PRCM_CLK_USB_OTG_SS_REFCLK_24000000</a></td></tr>
<tr class="memdesc:aea087736da36f5fd209989bbbb25d3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USB_OTG_SS_REFCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:aea087736da36f5fd209989bbbb25d3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a9df93306419ca961495a3cf2a9c3a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5a9df93306419ca961495a3cf2a9c3a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac5a9df93306419ca961495a3cf2a9c3a">PMHAL_PRCM_CLK_USB_PLL_CLK_960000000</a></td></tr>
<tr class="memdesc:ac5a9df93306419ca961495a3cf2a9c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USB_PLL_CLK for the frequency 960000000. <br /></td></tr>
<tr class="separator:ac5a9df93306419ca961495a3cf2a9c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a357085055e5ee44fefb0e7b6990a09d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a357085055e5ee44fefb0e7b6990a09d4"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a357085055e5ee44fefb0e7b6990a09d4">PMHAL_PRCM_CLK_USIM0_FCLK_24000000</a></td></tr>
<tr class="memdesc:a357085055e5ee44fefb0e7b6990a09d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USIM0_FCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a357085055e5ee44fefb0e7b6990a09d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b6fb574552e99b0ec3f72f31df0622"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72b6fb574552e99b0ec3f72f31df0622"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a72b6fb574552e99b0ec3f72f31df0622">PMHAL_PRCM_CLK_USIM0_FCLK_40000000</a></td></tr>
<tr class="memdesc:a72b6fb574552e99b0ec3f72f31df0622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USIM0_FCLK for the frequency 40000000. <br /></td></tr>
<tr class="separator:a72b6fb574552e99b0ec3f72f31df0622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac783909d629541dfaece3b06ed9f3ced"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac783909d629541dfaece3b06ed9f3ced"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac783909d629541dfaece3b06ed9f3ced">PMHAL_PRCM_CLK_USIM0_FCLK32_32768</a></td></tr>
<tr class="memdesc:ac783909d629541dfaece3b06ed9f3ced"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USIM0_FCLK32 for the frequency 32768. <br /></td></tr>
<tr class="separator:ac783909d629541dfaece3b06ed9f3ced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c422fb53899bddff8cfa56033b5a08f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c422fb53899bddff8cfa56033b5a08f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4c422fb53899bddff8cfa56033b5a08f">PMHAL_PRCM_CLK_USIM1_FCLK_24000000</a></td></tr>
<tr class="memdesc:a4c422fb53899bddff8cfa56033b5a08f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USIM1_FCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a4c422fb53899bddff8cfa56033b5a08f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5958d3bbee196ff0567465a300305585"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5958d3bbee196ff0567465a300305585"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5958d3bbee196ff0567465a300305585">PMHAL_PRCM_CLK_USIM1_FCLK_40000000</a></td></tr>
<tr class="memdesc:a5958d3bbee196ff0567465a300305585"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USIM1_FCLK for the frequency 40000000. <br /></td></tr>
<tr class="separator:a5958d3bbee196ff0567465a300305585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3ddac68dd23f53e71dddb46cf94c4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c3ddac68dd23f53e71dddb46cf94c4c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a7c3ddac68dd23f53e71dddb46cf94c4c">PMHAL_PRCM_CLK_USIM1_FCLK32_32768</a></td></tr>
<tr class="memdesc:a7c3ddac68dd23f53e71dddb46cf94c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USIM1_FCLK32 for the frequency 32768. <br /></td></tr>
<tr class="separator:a7c3ddac68dd23f53e71dddb46cf94c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39dbfdb1ae7bd2b3b20cd02e733de18d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39dbfdb1ae7bd2b3b20cd02e733de18d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a39dbfdb1ae7bd2b3b20cd02e733de18d">PMHAL_PRCM_CLK_L4_RTC_GCLK_24000000</a></td></tr>
<tr class="memdesc:a39dbfdb1ae7bd2b3b20cd02e733de18d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4_RTC_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a39dbfdb1ae7bd2b3b20cd02e733de18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fb40d78cc2f0528dbf8252f4298b2d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7fb40d78cc2f0528dbf8252f4298b2d1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a7fb40d78cc2f0528dbf8252f4298b2d1">PMHAL_PRCM_CLK_RTC_32KCLK_32786</a></td></tr>
<tr class="memdesc:a7fb40d78cc2f0528dbf8252f4298b2d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_RTC_32KCLK for the frequency 32786. <br /></td></tr>
<tr class="separator:a7fb40d78cc2f0528dbf8252f4298b2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16072ef66cfea07e5ac172867ec6a34b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16072ef66cfea07e5ac172867ec6a34b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a16072ef66cfea07e5ac172867ec6a34b">PMHAL_PRCM_CLK_STD_EFUSE_SYSCLK_24000000</a></td></tr>
<tr class="memdesc:a16072ef66cfea07e5ac172867ec6a34b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_STD_EFUSE_SYSCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a16072ef66cfea07e5ac172867ec6a34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42fe56aa048799244b049e5798a28d59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42fe56aa048799244b049e5798a28d59"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a42fe56aa048799244b049e5798a28d59">PMHAL_PRCM_CLK_TAMPER_L4_GCLK_25000000</a></td></tr>
<tr class="memdesc:a42fe56aa048799244b049e5798a28d59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TAMPER_L4_GCLK for the frequency 25000000. <br /></td></tr>
<tr class="separator:a42fe56aa048799244b049e5798a28d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa4c0a3481822c668cbf8a9c546c75b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa4c0a3481822c668cbf8a9c546c75b1"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aaa4c0a3481822c668cbf8a9c546c75b1">PMHAL_PRCM_CLK_ADC_FCLK_24000000</a></td></tr>
<tr class="memdesc:aaa4c0a3481822c668cbf8a9c546c75b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_ADC_FCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:aaa4c0a3481822c668cbf8a9c546c75b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab497d306ec3bf03cb5af41721857bb4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab497d306ec3bf03cb5af41721857bb4a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ab497d306ec3bf03cb5af41721857bb4a">PMHAL_PRCM_CLK_CLK_24MHZ_24000000</a></td></tr>
<tr class="memdesc:ab497d306ec3bf03cb5af41721857bb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_CLK_24MHZ for the frequency 24000000. <br /></td></tr>
<tr class="separator:ab497d306ec3bf03cb5af41721857bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d58fac8f9123e6363c13f678dc5c25b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d58fac8f9123e6363c13f678dc5c25b"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2d58fac8f9123e6363c13f678dc5c25b">PMHAL_PRCM_CLK_DBGSYSCLK_24000000</a></td></tr>
<tr class="memdesc:a2d58fac8f9123e6363c13f678dc5c25b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DBGSYSCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a2d58fac8f9123e6363c13f678dc5c25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36931787d60ebb117bfa5178c3d359c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa36931787d60ebb117bfa5178c3d359c"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aa36931787d60ebb117bfa5178c3d359c">PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK_200000000</a></td></tr>
<tr class="memdesc:aa36931787d60ebb117bfa5178c3d359c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:aa36931787d60ebb117bfa5178c3d359c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55bf7d2f7da6be681cd9bc44e774ef49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55bf7d2f7da6be681cd9bc44e774ef49"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a55bf7d2f7da6be681cd9bc44e774ef49">PMHAL_PRCM_CLK_DEBUG_CLKB_GCLK_192000000</a></td></tr>
<tr class="memdesc:a55bf7d2f7da6be681cd9bc44e774ef49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DEBUG_CLKB_GCLK for the frequency 192000000. <br /></td></tr>
<tr class="separator:a55bf7d2f7da6be681cd9bc44e774ef49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac134a0ebc247a2206fefb195ba693830"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac134a0ebc247a2206fefb195ba693830"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac134a0ebc247a2206fefb195ba693830">PMHAL_PRCM_CLK_DEBUG_CLKC_GCLK_100000000</a></td></tr>
<tr class="memdesc:ac134a0ebc247a2206fefb195ba693830"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_DEBUG_CLKC_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:ac134a0ebc247a2206fefb195ba693830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d53d9ad317800d0dd2168e02cf18ceb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d53d9ad317800d0dd2168e02cf18ceb"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a8d53d9ad317800d0dd2168e02cf18ceb">PMHAL_PRCM_CLK_GPIO0_GDBCLK_32768</a></td></tr>
<tr class="memdesc:a8d53d9ad317800d0dd2168e02cf18ceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_GPIO0_GDBCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a8d53d9ad317800d0dd2168e02cf18ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2054832407c4f34df700c9df160af3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace2054832407c4f34df700c9df160af3"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ace2054832407c4f34df700c9df160af3">PMHAL_PRCM_CLK_L3S_TSC_GCLK_100000000</a></td></tr>
<tr class="memdesc:ace2054832407c4f34df700c9df160af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3S_TSC_GCLK for the frequency 100000000. <br /></td></tr>
<tr class="separator:ace2054832407c4f34df700c9df160af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b10031327a4b457b1e6059fb4a2135"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2b10031327a4b457b1e6059fb4a2135"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac2b10031327a4b457b1e6059fb4a2135">PMHAL_PRCM_CLK_L3_AON_GCLK_200000000</a></td></tr>
<tr class="memdesc:ac2b10031327a4b457b1e6059fb4a2135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L3_AON_GCLK for the frequency 200000000. <br /></td></tr>
<tr class="separator:ac2b10031327a4b457b1e6059fb4a2135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d4d49d6278c7cf67fac33fc1fe2294"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af6d4d49d6278c7cf67fac33fc1fe2294"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af6d4d49d6278c7cf67fac33fc1fe2294">PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK_24000000</a></td></tr>
<tr class="memdesc:af6d4d49d6278c7cf67fac33fc1fe2294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:af6d4d49d6278c7cf67fac33fc1fe2294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81de7cec2b690d9f789088fc62c6e40f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81de7cec2b690d9f789088fc62c6e40f"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a81de7cec2b690d9f789088fc62c6e40f">PMHAL_PRCM_CLK_L4_WKUP_GCLK_24000000</a></td></tr>
<tr class="memdesc:a81de7cec2b690d9f789088fc62c6e40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_L4_WKUP_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a81de7cec2b690d9f789088fc62c6e40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d790c0542dfff3bea26918e92db08a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a96d790c0542dfff3bea26918e92db08a"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a96d790c0542dfff3bea26918e92db08a">PMHAL_PRCM_CLK_SR_SYSCLK_24000000</a></td></tr>
<tr class="memdesc:a96d790c0542dfff3bea26918e92db08a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SR_SYSCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a96d790c0542dfff3bea26918e92db08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5610a9f558d7613b950eea9203b73340"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5610a9f558d7613b950eea9203b73340"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5610a9f558d7613b950eea9203b73340">PMHAL_PRCM_CLK_SYNCTIMER32K_GFCLK_32768</a></td></tr>
<tr class="memdesc:a5610a9f558d7613b950eea9203b73340"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_SYNCTIMER32K_GFCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a5610a9f558d7613b950eea9203b73340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2474e2cbfa17b7a977ee2d04800de5be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2474e2cbfa17b7a977ee2d04800de5be"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2474e2cbfa17b7a977ee2d04800de5be">PMHAL_PRCM_CLK_TIMER1_GCLK_24000000</a></td></tr>
<tr class="memdesc:a2474e2cbfa17b7a977ee2d04800de5be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GCLK for the frequency 24000000. <br /></td></tr>
<tr class="separator:a2474e2cbfa17b7a977ee2d04800de5be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8443843e04a4f5814eb8a3d702068f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8443843e04a4f5814eb8a3d702068f5"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae8443843e04a4f5814eb8a3d702068f5">PMHAL_PRCM_CLK_TIMER1_GCLK_32768</a></td></tr>
<tr class="memdesc:ae8443843e04a4f5814eb8a3d702068f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_TIMER1_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:ae8443843e04a4f5814eb8a3d702068f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45c98c3839fc7c71bac6f242418d2d5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a45c98c3839fc7c71bac6f242418d2d5d"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a45c98c3839fc7c71bac6f242418d2d5d">PMHAL_PRCM_CLK_UART0_GFCLK_48000000</a></td></tr>
<tr class="memdesc:a45c98c3839fc7c71bac6f242418d2d5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_UART0_GFCLK for the frequency 48000000. <br /></td></tr>
<tr class="separator:a45c98c3839fc7c71bac6f242418d2d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a347d7fc0239515c5003825040ca4d0bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a347d7fc0239515c5003825040ca4d0bf"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a347d7fc0239515c5003825040ca4d0bf">PMHAL_PRCM_CLK_USBPHY_32KHZ_GCLK_32768</a></td></tr>
<tr class="memdesc:a347d7fc0239515c5003825040ca4d0bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_USBPHY_32KHZ_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a347d7fc0239515c5003825040ca4d0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77bce200f6a002b5d26af7b4be727b93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77bce200f6a002b5d26af7b4be727b93"></a>
<a class="el" href="structpmlib_clock_rate_freq_config.html">pmlibClockRateFreqConfig_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a77bce200f6a002b5d26af7b4be727b93">PMHAL_PRCM_CLK_WDT1_GCLK_32768</a></td></tr>
<tr class="memdesc:a77bce200f6a002b5d26af7b4be727b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration structure for the PMHAL_PRCM_CLK_WDT1_GCLK for the frequency 32768. <br /></td></tr>
<tr class="separator:a77bce200f6a002b5d26af7b4be727b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b22a632a871bfee67a6f5601a127292"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b22a632a871bfee67a6f5601a127292"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6b22a632a871bfee67a6f5601a127292">PMHAL_PRCM_CLK_CUST_EFUSE_SYSCLK_freqList</a> []</td></tr>
<tr class="memdesc:a6b22a632a871bfee67a6f5601a127292"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CUST_EFUSE_SYSCLK. <br /></td></tr>
<tr class="separator:a6b22a632a871bfee67a6f5601a127292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd0f13baedc17f36b8bf7b7add2e3e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2dd0f13baedc17f36b8bf7b7add2e3e5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2dd0f13baedc17f36b8bf7b7add2e3e5">PMHAL_PRCM_CLK_L4_CEFUSE_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2dd0f13baedc17f36b8bf7b7add2e3e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4_CEFUSE_GCLK. <br /></td></tr>
<tr class="separator:a2dd0f13baedc17f36b8bf7b7add2e3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c0d1b4beeeb0444735609f4b09ce645"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c0d1b4beeeb0444735609f4b09ce645"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4c0d1b4beeeb0444735609f4b09ce645">PMHAL_PRCM_CLK_GFX_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4c0d1b4beeeb0444735609f4b09ce645"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GFX_GFCLK. <br /></td></tr>
<tr class="separator:a4c0d1b4beeeb0444735609f4b09ce645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0af82c84276acdb64dfa4f9c39a9cf89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0af82c84276acdb64dfa4f9c39a9cf89"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a0af82c84276acdb64dfa4f9c39a9cf89">PMHAL_PRCM_CLK_GFX_L3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0af82c84276acdb64dfa4f9c39a9cf89"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GFX_L3_GCLK. <br /></td></tr>
<tr class="separator:a0af82c84276acdb64dfa4f9c39a9cf89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba01aef68cdcfea4f2541d550dd6d76"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ba01aef68cdcfea4f2541d550dd6d76"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a1ba01aef68cdcfea4f2541d550dd6d76">PMHAL_PRCM_CLK_MPU_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a1ba01aef68cdcfea4f2541d550dd6d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MPU_CLK. <br /></td></tr>
<tr class="separator:a1ba01aef68cdcfea4f2541d550dd6d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c7c6a96a61c5128d884bd0a7936b73b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5c7c6a96a61c5128d884bd0a7936b73b"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5c7c6a96a61c5128d884bd0a7936b73b">PMHAL_PRCM_CLK_CAN_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a5c7c6a96a61c5128d884bd0a7936b73b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CAN_CLK. <br /></td></tr>
<tr class="separator:a5c7c6a96a61c5128d884bd0a7936b73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a546e696b5958eaa754478e4c16ef2b3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a546e696b5958eaa754478e4c16ef2b3d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a546e696b5958eaa754478e4c16ef2b3d">PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a546e696b5958eaa754478e4c16ef2b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CPSW_125MHZ_GCLK. <br /></td></tr>
<tr class="separator:a546e696b5958eaa754478e4c16ef2b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a008700efefb3ef1e330de0a36da298b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a008700efefb3ef1e330de0a36da298b6"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a008700efefb3ef1e330de0a36da298b6">PMHAL_PRCM_CLK_CPSW_250MHZ_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a008700efefb3ef1e330de0a36da298b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CPSW_250MHZ_CLK. <br /></td></tr>
<tr class="separator:a008700efefb3ef1e330de0a36da298b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38876c111b861aef4bb1042882ec8718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38876c111b861aef4bb1042882ec8718"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a38876c111b861aef4bb1042882ec8718">PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a38876c111b861aef4bb1042882ec8718"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CPSW_CPTS_RFT_CLK. <br /></td></tr>
<tr class="separator:a38876c111b861aef4bb1042882ec8718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb327b6d6653f773d3bb9187648b341a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb327b6d6653f773d3bb9187648b341a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#abb327b6d6653f773d3bb9187648b341a">PMHAL_PRCM_CLK_DDR_DLL_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:abb327b6d6653f773d3bb9187648b341a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DDR_DLL_GCLK. <br /></td></tr>
<tr class="separator:abb327b6d6653f773d3bb9187648b341a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7612fedefbd2b54fa6f52173b1656f99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7612fedefbd2b54fa6f52173b1656f99"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a7612fedefbd2b54fa6f52173b1656f99">PMHAL_PRCM_CLK_DLL_AGING_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7612fedefbd2b54fa6f52173b1656f99"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DLL_AGING_GCLK. <br /></td></tr>
<tr class="separator:a7612fedefbd2b54fa6f52173b1656f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b7c0409ce42efe275c6d5b5e7ce758"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4b7c0409ce42efe275c6d5b5e7ce758"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad4b7c0409ce42efe275c6d5b5e7ce758">PMHAL_PRCM_CLK_DSS_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad4b7c0409ce42efe275c6d5b5e7ce758"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSS_GCLK. <br /></td></tr>
<tr class="separator:ad4b7c0409ce42efe275c6d5b5e7ce758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01a02e6323f3ff2a6afa0628d65fdd00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01a02e6323f3ff2a6afa0628d65fdd00"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a01a02e6323f3ff2a6afa0628d65fdd00">PMHAL_PRCM_CLK_DSS_L3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a01a02e6323f3ff2a6afa0628d65fdd00"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSS_L3_GCLK. <br /></td></tr>
<tr class="separator:a01a02e6323f3ff2a6afa0628d65fdd00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2554495392b10d4d53b5f5edc42b0724"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2554495392b10d4d53b5f5edc42b0724"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2554495392b10d4d53b5f5edc42b0724">PMHAL_PRCM_CLK_DSS_L4_GCLK_EN_freqList</a> []</td></tr>
<tr class="memdesc:a2554495392b10d4d53b5f5edc42b0724"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSS_L4_GCLK_EN. <br /></td></tr>
<tr class="separator:a2554495392b10d4d53b5f5edc42b0724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10156bd1e9b4eed04246e8f126ac4693"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10156bd1e9b4eed04246e8f126ac4693"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a10156bd1e9b4eed04246e8f126ac4693">PMHAL_PRCM_CLK_DSS_SYSCLK_freqList</a> []</td></tr>
<tr class="memdesc:a10156bd1e9b4eed04246e8f126ac4693"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DSS_SYSCLK. <br /></td></tr>
<tr class="separator:a10156bd1e9b4eed04246e8f126ac4693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9577032f598f76632f59a7103ac3559"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9577032f598f76632f59a7103ac3559"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae9577032f598f76632f59a7103ac3559">PMHAL_PRCM_CLK_EMIF_L3_GICLK_freqList</a> []</td></tr>
<tr class="memdesc:ae9577032f598f76632f59a7103ac3559"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMIF_L3_GICLK. <br /></td></tr>
<tr class="separator:ae9577032f598f76632f59a7103ac3559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0851d796a9199902d2c900e0d164e84d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0851d796a9199902d2c900e0d164e84d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a0851d796a9199902d2c900e0d164e84d">PMHAL_PRCM_CLK_EMIF_PHY_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0851d796a9199902d2c900e0d164e84d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_EMIF_PHY_GCLK. <br /></td></tr>
<tr class="separator:a0851d796a9199902d2c900e0d164e84d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f9254e77144e65c93c0b97a7667de7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84f9254e77144e65c93c0b97a7667de7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a84f9254e77144e65c93c0b97a7667de7">PMHAL_PRCM_CLK_GPIO_1_GDBCLK_freqList</a> []</td></tr>
<tr class="memdesc:a84f9254e77144e65c93c0b97a7667de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPIO_1_GDBCLK. <br /></td></tr>
<tr class="separator:a84f9254e77144e65c93c0b97a7667de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad94d8cfffa68811054bb4058cef6db20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad94d8cfffa68811054bb4058cef6db20"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad94d8cfffa68811054bb4058cef6db20">PMHAL_PRCM_CLK_GPIO_2_GDBCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad94d8cfffa68811054bb4058cef6db20"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPIO_2_GDBCLK. <br /></td></tr>
<tr class="separator:ad94d8cfffa68811054bb4058cef6db20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fc233166f4855e65218ed3c8d79b23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53fc233166f4855e65218ed3c8d79b23"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a53fc233166f4855e65218ed3c8d79b23">PMHAL_PRCM_CLK_GPIO_3_GDBCLK_freqList</a> []</td></tr>
<tr class="memdesc:a53fc233166f4855e65218ed3c8d79b23"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPIO_3_GDBCLK. <br /></td></tr>
<tr class="separator:a53fc233166f4855e65218ed3c8d79b23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3f2d786493e8d43ebe15d2371b847ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3f2d786493e8d43ebe15d2371b847ce"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae3f2d786493e8d43ebe15d2371b847ce">PMHAL_PRCM_CLK_GPIO_4_GDBCLK_freqList</a> []</td></tr>
<tr class="memdesc:ae3f2d786493e8d43ebe15d2371b847ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPIO_4_GDBCLK. <br /></td></tr>
<tr class="separator:ae3f2d786493e8d43ebe15d2371b847ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c38e72cd0f30235b4422bef9d8f7f31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c38e72cd0f30235b4422bef9d8f7f31"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4c38e72cd0f30235b4422bef9d8f7f31">PMHAL_PRCM_CLK_GPIO_5_GDBCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4c38e72cd0f30235b4422bef9d8f7f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPIO_5_GDBCLK. <br /></td></tr>
<tr class="separator:a4c38e72cd0f30235b4422bef9d8f7f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63a784530857122131bee5ab14ce8876"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63a784530857122131bee5ab14ce8876"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a63a784530857122131bee5ab14ce8876">PMHAL_PRCM_CLK_HDQ1W_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a63a784530857122131bee5ab14ce8876"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_HDQ1W_GCLK. <br /></td></tr>
<tr class="separator:a63a784530857122131bee5ab14ce8876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a653ae322e4cc75341cf14ba9ae6e8595"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a653ae322e4cc75341cf14ba9ae6e8595"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a653ae322e4cc75341cf14ba9ae6e8595">PMHAL_PRCM_CLK_I2C_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:a653ae322e4cc75341cf14ba9ae6e8595"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_I2C_FCLK. <br /></td></tr>
<tr class="separator:a653ae322e4cc75341cf14ba9ae6e8595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62bde6f00fa4015daa50470e190af6b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a62bde6f00fa4015daa50470e190af6b9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a62bde6f00fa4015daa50470e190af6b9">PMHAL_PRCM_CLK_ICSS_IEP_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a62bde6f00fa4015daa50470e190af6b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ICSS_IEP_GCLK. <br /></td></tr>
<tr class="separator:a62bde6f00fa4015daa50470e190af6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a069f95f19ec1a198c935fc142c10d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43a069f95f19ec1a198c935fc142c10d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a43a069f95f19ec1a198c935fc142c10d">PMHAL_PRCM_CLK_ICSS_OCP_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a43a069f95f19ec1a198c935fc142c10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ICSS_OCP_GCLK. <br /></td></tr>
<tr class="separator:a43a069f95f19ec1a198c935fc142c10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67040e144ea27d0fbf4e04b925bd7e31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67040e144ea27d0fbf4e04b925bd7e31"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a67040e144ea27d0fbf4e04b925bd7e31">PMHAL_PRCM_CLK_ICSS_UART_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a67040e144ea27d0fbf4e04b925bd7e31"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ICSS_UART_GCLK. <br /></td></tr>
<tr class="separator:a67040e144ea27d0fbf4e04b925bd7e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77fcfc779faaa8be9835e67b5f276d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af77fcfc779faaa8be9835e67b5f276d4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af77fcfc779faaa8be9835e67b5f276d4">PMHAL_PRCM_CLK_L3D2_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:af77fcfc779faaa8be9835e67b5f276d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3D2_GCLK. <br /></td></tr>
<tr class="separator:af77fcfc779faaa8be9835e67b5f276d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355049ab68d1d46b769f2e79b7472cb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a355049ab68d1d46b769f2e79b7472cb5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a355049ab68d1d46b769f2e79b7472cb5">PMHAL_PRCM_CLK_L3S_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a355049ab68d1d46b769f2e79b7472cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3S_GCLK. <br /></td></tr>
<tr class="separator:a355049ab68d1d46b769f2e79b7472cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25c6f8db96e57fd35a6d1c67bafd62bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25c6f8db96e57fd35a6d1c67bafd62bc"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a25c6f8db96e57fd35a6d1c67bafd62bc">PMHAL_PRCM_CLK_L3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a25c6f8db96e57fd35a6d1c67bafd62bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3_GCLK. <br /></td></tr>
<tr class="separator:a25c6f8db96e57fd35a6d1c67bafd62bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55bfe645b26473a57d379250c77305e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad55bfe645b26473a57d379250c77305e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad55bfe645b26473a57d379250c77305e">PMHAL_PRCM_CLK_L4LS_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad55bfe645b26473a57d379250c77305e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4LS_GCLK. <br /></td></tr>
<tr class="separator:ad55bfe645b26473a57d379250c77305e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed7a34a3bc6022c3f706038666586f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abed7a34a3bc6022c3f706038666586f4"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#abed7a34a3bc6022c3f706038666586f4">PMHAL_PRCM_CLK_LCD_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:abed7a34a3bc6022c3f706038666586f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_LCD_GCLK. <br /></td></tr>
<tr class="separator:abed7a34a3bc6022c3f706038666586f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2eaa96ecac15c1e25c5f2dccb9ce8fe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2eaa96ecac15c1e25c5f2dccb9ce8fe3"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a2eaa96ecac15c1e25c5f2dccb9ce8fe3">PMHAL_PRCM_CLK_LCD_L3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a2eaa96ecac15c1e25c5f2dccb9ce8fe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_LCD_L3_GCLK. <br /></td></tr>
<tr class="separator:a2eaa96ecac15c1e25c5f2dccb9ce8fe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4404da6412b8949731c8e1ddb30dbd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4404da6412b8949731c8e1ddb30dbd0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac4404da6412b8949731c8e1ddb30dbd0">PMHAL_PRCM_CLK_LCD_L4S_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac4404da6412b8949731c8e1ddb30dbd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_LCD_L4S_GCLK. <br /></td></tr>
<tr class="separator:ac4404da6412b8949731c8e1ddb30dbd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5552c9b08dc042f49542bc46fd2482ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5552c9b08dc042f49542bc46fd2482ee"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a5552c9b08dc042f49542bc46fd2482ee">PMHAL_PRCM_CLK_MCASP_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:a5552c9b08dc042f49542bc46fd2482ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MCASP_FCLK. <br /></td></tr>
<tr class="separator:a5552c9b08dc042f49542bc46fd2482ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45c20bf04e94158b08f9f8f01c35a43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac45c20bf04e94158b08f9f8f01c35a43"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac45c20bf04e94158b08f9f8f01c35a43">PMHAL_PRCM_CLK_MGC_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac45c20bf04e94158b08f9f8f01c35a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MGC_FCLK. <br /></td></tr>
<tr class="separator:ac45c20bf04e94158b08f9f8f01c35a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac582b45c59855ab2579967aeb08d8608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac582b45c59855ab2579967aeb08d8608"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac582b45c59855ab2579967aeb08d8608">PMHAL_PRCM_CLK_MMC_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac582b45c59855ab2579967aeb08d8608"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_MMC_FCLK. <br /></td></tr>
<tr class="separator:ac582b45c59855ab2579967aeb08d8608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e2d9e8b9bcce66f14dbd451e4a584ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e2d9e8b9bcce66f14dbd451e4a584ed"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6e2d9e8b9bcce66f14dbd451e4a584ed">PMHAL_PRCM_CLK_OCPWP_L3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a6e2d9e8b9bcce66f14dbd451e4a584ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_OCPWP_L3_GCLK. <br /></td></tr>
<tr class="separator:a6e2d9e8b9bcce66f14dbd451e4a584ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b95c09409c9bf24d3c41f8b7a6b1cac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b95c09409c9bf24d3c41f8b7a6b1cac"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a9b95c09409c9bf24d3c41f8b7a6b1cac">PMHAL_PRCM_CLK_OCPWP_L4_GCLK_EN_freqList</a> []</td></tr>
<tr class="memdesc:a9b95c09409c9bf24d3c41f8b7a6b1cac"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_OCPWP_L4_GCLK_EN. <br /></td></tr>
<tr class="separator:a9b95c09409c9bf24d3c41f8b7a6b1cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af110312885db5bf0fff283d4deb4366f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af110312885db5bf0fff283d4deb4366f"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af110312885db5bf0fff283d4deb4366f">PMHAL_PRCM_CLK_SPI_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:af110312885db5bf0fff283d4deb4366f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SPI_GCLK. <br /></td></tr>
<tr class="separator:af110312885db5bf0fff283d4deb4366f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d95350a0978d4ce4b348b0d42ad96a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7d95350a0978d4ce4b348b0d42ad96a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ab7d95350a0978d4ce4b348b0d42ad96a">PMHAL_PRCM_CLK_TIMER10_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab7d95350a0978d4ce4b348b0d42ad96a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER10_GCLK. <br /></td></tr>
<tr class="separator:ab7d95350a0978d4ce4b348b0d42ad96a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84855c872bdc6af887e99f52cea1b71f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84855c872bdc6af887e99f52cea1b71f"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a84855c872bdc6af887e99f52cea1b71f">PMHAL_PRCM_CLK_TIMER11_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a84855c872bdc6af887e99f52cea1b71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER11_GCLK. <br /></td></tr>
<tr class="separator:a84855c872bdc6af887e99f52cea1b71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abfb9befaf32c2446c0c11cac9cd310"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4abfb9befaf32c2446c0c11cac9cd310"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4abfb9befaf32c2446c0c11cac9cd310">PMHAL_PRCM_CLK_TIMER2_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4abfb9befaf32c2446c0c11cac9cd310"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER2_GCLK. <br /></td></tr>
<tr class="separator:a4abfb9befaf32c2446c0c11cac9cd310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04187148bdcfccec14ff656674db1a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad04187148bdcfccec14ff656674db1a2"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad04187148bdcfccec14ff656674db1a2">PMHAL_PRCM_CLK_TIMER3_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad04187148bdcfccec14ff656674db1a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER3_GCLK. <br /></td></tr>
<tr class="separator:ad04187148bdcfccec14ff656674db1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6308df7f2941aa7591c4b9cb0169e6d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6308df7f2941aa7591c4b9cb0169e6d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ab6308df7f2941aa7591c4b9cb0169e6d">PMHAL_PRCM_CLK_TIMER4_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab6308df7f2941aa7591c4b9cb0169e6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER4_GCLK. <br /></td></tr>
<tr class="separator:ab6308df7f2941aa7591c4b9cb0169e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad141f20b75ca16ebe6f5a3304d045953"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad141f20b75ca16ebe6f5a3304d045953"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ad141f20b75ca16ebe6f5a3304d045953">PMHAL_PRCM_CLK_TIMER5_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ad141f20b75ca16ebe6f5a3304d045953"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER5_GCLK. <br /></td></tr>
<tr class="separator:ad141f20b75ca16ebe6f5a3304d045953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d021cad6f64cc7d291279701553f693"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d021cad6f64cc7d291279701553f693"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a7d021cad6f64cc7d291279701553f693">PMHAL_PRCM_CLK_TIMER6_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a7d021cad6f64cc7d291279701553f693"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER6_GCLK. <br /></td></tr>
<tr class="separator:a7d021cad6f64cc7d291279701553f693"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f5f31dbe618c859290b0638a8b2bbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59f5f31dbe618c859290b0638a8b2bbe"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a59f5f31dbe618c859290b0638a8b2bbe">PMHAL_PRCM_CLK_TIMER7_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a59f5f31dbe618c859290b0638a8b2bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER7_GCLK. <br /></td></tr>
<tr class="separator:a59f5f31dbe618c859290b0638a8b2bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca5ecc15e09a5deb80d21ae8f075995d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca5ecc15e09a5deb80d21ae8f075995d"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aca5ecc15e09a5deb80d21ae8f075995d">PMHAL_PRCM_CLK_TIMER8_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:aca5ecc15e09a5deb80d21ae8f075995d"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER8_GCLK. <br /></td></tr>
<tr class="separator:aca5ecc15e09a5deb80d21ae8f075995d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca83c34b8c98ed7ea34f4cc27e9cb4e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca83c34b8c98ed7ea34f4cc27e9cb4e5"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aca83c34b8c98ed7ea34f4cc27e9cb4e5">PMHAL_PRCM_CLK_TIMER9_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:aca83c34b8c98ed7ea34f4cc27e9cb4e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER9_GCLK. <br /></td></tr>
<tr class="separator:aca83c34b8c98ed7ea34f4cc27e9cb4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c5560e5a95a2a919f88f56b3ec7876"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4c5560e5a95a2a919f88f56b3ec7876"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ac4c5560e5a95a2a919f88f56b3ec7876">PMHAL_PRCM_CLK_UART_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:ac4c5560e5a95a2a919f88f56b3ec7876"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART_GFCLK. <br /></td></tr>
<tr class="separator:ac4c5560e5a95a2a919f88f56b3ec7876"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a271ab695dc96e5d51009ec23b4bfe7d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a271ab695dc96e5d51009ec23b4bfe7d7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a271ab695dc96e5d51009ec23b4bfe7d7">PMHAL_PRCM_CLK_USB_OTG_SS_REFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a271ab695dc96e5d51009ec23b4bfe7d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_USB_OTG_SS_REFCLK. <br /></td></tr>
<tr class="separator:a271ab695dc96e5d51009ec23b4bfe7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ebfd88aad7b98cd7f147d02ded67fe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ebfd88aad7b98cd7f147d02ded67fe9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a1ebfd88aad7b98cd7f147d02ded67fe9">PMHAL_PRCM_CLK_USB_PLL_CLK_freqList</a> []</td></tr>
<tr class="memdesc:a1ebfd88aad7b98cd7f147d02ded67fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_USB_PLL_CLK. <br /></td></tr>
<tr class="separator:a1ebfd88aad7b98cd7f147d02ded67fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf621f5474aeaf4e6100c2d0e2827fd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf621f5474aeaf4e6100c2d0e2827fd9"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aaf621f5474aeaf4e6100c2d0e2827fd9">PMHAL_PRCM_CLK_USIM0_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:aaf621f5474aeaf4e6100c2d0e2827fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_USIM0_FCLK. <br /></td></tr>
<tr class="separator:aaf621f5474aeaf4e6100c2d0e2827fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e001fad23b699bd81549059ac4a8899"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e001fad23b699bd81549059ac4a8899"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a3e001fad23b699bd81549059ac4a8899">PMHAL_PRCM_CLK_USIM0_FCLK32_freqList</a> []</td></tr>
<tr class="memdesc:a3e001fad23b699bd81549059ac4a8899"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_USIM0_FCLK32. <br /></td></tr>
<tr class="separator:a3e001fad23b699bd81549059ac4a8899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57150b550749fbdb1008604bd8c3ed35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57150b550749fbdb1008604bd8c3ed35"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a57150b550749fbdb1008604bd8c3ed35">PMHAL_PRCM_CLK_USIM1_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:a57150b550749fbdb1008604bd8c3ed35"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_USIM1_FCLK. <br /></td></tr>
<tr class="separator:a57150b550749fbdb1008604bd8c3ed35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6836023d534720f7624a165cf1384392"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6836023d534720f7624a165cf1384392"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a6836023d534720f7624a165cf1384392">PMHAL_PRCM_CLK_USIM1_FCLK32_freqList</a> []</td></tr>
<tr class="memdesc:a6836023d534720f7624a165cf1384392"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_USIM1_FCLK32. <br /></td></tr>
<tr class="separator:a6836023d534720f7624a165cf1384392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1ca04ed27d1131aed5ccbfe4dc0ba0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f1ca04ed27d1131aed5ccbfe4dc0ba0"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4f1ca04ed27d1131aed5ccbfe4dc0ba0">PMHAL_PRCM_CLK_L4_RTC_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4f1ca04ed27d1131aed5ccbfe4dc0ba0"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4_RTC_GCLK. <br /></td></tr>
<tr class="separator:a4f1ca04ed27d1131aed5ccbfe4dc0ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7da9ec8937fc491c3c51c0c92ac0c13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7da9ec8937fc491c3c51c0c92ac0c13"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#aa7da9ec8937fc491c3c51c0c92ac0c13">PMHAL_PRCM_CLK_RTC_32KCLK_freqList</a> []</td></tr>
<tr class="memdesc:aa7da9ec8937fc491c3c51c0c92ac0c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_RTC_32KCLK. <br /></td></tr>
<tr class="separator:aa7da9ec8937fc491c3c51c0c92ac0c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1db1c8fcff56d9d541cefe0fcd34a254"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1db1c8fcff56d9d541cefe0fcd34a254"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a1db1c8fcff56d9d541cefe0fcd34a254">PMHAL_PRCM_CLK_STD_EFUSE_SYSCLK_freqList</a> []</td></tr>
<tr class="memdesc:a1db1c8fcff56d9d541cefe0fcd34a254"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_STD_EFUSE_SYSCLK. <br /></td></tr>
<tr class="separator:a1db1c8fcff56d9d541cefe0fcd34a254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae629a83386abb6d5de424f9ebb406d7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae629a83386abb6d5de424f9ebb406d7b"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae629a83386abb6d5de424f9ebb406d7b">PMHAL_PRCM_CLK_TAMPER_L4_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ae629a83386abb6d5de424f9ebb406d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TAMPER_L4_GCLK. <br /></td></tr>
<tr class="separator:ae629a83386abb6d5de424f9ebb406d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adaf193106fb0d7a0d5613d3948fb36ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adaf193106fb0d7a0d5613d3948fb36ab"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#adaf193106fb0d7a0d5613d3948fb36ab">PMHAL_PRCM_CLK_ADC_FCLK_freqList</a> []</td></tr>
<tr class="memdesc:adaf193106fb0d7a0d5613d3948fb36ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_ADC_FCLK. <br /></td></tr>
<tr class="separator:adaf193106fb0d7a0d5613d3948fb36ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4878a2e43f6952b99f3e83e1a24df8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4878a2e43f6952b99f3e83e1a24df8e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af4878a2e43f6952b99f3e83e1a24df8e">PMHAL_PRCM_CLK_CLK_24MHZ_freqList</a> []</td></tr>
<tr class="memdesc:af4878a2e43f6952b99f3e83e1a24df8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_CLK_24MHZ. <br /></td></tr>
<tr class="separator:af4878a2e43f6952b99f3e83e1a24df8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0e64f5fee7cbb8551e2bfb95a57707"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade0e64f5fee7cbb8551e2bfb95a57707"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ade0e64f5fee7cbb8551e2bfb95a57707">PMHAL_PRCM_CLK_DBGSYSCLK_freqList</a> []</td></tr>
<tr class="memdesc:ade0e64f5fee7cbb8551e2bfb95a57707"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DBGSYSCLK. <br /></td></tr>
<tr class="separator:ade0e64f5fee7cbb8551e2bfb95a57707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f9641328652e2ef2d57654fa2df42fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f9641328652e2ef2d57654fa2df42fe"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4f9641328652e2ef2d57654fa2df42fe">PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4f9641328652e2ef2d57654fa2df42fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DEBUG_CLKA_GCLK. <br /></td></tr>
<tr class="separator:a4f9641328652e2ef2d57654fa2df42fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f36f479467e2d8121e219c30de9c472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f36f479467e2d8121e219c30de9c472"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a0f36f479467e2d8121e219c30de9c472">PMHAL_PRCM_CLK_DEBUG_CLKB_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0f36f479467e2d8121e219c30de9c472"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DEBUG_CLKB_GCLK. <br /></td></tr>
<tr class="separator:a0f36f479467e2d8121e219c30de9c472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d74a2ac27a4ad0a8730b3d531d04dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58d74a2ac27a4ad0a8730b3d531d04dc"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a58d74a2ac27a4ad0a8730b3d531d04dc">PMHAL_PRCM_CLK_DEBUG_CLKC_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a58d74a2ac27a4ad0a8730b3d531d04dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_DEBUG_CLKC_GCLK. <br /></td></tr>
<tr class="separator:a58d74a2ac27a4ad0a8730b3d531d04dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a297977dae705117bf2fb3e333854018a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a297977dae705117bf2fb3e333854018a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a297977dae705117bf2fb3e333854018a">PMHAL_PRCM_CLK_GPIO0_GDBCLK_freqList</a> []</td></tr>
<tr class="memdesc:a297977dae705117bf2fb3e333854018a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_GPIO0_GDBCLK. <br /></td></tr>
<tr class="separator:a297977dae705117bf2fb3e333854018a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518c12d58d34aa449fd9231b51b2e050"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a518c12d58d34aa449fd9231b51b2e050"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a518c12d58d34aa449fd9231b51b2e050">PMHAL_PRCM_CLK_L3S_TSC_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a518c12d58d34aa449fd9231b51b2e050"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3S_TSC_GCLK. <br /></td></tr>
<tr class="separator:a518c12d58d34aa449fd9231b51b2e050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bcdb762303592f6799061e7b8b770e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3bcdb762303592f6799061e7b8b770e"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ab3bcdb762303592f6799061e7b8b770e">PMHAL_PRCM_CLK_L3_AON_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab3bcdb762303592f6799061e7b8b770e"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L3_AON_GCLK. <br /></td></tr>
<tr class="separator:ab3bcdb762303592f6799061e7b8b770e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b5eddbb6cf7791fbec4b711f79ba1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1b5eddbb6cf7791fbec4b711f79ba1a"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ab1b5eddbb6cf7791fbec4b711f79ba1a">PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ab1b5eddbb6cf7791fbec4b711f79ba1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4_WKUP_AON_GCLK. <br /></td></tr>
<tr class="separator:ab1b5eddbb6cf7791fbec4b711f79ba1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58ffb20fe83a0fa955c699c0ab215a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae58ffb20fe83a0fa955c699c0ab215a7"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ae58ffb20fe83a0fa955c699c0ab215a7">PMHAL_PRCM_CLK_L4_WKUP_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:ae58ffb20fe83a0fa955c699c0ab215a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_L4_WKUP_GCLK. <br /></td></tr>
<tr class="separator:ae58ffb20fe83a0fa955c699c0ab215a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91554c7d03c33af4924ec05cfe761476"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91554c7d03c33af4924ec05cfe761476"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a91554c7d03c33af4924ec05cfe761476">PMHAL_PRCM_CLK_SR_SYSCLK_freqList</a> []</td></tr>
<tr class="memdesc:a91554c7d03c33af4924ec05cfe761476"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SR_SYSCLK. <br /></td></tr>
<tr class="separator:a91554c7d03c33af4924ec05cfe761476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27efba7c3a3caa9566076ced635460e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27efba7c3a3caa9566076ced635460e1"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a27efba7c3a3caa9566076ced635460e1">PMHAL_PRCM_CLK_SYNCTIMER32K_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a27efba7c3a3caa9566076ced635460e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_SYNCTIMER32K_GFCLK. <br /></td></tr>
<tr class="separator:a27efba7c3a3caa9566076ced635460e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3818b177b025c8b9d8e28893aa273309"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3818b177b025c8b9d8e28893aa273309"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a3818b177b025c8b9d8e28893aa273309">PMHAL_PRCM_CLK_TIMER1_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a3818b177b025c8b9d8e28893aa273309"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_TIMER1_GCLK. <br /></td></tr>
<tr class="separator:a3818b177b025c8b9d8e28893aa273309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4197d9ecd87e5839602b99c9e6879d02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4197d9ecd87e5839602b99c9e6879d02"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a4197d9ecd87e5839602b99c9e6879d02">PMHAL_PRCM_CLK_UART0_GFCLK_freqList</a> []</td></tr>
<tr class="memdesc:a4197d9ecd87e5839602b99c9e6879d02"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_UART0_GFCLK. <br /></td></tr>
<tr class="separator:a4197d9ecd87e5839602b99c9e6879d02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5cdcbb4f915b67c19195ca33f900b98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5cdcbb4f915b67c19195ca33f900b98"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#af5cdcbb4f915b67c19195ca33f900b98">PMHAL_PRCM_CLK_USBPHY_32KHZ_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:af5cdcbb4f915b67c19195ca33f900b98"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_USBPHY_32KHZ_GCLK. <br /></td></tr>
<tr class="separator:af5cdcbb4f915b67c19195ca33f900b98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a812fa7a0c6b599a0181fb30676e938"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a812fa7a0c6b599a0181fb30676e938"></a>
<a class="el" href="structpmlib_clock_rate_freq_list.html">pmlibClockRateFreqList_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a0a812fa7a0c6b599a0181fb30676e938">PMHAL_PRCM_CLK_WDT1_GCLK_freqList</a> []</td></tr>
<tr class="memdesc:a0a812fa7a0c6b599a0181fb30676e938"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of the frequencies and pointer to configuration structures for the clock PMHAL_PRCM_CLK_WDT1_GCLK. <br /></td></tr>
<tr class="separator:a0a812fa7a0c6b599a0181fb30676e938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade0de2899820ba0a950b76a574754ddd"><td class="memItemLeft" align="right" valign="top">pmlibClockRateAllFreqList_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#ade0de2899820ba0a950b76a574754ddd">pmlibClockRateAllClockFreq</a> []</td></tr>
<tr class="memdesc:ade0de2899820ba0a950b76a574754ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the frequency list for all the clocks in the device.  <a href="#ade0de2899820ba0a950b76a574754ddd">More...</a><br /></td></tr>
<tr class="separator:ade0de2899820ba0a950b76a574754ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c3c353ca0c3693346b788fbc931f8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___m_i_s_c.html#ga202e9d812d5190536c9cf083e1ff4e2c">pmhalPrcmClockId_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="pmlib__clk__rate__data__am437x_8c.html#a03c3c353ca0c3693346b788fbc931f8d">gModuleGenericClkList</a> []</td></tr>
<tr class="memdesc:a03c3c353ca0c3693346b788fbc931f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Array containing the mapping for which clock of the module can be referred to by PMHAL_PRCM_CLK_GENERIC in the Set and Get API.  <a href="#a03c3c353ca0c3693346b788fbc931f8d">More...</a><br /></td></tr>
<tr class="separator:a03c3c353ca0c3693346b788fbc931f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>PMLIB Clock Rate Data Base used by Clock Rate Manager. </p>
<dl class="section note"><dt>Note</dt><dd>This file is auto generated from the Clock Rate xlsm. DO NOT Modify Manually. </dd></dl>
</div><h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="a03c3c353ca0c3693346b788fbc931f8d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___m_i_s_c.html#ga202e9d812d5190536c9cf083e1ff4e2c">pmhalPrcmClockId_t</a> gModuleGenericClkList[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array containing the mapping for which clock of the module can be referred to by PMHAL_PRCM_CLK_GENERIC in the Set and Get API. </p>
<p>Structure defining generic clocks supported for a MOD ID. </p>

</div>
</div>
<a class="anchor" id="ade0de2899820ba0a950b76a574754ddd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">pmlibClockRateAllFreqList_t pmlibClockRateAllClockFreq[]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Array containing the frequency list for all the clocks in the device. </p>
<p>Structure defining Clock freq configuration details for a given CLKID. </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
