#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue Dec 05 15:38:54 2017
# Process ID: 536
# Current directory: C:/Vivado_projects/geyser-testmem
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7220 C:\Vivado_projects\geyser-testmem\geyser-testmem.xpr
# Log file: C:/Vivado_projects/geyser-testmem/vivado.log
# Journal file: C:/Vivado_projects/geyser-testmem\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Vivado_projects/geyser-testmem/geyser-testmem.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Vivado_projects/source_code/geyser_mem'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/IRQ_interface'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 911.004 ; gain = 271.695
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - clk_wiz_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Adding component instance block -- xilinx.com:ip:ila:6.0 - ila_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding component instance block -- xilinx.com:user:Bram_Interface:1.0 - Bram_Interface_0
Adding component instance block -- xilinx.com:user:Bram_Interface:1.0 - Bram_Interface_1
Adding component instance block -- xilinx.com:user:BusController16:1.0 - BusController16_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:user:trans_addr_12to11:1.0 - trans_addr_12to11_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:user:IRQ_Interface:1.0 - IRQ_Interface_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file <C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1098.758 ; gain = 177.688
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library work [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Tue Dec 05 17:51:08 2017] Launched synth_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/synth_1/runme.log
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/edti_testmem'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Vivado_projects/source_code/geyser_mem'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Reset_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/Geyser_bram_interface'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/source_code/Buscon_IP'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/ip_disabling_byte_addressing'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/trans_addr_14to11'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vivado_projects/IRQ_interface'.
report_ip_status -name ip_status
launch_runs impl_1
[Wed Dec 06 14:54:59 2017] Launched impl_1...
Run output will be captured here: C:/Vivado_projects/geyser-testmem/geyser-testmem.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 298 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-536-DESKTOP-K2NDLO3/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1975.793 ; gain = 484.887
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-536-DESKTOP-K2NDLO3/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-536-DESKTOP-K2NDLO3/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-536-DESKTOP-K2NDLO3/dcp/design_1_wrapper.xdc]
Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-536-DESKTOP-K2NDLO3/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [C:/Vivado_projects/geyser-testmem/.Xil/Vivado-536-DESKTOP-K2NDLO3/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1995.004 ; gain = 9.563
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1995.004 ; gain = 9.563
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 122 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 92 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 30 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 2111.996 ; gain = 890.512
open_bd_design {C:/Vivado_projects/geyser-testmem/geyser-testmem.srcs/sources_1/bd/design_1/design_1.bd}
exit
