\hypertarget{structSdramc}{}\section{Sdramc Struct Reference}
\label{structSdramc}\index{Sdramc@{Sdramc}}


\mbox{\hyperlink{structSdramc}{Sdramc}} hardware registers.  




{\ttfamily \#include $<$component\+\_\+sdramc.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{structSdramc_af2d458a78e4c77f355f21cab77f9f1a6}\label{structSdramc_af2d458a78e4c77f355f21cab77f9f1a6}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_af2d458a78e4c77f355f21cab77f9f1a6}{S\+D\+R\+A\+M\+C\+\_\+\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x00) S\+D\+R\+A\+MC Mode Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a03181151411a263f647c5a9c5cfeb5a7}\label{structSdramc_a03181151411a263f647c5a9c5cfeb5a7}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_a03181151411a263f647c5a9c5cfeb5a7}{S\+D\+R\+A\+M\+C\+\_\+\+TR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x04) S\+D\+R\+A\+MC Refresh Timer Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_ad5289b590d79aa35b2fc67f8dd541472}\label{structSdramc_ad5289b590d79aa35b2fc67f8dd541472}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_ad5289b590d79aa35b2fc67f8dd541472}{S\+D\+R\+A\+M\+C\+\_\+\+CR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x08) S\+D\+R\+A\+MC Configuration Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a0d32df6393855cb5975cd65897af5666}\label{structSdramc_a0d32df6393855cb5975cd65897af5666}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved1} \mbox{[}1\mbox{]}
\item 
\mbox{\Hypertarget{structSdramc_a6c382174343ce3cf18c75b9964da720a}\label{structSdramc_a6c382174343ce3cf18c75b9964da720a}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_a6c382174343ce3cf18c75b9964da720a}{S\+D\+R\+A\+M\+C\+\_\+\+L\+PR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x10) S\+D\+R\+A\+MC Low Power Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a3e48c0937021fe6485922f6348007dc9}\label{structSdramc_a3e48c0937021fe6485922f6348007dc9}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_a3e48c0937021fe6485922f6348007dc9}{S\+D\+R\+A\+M\+C\+\_\+\+I\+ER}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x14) S\+D\+R\+A\+MC Interrupt Enable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a796da8a069bc630a89205f92e12f795a}\label{structSdramc_a796da8a069bc630a89205f92e12f795a}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_a796da8a069bc630a89205f92e12f795a}{S\+D\+R\+A\+M\+C\+\_\+\+I\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x18) S\+D\+R\+A\+MC Interrupt Disable Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_ad8aa8e0309c7fce327dd9b13194e551d}\label{structSdramc_ad8aa8e0309c7fce327dd9b13194e551d}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_ad8aa8e0309c7fce327dd9b13194e551d}{S\+D\+R\+A\+M\+C\+\_\+\+I\+MR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x1C) S\+D\+R\+A\+MC Interrupt Mask Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a9ecf92e99d63d1d15fc8bf1386116e14}\label{structSdramc_a9ecf92e99d63d1d15fc8bf1386116e14}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_a9ecf92e99d63d1d15fc8bf1386116e14}{S\+D\+R\+A\+M\+C\+\_\+\+I\+SR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x20) S\+D\+R\+A\+MC Interrupt Status Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a87688d89689397e2bdbec196177c08c9}\label{structSdramc_a87688d89689397e2bdbec196177c08c9}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_a87688d89689397e2bdbec196177c08c9}{S\+D\+R\+A\+M\+C\+\_\+\+M\+DR}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x24) S\+D\+R\+A\+MC Memory Device Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_ab4d0e677ef10512e2799b01c07c2c40e}\label{structSdramc_ab4d0e677ef10512e2799b01c07c2c40e}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_ab4d0e677ef10512e2799b01c07c2c40e}{S\+D\+R\+A\+M\+C\+\_\+\+C\+F\+R1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x28) S\+D\+R\+A\+MC Configuration Register 1 \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a962d50372bb8acc1d7038967d1611e92}\label{structSdramc_a962d50372bb8acc1d7038967d1611e92}} 
\mbox{\hyperlink{core__cm7_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_a962d50372bb8acc1d7038967d1611e92}{S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+MS}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x2C) S\+D\+R\+A\+MC O\+C\+MS Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a70166aa64c94c302923d050f0dc5bbbe}\label{structSdramc_a70166aa64c94c302923d050f0dc5bbbe}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_a70166aa64c94c302923d050f0dc5bbbe}{S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y1}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x30) S\+D\+R\+A\+MC O\+C\+MS K\+E\+Y1 Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a1a1541444f30d218c1169598def98c53}\label{structSdramc_a1a1541444f30d218c1169598def98c53}} 
\mbox{\hyperlink{core__cm7_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_a1a1541444f30d218c1169598def98c53}{S\+D\+R\+A\+M\+C\+\_\+\+O\+C\+M\+S\+\_\+\+K\+E\+Y2}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x34) S\+D\+R\+A\+MC O\+C\+MS K\+E\+Y2 Register \end{DoxyCompactList}\item 
\mbox{\Hypertarget{structSdramc_a9f93ec6b6a03296e3053586928bd16d3}\label{structSdramc_a9f93ec6b6a03296e3053586928bd16d3}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t {\bfseries Reserved2} \mbox{[}49\mbox{]}
\item 
\mbox{\Hypertarget{structSdramc_ab2f52ee45f71efa38e61ac2965466350}\label{structSdramc_ab2f52ee45f71efa38e61ac2965466350}} 
\mbox{\hyperlink{core__cm7_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{structSdramc_ab2f52ee45f71efa38e61ac2965466350}{S\+D\+R\+A\+M\+C\+\_\+\+V\+E\+R\+S\+I\+ON}}
\begin{DoxyCompactList}\small\item\em (\mbox{\hyperlink{structSdramc}{Sdramc}} Offset\+: 0x\+FC) S\+D\+R\+A\+MC Version Register \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\mbox{\hyperlink{structSdramc}{Sdramc}} hardware registers. 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
bsps/arm/atsam/include/libchip/include/same70/component/component\+\_\+sdramc.\+h\end{DoxyCompactItemize}
