{
  "timestamp": "20260107_111555",
  "model": "gpt-5-mini",
  "modules": [
    {
      "id": "unpyr_6",
      "module_name": "EXP_GATE_3",
      "original_code": "module EXP_GATE_3(input A,input B,input C,input D,input E , input F , input G , input H , input I , input J , output X , output XBAR);\nwire a_w;\nwire b_w;\nwire c_w;\nwire d_w;\nassign a_w = A & B;\nassign b_w = C & D & E;\nassign c_w = F & G & H;\nassign d_w = I & J;\nassign X = a_w | b_w | c_w | d_w;\nassign XBAR = ~X;\nendmodule",
      "masked_code": "module EXP_GATE_3_masked(\ninput A0, input A1,\ninput B0, input B1,\ninput C0, input C1,\ninput D0, input D1,\ninput E0, input E1,\ninput F0, input F1,\ninput G0, input G1,\ninput H0, input H1,\ninput I0, input I1,\ninput J0, input J1,\ninput r0, input r1, input r2, input r3, input r4, input r5, input r6, input r7, input r8,\noutput X0, output X1,\noutput XBAR0, output XBAR1);\n\nwire a_p00; wire a_p01; wire a_p10; wire a_p11;\nwire a_w0; wire a_w1;\n\nassign a_p00 = A0 & B0;\nassign a_p01 = A0 & B1;\nassign a_p10 = A1 & B0;\nassign a_p11 = A1 & B1;\nassign a_w0 = a_p00 ^ a_p01 ^ r0;\nassign a_w1 = a_p11 ^ a_p10 ^ r0;\n\nwire t_cd_p00; wire t_cd_p01; wire t_cd_p10; wire t_cd_p11;\nwire t_cd0; wire t_cd1;\nassign t_cd_p00 = C0 & D0;\nassign t_cd_p01 = C0 & D1;\nassign t_cd_p10 = C1 & D0;\nassign t_cd_p11 = C1 & D1;\nassign t_cd0 = t_cd_p00 ^ t_cd_p01 ^ r1;\nassign t_cd1 = t_cd_p11 ^ t_cd_p10 ^ r1;\n\nwire b_p00; wire b_p01; wire b_p10; wire b_p11;\nwire b_w0; wire b_w1;\nassign b_p00 = t_cd0 & E0;\nassign b_p01 = t_cd0 & E1;\nassign b_p10 = t_cd1 & E0;\nassign b_p11 = t_cd1 & E1;\nassign b_w0 = b_p00 ^ b_p01 ^ r2;\nassign b_w1 = b_p11 ^ b_p10 ^ r2;\n\nwire t_fg_p00; wire t_fg_p01; wire t_fg_p10; wire t_fg_p11;\nwire t_fg0; wire t_fg1;\nassign t_fg_p00 = F0 & G0;\nassign t_fg_p01 = F0 & G1;\nassign t_fg_p10 = F1 & G0;\nassign t_fg_p11 = F1 & G1;\nassign t_fg0 = t_fg_p00 ^ t_fg_p01 ^ r3;\nassign t_fg1 = t_fg_p11 ^ t_fg_p10 ^ r3;\n\nwire c_p00; wire c_p01; wire c_p10; wire c_p11;\nwire c_w0; wire c_w1;\nassign c_p00 = t_fg0 & H0;\nassign c_p01 = t_fg0 & H1;\nassign c_p10 = t_fg1 & H0;\nassign c_p11 = t_fg1 & H1;\nassign c_w0 = c_p00 ^ c_p01 ^ r4;\nassign c_w1 = c_p11 ^ c_p10 ^ r4;\n\nwire d_p00; wire d_p01; wire d_p10; wire d_p11;\nwire d_w0; wire d_w1;\nassign d_p00 = I0 & J0;\nassign d_p01 = I0 & J1;\nassign d_p10 = I1 & J0;\nassign d_p11 = I1 & J1;\nassign d_w0 = d_p00 ^ d_p01 ^ r5;\nassign d_w1 = d_p11 ^ d_p10 ^ r5;\n\nwire and_ab_p00; wire and_ab_p01; wire and_ab_p10; wire and_ab_p11;\nwire and_ab0; wire and_ab1;\nassign and_ab_p00 = a_w0 & b_w0;\nassign and_ab_p01 = a_w0 & b_w1;\nassign and_ab_p10 = a_w1 & b_w0;\nassign and_ab_p11 = a_w1 & b_w1;\nassign and_ab0 = and_ab_p00 ^ and_ab_p01 ^ r6;\nassign and_ab1 = and_ab_p11 ^ and_ab_p10 ^ r6;\n\nwire or1_0; wire or1_1;\nassign or1_0 = a_w0 ^ b_w0 ^ and_ab0;\nassign or1_1 = a_w1 ^ b_w1 ^ and_ab1;\n\nwire and_or1c_p00; wire and_or1c_p01; wire and_or1c_p10; wire and_or1c_p11;\nwire and_or1c0; wire and_or1c1;\nassign and_or1c_p00 = or1_0 & c_w0;\nassign and_or1c_p01 = or1_0 & c_w1;\nassign and_or1c_p10 = or1_1 & c_w0;\nassign and_or1c_p11 = or1_1 & c_w1;\nassign and_or1c0 = and_or1c_p00 ^ and_or1c_p01 ^ r7;\nassign and_or1c1 = and_or1c_p11 ^ and_or1c_p10 ^ r7;\n\nwire or2_0; wire or2_1;\nassign or2_0 = or1_0 ^ c_w0 ^ and_or1c0;\nassign or2_1 = or1_1 ^ c_w1 ^ and_or1c1;\n\nwire and_or2d_p00; wire and_or2d_p01; wire and_or2d_p10; wire and_or2d_p11;\nwire and_or2d0; wire and_or2d1;\nassign and_or2d_p00 = or2_0 & d_w0;\nassign and_or2d_p01 = or2_0 & d_w1;\nassign and_or2d_p10 = or2_1 & d_w0;\nassign and_or2d_p11 = or2_1 & d_w1;\nassign and_or2d0 = and_or2d_p00 ^ and_or2d_p01 ^ r8;\nassign and_or2d1 = and_or2d_p11 ^ and_or2d_p10 ^ r8;\n\nwire X_w0; wire X_w1;\nassign X_w0 = or2_0 ^ d_w0 ^ and_or2d0;\nassign X_w1 = or2_1 ^ d_w1 ^ and_or2d1;\n\nassign X0 = X_w0;\nassign X1 = X_w1;\n\nassign XBAR0 = ~X_w0;\nassign XBAR1 = X_w1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_7",
      "module_name": "XOR_TransmissionGate",
      "original_code": "module XOR_TransmissionGate(\n    input A, \n    input B, \n    output XOR\n);\n\nwire TGA, TGB;\n\nassign TGA = A & ~B;\nassign TGB = ~A & B;\n\nassign XOR = TGA | TGB;\n\nendmodule",
      "masked_code": "module XOR_TransmissionGate_masked(\n    input A0,\n    input A1,\n    input B0,\n    input B1,\n    input r0,\n    input r1,\n    input r2,\n    output XOR0,\n    output XOR1\n);\n\nwire notA0;\nwire notA1;\nwire notB0;\nwire notB1;\n\nwire p_tga00;\nwire p_tga01;\nwire p_tga10;\nwire p_tga11;\nwire tga0;\nwire tga1;\n\nwire p_tgb00;\nwire p_tgb01;\nwire p_tgb10;\nwire p_tgb11;\nwire tgb0;\nwire tgb1;\n\nwire p_tt00;\nwire p_tt01;\nwire p_tt10;\nwire p_tt11;\nwire tt0;\nwire tt1;\n\nassign notA0 = ~A0;\nassign notA1 = ~A1;\nassign notB0 = ~B0;\nassign notB1 = ~B1;\n\nassign p_tga00 = A0 & notB0;\nassign p_tga01 = A0 & notB1;\nassign p_tga10 = A1 & notB0;\nassign p_tga11 = A1 & notB1;\nassign tga0 = p_tga00 ^ p_tga01 ^ r0;\nassign tga1 = p_tga11 ^ p_tga10 ^ r0;\n\nassign p_tgb00 = notA0 & B0;\nassign p_tgb01 = notA0 & B1;\nassign p_tgb10 = notA1 & B0;\nassign p_tgb11 = notA1 & B1;\nassign tgb0 = p_tgb00 ^ p_tgb01 ^ r1;\nassign tgb1 = p_tgb11 ^ p_tgb10 ^ r1;\n\nassign p_tt00 = tga0 & tgb0;\nassign p_tt01 = tga0 & tgb1;\nassign p_tt10 = tga1 & tgb0;\nassign p_tt11 = tga1 & tgb1;\nassign tt0 = p_tt00 ^ p_tt01 ^ r2;\nassign tt1 = p_tt11 ^ p_tt10 ^ r2;\n\nassign XOR0 = tga0 ^ tgb0 ^ tt0;\nassign XOR1 = tga1 ^ tgb1 ^ tt1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_8",
      "module_name": "xor_gate_using_transmission_gates",
      "original_code": "module xor_gate_using_transmission_gates (\n    input A,\n    input B,\n    output XOR\n);\n\nwire A_bar, B_bar, AB, A_B;\n\nassign A_bar = ~A;\nassign B_bar = ~B;\nassign AB = A & B_bar;\nassign A_B = A_bar & B;\n\nassign XOR = AB | A_B;\n\nendmodule",
      "masked_code": "module xor_gate_using_transmission_gates_masked (\n    input A0,\n    input A1,\n    input B0,\n    input B1,\n    input r0,\n    input r1,\n    input r2,\n    output XOR0,\n    output XOR1\n);\n\nwire A_bar0;\nwire A_bar1;\nwire B_bar0;\nwire B_bar1;\n\nassign A_bar0 = ~A0;\nassign A_bar1 = ~A1;\nassign B_bar0 = ~B0;\nassign B_bar1 = ~B1;\n\nwire p_ab_00;\nwire p_ab_01;\nwire p_ab_10;\nwire p_ab_11;\nwire AB0;\nwire AB1;\n\nassign p_ab_00 = A0 & B_bar0;\nassign p_ab_01 = A0 & B_bar1;\nassign p_ab_10 = A1 & B_bar0;\nassign p_ab_11 = A1 & B_bar1;\nassign AB0 = p_ab_00 ^ p_ab_01 ^ r0;\nassign AB1 = p_ab_11 ^ p_ab_10 ^ r0;\n\nwire p_a_b_00;\nwire p_a_b_01;\nwire p_a_b_10;\nwire p_a_b_11;\nwire A_B0;\nwire A_B1;\n\nassign p_a_b_00 = A_bar0 & B0;\nassign p_a_b_01 = A_bar0 & B1;\nassign p_a_b_10 = A_bar1 & B0;\nassign p_a_b_11 = A_bar1 & B1;\nassign A_B0 = p_a_b_00 ^ p_a_b_01 ^ r1;\nassign A_B1 = p_a_b_11 ^ p_a_b_10 ^ r1;\n\nwire p_t_00;\nwire p_t_01;\nwire p_t_10;\nwire p_t_11;\nwire T0;\nwire T1;\n\nassign p_t_00 = AB0 & A_B0;\nassign p_t_01 = AB0 & A_B1;\nassign p_t_10 = AB1 & A_B0;\nassign p_t_11 = AB1 & A_B1;\nassign T0 = p_t_00 ^ p_t_01 ^ r2;\nassign T1 = p_t_11 ^ p_t_10 ^ r2;\n\nassign XOR0 = AB0 ^ A_B0 ^ T0;\nassign XOR1 = AB1 ^ A_B1 ^ T1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_9",
      "module_name": "xor_pass_gate",
      "original_code": "module xor_pass_gate(input a, b, output y);\n\n  wire not_b;\n  wire a_and_not_b, not_a_and_b;\n  \n  assign not_b = ~b;\n  assign a_and_not_b = a & not_b;\n  assign not_a_and_b = ~a & b;\n  \n  assign y = a_and_not_b | not_a_and_b;\n  \nendmodule",
      "masked_code": "module xor_pass_gate_masked(\n  input a0, input a1,\n  input b0, input b1,\n  input r0, input r1, input r2,\n  output y0, output y1\n);\n\n  wire not_b0;\n  wire not_b1;\n  wire not_a0;\n  wire not_a1;\n\n  wire p00_0;\n  wire p01_0;\n  wire p10_0;\n  wire p11_0;\n  wire a_and_not_b0;\n  wire a_and_not_b1;\n\n  wire p00_1;\n  wire p01_1;\n  wire p10_1;\n  wire p11_1;\n  wire not_a_and_b0;\n  wire not_a_and_b1;\n\n  wire p00_2;\n  wire p01_2;\n  wire p10_2;\n  wire p11_2;\n  wire t0;\n  wire t1;\n\n  assign not_b0 = ~b0;\n  assign not_b1 = ~b1;\n  assign not_a0 = ~a0;\n  assign not_a1 = ~a1;\n\n  assign p00_0 = a0 & not_b0;\n  assign p01_0 = a0 & not_b1;\n  assign p10_0 = a1 & not_b0;\n  assign p11_0 = a1 & not_b1;\n  assign a_and_not_b0 = p00_0 ^ p01_0 ^ r0;\n  assign a_and_not_b1 = p11_0 ^ p10_0 ^ r0;\n\n  assign p00_1 = not_a0 & b0;\n  assign p01_1 = not_a0 & b1;\n  assign p10_1 = not_a1 & b0;\n  assign p11_1 = not_a1 & b1;\n  assign not_a_and_b0 = p00_1 ^ p01_1 ^ r1;\n  assign not_a_and_b1 = p11_1 ^ p10_1 ^ r1;\n\n  assign p00_2 = a_and_not_b0 & not_a_and_b0;\n  assign p01_2 = a_and_not_b0 & not_a_and_b1;\n  assign p10_2 = a_and_not_b1 & not_a_and_b0;\n  assign p11_2 = a_and_not_b1 & not_a_and_b1;\n  assign t0 = p00_2 ^ p01_2 ^ r2;\n  assign t1 = p11_2 ^ p10_2 ^ r2;\n\n  assign y0 = a_and_not_b0 ^ not_a_and_b0 ^ t0;\n  assign y1 = a_and_not_b1 ^ not_a_and_b1 ^ t1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_10",
      "module_name": "xor_using_pass_gates",
      "original_code": "module xor_using_pass_gates (\n    input input1,\n    input input2,\n    output xor_output\n);\n\nwire pass_gate_output1, pass_gate_output2;\n\nassign pass_gate_output1 = input1 & ~input2;\nassign pass_gate_output2 = ~input1 & input2;\n\nassign xor_output = pass_gate_output1 | pass_gate_output2;\n\nendmodule",
      "masked_code": "module xor_using_pass_gates_masked (\n    input input1_0,\n    input input1_1,\n    input input2_0,\n    input input2_1,\n    input r0,\n    input r1,\n    input r2,\n    output xor_output_0,\n    output xor_output_1\n);\n\nwire not_input2_0;\nwire not_input2_1;\nwire not_input1_0;\nwire not_input1_1;\n\nwire pg1_p00;\nwire pg1_p01;\nwire pg1_p10;\nwire pg1_p11;\nwire pg1_0;\nwire pg1_1;\n\nwire pg2_p00;\nwire pg2_p01;\nwire pg2_p10;\nwire pg2_p11;\nwire pg2_0;\nwire pg2_1;\n\nwire and_p00;\nwire and_p01;\nwire and_p10;\nwire and_p11;\nwire and_0;\nwire and_1;\n\nassign not_input2_0 = ~input2_0;\nassign not_input2_1 = ~input2_1;\nassign not_input1_0 = ~input1_0;\nassign not_input1_1 = ~input1_1;\n\nassign pg1_p00 = input1_0 & not_input2_0;\nassign pg1_p01 = input1_0 & not_input2_1;\nassign pg1_p10 = input1_1 & not_input2_0;\nassign pg1_p11 = input1_1 & not_input2_1;\nassign pg1_0 = pg1_p00 ^ pg1_p01 ^ r0;\nassign pg1_1 = pg1_p11 ^ pg1_p10 ^ r0;\n\nassign pg2_p00 = not_input1_0 & input2_0;\nassign pg2_p01 = not_input1_0 & input2_1;\nassign pg2_p10 = not_input1_1 & input2_0;\nassign pg2_p11 = not_input1_1 & input2_1;\nassign pg2_0 = pg2_p00 ^ pg2_p01 ^ r1;\nassign pg2_1 = pg2_p11 ^ pg2_p10 ^ r1;\n\nassign and_p00 = pg1_0 & pg2_0;\nassign and_p01 = pg1_0 & pg2_1;\nassign and_p10 = pg1_1 & pg2_0;\nassign and_p11 = pg1_1 & pg2_1;\nassign and_0 = and_p00 ^ and_p01 ^ r2;\nassign and_1 = and_p11 ^ and_p10 ^ r2;\n\nassign xor_output_0 = pg1_0 ^ pg2_0 ^ and_0;\nassign xor_output_1 = pg1_1 ^ pg2_1 ^ and_1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_11",
      "module_name": "xor_gate_pass",
      "original_code": "module xor_gate_pass(\n    input a,\n    input b,\n    output y\n);\n\nwire p1, p2;\n\nassign p1 = a & ~b;\nassign p2 = ~a & b;\n\nassign y = p1 | p2;\n\nendmodule",
      "masked_code": "module xor_gate_pass_masked(\n    a0, a1, b0, b1, r0, r1, r2, y0, y1\n);\ninput a0;\ninput a1;\ninput b0;\ninput b1;\ninput r0;\ninput r1;\ninput r2;\noutput y0;\noutput y1;\n\nwire nb0;\nwire nb1;\nwire na0;\nwire na1;\n\nwire p1_p00;\nwire p1_p01;\nwire p1_p10;\nwire p1_p11;\nwire p1_0;\nwire p1_1;\n\nwire p2_p00;\nwire p2_p01;\nwire p2_p10;\nwire p2_p11;\nwire p2_0;\nwire p2_1;\n\nwire t_p00;\nwire t_p01;\nwire t_p10;\nwire t_p11;\nwire t0;\nwire t1;\n\nassign nb0 = ~b0;\nassign nb1 = ~b1;\nassign na0 = ~a0;\nassign na1 = ~a1;\n\nassign p1_p00 = a0 & nb0;\nassign p1_p01 = a0 & nb1;\nassign p1_p10 = a1 & nb0;\nassign p1_p11 = a1 & nb1;\nassign p1_0 = p1_p00 ^ p1_p01 ^ r0;\nassign p1_1 = p1_p11 ^ p1_p10 ^ r0;\n\nassign p2_p00 = na0 & b0;\nassign p2_p01 = na0 & b1;\nassign p2_p10 = na1 & b0;\nassign p2_p11 = na1 & b1;\nassign p2_0 = p2_p00 ^ p2_p01 ^ r1;\nassign p2_1 = p2_p11 ^ p2_p10 ^ r1;\n\nassign t_p00 = p1_0 & p2_0;\nassign t_p01 = p1_0 & p2_1;\nassign t_p10 = p1_1 & p2_0;\nassign t_p11 = p1_1 & p2_1;\nassign t0 = t_p00 ^ t_p01 ^ r2;\nassign t1 = t_p11 ^ t_p10 ^ r2;\n\nassign y0 = p1_0 ^ p2_0 ^ t0;\nassign y1 = p1_1 ^ p2_1 ^ t1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_12",
      "module_name": "xor_gate",
      "original_code": "module xor_gate (\n  input A,\n  input B,\n  output Y\n);\n\n  // CMOS XOR gate implementation\n  wire not_A, not_B;\n  wire path1, path2;\n  \n  assign not_A = ~A;\n  assign not_B = ~B;\n  \n  assign path1 = not_A & B;\n  assign path2 = A & not_B;\n  \n  assign Y = path1 | path2;\n\nendmodule",
      "masked_code": "module xor_gate_masked (\n  input A0,\n  input A1,\n  input B0,\n  input B1,\n  input r0,\n  input r1,\n  input r2,\n  output Y0,\n  output Y1\n);\n  wire not_A0;\n  wire not_A1;\n  wire not_B0;\n  wire not_B1;\n\n  wire p1_00;\n  wire p1_01;\n  wire p1_10;\n  wire p1_11;\n  wire path1_0;\n  wire path1_1;\n\n  wire p2_00;\n  wire p2_01;\n  wire p2_10;\n  wire p2_11;\n  wire path2_0;\n  wire path2_1;\n\n  wire p3_00;\n  wire p3_01;\n  wire p3_10;\n  wire p3_11;\n  wire and12_0;\n  wire and12_1;\n\n  assign not_A0 = ~A0;\n  assign not_A1 = ~A1;\n  assign not_B0 = ~B0;\n  assign not_B1 = ~B1;\n\n  assign p1_00 = not_A0 & B0;\n  assign p1_01 = not_A0 & B1;\n  assign p1_10 = not_A1 & B0;\n  assign p1_11 = not_A1 & B1;\n  assign path1_0 = p1_00 ^ p1_01 ^ r0;\n  assign path1_1 = p1_11 ^ p1_10 ^ r0;\n\n  assign p2_00 = A0 & not_B0;\n  assign p2_01 = A0 & not_B1;\n  assign p2_10 = A1 & not_B0;\n  assign p2_11 = A1 & not_B1;\n  assign path2_0 = p2_00 ^ p2_01 ^ r1;\n  assign path2_1 = p2_11 ^ p2_10 ^ r1;\n\n  assign p3_00 = path1_0 & path2_0;\n  assign p3_01 = path1_0 & path2_1;\n  assign p3_10 = path1_1 & path2_0;\n  assign p3_11 = path1_1 & path2_1;\n  assign and12_0 = p3_00 ^ p3_01 ^ r2;\n  assign and12_1 = p3_11 ^ p3_10 ^ r2;\n\n  assign Y0 = path1_0 ^ path2_0 ^ and12_0;\n  assign Y1 = path1_1 ^ path2_1 ^ and12_1;\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_13",
      "module_name": "XOR_gate",
      "original_code": "module XOR_gate(input A, input B, output Y);\n  wire A_n;\n  wire T1, T2, T3;\n  \n  assign A_n = ~A;\n  \n  assign T1 = A & B;\n  assign T2 = A_n & B;\n  \n  assign Y = T1 | T2;\n  \nendmodule",
      "masked_code": "module XOR_gate_masked(\n  input A0,\n  input A1,\n  input B0,\n  input B1,\n  input r0,\n  input r1,\n  input r2,\n  output Y0,\n  output Y1\n);\n\n  wire A_n0;\n  wire A_n1;\n\n  wire t1_p00;\n  wire t1_p01;\n  wire t1_p10;\n  wire t1_p11;\n  wire T1_0;\n  wire T1_1;\n\n  wire t2_p00;\n  wire t2_p01;\n  wire t2_p10;\n  wire t2_p11;\n  wire T2_0;\n  wire T2_1;\n\n  wire tmp0;\n  wire tmp1;\n\n  wire t3_p00;\n  wire t3_p01;\n  wire t3_p10;\n  wire t3_p11;\n  wire and3_0;\n  wire and3_1;\n\n  assign A_n0 = ~A0;\n  assign A_n1 = ~A1;\n\n  assign t1_p00 = A0 & B0;\n  assign t1_p01 = A0 & B1;\n  assign t1_p10 = A1 & B0;\n  assign t1_p11 = A1 & B1;\n  assign T1_0 = t1_p00 ^ t1_p01 ^ r0;\n  assign T1_1 = t1_p11 ^ t1_p10 ^ r0;\n\n  assign t2_p00 = A_n0 & B0;\n  assign t2_p01 = A_n0 & B1;\n  assign t2_p10 = A_n1 & B0;\n  assign t2_p11 = A_n1 & B1;\n  assign T2_0 = t2_p00 ^ t2_p01 ^ r1;\n  assign T2_1 = t2_p11 ^ t2_p10 ^ r1;\n\n  assign tmp0 = T1_0 ^ T2_0;\n  assign tmp1 = T1_1 ^ T2_1;\n\n  assign t3_p00 = T1_0 & T2_0;\n  assign t3_p01 = T1_0 & T2_1;\n  assign t3_p10 = T1_1 & T2_0;\n  assign t3_p11 = T1_1 & T2_1;\n  assign and3_0 = t3_p00 ^ t3_p01 ^ r2;\n  assign and3_1 = t3_p11 ^ t3_p10 ^ r2;\n\n  assign Y0 = tmp0 ^ and3_0;\n  assign Y1 = tmp1 ^ and3_1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_14",
      "module_name": "XOR_gate",
      "original_code": "module XOR_gate (\n    input A,\n    input B,\n    output Y\n);\n\nwire notA, notB, and1_out, and2_out;\n\nassign notA = ~A;\nassign notB = ~B;\n\nassign and1_out = A & notB;\nassign and2_out = notA & B;\n\nassign Y = and1_out | and2_out;\n\nendmodule",
      "masked_code": "module XOR_gate_masked (\n    input A0,\n    input A1,\n    input B0,\n    input B1,\n    input r0,\n    input r1,\n    input r2,\n    output Y0,\n    output Y1\n);\nwire notA0;\nwire notA1;\nwire notB0;\nwire notB1;\nwire a1_p00;\nwire a1_p01;\nwire a1_p10;\nwire a1_p11;\nwire and1_0;\nwire and1_1;\nwire a2_p00;\nwire a2_p01;\nwire a2_p10;\nwire a2_p11;\nwire and2_0;\nwire and2_1;\nwire a3_p00;\nwire a3_p01;\nwire a3_p10;\nwire a3_p11;\nwire and3_0;\nwire and3_1;\n\nassign notA0 = ~A0;\nassign notA1 = ~A1;\nassign notB0 = ~B0;\nassign notB1 = ~B1;\n\nassign a1_p00 = A0 & notB0;\nassign a1_p01 = A0 & notB1;\nassign a1_p10 = A1 & notB0;\nassign a1_p11 = A1 & notB1;\nassign and1_0 = a1_p00 ^ a1_p01 ^ r0;\nassign and1_1 = a1_p11 ^ a1_p10 ^ r0;\n\nassign a2_p00 = notA0 & B0;\nassign a2_p01 = notA0 & B1;\nassign a2_p10 = notA1 & B0;\nassign a2_p11 = notA1 & B1;\nassign and2_0 = a2_p00 ^ a2_p01 ^ r1;\nassign and2_1 = a2_p11 ^ a2_p10 ^ r1;\n\nassign a3_p00 = and1_0 & and2_0;\nassign a3_p01 = and1_0 & and2_1;\nassign a3_p10 = and1_1 & and2_0;\nassign a3_p11 = and1_1 & and2_1;\nassign and3_0 = a3_p00 ^ a3_p01 ^ r2;\nassign and3_1 = a3_p11 ^ a3_p10 ^ r2;\n\nassign Y0 = and1_0 ^ and2_0 ^ and3_0;\nassign Y1 = and1_1 ^ and2_1 ^ and3_1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_15",
      "module_name": "XOR_gate",
      "original_code": "module XOR_gate(\n    input A,\n    input B,\n    output Y\n);\n\nwire not_A, not_B, and_1_output, and_2_output;\n\nassign not_A = ~A;\nassign not_B = ~B;\n\nassign and_1_output = A & not_B;\nassign and_2_output = not_A & B;\n\nassign Y = and_1_output | and_2_output;\n\nendmodule",
      "masked_code": "module XOR_gate_masked(\n    input A0,\n    input A1,\n    input B0,\n    input B1,\n    input r0,\n    input r1,\n    input r2,\n    output Y0,\n    output Y1\n);\n\nwire not_A0;\nwire not_A1;\nwire not_B0;\nwire not_B1;\n\nwire p00_1;\nwire p01_1;\nwire p10_1;\nwire p11_1;\nwire and1_0;\nwire and1_1;\n\nwire p00_2;\nwire p01_2;\nwire p10_2;\nwire p11_2;\nwire and2_0;\nwire and2_1;\n\nwire p00_3;\nwire p01_3;\nwire p10_3;\nwire p11_3;\nwire and3_0;\nwire and3_1;\n\nassign not_A0 = ~A0;\nassign not_A1 = ~A1;\nassign not_B0 = ~B0;\nassign not_B1 = ~B1;\n\nassign p00_1 = A0 & not_B0;\nassign p01_1 = A0 & not_B1;\nassign p10_1 = A1 & not_B0;\nassign p11_1 = A1 & not_B1;\nassign and1_0 = p00_1 ^ p01_1 ^ r0;\nassign and1_1 = p11_1 ^ p10_1 ^ r0;\n\nassign p00_2 = not_A0 & B0;\nassign p01_2 = not_A0 & B1;\nassign p10_2 = not_A1 & B0;\nassign p11_2 = not_A1 & B1;\nassign and2_0 = p00_2 ^ p01_2 ^ r1;\nassign and2_1 = p11_2 ^ p10_2 ^ r1;\n\nassign p00_3 = and1_0 & and2_0;\nassign p01_3 = and1_0 & and2_1;\nassign p10_3 = and1_1 & and2_0;\nassign p11_3 = and1_1 & and2_1;\nassign and3_0 = p00_3 ^ p01_3 ^ r2;\nassign and3_1 = p11_3 ^ p10_3 ^ r2;\n\nassign Y0 = and1_0 ^ and2_0 ^ and3_0;\nassign Y1 = and1_1 ^ and2_1 ^ and3_1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_16",
      "module_name": "complex_logic_gate",
      "original_code": "module complex_logic_gate (\n    input wire A,\n    input wire B,\n    input wire C,\n    output wire out\n);\n\nwire temp1, temp2, temp3;\n\n// Combinational logic blocks\nassign temp1 = A & B; // AND gate\nassign temp2 = temp1 | C; // OR gate\nassign temp3 = ~temp2; // NOT operation\n\nassign out = temp3; // Output\n\nendmodule",
      "masked_code": "module complex_logic_gate_masked (\n    input wire A0,\n    input wire A1,\n    input wire B0,\n    input wire B1,\n    input wire C0,\n    input wire C1,\n    input wire r0,\n    input wire r1,\n    output wire out0,\n    output wire out1\n);\n\nwire t1_p00;\nwire t1_p01;\nwire t1_p10;\nwire t1_p11;\nwire temp1_0;\nwire temp1_1;\n\nwire t2_p00;\nwire t2_p01;\nwire t2_p10;\nwire t2_p11;\nwire and_temp1_c_0;\nwire and_temp1_c_1;\nwire temp2_0;\nwire temp2_1;\n\nwire temp3_0;\nwire temp3_1;\n\nassign t1_p00 = A0 & B0;\nassign t1_p01 = A0 & B1;\nassign t1_p10 = A1 & B0;\nassign t1_p11 = A1 & B1;\nassign temp1_0 = t1_p00 ^ t1_p01 ^ r0;\nassign temp1_1 = t1_p11 ^ t1_p10 ^ r0;\n\nassign t2_p00 = temp1_0 & C0;\nassign t2_p01 = temp1_0 & C1;\nassign t2_p10 = temp1_1 & C0;\nassign t2_p11 = temp1_1 & C1;\nassign and_temp1_c_0 = t2_p00 ^ t2_p01 ^ r1;\nassign and_temp1_c_1 = t2_p11 ^ t2_p10 ^ r1;\n\nassign temp2_0 = temp1_0 ^ C0 ^ and_temp1_c_0;\nassign temp2_1 = temp1_1 ^ C1 ^ and_temp1_c_1;\n\nassign temp3_0 = ~temp2_0;\nassign temp3_1 = ~temp2_1;\n\nassign out0 = temp3_0;\nassign out1 = temp3_1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_17",
      "module_name": "open_drain_buffer",
      "original_code": "module open_drain_buffer (\n    input logic input1,\n    input logic input2,\n    input logic input3,\n    input logic input4,\n    output logic internal_output,\n    output logic output\n);\n\nassign internal_output = input1 | input2 | input3 | input4; //perform OR operation on all input signals\nassign output = internal_output; //output signal connected to internal_output\n\nendmodule",
      "masked_code": "module open_drain_buffer_masked (\n    input  logic input1_0,\n    input  logic input1_1,\n    input  logic input2_0,\n    input  logic input2_1,\n    input  logic input3_0,\n    input  logic input3_1,\n    input  logic input4_0,\n    input  logic input4_1,\n    input  logic r0,\n    input  logic r1,\n    input  logic r2,\n    output logic internal_output_0,\n    output logic internal_output_1,\n    output logic output_0,\n    output logic output_1\n);\n\nlogic p00_1;\nlogic p01_1;\nlogic p10_1;\nlogic p11_1;\nlogic and12_0;\nlogic and12_1;\nlogic t1_0;\nlogic t1_1;\n\np00_1 = input1_0 & input2_0;\np01_1 = input1_0 & input2_1;\np10_1 = input1_1 & input2_0;\np11_1 = input1_1 & input2_1;\nand12_0 = p00_1 ^ p01_1 ^ r0;\nand12_1 = p11_1 ^ p10_1 ^ r0;\nt1_0 = input1_0 ^ input2_0 ^ and12_0;\nt1_1 = input1_1 ^ input2_1 ^ and12_1;\n\nlogic p00_2;\nlogic p01_2;\nlogic p10_2;\nlogic p11_2;\nlogic and23_0;\nlogic and23_1;\nlogic t2_0;\nlogic t2_1;\n\np00_2 = t1_0 & input3_0;\np01_2 = t1_0 & input3_1;\np10_2 = t1_1 & input3_0;\np11_2 = t1_1 & input3_1;\nand23_0 = p00_2 ^ p01_2 ^ r1;\nand23_1 = p11_2 ^ p10_2 ^ r1;\nt2_0 = t1_0 ^ input3_0 ^ and23_0;\nt2_1 = t1_1 ^ input3_1 ^ and23_1;\n\nlogic p00_3;\nlogic p01_3;\nlogic p10_3;\nlogic p11_3;\nlogic and34_0;\nlogic and34_1;\nlogic t3_0;\nlogic t3_1;\n\np00_3 = t2_0 & input4_0;\np01_3 = t2_0 & input4_1;\np10_3 = t2_1 & input4_0;\np11_3 = t2_1 & input4_1;\nand34_0 = p00_3 ^ p01_3 ^ r2;\nand34_1 = p11_3 ^ p10_3 ^ r2;\nt3_0 = t2_0 ^ input4_0 ^ and34_0;\nt3_1 = t2_1 ^ input4_1 ^ and34_1;\n\nassign internal_output_0 = t3_0;\nassign internal_output_1 = t3_1;\nassign output_0 = internal_output_0;\nassign output_1 = internal_output_1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_18",
      "module_name": "top_module",
      "original_code": "module top_module (\n    input a,\n    input b,\n    input c,\n    input d,\n    output out_sop,\n    output out_pos\n); \n\nassign out_sop = (c&d) | (~a&~b&c&~d);\nassign out_pos = (c&~b&~a) | (c&d&~a) | (c&d&b);\n\nendmodule",
      "masked_code": "module top_module_masked (\n    input a0,\n    input a1,\n    input b0,\n    input b1,\n    input c0,\n    input c1,\n    input d0,\n    input d1,\n    input r0,\n    input r1,\n    input r2,\n    input r3,\n    input r4,\n    input r5,\n    input r6,\n    input r7,\n    input r8,\n    input r9,\n    input r10,\n    input r11,\n    input r12,\n    output out_sop0,\n    output out_sop1,\n    output out_pos0,\n    output out_pos1\n);\n\nwire not_a0;\nwire not_a1;\nwire not_b0;\nwire not_b1;\nwire not_d0;\nwire not_d1;\n\nassign not_a0 = ~a0;\nassign not_a1 = ~a1;\nassign not_b0 = ~b0;\nassign not_b1 = ~b1;\nassign not_d0 = ~d0;\nassign not_d1 = ~d1;\n\nwire and0_p00;\nwire and0_p01;\nwire and0_p10;\nwire and0_p11;\nwire s1_0;\nwire s1_1;\nassign and0_p00 = c0 & d0;\nassign and0_p01 = c0 & d1;\nassign and0_p10 = c1 & d0;\nassign and0_p11 = c1 & d1;\nassign s1_0 = and0_p00 ^ and0_p01 ^ r0;\nassign s1_1 = and0_p11 ^ and0_p10 ^ r0;\n\nwire and1_p00;\nwire and1_p01;\nwire and1_p10;\nwire and1_p11;\nwire s2a_0;\nwire s2a_1;\nassign and1_p00 = not_a0 & not_b0;\nassign and1_p01 = not_a0 & not_b1;\nassign and1_p10 = not_a1 & not_b0;\nassign and1_p11 = not_a1 & not_b1;\nassign s2a_0 = and1_p00 ^ and1_p01 ^ r1;\nassign s2a_1 = and1_p11 ^ and1_p10 ^ r1;\n\nwire and2_p00;\nwire and2_p01;\nwire and2_p10;\nwire and2_p11;\nwire s2b_0;\nwire s2b_1;\nassign and2_p00 = s2a_0 & c0;\nassign and2_p01 = s2a_0 & c1;\nassign and2_p10 = s2a_1 & c0;\nassign and2_p11 = s2a_1 & c1;\nassign s2b_0 = and2_p00 ^ and2_p01 ^ r2;\nassign s2b_1 = and2_p11 ^ and2_p10 ^ r2;\n\nwire and3_p00;\nwire and3_p01;\nwire and3_p10;\nwire and3_p11;\nwire s2_0;\nwire s2_1;\nassign and3_p00 = s2b_0 & not_d0;\nassign and3_p01 = s2b_0 & not_d1;\nassign and3_p10 = s2b_1 & not_d0;\nassign and3_p11 = s2b_1 & not_d1;\nassign s2_0 = and3_p00 ^ and3_p01 ^ r3;\nassign s2_1 = and3_p11 ^ and3_p10 ^ r3;\n\nwire and4_p00;\nwire and4_p01;\nwire and4_p10;\nwire and4_p11;\nwire s3_0;\nwire s3_1;\nassign and4_p00 = s1_0 & s2_0;\nassign and4_p01 = s1_0 & s2_1;\nassign and4_p10 = s1_1 & s2_0;\nassign and4_p11 = s1_1 & s2_1;\nassign s3_0 = and4_p00 ^ and4_p01 ^ r4;\nassign s3_1 = and4_p11 ^ and4_p10 ^ r4;\n\nassign out_sop0 = s1_0 ^ s2_0 ^ s3_0;\nassign out_sop1 = s1_1 ^ s2_1 ^ s3_1;\n\nwire and5_p00;\nwire and5_p01;\nwire and5_p10;\nwire and5_p11;\nwire x1_0;\nwire x1_1;\nassign and5_p00 = c0 & not_b0;\nassign and5_p01 = c0 & not_b1;\nassign and5_p10 = c1 & not_b0;\nassign and5_p11 = c1 & not_b1;\nassign x1_0 = and5_p00 ^ and5_p01 ^ r5;\nassign x1_1 = and5_p11 ^ and5_p10 ^ r5;\n\nwire and6_p00;\nwire and6_p01;\nwire and6_p10;\nwire and6_p11;\nwire x2_0;\nwire x2_1;\nassign and6_p00 = x1_0 & not_a0;\nassign and6_p01 = x1_0 & not_a1;\nassign and6_p10 = x1_1 & not_a0;\nassign and6_p11 = x1_1 & not_a1;\nassign x2_0 = and6_p00 ^ and6_p01 ^ r6;\nassign x2_1 = and6_p11 ^ and6_p10 ^ r6;\n\nwire and7_p00;\nwire and7_p01;\nwire and7_p10;\nwire and7_p11;\nwire y1_0;\nwire y1_1;\nassign and7_p00 = c0 & d0;\nassign and7_p01 = c0 & d1;\nassign and7_p10 = c1 & d0;\nassign and7_p11 = c1 & d1;\nassign y1_0 = and7_p00 ^ and7_p01 ^ r7;\nassign y1_1 = and7_p11 ^ and7_p10 ^ r7;\n\nwire and8_p00;\nwire and8_p01;\nwire and8_p10;\nwire and8_p11;\nwire y2_0;\nwire y2_1;\nassign and8_p00 = y1_0 & not_a0;\nassign and8_p01 = y1_0 & not_a1;\nassign and8_p10 = y1_1 & not_a0;\nassign and8_p11 = y1_1 & not_a1;\nassign y2_0 = and8_p00 ^ and8_p01 ^ r8;\nassign y2_1 = and8_p11 ^ and8_p10 ^ r8;\n\nwire and9_p00;\nwire and9_p01;\nwire and9_p10;\nwire and9_p11;\nwire z1_0;\nwire z1_1;\nassign and9_p00 = c0 & d0;\nassign and9_p01 = c0 & d1;\nassign and9_p10 = c1 & d0;\nassign and9_p11 = c1 & d1;\nassign z1_0 = and9_p00 ^ and9_p01 ^ r9;\nassign z1_1 = and9_p11 ^ and9_p10 ^ r9;\n\nwire and10_p00;\nwire and10_p01;\nwire and10_p10;\nwire and10_p11;\nwire z2_0;\nwire z2_1;\nassign and10_p00 = z1_0 & b0;\nassign and10_p01 = z1_0 & b1;\nassign and10_p10 = z1_1 & b0;\nassign and10_p11 = z1_1 & b1;\nassign z2_0 = and10_p00 ^ and10_p01 ^ r10;\nassign z2_1 = and10_p11 ^ and10_p10 ^ r10;\n\nwire and11_p00;\nwire and11_p01;\nwire and11_p10;\nwire and11_p11;\nwire xy_0;\nwire xy_1;\nassign and11_p00 = x2_0 & y2_0;\nassign and11_p01 = x2_0 & y2_1;\nassign and11_p10 = x2_1 & y2_0;\nassign and11_p11 = x2_1 & y2_1;\nassign xy_0 = and11_p00 ^ and11_p01 ^ r11;\nassign xy_1 = and11_p11 ^ and11_p10 ^ r11;\n\nwire u0;\nwire u1;\nassign u0 = x2_0 ^ y2_0 ^ xy_0;\nassign u1 = x2_1 ^ y2_1 ^ xy_1;\n\nwire and12_p00;\nwire and12_p01;\nwire and12_p10;\nwire and12_p11;\nwire uz_0;\nwire uz_1;\nassign and12_p00 = u0 & z2_0;\nassign and12_p01 = u0 & z2_1;\nassign and12_p10 = u1 & z2_0;\nassign and12_p11 = u1 & z2_1;\nassign uz_0 = and12_p00 ^ and12_p01 ^ r12;\nassign uz_1 = and12_p11 ^ and12_p10 ^ r12;\n\nassign out_pos0 = u0 ^ z2_0 ^ uz_0;\nassign out_pos1 = u1 ^ z2_1 ^ uz_1;\n\nendmodule",
      "finish_reason": "stop"
    },
    {
      "id": "unpyr_19",
      "module_name": "top_module",
      "original_code": "module top_module(\n    input a,\n    input b,\n    input c,\n    input d,\n    output out,\n    output out_n   ); \nwire res1 = a&b;\nwire res2 = c&d;\nassign out = res1 | res2;\nassign out_n = ~out;\nendmodule",
      "masked_code": "module top_module_masked(\n    input a0,\n    input a1,\n    input b0,\n    input b1,\n    input c0,\n    input c1,\n    input d0,\n    input d1,\n    input r0,\n    input r1,\n    input r2,\n    output out0,\n    output out1,\n    output out_n0,\n    output out_n1\n);\nwire res1_p00;\nwire res1_p01;\nwire res1_p10;\nwire res1_p11;\nwire res1_0;\nwire res1_1;\nassign res1_p00 = a0 & b0;\nassign res1_p01 = a0 & b1;\nassign res1_p10 = a1 & b0;\nassign res1_p11 = a1 & b1;\nassign res1_0 = res1_p00 ^ res1_p01 ^ r0;\nassign res1_1 = res1_p11 ^ res1_p10 ^ r0;\n\nwire res2_p00;\nwire res2_p01;\nwire res2_p10;\nwire res2_p11;\nwire res2_0;\nwire res2_1;\nassign res2_p00 = c0 & d0;\nassign res2_p01 = c0 & d1;\nassign res2_p10 = c1 & d0;\nassign res2_p11 = c1 & d1;\nassign res2_0 = res2_p00 ^ res2_p01 ^ r1;\nassign res2_1 = res2_p11 ^ res2_p10 ^ r1;\n\nwire res12_p00;\nwire res12_p01;\nwire res12_p10;\nwire res12_p11;\nwire res12_0;\nwire res12_1;\nassign res12_p00 = res1_0 & res2_0;\nassign res12_p01 = res1_0 & res2_1;\nassign res12_p10 = res1_1 & res2_0;\nassign res12_p11 = res1_1 & res2_1;\nassign res12_0 = res12_p00 ^ res12_p01 ^ r2;\nassign res12_1 = res12_p11 ^ res12_p10 ^ r2;\n\nassign out0 = res1_0 ^ res2_0 ^ res12_0;\nassign out1 = res1_1 ^ res2_1 ^ res12_1;\n\nassign out_n0 = ~out0;\nassign out_n1 = ~out1;\n\nendmodule",
      "finish_reason": "stop"
    }
  ]
}