Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr 25 11:55:39 2020
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ledseg_0/timer/c_c_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 4817 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.103        0.000                      0                38679        0.052        0.000                      0                38679        3.000        0.000                       0                  4823  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
clk_in                              {0.000 5.000}      10.000          100.000         
  clk_out1_clock_gen_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_clock_gen_clk_wiz_0_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin                         {0.000 5.000}      10.000          100.000         
  clk_out1_clock_gen_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_clock_gen_clk_wiz_0_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clock_gen_clk_wiz_0_0         20.103        0.000                      0                38134        0.149        0.000                      0                38134       18.950        0.000                       0                  4819  
  clkfbout_clock_gen_clk_wiz_0_0                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_clock_gen_clk_wiz_0_0_1       20.106        0.000                      0                38134        0.149        0.000                      0                38134       18.950        0.000                       0                  4819  
  clkfbout_clock_gen_clk_wiz_0_0_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clock_gen_clk_wiz_0_0_1  clk_out1_clock_gen_clk_wiz_0_0         20.103        0.000                      0                38134        0.052        0.000                      0                38134  
clk_out1_clock_gen_clk_wiz_0_0    clk_out1_clock_gen_clk_wiz_0_0_1       20.103        0.000                      0                38134        0.052        0.000                      0                38134  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        ----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0    clk_out1_clock_gen_clk_wiz_0_0         33.821        0.000                      0                  545        0.289        0.000                      0                  545  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0_1  clk_out1_clock_gen_clk_wiz_0_0         33.821        0.000                      0                  545        0.192        0.000                      0                  545  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0    clk_out1_clock_gen_clk_wiz_0_0_1       33.821        0.000                      0                  545        0.192        0.000                      0                  545  
**async_default**                 clk_out1_clock_gen_clk_wiz_0_0_1  clk_out1_clock_gen_clk_wiz_0_0_1       33.824        0.000                      0                  545        0.289        0.000                      0                  545  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.103ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.642ns  (logic 1.931ns (9.831%)  route 17.711ns (90.169%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 39.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       12.246    16.777    core_0/mem_h2_0/ram_reg_1152_1279_10_10/DPRA2
    SLICE_X22Y184        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    16.874 r  core_0/mem_h2_0/ram_reg_1152_1279_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.874    core_0/mem_h2_0/ram_reg_1152_1279_10_10/DPO1
    SLICE_X22Y184        MUXF7 (Prop_muxf7_I1_O)      0.160    17.034 r  core_0/mem_h2_0/ram_reg_1152_1279_10_10/F7.DP/O
                         net (fo=1, routed)           0.622    17.656    core_0/mem_h2_0/ram_reg_1152_1279_10_10_n_0
    SLICE_X21Y185        LUT6 (Prop_lut6_I3_O)        0.215    17.871 r  core_0/mem_h2_0/a_dout[10]_i_28/O
                         net (fo=1, routed)           0.000    17.871    core_0/mem_h2_0/a_dout[10]_i_28_n_0
    SLICE_X21Y185        MUXF7 (Prop_muxf7_I0_O)      0.163    18.034 r  core_0/mem_h2_0/a_dout_reg[10]_i_13/O
                         net (fo=1, routed)           0.000    18.034    core_0/mem_h2_0/a_dout_reg[10]_i_13_n_0
    SLICE_X21Y185        MUXF8 (Prop_muxf8_I1_O)      0.072    18.106 r  core_0/mem_h2_0/a_dout_reg[10]_i_5/O
                         net (fo=1, routed)           0.862    18.968    core_0/mem_h2_0/a_dout_reg[10]_i_5_n_0
    SLICE_X23Y178        LUT6 (Prop_lut6_I5_O)        0.239    19.207 r  core_0/mem_h2_0/a_dout[10]_i_1/O
                         net (fo=1, routed)           0.000    19.207    core_0/mem_h2_0/p_0_out[10]
    SLICE_X23Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.227    39.097    core_0/mem_h2_0/clk_out
    SLICE_X23Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/C
                         clock pessimism              0.281    39.378    
                         clock uncertainty           -0.098    39.281    
    SLICE_X23Y178        FDRE (Setup_fdre_C_D)        0.030    39.311    core_0/mem_h2_0/a_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         39.311    
                         arrival time                         -19.207    
  -------------------------------------------------------------------
                         slack                                 20.103    

Slack (MET) :             20.359ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.377ns  (logic 1.953ns (10.079%)  route 17.424ns (89.921%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 39.088 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       11.298    15.829    core_0/mem_h2_0/ram_reg_4352_4479_15_15/DPRA2
    SLICE_X36Y193        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    15.926 r  core_0/mem_h2_0/ram_reg_4352_4479_15_15/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.926    core_0/mem_h2_0/ram_reg_4352_4479_15_15/DPO1
    SLICE_X36Y193        MUXF7 (Prop_muxf7_I1_O)      0.160    16.086 r  core_0/mem_h2_0/ram_reg_4352_4479_15_15/F7.DP/O
                         net (fo=1, routed)           0.800    16.886    core_0/mem_h2_0/ram_reg_4352_4479_15_15_n_0
    SLICE_X41Y190        LUT6 (Prop_lut6_I1_O)        0.215    17.101 r  core_0/mem_h2_0/a_dout[15]_i_18/O
                         net (fo=1, routed)           0.000    17.101    core_0/mem_h2_0/a_dout[15]_i_18_n_0
    SLICE_X41Y190        MUXF7 (Prop_muxf7_I0_O)      0.181    17.282 r  core_0/mem_h2_0/a_dout_reg[15]_i_8/O
                         net (fo=1, routed)           0.000    17.282    core_0/mem_h2_0/a_dout_reg[15]_i_8_n_0
    SLICE_X41Y190        MUXF8 (Prop_muxf8_I0_O)      0.076    17.358 r  core_0/mem_h2_0/a_dout_reg[15]_i_3/O
                         net (fo=1, routed)           1.345    18.703    core_0/mem_h2_0/a_dout_reg[15]_i_3_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I1_O)        0.239    18.942 r  core_0/mem_h2_0/a_dout[15]_i_1/O
                         net (fo=1, routed)           0.000    18.942    core_0/mem_h2_0/p_0_out[15]
    SLICE_X39Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.218    39.088    core_0/mem_h2_0/clk_out
    SLICE_X39Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
                         clock pessimism              0.281    39.369    
                         clock uncertainty           -0.098    39.272    
    SLICE_X39Y167        FDRE (Setup_fdre_C_D)        0.030    39.302    core_0/mem_h2_0/a_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         39.302    
                         arrival time                         -18.942    
  -------------------------------------------------------------------
                         slack                                 20.359    

Slack (MET) :             20.470ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 1.910ns (9.878%)  route 17.426ns (90.122%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 39.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       11.022    16.022    core_0/mem_h2_0/ram_reg_7424_7551_11_11/DPRA0
    SLICE_X10Y197        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    16.119 r  core_0/mem_h2_0/ram_reg_7424_7551_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.119    core_0/mem_h2_0/ram_reg_7424_7551_11_11/DPO1
    SLICE_X10Y197        MUXF7 (Prop_muxf7_I1_O)      0.160    16.279 r  core_0/mem_h2_0/ram_reg_7424_7551_11_11/F7.DP/O
                         net (fo=1, routed)           0.812    17.091    core_0/mem_h2_0/ram_reg_7424_7551_11_11_n_0
    SLICE_X8Y195         LUT6 (Prop_lut6_I1_O)        0.215    17.306 r  core_0/mem_h2_0/a_dout[11]_i_16/O
                         net (fo=1, routed)           0.000    17.306    core_0/mem_h2_0/a_dout[11]_i_16_n_0
    SLICE_X8Y195         MUXF7 (Prop_muxf7_I0_O)      0.156    17.462 r  core_0/mem_h2_0/a_dout_reg[11]_i_7/O
                         net (fo=1, routed)           0.000    17.462    core_0/mem_h2_0/a_dout_reg[11]_i_7_n_0
    SLICE_X8Y195         MUXF8 (Prop_muxf8_I1_O)      0.067    17.529 r  core_0/mem_h2_0/a_dout_reg[11]_i_2/O
                         net (fo=1, routed)           1.142    18.671    core_0/mem_h2_0/a_dout_reg[11]_i_2_n_0
    SLICE_X5Y175         LUT6 (Prop_lut6_I0_O)        0.230    18.901 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    18.901    core_0/mem_h2_0/p_0_out[11]
    SLICE_X5Y175         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.287    39.157    core_0/mem_h2_0/clk_out
    SLICE_X5Y175         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.281    39.438    
                         clock uncertainty           -0.098    39.341    
    SLICE_X5Y175         FDRE (Setup_fdre_C_D)        0.030    39.371    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                         -18.901    
  -------------------------------------------------------------------
                         slack                                 20.470    

Slack (MET) :             20.491ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.258ns  (logic 1.953ns (10.141%)  route 17.305ns (89.859%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 39.099 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       11.804    16.335    core_0/mem_h2_0/ram_reg_128_255_14_14/DPRA2
    SLICE_X22Y188        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    16.432 r  core_0/mem_h2_0/ram_reg_128_255_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.432    core_0/mem_h2_0/ram_reg_128_255_14_14/DPO1
    SLICE_X22Y188        MUXF7 (Prop_muxf7_I1_O)      0.160    16.592 r  core_0/mem_h2_0/ram_reg_128_255_14_14/F7.DP/O
                         net (fo=1, routed)           0.738    17.330    core_0/mem_h2_0/ram_reg_128_255_14_14_n_0
    SLICE_X21Y189        LUT6 (Prop_lut6_I3_O)        0.215    17.545 r  core_0/mem_h2_0/a_dout[14]_i_26/O
                         net (fo=1, routed)           0.000    17.545    core_0/mem_h2_0/a_dout[14]_i_26_n_0
    SLICE_X21Y189        MUXF7 (Prop_muxf7_I0_O)      0.181    17.726 r  core_0/mem_h2_0/a_dout_reg[14]_i_12/O
                         net (fo=1, routed)           0.000    17.726    core_0/mem_h2_0/a_dout_reg[14]_i_12_n_0
    SLICE_X21Y189        MUXF8 (Prop_muxf8_I0_O)      0.076    17.802 r  core_0/mem_h2_0/a_dout_reg[14]_i_5/O
                         net (fo=1, routed)           0.782    18.584    core_0/mem_h2_0/a_dout_reg[14]_i_5_n_0
    SLICE_X17Y178        LUT6 (Prop_lut6_I5_O)        0.239    18.823 r  core_0/mem_h2_0/a_dout[14]_i_1/O
                         net (fo=1, routed)           0.000    18.823    core_0/mem_h2_0/p_0_out[14]
    SLICE_X17Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.229    39.099    core_0/mem_h2_0/clk_out
    SLICE_X17Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[14]/C
                         clock pessimism              0.281    39.380    
                         clock uncertainty           -0.098    39.283    
    SLICE_X17Y178        FDRE (Setup_fdre_C_D)        0.032    39.315    core_0/mem_h2_0/a_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         39.315    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 20.491    

Slack (MET) :             20.841ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 1.960ns (10.366%)  route 16.948ns (89.634%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       10.809    15.809    core_0/mem_h2_0/ram_reg_2944_3071_8_8/DPRA0
    SLICE_X10Y199        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    15.906 r  core_0/mem_h2_0/ram_reg_2944_3071_8_8/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.906    core_0/mem_h2_0/ram_reg_2944_3071_8_8/DPO1
    SLICE_X10Y199        MUXF7 (Prop_muxf7_I1_O)      0.160    16.066 r  core_0/mem_h2_0/ram_reg_2944_3071_8_8/F7.DP/O
                         net (fo=1, routed)           0.826    16.892    core_0/mem_h2_0/ram_reg_2944_3071_8_8_n_0
    SLICE_X11Y188        LUT6 (Prop_lut6_I0_O)        0.215    17.107 r  core_0/mem_h2_0/a_dout[8]_i_23/O
                         net (fo=1, routed)           0.000    17.107    core_0/mem_h2_0/a_dout[8]_i_23_n_0
    SLICE_X11Y188        MUXF7 (Prop_muxf7_I1_O)      0.188    17.295 r  core_0/mem_h2_0/a_dout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000    17.295    core_0/mem_h2_0/a_dout_reg[8]_i_10_n_0
    SLICE_X11Y188        MUXF8 (Prop_muxf8_I0_O)      0.076    17.371 r  core_0/mem_h2_0/a_dout_reg[8]_i_4/O
                         net (fo=1, routed)           0.863    18.234    core_0/mem_h2_0/a_dout_reg[8]_i_4_n_0
    SLICE_X9Y172         LUT6 (Prop_lut6_I3_O)        0.239    18.473 r  core_0/mem_h2_0/a_dout[8]_i_1/O
                         net (fo=1, routed)           0.000    18.473    core_0/mem_h2_0/p_0_out[8]
    SLICE_X9Y172         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.230    39.100    core_0/mem_h2_0/clk_out
    SLICE_X9Y172         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[8]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.098    39.284    
    SLICE_X9Y172         FDRE (Setup_fdre_C_D)        0.030    39.314    core_0/mem_h2_0/a_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         39.314    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 20.841    

Slack (MET) :             20.881ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.867ns  (logic 1.931ns (10.235%)  route 16.936ns (89.765%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       10.916    15.447    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPRA2
    SLICE_X20Y197        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    15.544 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.544    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPO1
    SLICE_X20Y197        MUXF7 (Prop_muxf7_I1_O)      0.160    15.704 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/F7.DP/O
                         net (fo=1, routed)           0.812    16.515    core_0/mem_h2_0/ram_reg_7424_7551_9_9_n_0
    SLICE_X21Y196        LUT6 (Prop_lut6_I1_O)        0.215    16.730 r  core_0/mem_h2_0/a_dout[9]_i_16/O
                         net (fo=1, routed)           0.000    16.730    core_0/mem_h2_0/a_dout[9]_i_16_n_0
    SLICE_X21Y196        MUXF7 (Prop_muxf7_I0_O)      0.163    16.893 r  core_0/mem_h2_0/a_dout_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    16.893    core_0/mem_h2_0/a_dout_reg[9]_i_7_n_0
    SLICE_X21Y196        MUXF8 (Prop_muxf8_I1_O)      0.072    16.965 r  core_0/mem_h2_0/a_dout_reg[9]_i_2/O
                         net (fo=1, routed)           1.228    18.193    core_0/mem_h2_0/a_dout_reg[9]_i_2_n_0
    SLICE_X11Y178        LUT6 (Prop_lut6_I0_O)        0.239    18.432 r  core_0/mem_h2_0/a_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    18.432    core_0/mem_h2_0/p_0_out[9]
    SLICE_X11Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.230    39.100    core_0/mem_h2_0/clk_out
    SLICE_X11Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.098    39.284    
    SLICE_X11Y178        FDRE (Setup_fdre_C_D)        0.030    39.314    core_0/mem_h2_0/a_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.314    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                 20.881    

Slack (MET) :             21.916ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.831ns  (logic 1.953ns (10.953%)  route 15.878ns (89.047%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 39.098 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)        9.595    14.596    core_0/mem_h2_0/ram_reg_128_255_12_12/DPRA0
    SLICE_X10Y184        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    14.693 r  core_0/mem_h2_0/ram_reg_128_255_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.693    core_0/mem_h2_0/ram_reg_128_255_12_12/DPO1
    SLICE_X10Y184        MUXF7 (Prop_muxf7_I1_O)      0.160    14.853 r  core_0/mem_h2_0/ram_reg_128_255_12_12/F7.DP/O
                         net (fo=1, routed)           0.730    15.582    core_0/mem_h2_0/ram_reg_128_255_12_12_n_0
    SLICE_X13Y188        LUT6 (Prop_lut6_I3_O)        0.215    15.797 r  core_0/mem_h2_0/a_dout[12]_i_26/O
                         net (fo=1, routed)           0.000    15.797    core_0/mem_h2_0/a_dout[12]_i_26_n_0
    SLICE_X13Y188        MUXF7 (Prop_muxf7_I0_O)      0.181    15.978 r  core_0/mem_h2_0/a_dout_reg[12]_i_12/O
                         net (fo=1, routed)           0.000    15.978    core_0/mem_h2_0/a_dout_reg[12]_i_12_n_0
    SLICE_X13Y188        MUXF8 (Prop_muxf8_I0_O)      0.076    16.054 r  core_0/mem_h2_0/a_dout_reg[12]_i_5/O
                         net (fo=1, routed)           1.103    17.157    core_0/mem_h2_0/a_dout_reg[12]_i_5_n_0
    SLICE_X11Y173        LUT6 (Prop_lut6_I5_O)        0.239    17.396 r  core_0/mem_h2_0/a_dout[12]_i_1/O
                         net (fo=1, routed)           0.000    17.396    core_0/mem_h2_0/p_0_out[12]
    SLICE_X11Y173        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.228    39.098    core_0/mem_h2_0/clk_out
    SLICE_X11Y173        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/C
                         clock pessimism              0.281    39.379    
                         clock uncertainty           -0.098    39.282    
    SLICE_X11Y173        FDRE (Setup_fdre_C_D)        0.030    39.312    core_0/mem_h2_0/a_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         39.312    
                         arrival time                         -17.396    
  -------------------------------------------------------------------
                         slack                                 21.916    

Slack (MET) :             21.925ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.827ns  (logic 1.953ns (10.955%)  route 15.874ns (89.045%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       10.347    14.878    core_0/mem_h2_0/ram_reg_4224_4351_1_1/DPRA2
    SLICE_X36Y171        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    14.975 r  core_0/mem_h2_0/ram_reg_4224_4351_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.975    core_0/mem_h2_0/ram_reg_4224_4351_1_1/DPO1
    SLICE_X36Y171        MUXF7 (Prop_muxf7_I1_O)      0.160    15.135 r  core_0/mem_h2_0/ram_reg_4224_4351_1_1/F7.DP/O
                         net (fo=1, routed)           0.904    16.039    core_0/mem_h2_0/ram_reg_4224_4351_1_1_n_0
    SLICE_X21Y173        LUT6 (Prop_lut6_I3_O)        0.215    16.254 r  core_0/mem_h2_0/a_dout[1]_i_18/O
                         net (fo=1, routed)           0.000    16.254    core_0/mem_h2_0/a_dout[1]_i_18_n_0
    SLICE_X21Y173        MUXF7 (Prop_muxf7_I0_O)      0.181    16.435 r  core_0/mem_h2_0/a_dout_reg[1]_i_8/O
                         net (fo=1, routed)           0.000    16.435    core_0/mem_h2_0/a_dout_reg[1]_i_8_n_0
    SLICE_X21Y173        MUXF8 (Prop_muxf8_I0_O)      0.076    16.511 r  core_0/mem_h2_0/a_dout_reg[1]_i_3/O
                         net (fo=1, routed)           0.642    17.153    core_0/mem_h2_0/a_dout_reg[1]_i_3_n_0
    SLICE_X17Y167        LUT6 (Prop_lut6_I1_O)        0.239    17.392 r  core_0/mem_h2_0/a_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    17.392    core_0/mem_h2_0/p_0_out[1]
    SLICE_X17Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.234    39.104    core_0/mem_h2_0/clk_out
    SLICE_X17Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.098    39.288    
    SLICE_X17Y167        FDRE (Setup_fdre_C_D)        0.030    39.318    core_0/mem_h2_0/a_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.318    
                         arrival time                         -17.392    
  -------------------------------------------------------------------
                         slack                                 21.925    

Slack (MET) :             22.289ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 1.618ns (9.495%)  route 15.423ns (90.505%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 39.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.349    -0.501    core_0/h2_0/clk_out
    SLICE_X13Y130        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDCE (Prop_fdce_C_Q)         0.341    -0.160 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          1.437     1.277    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X8Y125         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     1.374 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=280, routed)         1.841     3.215    core_0/h2_0/b_din[2]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.097     3.312 r  core_0/h2_0/compare[umore]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.312    core_0/h2_0/compare[umore]0_carry_i_7_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.724 r  core_0/h2_0/compare[umore]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.724    core_0/h2_0/compare[umore]0_carry_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.813 r  core_0/h2_0/compare[umore]0_carry__0/CO[3]
                         net (fo=10, routed)          1.119     4.932    core_0/h2_0/compare[umore]
    SLICE_X5Y128         LUT3 (Prop_lut3_I1_O)        0.097     5.029 r  core_0/h2_0/tos_c[10]_i_6/O
                         net (fo=2, routed)           0.703     5.732    core_0/h2_0/tos_c[10]_i_6_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I3_O)        0.097     5.829 r  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=1, routed)           0.596     6.425    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.097     6.522 r  core_0/h2_0/tos_c[10]_i_1/O
                         net (fo=2, routed)           0.452     6.974    core_0/h2_0/tos_n[10]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.097     7.071 r  core_0/h2_0/ram_reg_0_127_0_0_i_16/O
                         net (fo=190, routed)         4.552    11.624    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X3Y181         LUT2 (Prop_lut2_I1_O)        0.097    11.721 f  core_0/h2_0/ram_reg_1664_1791_0_0_i_2/O
                         net (fo=2, routed)           0.278    11.998    core_0/h2_0/ram_reg_1664_1791_0_0_i_2_n_0
    SLICE_X3Y181         LUT6 (Prop_lut6_I3_O)        0.097    12.095 r  core_0/h2_0/ram_reg_5760_5887_0_0_i_1/O
                         net (fo=64, routed)          4.445    16.540    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WE
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.159    39.029    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WCLK
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/CLK
                         clock pessimism              0.281    39.310    
                         clock uncertainty           -0.098    39.213    
    SLICE_X44Y187        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.829    core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                 22.289    

Slack (MET) :             22.289ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 1.618ns (9.495%)  route 15.423ns (90.505%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 39.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.349    -0.501    core_0/h2_0/clk_out
    SLICE_X13Y130        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDCE (Prop_fdce_C_Q)         0.341    -0.160 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          1.437     1.277    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X8Y125         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     1.374 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=280, routed)         1.841     3.215    core_0/h2_0/b_din[2]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.097     3.312 r  core_0/h2_0/compare[umore]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.312    core_0/h2_0/compare[umore]0_carry_i_7_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.724 r  core_0/h2_0/compare[umore]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.724    core_0/h2_0/compare[umore]0_carry_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.813 r  core_0/h2_0/compare[umore]0_carry__0/CO[3]
                         net (fo=10, routed)          1.119     4.932    core_0/h2_0/compare[umore]
    SLICE_X5Y128         LUT3 (Prop_lut3_I1_O)        0.097     5.029 r  core_0/h2_0/tos_c[10]_i_6/O
                         net (fo=2, routed)           0.703     5.732    core_0/h2_0/tos_c[10]_i_6_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I3_O)        0.097     5.829 r  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=1, routed)           0.596     6.425    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.097     6.522 r  core_0/h2_0/tos_c[10]_i_1/O
                         net (fo=2, routed)           0.452     6.974    core_0/h2_0/tos_n[10]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.097     7.071 r  core_0/h2_0/ram_reg_0_127_0_0_i_16/O
                         net (fo=190, routed)         4.552    11.624    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X3Y181         LUT2 (Prop_lut2_I1_O)        0.097    11.721 f  core_0/h2_0/ram_reg_1664_1791_0_0_i_2/O
                         net (fo=2, routed)           0.278    11.998    core_0/h2_0/ram_reg_1664_1791_0_0_i_2_n_0
    SLICE_X3Y181         LUT6 (Prop_lut6_I3_O)        0.097    12.095 r  core_0/h2_0/ram_reg_5760_5887_0_0_i_1/O
                         net (fo=64, routed)          4.445    16.540    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WE
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.159    39.029    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WCLK
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/CLK
                         clock pessimism              0.281    39.310    
                         clock uncertainty           -0.098    39.213    
    SLICE_X44Y187        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.829    core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                 22.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[3].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.533%)  route 0.122ns (46.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.646    -0.654    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X5Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core_0/edges/changes[3].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.122    -0.390    core_0/edges/changes[3].d_instance/sin_0
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/C
                         clock pessimism              0.280    -0.615    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.075    -0.540    core_0/edges/changes[3].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 core_0/edges/changes[0].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.738%)  route 0.081ns (30.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.649    -0.651    core_0/edges/changes[0].d_instance/clk_out
    SLICE_X1Y132         FDCE                                         r  core_0/edges/changes[0].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDCE (Prop_fdce_C_Q)         0.141    -0.510 f  core_0/edges/changes[0].d_instance/sin_1_reg/Q
                         net (fo=3, routed)           0.081    -0.429    core_0/edges/changes[0].d_instance/sin_1
    SLICE_X0Y132         LUT2 (Prop_lut2_I1_O)        0.045    -0.384 r  core_0/edges/changes[0].d_instance/r_c[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.384    core_0/irqh_0/irc_in/D[0]
    SLICE_X0Y132         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.921    -0.893    core_0/irqh_0/irc_in/clk_out
    SLICE_X0Y132         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[0]/C
                         clock pessimism              0.255    -0.638    
    SLICE_X0Y132         FDCE (Hold_fdce_C_D)         0.092    -0.546    core_0/irqh_0/irc_in/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.651    -0.649    dpad_changed.state_changed/changes[4].d_instance/clk_out
    SLICE_X1Y134         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.397    dpad_changed.state_changed/changes[4].d_instance/Q[1]
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.922    -0.892    dpad_changed.state_changed/changes[4].d_instance/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/C
                         clock pessimism              0.256    -0.636    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.070    -0.566    dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.760%)  route 0.116ns (45.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.612    -0.688    sw_debouncer/debouncer[2].d_instance/clk
    SLICE_X37Y136        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  sw_debouncer/debouncer[2].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.430    sw_debouncer/debouncer[2].d_instance/ff_reg_n_0_[0]
    SLICE_X37Y135        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.883    -0.931    sw_debouncer/debouncer[2].d_instance/clk
    SLICE_X37Y135        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                         clock pessimism              0.258    -0.673    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.066    -0.607    sw_debouncer/debouncer[2].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.927%)  route 0.144ns (43.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.618    -0.682    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X13Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.397    sw_debouncer/debouncer[7].d_instance/timer/Q[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I3_O)        0.049    -0.348 r  sw_debouncer/debouncer[7].d_instance/timer/rst_i_1__4/O
                         net (fo=1, routed)           0.000    -0.348    sw_debouncer/debouncer[7].d_instance/timer_n_1
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.888    -0.926    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
                         clock pessimism              0.258    -0.668    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.131    -0.537    sw_debouncer/debouncer[7].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 core_0/edges/changes[1].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[1].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.931%)  route 0.159ns (53.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.646    -0.654    core_0/edges/changes[1].d_instance/clk_out
    SLICE_X4Y130         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core_0/edges/changes[1].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.159    -0.353    core_0/edges/changes[1].d_instance/sin_0_0
    SLICE_X1Y131         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.920    -0.894    core_0/edges/changes[1].d_instance/clk_out
    SLICE_X1Y131         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_1_reg/C
                         clock pessimism              0.280    -0.614    
    SLICE_X1Y131         FDCE (Hold_fdce_C_D)         0.070    -0.544    core_0/edges/changes[1].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dpad_changed.state_changed_reg/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.650    -0.650    dpad_changed.state_changed/changes[3].d_instance/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.466    dpad_changed.state_changed/changes[3].d_instance/state_c_reg_n_0_[0]
    SLICE_X0Y133         LUT5 (Prop_lut5_I2_O)        0.099    -0.367 r  dpad_changed.state_changed/changes[3].d_instance/r_c[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.367    dpad_changed.state_changed_reg/any_changed_signals
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed_reg/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.922    -0.892    dpad_changed.state_changed_reg/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed_reg/r_c_reg[0]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.091    -0.559    dpad_changed.state_changed_reg/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.404%)  route 0.144ns (43.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.618    -0.682    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X13Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.397    sw_debouncer/debouncer[7].d_instance/timer/Q[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.352 r  sw_debouncer/debouncer[7].d_instance/timer/do_i_1__11/O
                         net (fo=1, routed)           0.000    -0.352    sw_debouncer/debouncer[7].d_instance/timer_n_0
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.888    -0.926    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/do_reg/C
                         clock pessimism              0.258    -0.668    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.121    -0.547    sw_debouncer/debouncer[7].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.549%)  route 0.062ns (21.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.647    -0.653    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.128    -0.525 f  core_0/edges/changes[3].d_instance/sin_1_reg/Q
                         net (fo=2, routed)           0.062    -0.463    core_0/edges/changes[3].d_instance/sin_1
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099    -0.364 r  core_0/edges/changes[3].d_instance/r_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    core_0/irqh_0/irc_in/D[3]
    SLICE_X3Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/irqh_0/irc_in/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.091    -0.562    core_0/irqh_0/irc_in/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 core_0/edges/changes[2].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.192%)  route 0.063ns (21.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.647    -0.653    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X1Y130         FDCE                                         r  core_0/edges/changes[2].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.128    -0.525 f  core_0/edges/changes[2].d_instance/sin_1_reg/Q
                         net (fo=2, routed)           0.063    -0.461    core_0/edges/changes[2].d_instance/sin_1
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099    -0.362 r  core_0/edges/changes[2].d_instance/r_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    core_0/irqh_0/irc_in/D[2]
    SLICE_X1Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/irqh_0/irc_in/clk_out
    SLICE_X1Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X1Y130         FDCE (Hold_fdce_C_D)         0.091    -0.562    core_0/irqh_0/irc_in/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0    clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y158     button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y161     button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y158     button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y158     button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y161     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y163     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y163     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y163     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y134     core_0/mem_h2_0/ram_reg_4992_5119_4_4/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y134     core_0/mem_h2_0/ram_reg_4992_5119_4_4/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y134     core_0/mem_h2_0/ram_reg_4992_5119_4_4/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y134     core_0/mem_h2_0/ram_reg_4992_5119_4_4/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X40Y137    core_0/mem_h2_0/ram_reg_768_895_5_5/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X40Y137    core_0/mem_h2_0/ram_reg_768_895_5_5/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X40Y137    core_0/mem_h2_0/ram_reg_768_895_5_5/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X40Y137    core_0/mem_h2_0/ram_reg_768_895_5_5/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y117     core_0/mem_h2_0/ram_reg_384_511_2_2/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y117     core_0/mem_h2_0/ram_reg_384_511_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y126    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y126    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y126    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y186     core_0/mem_h2_0/ram_reg_1024_1151_8_8/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_clk_wiz_0_0
  To Clock:  clkfbout_clock_gen_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clock_manager/clock_gen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.106ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.642ns  (logic 1.931ns (9.831%)  route 17.711ns (90.169%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 39.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       12.246    16.777    core_0/mem_h2_0/ram_reg_1152_1279_10_10/DPRA2
    SLICE_X22Y184        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    16.874 r  core_0/mem_h2_0/ram_reg_1152_1279_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.874    core_0/mem_h2_0/ram_reg_1152_1279_10_10/DPO1
    SLICE_X22Y184        MUXF7 (Prop_muxf7_I1_O)      0.160    17.034 r  core_0/mem_h2_0/ram_reg_1152_1279_10_10/F7.DP/O
                         net (fo=1, routed)           0.622    17.656    core_0/mem_h2_0/ram_reg_1152_1279_10_10_n_0
    SLICE_X21Y185        LUT6 (Prop_lut6_I3_O)        0.215    17.871 r  core_0/mem_h2_0/a_dout[10]_i_28/O
                         net (fo=1, routed)           0.000    17.871    core_0/mem_h2_0/a_dout[10]_i_28_n_0
    SLICE_X21Y185        MUXF7 (Prop_muxf7_I0_O)      0.163    18.034 r  core_0/mem_h2_0/a_dout_reg[10]_i_13/O
                         net (fo=1, routed)           0.000    18.034    core_0/mem_h2_0/a_dout_reg[10]_i_13_n_0
    SLICE_X21Y185        MUXF8 (Prop_muxf8_I1_O)      0.072    18.106 r  core_0/mem_h2_0/a_dout_reg[10]_i_5/O
                         net (fo=1, routed)           0.862    18.968    core_0/mem_h2_0/a_dout_reg[10]_i_5_n_0
    SLICE_X23Y178        LUT6 (Prop_lut6_I5_O)        0.239    19.207 r  core_0/mem_h2_0/a_dout[10]_i_1/O
                         net (fo=1, routed)           0.000    19.207    core_0/mem_h2_0/p_0_out[10]
    SLICE_X23Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.227    39.097    core_0/mem_h2_0/clk_out
    SLICE_X23Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/C
                         clock pessimism              0.281    39.378    
                         clock uncertainty           -0.094    39.284    
    SLICE_X23Y178        FDRE (Setup_fdre_C_D)        0.030    39.314    core_0/mem_h2_0/a_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         39.314    
                         arrival time                         -19.207    
  -------------------------------------------------------------------
                         slack                                 20.106    

Slack (MET) :             20.362ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.377ns  (logic 1.953ns (10.079%)  route 17.424ns (89.921%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 39.088 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       11.298    15.829    core_0/mem_h2_0/ram_reg_4352_4479_15_15/DPRA2
    SLICE_X36Y193        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    15.926 r  core_0/mem_h2_0/ram_reg_4352_4479_15_15/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.926    core_0/mem_h2_0/ram_reg_4352_4479_15_15/DPO1
    SLICE_X36Y193        MUXF7 (Prop_muxf7_I1_O)      0.160    16.086 r  core_0/mem_h2_0/ram_reg_4352_4479_15_15/F7.DP/O
                         net (fo=1, routed)           0.800    16.886    core_0/mem_h2_0/ram_reg_4352_4479_15_15_n_0
    SLICE_X41Y190        LUT6 (Prop_lut6_I1_O)        0.215    17.101 r  core_0/mem_h2_0/a_dout[15]_i_18/O
                         net (fo=1, routed)           0.000    17.101    core_0/mem_h2_0/a_dout[15]_i_18_n_0
    SLICE_X41Y190        MUXF7 (Prop_muxf7_I0_O)      0.181    17.282 r  core_0/mem_h2_0/a_dout_reg[15]_i_8/O
                         net (fo=1, routed)           0.000    17.282    core_0/mem_h2_0/a_dout_reg[15]_i_8_n_0
    SLICE_X41Y190        MUXF8 (Prop_muxf8_I0_O)      0.076    17.358 r  core_0/mem_h2_0/a_dout_reg[15]_i_3/O
                         net (fo=1, routed)           1.345    18.703    core_0/mem_h2_0/a_dout_reg[15]_i_3_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I1_O)        0.239    18.942 r  core_0/mem_h2_0/a_dout[15]_i_1/O
                         net (fo=1, routed)           0.000    18.942    core_0/mem_h2_0/p_0_out[15]
    SLICE_X39Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.218    39.088    core_0/mem_h2_0/clk_out
    SLICE_X39Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
                         clock pessimism              0.281    39.369    
                         clock uncertainty           -0.094    39.275    
    SLICE_X39Y167        FDRE (Setup_fdre_C_D)        0.030    39.305    core_0/mem_h2_0/a_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         39.305    
                         arrival time                         -18.942    
  -------------------------------------------------------------------
                         slack                                 20.362    

Slack (MET) :             20.473ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 1.910ns (9.878%)  route 17.426ns (90.122%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 39.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       11.022    16.022    core_0/mem_h2_0/ram_reg_7424_7551_11_11/DPRA0
    SLICE_X10Y197        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    16.119 r  core_0/mem_h2_0/ram_reg_7424_7551_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.119    core_0/mem_h2_0/ram_reg_7424_7551_11_11/DPO1
    SLICE_X10Y197        MUXF7 (Prop_muxf7_I1_O)      0.160    16.279 r  core_0/mem_h2_0/ram_reg_7424_7551_11_11/F7.DP/O
                         net (fo=1, routed)           0.812    17.091    core_0/mem_h2_0/ram_reg_7424_7551_11_11_n_0
    SLICE_X8Y195         LUT6 (Prop_lut6_I1_O)        0.215    17.306 r  core_0/mem_h2_0/a_dout[11]_i_16/O
                         net (fo=1, routed)           0.000    17.306    core_0/mem_h2_0/a_dout[11]_i_16_n_0
    SLICE_X8Y195         MUXF7 (Prop_muxf7_I0_O)      0.156    17.462 r  core_0/mem_h2_0/a_dout_reg[11]_i_7/O
                         net (fo=1, routed)           0.000    17.462    core_0/mem_h2_0/a_dout_reg[11]_i_7_n_0
    SLICE_X8Y195         MUXF8 (Prop_muxf8_I1_O)      0.067    17.529 r  core_0/mem_h2_0/a_dout_reg[11]_i_2/O
                         net (fo=1, routed)           1.142    18.671    core_0/mem_h2_0/a_dout_reg[11]_i_2_n_0
    SLICE_X5Y175         LUT6 (Prop_lut6_I0_O)        0.230    18.901 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    18.901    core_0/mem_h2_0/p_0_out[11]
    SLICE_X5Y175         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.287    39.157    core_0/mem_h2_0/clk_out
    SLICE_X5Y175         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.281    39.438    
                         clock uncertainty           -0.094    39.344    
    SLICE_X5Y175         FDRE (Setup_fdre_C_D)        0.030    39.374    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.374    
                         arrival time                         -18.901    
  -------------------------------------------------------------------
                         slack                                 20.473    

Slack (MET) :             20.494ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.258ns  (logic 1.953ns (10.141%)  route 17.305ns (89.859%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 39.099 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       11.804    16.335    core_0/mem_h2_0/ram_reg_128_255_14_14/DPRA2
    SLICE_X22Y188        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    16.432 r  core_0/mem_h2_0/ram_reg_128_255_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.432    core_0/mem_h2_0/ram_reg_128_255_14_14/DPO1
    SLICE_X22Y188        MUXF7 (Prop_muxf7_I1_O)      0.160    16.592 r  core_0/mem_h2_0/ram_reg_128_255_14_14/F7.DP/O
                         net (fo=1, routed)           0.738    17.330    core_0/mem_h2_0/ram_reg_128_255_14_14_n_0
    SLICE_X21Y189        LUT6 (Prop_lut6_I3_O)        0.215    17.545 r  core_0/mem_h2_0/a_dout[14]_i_26/O
                         net (fo=1, routed)           0.000    17.545    core_0/mem_h2_0/a_dout[14]_i_26_n_0
    SLICE_X21Y189        MUXF7 (Prop_muxf7_I0_O)      0.181    17.726 r  core_0/mem_h2_0/a_dout_reg[14]_i_12/O
                         net (fo=1, routed)           0.000    17.726    core_0/mem_h2_0/a_dout_reg[14]_i_12_n_0
    SLICE_X21Y189        MUXF8 (Prop_muxf8_I0_O)      0.076    17.802 r  core_0/mem_h2_0/a_dout_reg[14]_i_5/O
                         net (fo=1, routed)           0.782    18.584    core_0/mem_h2_0/a_dout_reg[14]_i_5_n_0
    SLICE_X17Y178        LUT6 (Prop_lut6_I5_O)        0.239    18.823 r  core_0/mem_h2_0/a_dout[14]_i_1/O
                         net (fo=1, routed)           0.000    18.823    core_0/mem_h2_0/p_0_out[14]
    SLICE_X17Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.229    39.099    core_0/mem_h2_0/clk_out
    SLICE_X17Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[14]/C
                         clock pessimism              0.281    39.380    
                         clock uncertainty           -0.094    39.286    
    SLICE_X17Y178        FDRE (Setup_fdre_C_D)        0.032    39.318    core_0/mem_h2_0/a_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         39.318    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 20.494    

Slack (MET) :             20.844ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 1.960ns (10.366%)  route 16.948ns (89.634%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       10.809    15.809    core_0/mem_h2_0/ram_reg_2944_3071_8_8/DPRA0
    SLICE_X10Y199        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    15.906 r  core_0/mem_h2_0/ram_reg_2944_3071_8_8/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.906    core_0/mem_h2_0/ram_reg_2944_3071_8_8/DPO1
    SLICE_X10Y199        MUXF7 (Prop_muxf7_I1_O)      0.160    16.066 r  core_0/mem_h2_0/ram_reg_2944_3071_8_8/F7.DP/O
                         net (fo=1, routed)           0.826    16.892    core_0/mem_h2_0/ram_reg_2944_3071_8_8_n_0
    SLICE_X11Y188        LUT6 (Prop_lut6_I0_O)        0.215    17.107 r  core_0/mem_h2_0/a_dout[8]_i_23/O
                         net (fo=1, routed)           0.000    17.107    core_0/mem_h2_0/a_dout[8]_i_23_n_0
    SLICE_X11Y188        MUXF7 (Prop_muxf7_I1_O)      0.188    17.295 r  core_0/mem_h2_0/a_dout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000    17.295    core_0/mem_h2_0/a_dout_reg[8]_i_10_n_0
    SLICE_X11Y188        MUXF8 (Prop_muxf8_I0_O)      0.076    17.371 r  core_0/mem_h2_0/a_dout_reg[8]_i_4/O
                         net (fo=1, routed)           0.863    18.234    core_0/mem_h2_0/a_dout_reg[8]_i_4_n_0
    SLICE_X9Y172         LUT6 (Prop_lut6_I3_O)        0.239    18.473 r  core_0/mem_h2_0/a_dout[8]_i_1/O
                         net (fo=1, routed)           0.000    18.473    core_0/mem_h2_0/p_0_out[8]
    SLICE_X9Y172         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.230    39.100    core_0/mem_h2_0/clk_out
    SLICE_X9Y172         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[8]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.094    39.287    
    SLICE_X9Y172         FDRE (Setup_fdre_C_D)        0.030    39.317    core_0/mem_h2_0/a_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         39.317    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 20.844    

Slack (MET) :             20.885ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.867ns  (logic 1.931ns (10.235%)  route 16.936ns (89.765%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       10.916    15.447    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPRA2
    SLICE_X20Y197        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    15.544 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.544    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPO1
    SLICE_X20Y197        MUXF7 (Prop_muxf7_I1_O)      0.160    15.704 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/F7.DP/O
                         net (fo=1, routed)           0.812    16.515    core_0/mem_h2_0/ram_reg_7424_7551_9_9_n_0
    SLICE_X21Y196        LUT6 (Prop_lut6_I1_O)        0.215    16.730 r  core_0/mem_h2_0/a_dout[9]_i_16/O
                         net (fo=1, routed)           0.000    16.730    core_0/mem_h2_0/a_dout[9]_i_16_n_0
    SLICE_X21Y196        MUXF7 (Prop_muxf7_I0_O)      0.163    16.893 r  core_0/mem_h2_0/a_dout_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    16.893    core_0/mem_h2_0/a_dout_reg[9]_i_7_n_0
    SLICE_X21Y196        MUXF8 (Prop_muxf8_I1_O)      0.072    16.965 r  core_0/mem_h2_0/a_dout_reg[9]_i_2/O
                         net (fo=1, routed)           1.228    18.193    core_0/mem_h2_0/a_dout_reg[9]_i_2_n_0
    SLICE_X11Y178        LUT6 (Prop_lut6_I0_O)        0.239    18.432 r  core_0/mem_h2_0/a_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    18.432    core_0/mem_h2_0/p_0_out[9]
    SLICE_X11Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.230    39.100    core_0/mem_h2_0/clk_out
    SLICE_X11Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.094    39.287    
    SLICE_X11Y178        FDRE (Setup_fdre_C_D)        0.030    39.317    core_0/mem_h2_0/a_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.317    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                 20.885    

Slack (MET) :             21.919ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.831ns  (logic 1.953ns (10.953%)  route 15.878ns (89.047%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 39.098 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)        9.595    14.596    core_0/mem_h2_0/ram_reg_128_255_12_12/DPRA0
    SLICE_X10Y184        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    14.693 r  core_0/mem_h2_0/ram_reg_128_255_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.693    core_0/mem_h2_0/ram_reg_128_255_12_12/DPO1
    SLICE_X10Y184        MUXF7 (Prop_muxf7_I1_O)      0.160    14.853 r  core_0/mem_h2_0/ram_reg_128_255_12_12/F7.DP/O
                         net (fo=1, routed)           0.730    15.582    core_0/mem_h2_0/ram_reg_128_255_12_12_n_0
    SLICE_X13Y188        LUT6 (Prop_lut6_I3_O)        0.215    15.797 r  core_0/mem_h2_0/a_dout[12]_i_26/O
                         net (fo=1, routed)           0.000    15.797    core_0/mem_h2_0/a_dout[12]_i_26_n_0
    SLICE_X13Y188        MUXF7 (Prop_muxf7_I0_O)      0.181    15.978 r  core_0/mem_h2_0/a_dout_reg[12]_i_12/O
                         net (fo=1, routed)           0.000    15.978    core_0/mem_h2_0/a_dout_reg[12]_i_12_n_0
    SLICE_X13Y188        MUXF8 (Prop_muxf8_I0_O)      0.076    16.054 r  core_0/mem_h2_0/a_dout_reg[12]_i_5/O
                         net (fo=1, routed)           1.103    17.157    core_0/mem_h2_0/a_dout_reg[12]_i_5_n_0
    SLICE_X11Y173        LUT6 (Prop_lut6_I5_O)        0.239    17.396 r  core_0/mem_h2_0/a_dout[12]_i_1/O
                         net (fo=1, routed)           0.000    17.396    core_0/mem_h2_0/p_0_out[12]
    SLICE_X11Y173        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.228    39.098    core_0/mem_h2_0/clk_out
    SLICE_X11Y173        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/C
                         clock pessimism              0.281    39.379    
                         clock uncertainty           -0.094    39.285    
    SLICE_X11Y173        FDRE (Setup_fdre_C_D)        0.030    39.315    core_0/mem_h2_0/a_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         39.315    
                         arrival time                         -17.396    
  -------------------------------------------------------------------
                         slack                                 21.919    

Slack (MET) :             21.928ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.827ns  (logic 1.953ns (10.955%)  route 15.874ns (89.045%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       10.347    14.878    core_0/mem_h2_0/ram_reg_4224_4351_1_1/DPRA2
    SLICE_X36Y171        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    14.975 r  core_0/mem_h2_0/ram_reg_4224_4351_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.975    core_0/mem_h2_0/ram_reg_4224_4351_1_1/DPO1
    SLICE_X36Y171        MUXF7 (Prop_muxf7_I1_O)      0.160    15.135 r  core_0/mem_h2_0/ram_reg_4224_4351_1_1/F7.DP/O
                         net (fo=1, routed)           0.904    16.039    core_0/mem_h2_0/ram_reg_4224_4351_1_1_n_0
    SLICE_X21Y173        LUT6 (Prop_lut6_I3_O)        0.215    16.254 r  core_0/mem_h2_0/a_dout[1]_i_18/O
                         net (fo=1, routed)           0.000    16.254    core_0/mem_h2_0/a_dout[1]_i_18_n_0
    SLICE_X21Y173        MUXF7 (Prop_muxf7_I0_O)      0.181    16.435 r  core_0/mem_h2_0/a_dout_reg[1]_i_8/O
                         net (fo=1, routed)           0.000    16.435    core_0/mem_h2_0/a_dout_reg[1]_i_8_n_0
    SLICE_X21Y173        MUXF8 (Prop_muxf8_I0_O)      0.076    16.511 r  core_0/mem_h2_0/a_dout_reg[1]_i_3/O
                         net (fo=1, routed)           0.642    17.153    core_0/mem_h2_0/a_dout_reg[1]_i_3_n_0
    SLICE_X17Y167        LUT6 (Prop_lut6_I1_O)        0.239    17.392 r  core_0/mem_h2_0/a_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    17.392    core_0/mem_h2_0/p_0_out[1]
    SLICE_X17Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.234    39.104    core_0/mem_h2_0/clk_out
    SLICE_X17Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.094    39.291    
    SLICE_X17Y167        FDRE (Setup_fdre_C_D)        0.030    39.321    core_0/mem_h2_0/a_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.321    
                         arrival time                         -17.392    
  -------------------------------------------------------------------
                         slack                                 21.928    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 1.618ns (9.495%)  route 15.423ns (90.505%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 39.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.349    -0.501    core_0/h2_0/clk_out
    SLICE_X13Y130        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDCE (Prop_fdce_C_Q)         0.341    -0.160 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          1.437     1.277    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X8Y125         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     1.374 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=280, routed)         1.841     3.215    core_0/h2_0/b_din[2]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.097     3.312 r  core_0/h2_0/compare[umore]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.312    core_0/h2_0/compare[umore]0_carry_i_7_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.724 r  core_0/h2_0/compare[umore]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.724    core_0/h2_0/compare[umore]0_carry_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.813 r  core_0/h2_0/compare[umore]0_carry__0/CO[3]
                         net (fo=10, routed)          1.119     4.932    core_0/h2_0/compare[umore]
    SLICE_X5Y128         LUT3 (Prop_lut3_I1_O)        0.097     5.029 r  core_0/h2_0/tos_c[10]_i_6/O
                         net (fo=2, routed)           0.703     5.732    core_0/h2_0/tos_c[10]_i_6_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I3_O)        0.097     5.829 r  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=1, routed)           0.596     6.425    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.097     6.522 r  core_0/h2_0/tos_c[10]_i_1/O
                         net (fo=2, routed)           0.452     6.974    core_0/h2_0/tos_n[10]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.097     7.071 r  core_0/h2_0/ram_reg_0_127_0_0_i_16/O
                         net (fo=190, routed)         4.552    11.624    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X3Y181         LUT2 (Prop_lut2_I1_O)        0.097    11.721 f  core_0/h2_0/ram_reg_1664_1791_0_0_i_2/O
                         net (fo=2, routed)           0.278    11.998    core_0/h2_0/ram_reg_1664_1791_0_0_i_2_n_0
    SLICE_X3Y181         LUT6 (Prop_lut6_I3_O)        0.097    12.095 r  core_0/h2_0/ram_reg_5760_5887_0_0_i_1/O
                         net (fo=64, routed)          4.445    16.540    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WE
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.159    39.029    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WCLK
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/CLK
                         clock pessimism              0.281    39.310    
                         clock uncertainty           -0.094    39.216    
    SLICE_X44Y187        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.832    core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                 22.292    

Slack (MET) :             22.292ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 1.618ns (9.495%)  route 15.423ns (90.505%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 39.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.349    -0.501    core_0/h2_0/clk_out
    SLICE_X13Y130        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDCE (Prop_fdce_C_Q)         0.341    -0.160 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          1.437     1.277    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X8Y125         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     1.374 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=280, routed)         1.841     3.215    core_0/h2_0/b_din[2]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.097     3.312 r  core_0/h2_0/compare[umore]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.312    core_0/h2_0/compare[umore]0_carry_i_7_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.724 r  core_0/h2_0/compare[umore]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.724    core_0/h2_0/compare[umore]0_carry_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.813 r  core_0/h2_0/compare[umore]0_carry__0/CO[3]
                         net (fo=10, routed)          1.119     4.932    core_0/h2_0/compare[umore]
    SLICE_X5Y128         LUT3 (Prop_lut3_I1_O)        0.097     5.029 r  core_0/h2_0/tos_c[10]_i_6/O
                         net (fo=2, routed)           0.703     5.732    core_0/h2_0/tos_c[10]_i_6_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I3_O)        0.097     5.829 r  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=1, routed)           0.596     6.425    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.097     6.522 r  core_0/h2_0/tos_c[10]_i_1/O
                         net (fo=2, routed)           0.452     6.974    core_0/h2_0/tos_n[10]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.097     7.071 r  core_0/h2_0/ram_reg_0_127_0_0_i_16/O
                         net (fo=190, routed)         4.552    11.624    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X3Y181         LUT2 (Prop_lut2_I1_O)        0.097    11.721 f  core_0/h2_0/ram_reg_1664_1791_0_0_i_2/O
                         net (fo=2, routed)           0.278    11.998    core_0/h2_0/ram_reg_1664_1791_0_0_i_2_n_0
    SLICE_X3Y181         LUT6 (Prop_lut6_I3_O)        0.097    12.095 r  core_0/h2_0/ram_reg_5760_5887_0_0_i_1/O
                         net (fo=64, routed)          4.445    16.540    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WE
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.159    39.029    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WCLK
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/CLK
                         clock pessimism              0.281    39.310    
                         clock uncertainty           -0.094    39.216    
    SLICE_X44Y187        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.832    core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW
  -------------------------------------------------------------------
                         required time                         38.832    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                 22.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[3].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.533%)  route 0.122ns (46.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.646    -0.654    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X5Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core_0/edges/changes[3].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.122    -0.390    core_0/edges/changes[3].d_instance/sin_0
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/C
                         clock pessimism              0.280    -0.615    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.075    -0.540    core_0/edges/changes[3].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 core_0/edges/changes[0].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.738%)  route 0.081ns (30.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.649    -0.651    core_0/edges/changes[0].d_instance/clk_out
    SLICE_X1Y132         FDCE                                         r  core_0/edges/changes[0].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDCE (Prop_fdce_C_Q)         0.141    -0.510 f  core_0/edges/changes[0].d_instance/sin_1_reg/Q
                         net (fo=3, routed)           0.081    -0.429    core_0/edges/changes[0].d_instance/sin_1
    SLICE_X0Y132         LUT2 (Prop_lut2_I1_O)        0.045    -0.384 r  core_0/edges/changes[0].d_instance/r_c[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.384    core_0/irqh_0/irc_in/D[0]
    SLICE_X0Y132         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.921    -0.893    core_0/irqh_0/irc_in/clk_out
    SLICE_X0Y132         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[0]/C
                         clock pessimism              0.255    -0.638    
    SLICE_X0Y132         FDCE (Hold_fdce_C_D)         0.092    -0.546    core_0/irqh_0/irc_in/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.651    -0.649    dpad_changed.state_changed/changes[4].d_instance/clk_out
    SLICE_X1Y134         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.397    dpad_changed.state_changed/changes[4].d_instance/Q[1]
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.922    -0.892    dpad_changed.state_changed/changes[4].d_instance/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/C
                         clock pessimism              0.256    -0.636    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.070    -0.566    dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.760%)  route 0.116ns (45.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.612    -0.688    sw_debouncer/debouncer[2].d_instance/clk
    SLICE_X37Y136        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  sw_debouncer/debouncer[2].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.430    sw_debouncer/debouncer[2].d_instance/ff_reg_n_0_[0]
    SLICE_X37Y135        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.883    -0.931    sw_debouncer/debouncer[2].d_instance/clk
    SLICE_X37Y135        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                         clock pessimism              0.258    -0.673    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.066    -0.607    sw_debouncer/debouncer[2].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.607    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.927%)  route 0.144ns (43.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.618    -0.682    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X13Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.397    sw_debouncer/debouncer[7].d_instance/timer/Q[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I3_O)        0.049    -0.348 r  sw_debouncer/debouncer[7].d_instance/timer/rst_i_1__4/O
                         net (fo=1, routed)           0.000    -0.348    sw_debouncer/debouncer[7].d_instance/timer_n_1
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.888    -0.926    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
                         clock pessimism              0.258    -0.668    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.131    -0.537    sw_debouncer/debouncer[7].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.537    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 core_0/edges/changes[1].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[1].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.931%)  route 0.159ns (53.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.646    -0.654    core_0/edges/changes[1].d_instance/clk_out
    SLICE_X4Y130         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core_0/edges/changes[1].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.159    -0.353    core_0/edges/changes[1].d_instance/sin_0_0
    SLICE_X1Y131         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.920    -0.894    core_0/edges/changes[1].d_instance/clk_out
    SLICE_X1Y131         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_1_reg/C
                         clock pessimism              0.280    -0.614    
    SLICE_X1Y131         FDCE (Hold_fdce_C_D)         0.070    -0.544    core_0/edges/changes[1].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dpad_changed.state_changed_reg/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.650    -0.650    dpad_changed.state_changed/changes[3].d_instance/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.466    dpad_changed.state_changed/changes[3].d_instance/state_c_reg_n_0_[0]
    SLICE_X0Y133         LUT5 (Prop_lut5_I2_O)        0.099    -0.367 r  dpad_changed.state_changed/changes[3].d_instance/r_c[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.367    dpad_changed.state_changed_reg/any_changed_signals
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed_reg/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.922    -0.892    dpad_changed.state_changed_reg/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed_reg/r_c_reg[0]/C
                         clock pessimism              0.242    -0.650    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.091    -0.559    dpad_changed.state_changed_reg/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.404%)  route 0.144ns (43.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.618    -0.682    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X13Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.397    sw_debouncer/debouncer[7].d_instance/timer/Q[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.352 r  sw_debouncer/debouncer[7].d_instance/timer/do_i_1__11/O
                         net (fo=1, routed)           0.000    -0.352    sw_debouncer/debouncer[7].d_instance/timer_n_0
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.888    -0.926    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/do_reg/C
                         clock pessimism              0.258    -0.668    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.121    -0.547    sw_debouncer/debouncer[7].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.549%)  route 0.062ns (21.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.647    -0.653    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.128    -0.525 f  core_0/edges/changes[3].d_instance/sin_1_reg/Q
                         net (fo=2, routed)           0.062    -0.463    core_0/edges/changes[3].d_instance/sin_1
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099    -0.364 r  core_0/edges/changes[3].d_instance/r_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    core_0/irqh_0/irc_in/D[3]
    SLICE_X3Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/irqh_0/irc_in/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.091    -0.562    core_0/irqh_0/irc_in/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 core_0/edges/changes[2].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.192%)  route 0.063ns (21.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.647    -0.653    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X1Y130         FDCE                                         r  core_0/edges/changes[2].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.128    -0.525 f  core_0/edges/changes[2].d_instance/sin_1_reg/Q
                         net (fo=2, routed)           0.063    -0.461    core_0/edges/changes[2].d_instance/sin_1
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099    -0.362 r  core_0/edges/changes[2].d_instance/r_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    core_0/irqh_0/irc_in/D[2]
    SLICE_X1Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/irqh_0/irc_in/clk_out
    SLICE_X1Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/C
                         clock pessimism              0.242    -0.653    
    SLICE_X1Y130         FDCE (Hold_fdce_C_D)         0.091    -0.562    core_0/irqh_0/irc_in/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock_gen_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y0    clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y158     button_debouncer/debouncer[0].d_instance/do_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X1Y161     button_debouncer/debouncer[0].d_instance/ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y158     button_debouncer/debouncer[0].d_instance/ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y158     button_debouncer/debouncer[0].d_instance/rst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y161     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y163     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y163     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X0Y163     button_debouncer/debouncer[0].d_instance/timer/c_c_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y134     core_0/mem_h2_0/ram_reg_4992_5119_4_4/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y134     core_0/mem_h2_0/ram_reg_4992_5119_4_4/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y134     core_0/mem_h2_0/ram_reg_4992_5119_4_4/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y134     core_0/mem_h2_0/ram_reg_4992_5119_4_4/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X40Y137    core_0/mem_h2_0/ram_reg_768_895_5_5/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X40Y137    core_0/mem_h2_0/ram_reg_768_895_5_5/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X40Y137    core_0/mem_h2_0/ram_reg_768_895_5_5/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X40Y137    core_0/mem_h2_0/ram_reg_768_895_5_5/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y117     core_0/mem_h2_0/ram_reg_384_511_2_2/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y117     core_0/mem_h2_0/ram_reg_384_511_2_2/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y126    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y126    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X10Y126    core_0/h2_0/vstk_ram_reg_0_63_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X8Y129     core_0/h2_0/vstk_ram_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.050         20.000      18.950     SLICE_X2Y186     core_0/mem_h2_0/ram_reg_1024_1151_8_8/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock_gen_clk_wiz_0_0_1
  To Clock:  clkfbout_clock_gen_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock_gen_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1    clock_manager/clock_gen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       20.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.103ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.642ns  (logic 1.931ns (9.831%)  route 17.711ns (90.169%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 39.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       12.246    16.777    core_0/mem_h2_0/ram_reg_1152_1279_10_10/DPRA2
    SLICE_X22Y184        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    16.874 r  core_0/mem_h2_0/ram_reg_1152_1279_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.874    core_0/mem_h2_0/ram_reg_1152_1279_10_10/DPO1
    SLICE_X22Y184        MUXF7 (Prop_muxf7_I1_O)      0.160    17.034 r  core_0/mem_h2_0/ram_reg_1152_1279_10_10/F7.DP/O
                         net (fo=1, routed)           0.622    17.656    core_0/mem_h2_0/ram_reg_1152_1279_10_10_n_0
    SLICE_X21Y185        LUT6 (Prop_lut6_I3_O)        0.215    17.871 r  core_0/mem_h2_0/a_dout[10]_i_28/O
                         net (fo=1, routed)           0.000    17.871    core_0/mem_h2_0/a_dout[10]_i_28_n_0
    SLICE_X21Y185        MUXF7 (Prop_muxf7_I0_O)      0.163    18.034 r  core_0/mem_h2_0/a_dout_reg[10]_i_13/O
                         net (fo=1, routed)           0.000    18.034    core_0/mem_h2_0/a_dout_reg[10]_i_13_n_0
    SLICE_X21Y185        MUXF8 (Prop_muxf8_I1_O)      0.072    18.106 r  core_0/mem_h2_0/a_dout_reg[10]_i_5/O
                         net (fo=1, routed)           0.862    18.968    core_0/mem_h2_0/a_dout_reg[10]_i_5_n_0
    SLICE_X23Y178        LUT6 (Prop_lut6_I5_O)        0.239    19.207 r  core_0/mem_h2_0/a_dout[10]_i_1/O
                         net (fo=1, routed)           0.000    19.207    core_0/mem_h2_0/p_0_out[10]
    SLICE_X23Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.227    39.097    core_0/mem_h2_0/clk_out
    SLICE_X23Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/C
                         clock pessimism              0.281    39.378    
                         clock uncertainty           -0.098    39.281    
    SLICE_X23Y178        FDRE (Setup_fdre_C_D)        0.030    39.311    core_0/mem_h2_0/a_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         39.311    
                         arrival time                         -19.207    
  -------------------------------------------------------------------
                         slack                                 20.103    

Slack (MET) :             20.359ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.377ns  (logic 1.953ns (10.079%)  route 17.424ns (89.921%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 39.088 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       11.298    15.829    core_0/mem_h2_0/ram_reg_4352_4479_15_15/DPRA2
    SLICE_X36Y193        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    15.926 r  core_0/mem_h2_0/ram_reg_4352_4479_15_15/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.926    core_0/mem_h2_0/ram_reg_4352_4479_15_15/DPO1
    SLICE_X36Y193        MUXF7 (Prop_muxf7_I1_O)      0.160    16.086 r  core_0/mem_h2_0/ram_reg_4352_4479_15_15/F7.DP/O
                         net (fo=1, routed)           0.800    16.886    core_0/mem_h2_0/ram_reg_4352_4479_15_15_n_0
    SLICE_X41Y190        LUT6 (Prop_lut6_I1_O)        0.215    17.101 r  core_0/mem_h2_0/a_dout[15]_i_18/O
                         net (fo=1, routed)           0.000    17.101    core_0/mem_h2_0/a_dout[15]_i_18_n_0
    SLICE_X41Y190        MUXF7 (Prop_muxf7_I0_O)      0.181    17.282 r  core_0/mem_h2_0/a_dout_reg[15]_i_8/O
                         net (fo=1, routed)           0.000    17.282    core_0/mem_h2_0/a_dout_reg[15]_i_8_n_0
    SLICE_X41Y190        MUXF8 (Prop_muxf8_I0_O)      0.076    17.358 r  core_0/mem_h2_0/a_dout_reg[15]_i_3/O
                         net (fo=1, routed)           1.345    18.703    core_0/mem_h2_0/a_dout_reg[15]_i_3_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I1_O)        0.239    18.942 r  core_0/mem_h2_0/a_dout[15]_i_1/O
                         net (fo=1, routed)           0.000    18.942    core_0/mem_h2_0/p_0_out[15]
    SLICE_X39Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.218    39.088    core_0/mem_h2_0/clk_out
    SLICE_X39Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
                         clock pessimism              0.281    39.369    
                         clock uncertainty           -0.098    39.272    
    SLICE_X39Y167        FDRE (Setup_fdre_C_D)        0.030    39.302    core_0/mem_h2_0/a_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         39.302    
                         arrival time                         -18.942    
  -------------------------------------------------------------------
                         slack                                 20.359    

Slack (MET) :             20.470ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 1.910ns (9.878%)  route 17.426ns (90.122%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 39.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       11.022    16.022    core_0/mem_h2_0/ram_reg_7424_7551_11_11/DPRA0
    SLICE_X10Y197        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    16.119 r  core_0/mem_h2_0/ram_reg_7424_7551_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.119    core_0/mem_h2_0/ram_reg_7424_7551_11_11/DPO1
    SLICE_X10Y197        MUXF7 (Prop_muxf7_I1_O)      0.160    16.279 r  core_0/mem_h2_0/ram_reg_7424_7551_11_11/F7.DP/O
                         net (fo=1, routed)           0.812    17.091    core_0/mem_h2_0/ram_reg_7424_7551_11_11_n_0
    SLICE_X8Y195         LUT6 (Prop_lut6_I1_O)        0.215    17.306 r  core_0/mem_h2_0/a_dout[11]_i_16/O
                         net (fo=1, routed)           0.000    17.306    core_0/mem_h2_0/a_dout[11]_i_16_n_0
    SLICE_X8Y195         MUXF7 (Prop_muxf7_I0_O)      0.156    17.462 r  core_0/mem_h2_0/a_dout_reg[11]_i_7/O
                         net (fo=1, routed)           0.000    17.462    core_0/mem_h2_0/a_dout_reg[11]_i_7_n_0
    SLICE_X8Y195         MUXF8 (Prop_muxf8_I1_O)      0.067    17.529 r  core_0/mem_h2_0/a_dout_reg[11]_i_2/O
                         net (fo=1, routed)           1.142    18.671    core_0/mem_h2_0/a_dout_reg[11]_i_2_n_0
    SLICE_X5Y175         LUT6 (Prop_lut6_I0_O)        0.230    18.901 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    18.901    core_0/mem_h2_0/p_0_out[11]
    SLICE_X5Y175         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.287    39.157    core_0/mem_h2_0/clk_out
    SLICE_X5Y175         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.281    39.438    
                         clock uncertainty           -0.098    39.341    
    SLICE_X5Y175         FDRE (Setup_fdre_C_D)        0.030    39.371    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                         -18.901    
  -------------------------------------------------------------------
                         slack                                 20.470    

Slack (MET) :             20.491ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.258ns  (logic 1.953ns (10.141%)  route 17.305ns (89.859%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 39.099 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       11.804    16.335    core_0/mem_h2_0/ram_reg_128_255_14_14/DPRA2
    SLICE_X22Y188        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    16.432 r  core_0/mem_h2_0/ram_reg_128_255_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.432    core_0/mem_h2_0/ram_reg_128_255_14_14/DPO1
    SLICE_X22Y188        MUXF7 (Prop_muxf7_I1_O)      0.160    16.592 r  core_0/mem_h2_0/ram_reg_128_255_14_14/F7.DP/O
                         net (fo=1, routed)           0.738    17.330    core_0/mem_h2_0/ram_reg_128_255_14_14_n_0
    SLICE_X21Y189        LUT6 (Prop_lut6_I3_O)        0.215    17.545 r  core_0/mem_h2_0/a_dout[14]_i_26/O
                         net (fo=1, routed)           0.000    17.545    core_0/mem_h2_0/a_dout[14]_i_26_n_0
    SLICE_X21Y189        MUXF7 (Prop_muxf7_I0_O)      0.181    17.726 r  core_0/mem_h2_0/a_dout_reg[14]_i_12/O
                         net (fo=1, routed)           0.000    17.726    core_0/mem_h2_0/a_dout_reg[14]_i_12_n_0
    SLICE_X21Y189        MUXF8 (Prop_muxf8_I0_O)      0.076    17.802 r  core_0/mem_h2_0/a_dout_reg[14]_i_5/O
                         net (fo=1, routed)           0.782    18.584    core_0/mem_h2_0/a_dout_reg[14]_i_5_n_0
    SLICE_X17Y178        LUT6 (Prop_lut6_I5_O)        0.239    18.823 r  core_0/mem_h2_0/a_dout[14]_i_1/O
                         net (fo=1, routed)           0.000    18.823    core_0/mem_h2_0/p_0_out[14]
    SLICE_X17Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.229    39.099    core_0/mem_h2_0/clk_out
    SLICE_X17Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[14]/C
                         clock pessimism              0.281    39.380    
                         clock uncertainty           -0.098    39.283    
    SLICE_X17Y178        FDRE (Setup_fdre_C_D)        0.032    39.315    core_0/mem_h2_0/a_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         39.315    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 20.491    

Slack (MET) :             20.841ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 1.960ns (10.366%)  route 16.948ns (89.634%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       10.809    15.809    core_0/mem_h2_0/ram_reg_2944_3071_8_8/DPRA0
    SLICE_X10Y199        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    15.906 r  core_0/mem_h2_0/ram_reg_2944_3071_8_8/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.906    core_0/mem_h2_0/ram_reg_2944_3071_8_8/DPO1
    SLICE_X10Y199        MUXF7 (Prop_muxf7_I1_O)      0.160    16.066 r  core_0/mem_h2_0/ram_reg_2944_3071_8_8/F7.DP/O
                         net (fo=1, routed)           0.826    16.892    core_0/mem_h2_0/ram_reg_2944_3071_8_8_n_0
    SLICE_X11Y188        LUT6 (Prop_lut6_I0_O)        0.215    17.107 r  core_0/mem_h2_0/a_dout[8]_i_23/O
                         net (fo=1, routed)           0.000    17.107    core_0/mem_h2_0/a_dout[8]_i_23_n_0
    SLICE_X11Y188        MUXF7 (Prop_muxf7_I1_O)      0.188    17.295 r  core_0/mem_h2_0/a_dout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000    17.295    core_0/mem_h2_0/a_dout_reg[8]_i_10_n_0
    SLICE_X11Y188        MUXF8 (Prop_muxf8_I0_O)      0.076    17.371 r  core_0/mem_h2_0/a_dout_reg[8]_i_4/O
                         net (fo=1, routed)           0.863    18.234    core_0/mem_h2_0/a_dout_reg[8]_i_4_n_0
    SLICE_X9Y172         LUT6 (Prop_lut6_I3_O)        0.239    18.473 r  core_0/mem_h2_0/a_dout[8]_i_1/O
                         net (fo=1, routed)           0.000    18.473    core_0/mem_h2_0/p_0_out[8]
    SLICE_X9Y172         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.230    39.100    core_0/mem_h2_0/clk_out
    SLICE_X9Y172         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[8]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.098    39.284    
    SLICE_X9Y172         FDRE (Setup_fdre_C_D)        0.030    39.314    core_0/mem_h2_0/a_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         39.314    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 20.841    

Slack (MET) :             20.881ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.867ns  (logic 1.931ns (10.235%)  route 16.936ns (89.765%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       10.916    15.447    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPRA2
    SLICE_X20Y197        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    15.544 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.544    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPO1
    SLICE_X20Y197        MUXF7 (Prop_muxf7_I1_O)      0.160    15.704 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/F7.DP/O
                         net (fo=1, routed)           0.812    16.515    core_0/mem_h2_0/ram_reg_7424_7551_9_9_n_0
    SLICE_X21Y196        LUT6 (Prop_lut6_I1_O)        0.215    16.730 r  core_0/mem_h2_0/a_dout[9]_i_16/O
                         net (fo=1, routed)           0.000    16.730    core_0/mem_h2_0/a_dout[9]_i_16_n_0
    SLICE_X21Y196        MUXF7 (Prop_muxf7_I0_O)      0.163    16.893 r  core_0/mem_h2_0/a_dout_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    16.893    core_0/mem_h2_0/a_dout_reg[9]_i_7_n_0
    SLICE_X21Y196        MUXF8 (Prop_muxf8_I1_O)      0.072    16.965 r  core_0/mem_h2_0/a_dout_reg[9]_i_2/O
                         net (fo=1, routed)           1.228    18.193    core_0/mem_h2_0/a_dout_reg[9]_i_2_n_0
    SLICE_X11Y178        LUT6 (Prop_lut6_I0_O)        0.239    18.432 r  core_0/mem_h2_0/a_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    18.432    core_0/mem_h2_0/p_0_out[9]
    SLICE_X11Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.230    39.100    core_0/mem_h2_0/clk_out
    SLICE_X11Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.098    39.284    
    SLICE_X11Y178        FDRE (Setup_fdre_C_D)        0.030    39.314    core_0/mem_h2_0/a_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.314    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                 20.881    

Slack (MET) :             21.916ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.831ns  (logic 1.953ns (10.953%)  route 15.878ns (89.047%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 39.098 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)        9.595    14.596    core_0/mem_h2_0/ram_reg_128_255_12_12/DPRA0
    SLICE_X10Y184        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    14.693 r  core_0/mem_h2_0/ram_reg_128_255_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.693    core_0/mem_h2_0/ram_reg_128_255_12_12/DPO1
    SLICE_X10Y184        MUXF7 (Prop_muxf7_I1_O)      0.160    14.853 r  core_0/mem_h2_0/ram_reg_128_255_12_12/F7.DP/O
                         net (fo=1, routed)           0.730    15.582    core_0/mem_h2_0/ram_reg_128_255_12_12_n_0
    SLICE_X13Y188        LUT6 (Prop_lut6_I3_O)        0.215    15.797 r  core_0/mem_h2_0/a_dout[12]_i_26/O
                         net (fo=1, routed)           0.000    15.797    core_0/mem_h2_0/a_dout[12]_i_26_n_0
    SLICE_X13Y188        MUXF7 (Prop_muxf7_I0_O)      0.181    15.978 r  core_0/mem_h2_0/a_dout_reg[12]_i_12/O
                         net (fo=1, routed)           0.000    15.978    core_0/mem_h2_0/a_dout_reg[12]_i_12_n_0
    SLICE_X13Y188        MUXF8 (Prop_muxf8_I0_O)      0.076    16.054 r  core_0/mem_h2_0/a_dout_reg[12]_i_5/O
                         net (fo=1, routed)           1.103    17.157    core_0/mem_h2_0/a_dout_reg[12]_i_5_n_0
    SLICE_X11Y173        LUT6 (Prop_lut6_I5_O)        0.239    17.396 r  core_0/mem_h2_0/a_dout[12]_i_1/O
                         net (fo=1, routed)           0.000    17.396    core_0/mem_h2_0/p_0_out[12]
    SLICE_X11Y173        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.228    39.098    core_0/mem_h2_0/clk_out
    SLICE_X11Y173        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/C
                         clock pessimism              0.281    39.379    
                         clock uncertainty           -0.098    39.282    
    SLICE_X11Y173        FDRE (Setup_fdre_C_D)        0.030    39.312    core_0/mem_h2_0/a_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         39.312    
                         arrival time                         -17.396    
  -------------------------------------------------------------------
                         slack                                 21.916    

Slack (MET) :             21.925ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.827ns  (logic 1.953ns (10.955%)  route 15.874ns (89.045%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       10.347    14.878    core_0/mem_h2_0/ram_reg_4224_4351_1_1/DPRA2
    SLICE_X36Y171        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    14.975 r  core_0/mem_h2_0/ram_reg_4224_4351_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.975    core_0/mem_h2_0/ram_reg_4224_4351_1_1/DPO1
    SLICE_X36Y171        MUXF7 (Prop_muxf7_I1_O)      0.160    15.135 r  core_0/mem_h2_0/ram_reg_4224_4351_1_1/F7.DP/O
                         net (fo=1, routed)           0.904    16.039    core_0/mem_h2_0/ram_reg_4224_4351_1_1_n_0
    SLICE_X21Y173        LUT6 (Prop_lut6_I3_O)        0.215    16.254 r  core_0/mem_h2_0/a_dout[1]_i_18/O
                         net (fo=1, routed)           0.000    16.254    core_0/mem_h2_0/a_dout[1]_i_18_n_0
    SLICE_X21Y173        MUXF7 (Prop_muxf7_I0_O)      0.181    16.435 r  core_0/mem_h2_0/a_dout_reg[1]_i_8/O
                         net (fo=1, routed)           0.000    16.435    core_0/mem_h2_0/a_dout_reg[1]_i_8_n_0
    SLICE_X21Y173        MUXF8 (Prop_muxf8_I0_O)      0.076    16.511 r  core_0/mem_h2_0/a_dout_reg[1]_i_3/O
                         net (fo=1, routed)           0.642    17.153    core_0/mem_h2_0/a_dout_reg[1]_i_3_n_0
    SLICE_X17Y167        LUT6 (Prop_lut6_I1_O)        0.239    17.392 r  core_0/mem_h2_0/a_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    17.392    core_0/mem_h2_0/p_0_out[1]
    SLICE_X17Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.234    39.104    core_0/mem_h2_0/clk_out
    SLICE_X17Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.098    39.288    
    SLICE_X17Y167        FDRE (Setup_fdre_C_D)        0.030    39.318    core_0/mem_h2_0/a_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.318    
                         arrival time                         -17.392    
  -------------------------------------------------------------------
                         slack                                 21.925    

Slack (MET) :             22.289ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 1.618ns (9.495%)  route 15.423ns (90.505%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 39.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.349    -0.501    core_0/h2_0/clk_out
    SLICE_X13Y130        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDCE (Prop_fdce_C_Q)         0.341    -0.160 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          1.437     1.277    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X8Y125         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     1.374 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=280, routed)         1.841     3.215    core_0/h2_0/b_din[2]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.097     3.312 r  core_0/h2_0/compare[umore]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.312    core_0/h2_0/compare[umore]0_carry_i_7_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.724 r  core_0/h2_0/compare[umore]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.724    core_0/h2_0/compare[umore]0_carry_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.813 r  core_0/h2_0/compare[umore]0_carry__0/CO[3]
                         net (fo=10, routed)          1.119     4.932    core_0/h2_0/compare[umore]
    SLICE_X5Y128         LUT3 (Prop_lut3_I1_O)        0.097     5.029 r  core_0/h2_0/tos_c[10]_i_6/O
                         net (fo=2, routed)           0.703     5.732    core_0/h2_0/tos_c[10]_i_6_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I3_O)        0.097     5.829 r  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=1, routed)           0.596     6.425    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.097     6.522 r  core_0/h2_0/tos_c[10]_i_1/O
                         net (fo=2, routed)           0.452     6.974    core_0/h2_0/tos_n[10]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.097     7.071 r  core_0/h2_0/ram_reg_0_127_0_0_i_16/O
                         net (fo=190, routed)         4.552    11.624    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X3Y181         LUT2 (Prop_lut2_I1_O)        0.097    11.721 f  core_0/h2_0/ram_reg_1664_1791_0_0_i_2/O
                         net (fo=2, routed)           0.278    11.998    core_0/h2_0/ram_reg_1664_1791_0_0_i_2_n_0
    SLICE_X3Y181         LUT6 (Prop_lut6_I3_O)        0.097    12.095 r  core_0/h2_0/ram_reg_5760_5887_0_0_i_1/O
                         net (fo=64, routed)          4.445    16.540    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WE
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.159    39.029    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WCLK
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/CLK
                         clock pessimism              0.281    39.310    
                         clock uncertainty           -0.098    39.213    
    SLICE_X44Y187        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.829    core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                 22.289    

Slack (MET) :             22.289ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 1.618ns (9.495%)  route 15.423ns (90.505%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 39.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.349    -0.501    core_0/h2_0/clk_out
    SLICE_X13Y130        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDCE (Prop_fdce_C_Q)         0.341    -0.160 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          1.437     1.277    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X8Y125         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     1.374 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=280, routed)         1.841     3.215    core_0/h2_0/b_din[2]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.097     3.312 r  core_0/h2_0/compare[umore]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.312    core_0/h2_0/compare[umore]0_carry_i_7_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.724 r  core_0/h2_0/compare[umore]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.724    core_0/h2_0/compare[umore]0_carry_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.813 r  core_0/h2_0/compare[umore]0_carry__0/CO[3]
                         net (fo=10, routed)          1.119     4.932    core_0/h2_0/compare[umore]
    SLICE_X5Y128         LUT3 (Prop_lut3_I1_O)        0.097     5.029 r  core_0/h2_0/tos_c[10]_i_6/O
                         net (fo=2, routed)           0.703     5.732    core_0/h2_0/tos_c[10]_i_6_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I3_O)        0.097     5.829 r  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=1, routed)           0.596     6.425    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.097     6.522 r  core_0/h2_0/tos_c[10]_i_1/O
                         net (fo=2, routed)           0.452     6.974    core_0/h2_0/tos_n[10]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.097     7.071 r  core_0/h2_0/ram_reg_0_127_0_0_i_16/O
                         net (fo=190, routed)         4.552    11.624    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X3Y181         LUT2 (Prop_lut2_I1_O)        0.097    11.721 f  core_0/h2_0/ram_reg_1664_1791_0_0_i_2/O
                         net (fo=2, routed)           0.278    11.998    core_0/h2_0/ram_reg_1664_1791_0_0_i_2_n_0
    SLICE_X3Y181         LUT6 (Prop_lut6_I3_O)        0.097    12.095 r  core_0/h2_0/ram_reg_5760_5887_0_0_i_1/O
                         net (fo=64, routed)          4.445    16.540    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WE
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.159    39.029    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WCLK
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/CLK
                         clock pessimism              0.281    39.310    
                         clock uncertainty           -0.098    39.213    
    SLICE_X44Y187        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.829    core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                 22.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[3].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.533%)  route 0.122ns (46.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.646    -0.654    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X5Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core_0/edges/changes[3].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.122    -0.390    core_0/edges/changes[3].d_instance/sin_0
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/C
                         clock pessimism              0.280    -0.615    
                         clock uncertainty            0.098    -0.517    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.075    -0.442    core_0/edges/changes[3].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core_0/edges/changes[0].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.738%)  route 0.081ns (30.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.649    -0.651    core_0/edges/changes[0].d_instance/clk_out
    SLICE_X1Y132         FDCE                                         r  core_0/edges/changes[0].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDCE (Prop_fdce_C_Q)         0.141    -0.510 f  core_0/edges/changes[0].d_instance/sin_1_reg/Q
                         net (fo=3, routed)           0.081    -0.429    core_0/edges/changes[0].d_instance/sin_1
    SLICE_X0Y132         LUT2 (Prop_lut2_I1_O)        0.045    -0.384 r  core_0/edges/changes[0].d_instance/r_c[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.384    core_0/irqh_0/irc_in/D[0]
    SLICE_X0Y132         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.921    -0.893    core_0/irqh_0/irc_in/clk_out
    SLICE_X0Y132         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[0]/C
                         clock pessimism              0.255    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X0Y132         FDCE (Hold_fdce_C_D)         0.092    -0.448    core_0/irqh_0/irc_in/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.651    -0.649    dpad_changed.state_changed/changes[4].d_instance/clk_out
    SLICE_X1Y134         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.397    dpad_changed.state_changed/changes[4].d_instance/Q[1]
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.922    -0.892    dpad_changed.state_changed/changes[4].d_instance/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/C
                         clock pessimism              0.256    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.070    -0.468    dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.760%)  route 0.116ns (45.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.612    -0.688    sw_debouncer/debouncer[2].d_instance/clk
    SLICE_X37Y136        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  sw_debouncer/debouncer[2].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.430    sw_debouncer/debouncer[2].d_instance/ff_reg_n_0_[0]
    SLICE_X37Y135        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.883    -0.931    sw_debouncer/debouncer[2].d_instance/clk
    SLICE_X37Y135        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                         clock pessimism              0.258    -0.673    
                         clock uncertainty            0.098    -0.575    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.066    -0.509    sw_debouncer/debouncer[2].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.927%)  route 0.144ns (43.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.618    -0.682    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X13Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.397    sw_debouncer/debouncer[7].d_instance/timer/Q[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I3_O)        0.049    -0.348 r  sw_debouncer/debouncer[7].d_instance/timer/rst_i_1__4/O
                         net (fo=1, routed)           0.000    -0.348    sw_debouncer/debouncer[7].d_instance/timer_n_1
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.888    -0.926    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
                         clock pessimism              0.258    -0.668    
                         clock uncertainty            0.098    -0.570    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.131    -0.439    sw_debouncer/debouncer[7].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 core_0/edges/changes[1].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[1].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.931%)  route 0.159ns (53.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.646    -0.654    core_0/edges/changes[1].d_instance/clk_out
    SLICE_X4Y130         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core_0/edges/changes[1].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.159    -0.353    core_0/edges/changes[1].d_instance/sin_0_0
    SLICE_X1Y131         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.920    -0.894    core_0/edges/changes[1].d_instance/clk_out
    SLICE_X1Y131         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_1_reg/C
                         clock pessimism              0.280    -0.614    
                         clock uncertainty            0.098    -0.516    
    SLICE_X1Y131         FDCE (Hold_fdce_C_D)         0.070    -0.446    core_0/edges/changes[1].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dpad_changed.state_changed_reg/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.650    -0.650    dpad_changed.state_changed/changes[3].d_instance/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.466    dpad_changed.state_changed/changes[3].d_instance/state_c_reg_n_0_[0]
    SLICE_X0Y133         LUT5 (Prop_lut5_I2_O)        0.099    -0.367 r  dpad_changed.state_changed/changes[3].d_instance/r_c[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.367    dpad_changed.state_changed_reg/any_changed_signals
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed_reg/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.922    -0.892    dpad_changed.state_changed_reg/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed_reg/r_c_reg[0]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.098    -0.552    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.091    -0.461    dpad_changed.state_changed_reg/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.404%)  route 0.144ns (43.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.618    -0.682    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X13Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.397    sw_debouncer/debouncer[7].d_instance/timer/Q[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.352 r  sw_debouncer/debouncer[7].d_instance/timer/do_i_1__11/O
                         net (fo=1, routed)           0.000    -0.352    sw_debouncer/debouncer[7].d_instance/timer_n_0
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.888    -0.926    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/do_reg/C
                         clock pessimism              0.258    -0.668    
                         clock uncertainty            0.098    -0.570    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.121    -0.449    sw_debouncer/debouncer[7].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.549%)  route 0.062ns (21.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.647    -0.653    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.128    -0.525 f  core_0/edges/changes[3].d_instance/sin_1_reg/Q
                         net (fo=2, routed)           0.062    -0.463    core_0/edges/changes[3].d_instance/sin_1
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099    -0.364 r  core_0/edges/changes[3].d_instance/r_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    core_0/irqh_0/irc_in/D[3]
    SLICE_X3Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/irqh_0/irc_in/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.098    -0.555    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.091    -0.464    core_0/irqh_0/irc_in/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core_0/edges/changes[2].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.192%)  route 0.063ns (21.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.647    -0.653    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X1Y130         FDCE                                         r  core_0/edges/changes[2].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.128    -0.525 f  core_0/edges/changes[2].d_instance/sin_1_reg/Q
                         net (fo=2, routed)           0.063    -0.461    core_0/edges/changes[2].d_instance/sin_1
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099    -0.362 r  core_0/edges/changes[2].d_instance/r_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    core_0/irqh_0/irc_in/D[2]
    SLICE_X1Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/irqh_0/irc_in/clk_out
    SLICE_X1Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.098    -0.555    
    SLICE_X1Y130         FDCE (Hold_fdce_C_D)         0.091    -0.464    core_0/irqh_0/irc_in/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       20.103ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.103ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.642ns  (logic 1.931ns (9.831%)  route 17.711ns (90.169%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.903ns = ( 39.097 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       12.246    16.777    core_0/mem_h2_0/ram_reg_1152_1279_10_10/DPRA2
    SLICE_X22Y184        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    16.874 r  core_0/mem_h2_0/ram_reg_1152_1279_10_10/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.874    core_0/mem_h2_0/ram_reg_1152_1279_10_10/DPO1
    SLICE_X22Y184        MUXF7 (Prop_muxf7_I1_O)      0.160    17.034 r  core_0/mem_h2_0/ram_reg_1152_1279_10_10/F7.DP/O
                         net (fo=1, routed)           0.622    17.656    core_0/mem_h2_0/ram_reg_1152_1279_10_10_n_0
    SLICE_X21Y185        LUT6 (Prop_lut6_I3_O)        0.215    17.871 r  core_0/mem_h2_0/a_dout[10]_i_28/O
                         net (fo=1, routed)           0.000    17.871    core_0/mem_h2_0/a_dout[10]_i_28_n_0
    SLICE_X21Y185        MUXF7 (Prop_muxf7_I0_O)      0.163    18.034 r  core_0/mem_h2_0/a_dout_reg[10]_i_13/O
                         net (fo=1, routed)           0.000    18.034    core_0/mem_h2_0/a_dout_reg[10]_i_13_n_0
    SLICE_X21Y185        MUXF8 (Prop_muxf8_I1_O)      0.072    18.106 r  core_0/mem_h2_0/a_dout_reg[10]_i_5/O
                         net (fo=1, routed)           0.862    18.968    core_0/mem_h2_0/a_dout_reg[10]_i_5_n_0
    SLICE_X23Y178        LUT6 (Prop_lut6_I5_O)        0.239    19.207 r  core_0/mem_h2_0/a_dout[10]_i_1/O
                         net (fo=1, routed)           0.000    19.207    core_0/mem_h2_0/p_0_out[10]
    SLICE_X23Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.227    39.097    core_0/mem_h2_0/clk_out
    SLICE_X23Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[10]/C
                         clock pessimism              0.281    39.378    
                         clock uncertainty           -0.098    39.281    
    SLICE_X23Y178        FDRE (Setup_fdre_C_D)        0.030    39.311    core_0/mem_h2_0/a_dout_reg[10]
  -------------------------------------------------------------------
                         required time                         39.311    
                         arrival time                         -19.207    
  -------------------------------------------------------------------
                         slack                                 20.103    

Slack (MET) :             20.359ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.377ns  (logic 1.953ns (10.079%)  route 17.424ns (89.921%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 39.088 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       11.298    15.829    core_0/mem_h2_0/ram_reg_4352_4479_15_15/DPRA2
    SLICE_X36Y193        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    15.926 r  core_0/mem_h2_0/ram_reg_4352_4479_15_15/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.926    core_0/mem_h2_0/ram_reg_4352_4479_15_15/DPO1
    SLICE_X36Y193        MUXF7 (Prop_muxf7_I1_O)      0.160    16.086 r  core_0/mem_h2_0/ram_reg_4352_4479_15_15/F7.DP/O
                         net (fo=1, routed)           0.800    16.886    core_0/mem_h2_0/ram_reg_4352_4479_15_15_n_0
    SLICE_X41Y190        LUT6 (Prop_lut6_I1_O)        0.215    17.101 r  core_0/mem_h2_0/a_dout[15]_i_18/O
                         net (fo=1, routed)           0.000    17.101    core_0/mem_h2_0/a_dout[15]_i_18_n_0
    SLICE_X41Y190        MUXF7 (Prop_muxf7_I0_O)      0.181    17.282 r  core_0/mem_h2_0/a_dout_reg[15]_i_8/O
                         net (fo=1, routed)           0.000    17.282    core_0/mem_h2_0/a_dout_reg[15]_i_8_n_0
    SLICE_X41Y190        MUXF8 (Prop_muxf8_I0_O)      0.076    17.358 r  core_0/mem_h2_0/a_dout_reg[15]_i_3/O
                         net (fo=1, routed)           1.345    18.703    core_0/mem_h2_0/a_dout_reg[15]_i_3_n_0
    SLICE_X39Y167        LUT6 (Prop_lut6_I1_O)        0.239    18.942 r  core_0/mem_h2_0/a_dout[15]_i_1/O
                         net (fo=1, routed)           0.000    18.942    core_0/mem_h2_0/p_0_out[15]
    SLICE_X39Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.218    39.088    core_0/mem_h2_0/clk_out
    SLICE_X39Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[15]/C
                         clock pessimism              0.281    39.369    
                         clock uncertainty           -0.098    39.272    
    SLICE_X39Y167        FDRE (Setup_fdre_C_D)        0.030    39.302    core_0/mem_h2_0/a_dout_reg[15]
  -------------------------------------------------------------------
                         required time                         39.302    
                         arrival time                         -18.942    
  -------------------------------------------------------------------
                         slack                                 20.359    

Slack (MET) :             20.470ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.336ns  (logic 1.910ns (9.878%)  route 17.426ns (90.122%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.843ns = ( 39.157 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       11.022    16.022    core_0/mem_h2_0/ram_reg_7424_7551_11_11/DPRA0
    SLICE_X10Y197        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    16.119 r  core_0/mem_h2_0/ram_reg_7424_7551_11_11/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.119    core_0/mem_h2_0/ram_reg_7424_7551_11_11/DPO1
    SLICE_X10Y197        MUXF7 (Prop_muxf7_I1_O)      0.160    16.279 r  core_0/mem_h2_0/ram_reg_7424_7551_11_11/F7.DP/O
                         net (fo=1, routed)           0.812    17.091    core_0/mem_h2_0/ram_reg_7424_7551_11_11_n_0
    SLICE_X8Y195         LUT6 (Prop_lut6_I1_O)        0.215    17.306 r  core_0/mem_h2_0/a_dout[11]_i_16/O
                         net (fo=1, routed)           0.000    17.306    core_0/mem_h2_0/a_dout[11]_i_16_n_0
    SLICE_X8Y195         MUXF7 (Prop_muxf7_I0_O)      0.156    17.462 r  core_0/mem_h2_0/a_dout_reg[11]_i_7/O
                         net (fo=1, routed)           0.000    17.462    core_0/mem_h2_0/a_dout_reg[11]_i_7_n_0
    SLICE_X8Y195         MUXF8 (Prop_muxf8_I1_O)      0.067    17.529 r  core_0/mem_h2_0/a_dout_reg[11]_i_2/O
                         net (fo=1, routed)           1.142    18.671    core_0/mem_h2_0/a_dout_reg[11]_i_2_n_0
    SLICE_X5Y175         LUT6 (Prop_lut6_I0_O)        0.230    18.901 r  core_0/mem_h2_0/a_dout[11]_i_1/O
                         net (fo=1, routed)           0.000    18.901    core_0/mem_h2_0/p_0_out[11]
    SLICE_X5Y175         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.287    39.157    core_0/mem_h2_0/clk_out
    SLICE_X5Y175         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[11]/C
                         clock pessimism              0.281    39.438    
                         clock uncertainty           -0.098    39.341    
    SLICE_X5Y175         FDRE (Setup_fdre_C_D)        0.030    39.371    core_0/mem_h2_0/a_dout_reg[11]
  -------------------------------------------------------------------
                         required time                         39.371    
                         arrival time                         -18.901    
  -------------------------------------------------------------------
                         slack                                 20.470    

Slack (MET) :             20.491ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.258ns  (logic 1.953ns (10.141%)  route 17.305ns (89.859%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.901ns = ( 39.099 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       11.804    16.335    core_0/mem_h2_0/ram_reg_128_255_14_14/DPRA2
    SLICE_X22Y188        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    16.432 r  core_0/mem_h2_0/ram_reg_128_255_14_14/DP.HIGH/O
                         net (fo=1, routed)           0.000    16.432    core_0/mem_h2_0/ram_reg_128_255_14_14/DPO1
    SLICE_X22Y188        MUXF7 (Prop_muxf7_I1_O)      0.160    16.592 r  core_0/mem_h2_0/ram_reg_128_255_14_14/F7.DP/O
                         net (fo=1, routed)           0.738    17.330    core_0/mem_h2_0/ram_reg_128_255_14_14_n_0
    SLICE_X21Y189        LUT6 (Prop_lut6_I3_O)        0.215    17.545 r  core_0/mem_h2_0/a_dout[14]_i_26/O
                         net (fo=1, routed)           0.000    17.545    core_0/mem_h2_0/a_dout[14]_i_26_n_0
    SLICE_X21Y189        MUXF7 (Prop_muxf7_I0_O)      0.181    17.726 r  core_0/mem_h2_0/a_dout_reg[14]_i_12/O
                         net (fo=1, routed)           0.000    17.726    core_0/mem_h2_0/a_dout_reg[14]_i_12_n_0
    SLICE_X21Y189        MUXF8 (Prop_muxf8_I0_O)      0.076    17.802 r  core_0/mem_h2_0/a_dout_reg[14]_i_5/O
                         net (fo=1, routed)           0.782    18.584    core_0/mem_h2_0/a_dout_reg[14]_i_5_n_0
    SLICE_X17Y178        LUT6 (Prop_lut6_I5_O)        0.239    18.823 r  core_0/mem_h2_0/a_dout[14]_i_1/O
                         net (fo=1, routed)           0.000    18.823    core_0/mem_h2_0/p_0_out[14]
    SLICE_X17Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.229    39.099    core_0/mem_h2_0/clk_out
    SLICE_X17Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[14]/C
                         clock pessimism              0.281    39.380    
                         clock uncertainty           -0.098    39.283    
    SLICE_X17Y178        FDRE (Setup_fdre_C_D)        0.032    39.315    core_0/mem_h2_0/a_dout_reg[14]
  -------------------------------------------------------------------
                         required time                         39.315    
                         arrival time                         -18.823    
  -------------------------------------------------------------------
                         slack                                 20.491    

Slack (MET) :             20.841ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.908ns  (logic 1.960ns (10.366%)  route 16.948ns (89.634%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)       10.809    15.809    core_0/mem_h2_0/ram_reg_2944_3071_8_8/DPRA0
    SLICE_X10Y199        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    15.906 r  core_0/mem_h2_0/ram_reg_2944_3071_8_8/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.906    core_0/mem_h2_0/ram_reg_2944_3071_8_8/DPO1
    SLICE_X10Y199        MUXF7 (Prop_muxf7_I1_O)      0.160    16.066 r  core_0/mem_h2_0/ram_reg_2944_3071_8_8/F7.DP/O
                         net (fo=1, routed)           0.826    16.892    core_0/mem_h2_0/ram_reg_2944_3071_8_8_n_0
    SLICE_X11Y188        LUT6 (Prop_lut6_I0_O)        0.215    17.107 r  core_0/mem_h2_0/a_dout[8]_i_23/O
                         net (fo=1, routed)           0.000    17.107    core_0/mem_h2_0/a_dout[8]_i_23_n_0
    SLICE_X11Y188        MUXF7 (Prop_muxf7_I1_O)      0.188    17.295 r  core_0/mem_h2_0/a_dout_reg[8]_i_10/O
                         net (fo=1, routed)           0.000    17.295    core_0/mem_h2_0/a_dout_reg[8]_i_10_n_0
    SLICE_X11Y188        MUXF8 (Prop_muxf8_I0_O)      0.076    17.371 r  core_0/mem_h2_0/a_dout_reg[8]_i_4/O
                         net (fo=1, routed)           0.863    18.234    core_0/mem_h2_0/a_dout_reg[8]_i_4_n_0
    SLICE_X9Y172         LUT6 (Prop_lut6_I3_O)        0.239    18.473 r  core_0/mem_h2_0/a_dout[8]_i_1/O
                         net (fo=1, routed)           0.000    18.473    core_0/mem_h2_0/p_0_out[8]
    SLICE_X9Y172         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.230    39.100    core_0/mem_h2_0/clk_out
    SLICE_X9Y172         FDRE                                         r  core_0/mem_h2_0/a_dout_reg[8]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.098    39.284    
    SLICE_X9Y172         FDRE (Setup_fdre_C_D)        0.030    39.314    core_0/mem_h2_0/a_dout_reg[8]
  -------------------------------------------------------------------
                         required time                         39.314    
                         arrival time                         -18.473    
  -------------------------------------------------------------------
                         slack                                 20.841    

Slack (MET) :             20.881ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.867ns  (logic 1.931ns (10.235%)  route 16.936ns (89.765%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.900ns = ( 39.100 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       10.916    15.447    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPRA2
    SLICE_X20Y197        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    15.544 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/DP.HIGH/O
                         net (fo=1, routed)           0.000    15.544    core_0/mem_h2_0/ram_reg_7424_7551_9_9/DPO1
    SLICE_X20Y197        MUXF7 (Prop_muxf7_I1_O)      0.160    15.704 r  core_0/mem_h2_0/ram_reg_7424_7551_9_9/F7.DP/O
                         net (fo=1, routed)           0.812    16.515    core_0/mem_h2_0/ram_reg_7424_7551_9_9_n_0
    SLICE_X21Y196        LUT6 (Prop_lut6_I1_O)        0.215    16.730 r  core_0/mem_h2_0/a_dout[9]_i_16/O
                         net (fo=1, routed)           0.000    16.730    core_0/mem_h2_0/a_dout[9]_i_16_n_0
    SLICE_X21Y196        MUXF7 (Prop_muxf7_I0_O)      0.163    16.893 r  core_0/mem_h2_0/a_dout_reg[9]_i_7/O
                         net (fo=1, routed)           0.000    16.893    core_0/mem_h2_0/a_dout_reg[9]_i_7_n_0
    SLICE_X21Y196        MUXF8 (Prop_muxf8_I1_O)      0.072    16.965 r  core_0/mem_h2_0/a_dout_reg[9]_i_2/O
                         net (fo=1, routed)           1.228    18.193    core_0/mem_h2_0/a_dout_reg[9]_i_2_n_0
    SLICE_X11Y178        LUT6 (Prop_lut6_I0_O)        0.239    18.432 r  core_0/mem_h2_0/a_dout[9]_i_1/O
                         net (fo=1, routed)           0.000    18.432    core_0/mem_h2_0/p_0_out[9]
    SLICE_X11Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.230    39.100    core_0/mem_h2_0/clk_out
    SLICE_X11Y178        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[9]/C
                         clock pessimism              0.281    39.381    
                         clock uncertainty           -0.098    39.284    
    SLICE_X11Y178        FDRE (Setup_fdre_C_D)        0.030    39.314    core_0/mem_h2_0/a_dout_reg[9]
  -------------------------------------------------------------------
                         required time                         39.314    
                         arrival time                         -18.432    
  -------------------------------------------------------------------
                         slack                                 20.881    

Slack (MET) :             21.916ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.831ns  (logic 1.953ns (10.953%)  route 15.878ns (89.047%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.902ns = ( 39.098 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.806     4.903    core_0/h2_0/pc_n1
    SLICE_X9Y136         LUT5 (Prop_lut5_I1_O)        0.097     5.000 r  core_0/h2_0/pc_c[0]_i_1/O
                         net (fo=2049, routed)        9.595    14.596    core_0/mem_h2_0/ram_reg_128_255_12_12/DPRA0
    SLICE_X10Y184        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097    14.693 r  core_0/mem_h2_0/ram_reg_128_255_12_12/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.693    core_0/mem_h2_0/ram_reg_128_255_12_12/DPO1
    SLICE_X10Y184        MUXF7 (Prop_muxf7_I1_O)      0.160    14.853 r  core_0/mem_h2_0/ram_reg_128_255_12_12/F7.DP/O
                         net (fo=1, routed)           0.730    15.582    core_0/mem_h2_0/ram_reg_128_255_12_12_n_0
    SLICE_X13Y188        LUT6 (Prop_lut6_I3_O)        0.215    15.797 r  core_0/mem_h2_0/a_dout[12]_i_26/O
                         net (fo=1, routed)           0.000    15.797    core_0/mem_h2_0/a_dout[12]_i_26_n_0
    SLICE_X13Y188        MUXF7 (Prop_muxf7_I0_O)      0.181    15.978 r  core_0/mem_h2_0/a_dout_reg[12]_i_12/O
                         net (fo=1, routed)           0.000    15.978    core_0/mem_h2_0/a_dout_reg[12]_i_12_n_0
    SLICE_X13Y188        MUXF8 (Prop_muxf8_I0_O)      0.076    16.054 r  core_0/mem_h2_0/a_dout_reg[12]_i_5/O
                         net (fo=1, routed)           1.103    17.157    core_0/mem_h2_0/a_dout_reg[12]_i_5_n_0
    SLICE_X11Y173        LUT6 (Prop_lut6_I5_O)        0.239    17.396 r  core_0/mem_h2_0/a_dout[12]_i_1/O
                         net (fo=1, routed)           0.000    17.396    core_0/mem_h2_0/p_0_out[12]
    SLICE_X11Y173        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.228    39.098    core_0/mem_h2_0/clk_out
    SLICE_X11Y173        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[12]/C
                         clock pessimism              0.281    39.379    
                         clock uncertainty           -0.098    39.282    
    SLICE_X11Y173        FDRE (Setup_fdre_C_D)        0.030    39.312    core_0/mem_h2_0/a_dout_reg[12]
  -------------------------------------------------------------------
                         required time                         39.312    
                         arrival time                         -17.396    
  -------------------------------------------------------------------
                         slack                                 21.916    

Slack (MET) :             21.925ns  (required time - arrival time)
  Source:                 core_0/h2_0/tos_c_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/a_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.827ns  (logic 1.953ns (10.955%)  route 15.874ns (89.045%))
  Logic Levels:           10  (LUT2=1 LUT5=1 LUT6=4 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.896ns = ( 39.104 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.435ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.415    -0.435    core_0/h2_0/clk_out
    SLICE_X4Y136         FDCE                                         r  core_0/h2_0/tos_c_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y136         FDCE (Prop_fdce_C_Q)         0.313    -0.122 f  core_0/h2_0/tos_c_reg[14]/Q
                         net (fo=22, routed)          1.731     1.609    core_0/h2_0/tos_c_reg_n_0_[14]
    SLICE_X15Y133        LUT2 (Prop_lut2_I1_O)        0.231     1.840 r  core_0/h2_0/r_c[7]_i_3/O
                         net (fo=20, routed)          1.375     3.215    core_0/h2_0/r_c[7]_i_3_n_0
    SLICE_X3Y134         LUT6 (Prop_lut6_I1_O)        0.247     3.462 f  core_0/h2_0/pc_c[12]_i_5/O
                         net (fo=4, routed)           0.538     4.000    core_0/h2_0/pc_c[12]_i_5_n_0
    SLICE_X7Y139         LUT6 (Prop_lut6_I0_O)        0.097     4.097 r  core_0/h2_0/pc_c[12]_i_3/O
                         net (fo=73, routed)          0.337     4.434    core_0/h2_0/pc_n1
    SLICE_X4Y137         LUT5 (Prop_lut5_I1_O)        0.097     4.531 r  core_0/h2_0/pc_c[2]_i_1/O
                         net (fo=2049, routed)       10.347    14.878    core_0/mem_h2_0/ram_reg_4224_4351_1_1/DPRA2
    SLICE_X36Y171        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.097    14.975 r  core_0/mem_h2_0/ram_reg_4224_4351_1_1/DP.HIGH/O
                         net (fo=1, routed)           0.000    14.975    core_0/mem_h2_0/ram_reg_4224_4351_1_1/DPO1
    SLICE_X36Y171        MUXF7 (Prop_muxf7_I1_O)      0.160    15.135 r  core_0/mem_h2_0/ram_reg_4224_4351_1_1/F7.DP/O
                         net (fo=1, routed)           0.904    16.039    core_0/mem_h2_0/ram_reg_4224_4351_1_1_n_0
    SLICE_X21Y173        LUT6 (Prop_lut6_I3_O)        0.215    16.254 r  core_0/mem_h2_0/a_dout[1]_i_18/O
                         net (fo=1, routed)           0.000    16.254    core_0/mem_h2_0/a_dout[1]_i_18_n_0
    SLICE_X21Y173        MUXF7 (Prop_muxf7_I0_O)      0.181    16.435 r  core_0/mem_h2_0/a_dout_reg[1]_i_8/O
                         net (fo=1, routed)           0.000    16.435    core_0/mem_h2_0/a_dout_reg[1]_i_8_n_0
    SLICE_X21Y173        MUXF8 (Prop_muxf8_I0_O)      0.076    16.511 r  core_0/mem_h2_0/a_dout_reg[1]_i_3/O
                         net (fo=1, routed)           0.642    17.153    core_0/mem_h2_0/a_dout_reg[1]_i_3_n_0
    SLICE_X17Y167        LUT6 (Prop_lut6_I1_O)        0.239    17.392 r  core_0/mem_h2_0/a_dout[1]_i_1/O
                         net (fo=1, routed)           0.000    17.392    core_0/mem_h2_0/p_0_out[1]
    SLICE_X17Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.234    39.104    core_0/mem_h2_0/clk_out
    SLICE_X17Y167        FDRE                                         r  core_0/mem_h2_0/a_dout_reg[1]/C
                         clock pessimism              0.281    39.385    
                         clock uncertainty           -0.098    39.288    
    SLICE_X17Y167        FDRE (Setup_fdre_C_D)        0.030    39.318    core_0/mem_h2_0/a_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         39.318    
                         arrival time                         -17.392    
  -------------------------------------------------------------------
                         slack                                 21.925    

Slack (MET) :             22.289ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 1.618ns (9.495%)  route 15.423ns (90.505%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 39.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.349    -0.501    core_0/h2_0/clk_out
    SLICE_X13Y130        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDCE (Prop_fdce_C_Q)         0.341    -0.160 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          1.437     1.277    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X8Y125         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     1.374 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=280, routed)         1.841     3.215    core_0/h2_0/b_din[2]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.097     3.312 r  core_0/h2_0/compare[umore]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.312    core_0/h2_0/compare[umore]0_carry_i_7_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.724 r  core_0/h2_0/compare[umore]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.724    core_0/h2_0/compare[umore]0_carry_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.813 r  core_0/h2_0/compare[umore]0_carry__0/CO[3]
                         net (fo=10, routed)          1.119     4.932    core_0/h2_0/compare[umore]
    SLICE_X5Y128         LUT3 (Prop_lut3_I1_O)        0.097     5.029 r  core_0/h2_0/tos_c[10]_i_6/O
                         net (fo=2, routed)           0.703     5.732    core_0/h2_0/tos_c[10]_i_6_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I3_O)        0.097     5.829 r  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=1, routed)           0.596     6.425    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.097     6.522 r  core_0/h2_0/tos_c[10]_i_1/O
                         net (fo=2, routed)           0.452     6.974    core_0/h2_0/tos_n[10]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.097     7.071 r  core_0/h2_0/ram_reg_0_127_0_0_i_16/O
                         net (fo=190, routed)         4.552    11.624    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X3Y181         LUT2 (Prop_lut2_I1_O)        0.097    11.721 f  core_0/h2_0/ram_reg_1664_1791_0_0_i_2/O
                         net (fo=2, routed)           0.278    11.998    core_0/h2_0/ram_reg_1664_1791_0_0_i_2_n_0
    SLICE_X3Y181         LUT6 (Prop_lut6_I3_O)        0.097    12.095 r  core_0/h2_0/ram_reg_5760_5887_0_0_i_1/O
                         net (fo=64, routed)          4.445    16.540    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WE
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.159    39.029    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WCLK
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH/CLK
                         clock pessimism              0.281    39.310    
                         clock uncertainty           -0.098    39.213    
    SLICE_X44Y187        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.829    core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.HIGH
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                 22.289    

Slack (MET) :             22.289ns  (required time - arrival time)
  Source:                 core_0/h2_0/vstkp_c_reg_rep[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.041ns  (logic 1.618ns (9.495%)  route 15.423ns (90.505%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=3 RAMD64E=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.971ns = ( 39.029 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.349    -0.501    core_0/h2_0/clk_out
    SLICE_X13Y130        FDCE                                         r  core_0/h2_0/vstkp_c_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y130        FDCE (Prop_fdce_C_Q)         0.341    -0.160 r  core_0/h2_0/vstkp_c_reg_rep[0]/Q
                         net (fo=18, routed)          1.437     1.277    core_0/h2_0/vstk_ram_reg_0_63_0_2/ADDRC0
    SLICE_X8Y125         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.097     1.374 r  core_0/h2_0/vstk_ram_reg_0_63_0_2/RAMC/O
                         net (fo=280, routed)         1.841     3.215    core_0/h2_0/b_din[2]
    SLICE_X5Y136         LUT4 (Prop_lut4_I0_O)        0.097     3.312 r  core_0/h2_0/compare[umore]0_carry_i_7/O
                         net (fo=1, routed)           0.000     3.312    core_0/h2_0/compare[umore]0_carry_i_7_n_0
    SLICE_X5Y136         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.724 r  core_0/h2_0/compare[umore]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.724    core_0/h2_0/compare[umore]0_carry_n_0
    SLICE_X5Y137         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     3.813 r  core_0/h2_0/compare[umore]0_carry__0/CO[3]
                         net (fo=10, routed)          1.119     4.932    core_0/h2_0/compare[umore]
    SLICE_X5Y128         LUT3 (Prop_lut3_I1_O)        0.097     5.029 r  core_0/h2_0/tos_c[10]_i_6/O
                         net (fo=2, routed)           0.703     5.732    core_0/h2_0/tos_c[10]_i_6_n_0
    SLICE_X1Y133         LUT6 (Prop_lut6_I3_O)        0.097     5.829 r  core_0/h2_0/tos_c[10]_i_2/O
                         net (fo=1, routed)           0.596     6.425    core_0/h2_0/tos_c[10]_i_2_n_0
    SLICE_X0Y138         LUT6 (Prop_lut6_I0_O)        0.097     6.522 r  core_0/h2_0/tos_c[10]_i_1/O
                         net (fo=2, routed)           0.452     6.974    core_0/h2_0/tos_n[10]
    SLICE_X0Y138         LUT3 (Prop_lut3_I0_O)        0.097     7.071 r  core_0/h2_0/ram_reg_0_127_0_0_i_16/O
                         net (fo=190, routed)         4.552    11.624    core_0/h2_0/tos_c_reg[12]_0[9]
    SLICE_X3Y181         LUT2 (Prop_lut2_I1_O)        0.097    11.721 f  core_0/h2_0/ram_reg_1664_1791_0_0_i_2/O
                         net (fo=2, routed)           0.278    11.998    core_0/h2_0/ram_reg_1664_1791_0_0_i_2_n_0
    SLICE_X3Y181         LUT6 (Prop_lut6_I3_O)        0.097    12.095 r  core_0/h2_0/ram_reg_5760_5887_0_0_i_1/O
                         net (fo=64, routed)          4.445    16.540    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WE
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.159    39.029    core_0/mem_h2_0/ram_reg_5760_5887_15_15/WCLK
    SLICE_X44Y187        RAMD64E                                      r  core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW/CLK
                         clock pessimism              0.281    39.310    
                         clock uncertainty           -0.098    39.213    
    SLICE_X44Y187        RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.384    38.829    core_0/mem_h2_0/ram_reg_5760_5887_15_15/DP.LOW
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                         -16.540    
  -------------------------------------------------------------------
                         slack                                 22.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[3].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.533%)  route 0.122ns (46.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.646    -0.654    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X5Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core_0/edges/changes[3].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.122    -0.390    core_0/edges/changes[3].d_instance/sin_0
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/C
                         clock pessimism              0.280    -0.615    
                         clock uncertainty            0.098    -0.517    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.075    -0.442    core_0/edges/changes[3].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 core_0/edges/changes[0].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.738%)  route 0.081ns (30.262%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.893ns
    Source Clock Delay      (SCD):    -0.651ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.649    -0.651    core_0/edges/changes[0].d_instance/clk_out
    SLICE_X1Y132         FDCE                                         r  core_0/edges/changes[0].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y132         FDCE (Prop_fdce_C_Q)         0.141    -0.510 f  core_0/edges/changes[0].d_instance/sin_1_reg/Q
                         net (fo=3, routed)           0.081    -0.429    core_0/edges/changes[0].d_instance/sin_1
    SLICE_X0Y132         LUT2 (Prop_lut2_I1_O)        0.045    -0.384 r  core_0/edges/changes[0].d_instance/r_c[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.384    core_0/irqh_0/irc_in/D[0]
    SLICE_X0Y132         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.921    -0.893    core_0/irqh_0/irc_in/clk_out
    SLICE_X0Y132         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[0]/C
                         clock pessimism              0.255    -0.638    
                         clock uncertainty            0.098    -0.540    
    SLICE_X0Y132         FDCE (Hold_fdce_C_D)         0.092    -0.448    core_0/irqh_0/irc_in/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.097%)  route 0.110ns (43.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.651    -0.649    dpad_changed.state_changed/changes[4].d_instance/clk_out
    SLICE_X1Y134         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y134         FDCE (Prop_fdce_C_Q)         0.141    -0.508 r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[1]/Q
                         net (fo=2, routed)           0.110    -0.397    dpad_changed.state_changed/changes[4].d_instance/Q[1]
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.922    -0.892    dpad_changed.state_changed/changes[4].d_instance/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]/C
                         clock pessimism              0.256    -0.636    
                         clock uncertainty            0.098    -0.538    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.070    -0.468    dpad_changed.state_changed/changes[4].d_instance/state_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[2].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[2].d_instance/ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.760%)  route 0.116ns (45.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.612    -0.688    sw_debouncer/debouncer[2].d_instance/clk
    SLICE_X37Y136        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  sw_debouncer/debouncer[2].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.116    -0.430    sw_debouncer/debouncer[2].d_instance/ff_reg_n_0_[0]
    SLICE_X37Y135        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.883    -0.931    sw_debouncer/debouncer[2].d_instance/clk
    SLICE_X37Y135        FDRE                                         r  sw_debouncer/debouncer[2].d_instance/ff_reg[1]/C
                         clock pessimism              0.258    -0.673    
                         clock uncertainty            0.098    -0.575    
    SLICE_X37Y135        FDRE (Hold_fdre_C_D)         0.066    -0.509    sw_debouncer/debouncer[2].d_instance/ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.190ns (56.927%)  route 0.144ns (43.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.618    -0.682    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X13Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.397    sw_debouncer/debouncer[7].d_instance/timer/Q[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I3_O)        0.049    -0.348 r  sw_debouncer/debouncer[7].d_instance/timer/rst_i_1__4/O
                         net (fo=1, routed)           0.000    -0.348    sw_debouncer/debouncer[7].d_instance/timer_n_1
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.888    -0.926    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/rst_reg/C
                         clock pessimism              0.258    -0.668    
                         clock uncertainty            0.098    -0.570    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.131    -0.439    sw_debouncer/debouncer[7].d_instance/rst_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 core_0/edges/changes[1].d_instance/sin_0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[1].d_instance/sin_1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (46.931%)  route 0.159ns (53.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.646    -0.654    core_0/edges/changes[1].d_instance/clk_out
    SLICE_X4Y130         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y130         FDCE (Prop_fdce_C_Q)         0.141    -0.513 r  core_0/edges/changes[1].d_instance/sin_0_reg/Q
                         net (fo=3, routed)           0.159    -0.353    core_0/edges/changes[1].d_instance/sin_0_0
    SLICE_X1Y131         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.920    -0.894    core_0/edges/changes[1].d_instance/clk_out
    SLICE_X1Y131         FDCE                                         r  core_0/edges/changes[1].d_instance/sin_1_reg/C
                         clock pessimism              0.280    -0.614    
                         clock uncertainty            0.098    -0.516    
    SLICE_X1Y131         FDCE (Hold_fdce_C_D)         0.070    -0.446    core_0/edges/changes[1].d_instance/sin_1_reg
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            dpad_changed.state_changed_reg/r_c_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.227ns (80.187%)  route 0.056ns (19.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    -0.650ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.650    -0.650    dpad_changed.state_changed/changes[3].d_instance/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDCE (Prop_fdce_C_Q)         0.128    -0.522 r  dpad_changed.state_changed/changes[3].d_instance/state_c_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.466    dpad_changed.state_changed/changes[3].d_instance/state_c_reg_n_0_[0]
    SLICE_X0Y133         LUT5 (Prop_lut5_I2_O)        0.099    -0.367 r  dpad_changed.state_changed/changes[3].d_instance/r_c[0]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.367    dpad_changed.state_changed_reg/any_changed_signals
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed_reg/r_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.922    -0.892    dpad_changed.state_changed_reg/clk_out
    SLICE_X0Y133         FDCE                                         r  dpad_changed.state_changed_reg/r_c_reg[0]/C
                         clock pessimism              0.242    -0.650    
                         clock uncertainty            0.098    -0.552    
    SLICE_X0Y133         FDCE (Hold_fdce_C_D)         0.091    -0.461    dpad_changed.state_changed_reg/r_c_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sw_debouncer/debouncer[7].d_instance/do_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.404%)  route 0.144ns (43.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.926ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.258ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.618    -0.682    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X13Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y129        FDRE (Prop_fdre_C_Q)         0.141    -0.541 r  sw_debouncer/debouncer[7].d_instance/ff_reg[0]/Q
                         net (fo=3, routed)           0.144    -0.397    sw_debouncer/debouncer[7].d_instance/timer/Q[0]
    SLICE_X14Y129        LUT4 (Prop_lut4_I2_O)        0.045    -0.352 r  sw_debouncer/debouncer[7].d_instance/timer/do_i_1__11/O
                         net (fo=1, routed)           0.000    -0.352    sw_debouncer/debouncer[7].d_instance/timer_n_0
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/do_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.888    -0.926    sw_debouncer/debouncer[7].d_instance/clk
    SLICE_X14Y129        FDRE                                         r  sw_debouncer/debouncer[7].d_instance/do_reg/C
                         clock pessimism              0.258    -0.668    
                         clock uncertainty            0.098    -0.570    
    SLICE_X14Y129        FDRE (Hold_fdre_C_D)         0.121    -0.449    sw_debouncer/debouncer[7].d_instance/do_reg
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.352    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 core_0/edges/changes[3].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.549%)  route 0.062ns (21.450%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.647    -0.653    core_0/edges/changes[3].d_instance/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/edges/changes[3].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y130         FDCE (Prop_fdce_C_Q)         0.128    -0.525 f  core_0/edges/changes[3].d_instance/sin_1_reg/Q
                         net (fo=2, routed)           0.062    -0.463    core_0/edges/changes[3].d_instance/sin_1
    SLICE_X3Y130         LUT2 (Prop_lut2_I1_O)        0.099    -0.364 r  core_0/edges/changes[3].d_instance/r_c[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.364    core_0/irqh_0/irc_in/D[3]
    SLICE_X3Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/irqh_0/irc_in/clk_out
    SLICE_X3Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[3]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.098    -0.555    
    SLICE_X3Y130         FDCE (Hold_fdce_C_D)         0.091    -0.464    core_0/irqh_0/irc_in/r_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 core_0/edges/changes[2].d_instance/sin_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/irqh_0/irc_in/r_c_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock_gen_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.227ns (78.192%)  route 0.063ns (21.808%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.647    -0.653    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X1Y130         FDCE                                         r  core_0/edges/changes[2].d_instance/sin_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y130         FDCE (Prop_fdce_C_Q)         0.128    -0.525 f  core_0/edges/changes[2].d_instance/sin_1_reg/Q
                         net (fo=2, routed)           0.063    -0.461    core_0/edges/changes[2].d_instance/sin_1
    SLICE_X1Y130         LUT2 (Prop_lut2_I1_O)        0.099    -0.362 r  core_0/edges/changes[2].d_instance/r_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.362    core_0/irqh_0/irc_in/D[2]
    SLICE_X1Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.919    -0.895    core_0/irqh_0/irc_in/clk_out
    SLICE_X1Y130         FDCE                                         r  core_0/irqh_0/irc_in/r_c_reg[2]/C
                         clock pessimism              0.242    -0.653    
                         clock uncertainty            0.098    -0.555    
    SLICE_X1Y130         FDCE (Hold_fdce_C_D)         0.091    -0.464    core_0/irqh_0/irc_in/r_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[6].d_instance/sin_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.535ns (9.401%)  route 5.156ns (90.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.968     5.244    core_0/edges/changes[6].d_instance/rst
    SLICE_X11Y126        FDCE                                         f  core_0/edges/changes[6].d_instance/sin_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    core_0/edges/changes[6].d_instance/clk_out
    SLICE_X11Y126        FDCE                                         r  core_0/edges/changes[6].d_instance/sin_0_reg/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X11Y126        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    core_0/edges/changes[6].d_instance/sin_0_reg
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer_0/control_c_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.535ns (9.401%)  route 5.156ns (90.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.968     5.244    timer_0/rst
    SLICE_X11Y126        FDCE                                         f  timer_0/control_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    timer_0/clk
    SLICE_X11Y126        FDCE                                         r  timer_0/control_c_reg[14]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X11Y126        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    timer_0/control_c_reg[14]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.906ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/fail_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.535ns (9.546%)  route 5.069ns (90.454%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.882     5.158    uart_fifo_0/uart_core_0/rst
    SLICE_X19Y123        FDCE                                         f  uart_fifo_0/uart_core_0/fail_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.244    39.114    uart_fifo_0/uart_core_0/clk_out
    SLICE_X19Y123        FDCE                                         r  uart_fifo_0/uart_core_0/fail_c_reg[0]/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.098    39.357    
    SLICE_X19Y123        FDCE (Recov_fdce_C_CLR)     -0.293    39.064    uart_fifo_0/uart_core_0/fail_c_reg[0]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 33.906    

Slack (MET) :             33.906ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/nd_c_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.535ns (9.546%)  route 5.069ns (90.454%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.882     5.158    uart_fifo_0/uart_core_0/rst
    SLICE_X19Y123        FDCE                                         f  uart_fifo_0/uart_core_0/nd_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.244    39.114    uart_fifo_0/uart_core_0/clk_out
    SLICE_X19Y123        FDCE                                         r  uart_fifo_0/uart_core_0/nd_c_reg/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.098    39.357    
    SLICE_X19Y123        FDCE (Recov_fdce_C_CLR)     -0.293    39.064    uart_fifo_0/uart_core_0/nd_c_reg
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 33.906    

Slack (MET) :             33.926ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[2].d_instance/sin_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.535ns (9.473%)  route 5.112ns (90.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 39.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.925     5.201    core_0/edges/changes[2].d_instance/rst
    SLICE_X7Y127         FDCE                                         f  core_0/edges/changes[2].d_instance/sin_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.307    39.177    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X7Y127         FDCE                                         r  core_0/edges/changes[2].d_instance/sin_0_reg/C
                         clock pessimism              0.341    39.517    
                         clock uncertainty           -0.098    39.420    
    SLICE_X7Y127         FDCE (Recov_fdce_C_CLR)     -0.293    39.127    core_0/edges/changes[2].d_instance/sin_0_reg
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 33.926    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.039ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer_0/control_c_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.535ns (9.776%)  route 4.938ns (90.224%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.750     5.026    timer_0/rst
    SLICE_X9Y126         FDCE                                         f  timer_0/control_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    timer_0/clk
    SLICE_X9Y126         FDCE                                         r  timer_0/control_c_reg[13]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X9Y126         FDCE (Recov_fdce_C_CLR)     -0.293    39.065    timer_0/control_c_reg[13]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 34.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[6].d_instance/sin_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.535ns (9.401%)  route 5.156ns (90.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.968     5.244    core_0/edges/changes[6].d_instance/rst
    SLICE_X11Y126        FDCE                                         f  core_0/edges/changes[6].d_instance/sin_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    core_0/edges/changes[6].d_instance/clk_out
    SLICE_X11Y126        FDCE                                         r  core_0/edges/changes[6].d_instance/sin_0_reg/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X11Y126        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    core_0/edges/changes[6].d_instance/sin_0_reg
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer_0/control_c_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.535ns (9.401%)  route 5.156ns (90.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.968     5.244    timer_0/rst
    SLICE_X11Y126        FDCE                                         f  timer_0/control_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    timer_0/clk
    SLICE_X11Y126        FDCE                                         r  timer_0/control_c_reg[14]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X11Y126        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    timer_0/control_c_reg[14]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.906ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/fail_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.535ns (9.546%)  route 5.069ns (90.454%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.882     5.158    uart_fifo_0/uart_core_0/rst
    SLICE_X19Y123        FDCE                                         f  uart_fifo_0/uart_core_0/fail_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.244    39.114    uart_fifo_0/uart_core_0/clk_out
    SLICE_X19Y123        FDCE                                         r  uart_fifo_0/uart_core_0/fail_c_reg[0]/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.098    39.357    
    SLICE_X19Y123        FDCE (Recov_fdce_C_CLR)     -0.293    39.064    uart_fifo_0/uart_core_0/fail_c_reg[0]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 33.906    

Slack (MET) :             33.906ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/nd_c_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.535ns (9.546%)  route 5.069ns (90.454%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.882     5.158    uart_fifo_0/uart_core_0/rst
    SLICE_X19Y123        FDCE                                         f  uart_fifo_0/uart_core_0/nd_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.244    39.114    uart_fifo_0/uart_core_0/clk_out
    SLICE_X19Y123        FDCE                                         r  uart_fifo_0/uart_core_0/nd_c_reg/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.098    39.357    
    SLICE_X19Y123        FDCE (Recov_fdce_C_CLR)     -0.293    39.064    uart_fifo_0/uart_core_0/nd_c_reg
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 33.906    

Slack (MET) :             33.926ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[2].d_instance/sin_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.535ns (9.473%)  route 5.112ns (90.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 39.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.925     5.201    core_0/edges/changes[2].d_instance/rst
    SLICE_X7Y127         FDCE                                         f  core_0/edges/changes[2].d_instance/sin_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.307    39.177    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X7Y127         FDCE                                         r  core_0/edges/changes[2].d_instance/sin_0_reg/C
                         clock pessimism              0.341    39.517    
                         clock uncertainty           -0.098    39.420    
    SLICE_X7Y127         FDCE (Recov_fdce_C_CLR)     -0.293    39.127    core_0/edges/changes[2].d_instance/sin_0_reg
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 33.926    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.039ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer_0/control_c_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.535ns (9.776%)  route 4.938ns (90.224%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.750     5.026    timer_0/rst
    SLICE_X9Y126         FDCE                                         f  timer_0/control_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    timer_0/clk
    SLICE_X9Y126         FDCE                                         r  timer_0/control_c_reg[13]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X9Y126         FDCE (Recov_fdce_C_CLR)     -0.293    39.065    timer_0/control_c_reg[13]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 34.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.821ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[6].d_instance/sin_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.535ns (9.401%)  route 5.156ns (90.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.968     5.244    core_0/edges/changes[6].d_instance/rst
    SLICE_X11Y126        FDCE                                         f  core_0/edges/changes[6].d_instance/sin_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    core_0/edges/changes[6].d_instance/clk_out
    SLICE_X11Y126        FDCE                                         r  core_0/edges/changes[6].d_instance/sin_0_reg/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X11Y126        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    core_0/edges/changes[6].d_instance/sin_0_reg
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.821ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer_0/control_c_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.535ns (9.401%)  route 5.156ns (90.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.968     5.244    timer_0/rst
    SLICE_X11Y126        FDCE                                         f  timer_0/control_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    timer_0/clk
    SLICE_X11Y126        FDCE                                         r  timer_0/control_c_reg[14]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X11Y126        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    timer_0/control_c_reg[14]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 33.821    

Slack (MET) :             33.906ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/fail_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.535ns (9.546%)  route 5.069ns (90.454%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.882     5.158    uart_fifo_0/uart_core_0/rst
    SLICE_X19Y123        FDCE                                         f  uart_fifo_0/uart_core_0/fail_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.244    39.114    uart_fifo_0/uart_core_0/clk_out
    SLICE_X19Y123        FDCE                                         r  uart_fifo_0/uart_core_0/fail_c_reg[0]/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.098    39.357    
    SLICE_X19Y123        FDCE (Recov_fdce_C_CLR)     -0.293    39.064    uart_fifo_0/uart_core_0/fail_c_reg[0]
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 33.906    

Slack (MET) :             33.906ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/nd_c_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.535ns (9.546%)  route 5.069ns (90.454%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.882     5.158    uart_fifo_0/uart_core_0/rst
    SLICE_X19Y123        FDCE                                         f  uart_fifo_0/uart_core_0/nd_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.244    39.114    uart_fifo_0/uart_core_0/clk_out
    SLICE_X19Y123        FDCE                                         r  uart_fifo_0/uart_core_0/nd_c_reg/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.098    39.357    
    SLICE_X19Y123        FDCE (Recov_fdce_C_CLR)     -0.293    39.064    uart_fifo_0/uart_core_0/nd_c_reg
  -------------------------------------------------------------------
                         required time                         39.064    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 33.906    

Slack (MET) :             33.926ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[2].d_instance/sin_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.535ns (9.473%)  route 5.112ns (90.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 39.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.925     5.201    core_0/edges/changes[2].d_instance/rst
    SLICE_X7Y127         FDCE                                         f  core_0/edges/changes[2].d_instance/sin_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.307    39.177    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X7Y127         FDCE                                         r  core_0/edges/changes[2].d_instance/sin_0_reg/C
                         clock pessimism              0.341    39.517    
                         clock uncertainty           -0.098    39.420    
    SLICE_X7Y127         FDCE (Recov_fdce_C_CLR)     -0.293    39.127    core_0/edges/changes[2].d_instance/sin_0_reg
  -------------------------------------------------------------------
                         required time                         39.127    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 33.926    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.018ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.065    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.018    

Slack (MET) :             34.039ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer_0/control_c_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.535ns (9.776%)  route 4.938ns (90.224%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.750     5.026    timer_0/rst
    SLICE_X9Y126         FDCE                                         f  timer_0/control_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    timer_0/clk
    SLICE_X9Y126         FDCE                                         r  timer_0/control_c_reg[13]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.098    39.358    
    SLICE_X9Y126         FDCE (Recov_fdce_C_CLR)     -0.293    39.065    timer_0/control_c_reg[13]
  -------------------------------------------------------------------
                         required time                         39.065    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 34.039    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/C
                         clock pessimism              0.509    -0.378    
                         clock uncertainty            0.098    -0.280    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.426    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clock_gen_clk_wiz_0_0_1
  To Clock:  clk_out1_clock_gen_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.824ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[6].d_instance/sin_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.535ns (9.401%)  route 5.156ns (90.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.968     5.244    core_0/edges/changes[6].d_instance/rst
    SLICE_X11Y126        FDCE                                         f  core_0/edges/changes[6].d_instance/sin_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    core_0/edges/changes[6].d_instance/clk_out
    SLICE_X11Y126        FDCE                                         r  core_0/edges/changes[6].d_instance/sin_0_reg/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.094    39.361    
    SLICE_X11Y126        FDCE (Recov_fdce_C_CLR)     -0.293    39.068    core_0/edges/changes[6].d_instance/sin_0_reg
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 33.824    

Slack (MET) :             33.824ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer_0/control_c_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.691ns  (logic 0.535ns (9.401%)  route 5.156ns (90.599%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.968     5.244    timer_0/rst
    SLICE_X11Y126        FDCE                                         f  timer_0/control_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    timer_0/clk
    SLICE_X11Y126        FDCE                                         r  timer_0/control_c_reg[14]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.094    39.361    
    SLICE_X11Y126        FDCE (Recov_fdce_C_CLR)     -0.293    39.068    timer_0/control_c_reg[14]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -5.244    
  -------------------------------------------------------------------
                         slack                                 33.824    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/fail_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.535ns (9.546%)  route 5.069ns (90.454%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.882     5.158    uart_fifo_0/uart_core_0/rst
    SLICE_X19Y123        FDCE                                         f  uart_fifo_0/uart_core_0/fail_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.244    39.114    uart_fifo_0/uart_core_0/clk_out
    SLICE_X19Y123        FDCE                                         r  uart_fifo_0/uart_core_0/fail_c_reg[0]/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.094    39.360    
    SLICE_X19Y123        FDCE (Recov_fdce_C_CLR)     -0.293    39.067    uart_fifo_0/uart_core_0/fail_c_reg[0]
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.909ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/nd_c_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 0.535ns (9.546%)  route 5.069ns (90.454%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.886ns = ( 39.114 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.882     5.158    uart_fifo_0/uart_core_0/rst
    SLICE_X19Y123        FDCE                                         f  uart_fifo_0/uart_core_0/nd_c_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.244    39.114    uart_fifo_0/uart_core_0/clk_out
    SLICE_X19Y123        FDCE                                         r  uart_fifo_0/uart_core_0/nd_c_reg/C
                         clock pessimism              0.341    39.454    
                         clock uncertainty           -0.094    39.360    
    SLICE_X19Y123        FDCE (Recov_fdce_C_CLR)     -0.293    39.067    uart_fifo_0/uart_core_0/nd_c_reg
  -------------------------------------------------------------------
                         required time                         39.067    
                         arrival time                          -5.158    
  -------------------------------------------------------------------
                         slack                                 33.909    

Slack (MET) :             33.929ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            core_0/edges/changes[2].d_instance/sin_0_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.647ns  (logic 0.535ns (9.473%)  route 5.112ns (90.527%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.823ns = ( 39.177 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.925     5.201    core_0/edges/changes[2].d_instance/rst
    SLICE_X7Y127         FDCE                                         f  core_0/edges/changes[2].d_instance/sin_0_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.307    39.177    core_0/edges/changes[2].d_instance/clk_out
    SLICE_X7Y127         FDCE                                         r  core_0/edges/changes[2].d_instance/sin_0_reg/C
                         clock pessimism              0.341    39.517    
                         clock uncertainty           -0.094    39.423    
    SLICE_X7Y127         FDCE (Recov_fdce_C_CLR)     -0.293    39.130    core_0/edges/changes[2].d_instance/sin_0_reg
  -------------------------------------------------------------------
                         required time                         39.130    
                         arrival time                          -5.201    
  -------------------------------------------------------------------
                         slack                                 33.929    

Slack (MET) :             34.021ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.094    39.361    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.068    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[0]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.021    

Slack (MET) :             34.021ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.094    39.361    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.068    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[1]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.021    

Slack (MET) :             34.021ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.094    39.361    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.068    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[2]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.021    

Slack (MET) :             34.021ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 0.535ns (9.739%)  route 4.958ns (90.261%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.771     5.047    uart_fifo_0/uart_core_0/baud_tx/rst
    SLICE_X21Y122        FDCE                                         f  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    uart_fifo_0/uart_core_0/baud_tx/clk_out
    SLICE_X21Y122        FDCE                                         r  uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.094    39.361    
    SLICE_X21Y122        FDCE (Recov_fdce_C_CLR)     -0.293    39.068    uart_fifo_0/uart_core_0/baud_tx/div_c_reg[3]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -5.047    
  -------------------------------------------------------------------
                         slack                                 34.021    

Slack (MET) :             34.042ns  (required time - arrival time)
  Source:                 system_reset/c_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timer_0/control_c_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@40.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.473ns  (logic 0.535ns (9.776%)  route 4.938ns (90.224%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.885ns = ( 39.115 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.447ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.297    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.593    -3.295 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.370    -1.925    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076    -1.849 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.403    -0.447    system_reset/clk
    SLICE_X3Y124         FDRE                                         r  system_reset/c_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y124         FDRE (Prop_fdre_C_Q)         0.341    -0.106 f  system_reset/c_c_reg[9]/Q
                         net (fo=2, routed)           1.092     0.986    system_reset/c_c_reg[9]
    SLICE_X1Y122         LUT4 (Prop_lut4_I1_O)        0.097     1.083 f  system_reset/tos_c[15]_i_14/O
                         net (fo=1, routed)           0.096     1.179    system_reset/tos_c[15]_i_14_n_0
    SLICE_X1Y122         LUT6 (Prop_lut6_I5_O)        0.097     1.276 f  system_reset/tos_c[15]_i_7/O
                         net (fo=312, routed)         3.750     5.026    timer_0/rst
    SLICE_X9Y126         FDCE                                         f  timer_0/control_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk_in (IN)
                         net (fo=0)                   0.000    40.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.256    41.256 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.173    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.680    36.492 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.305    37.798    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    37.870 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        1.245    39.115    timer_0/clk
    SLICE_X9Y126         FDCE                                         r  timer_0/control_c_reg[13]/C
                         clock pessimism              0.341    39.455    
                         clock uncertainty           -0.094    39.361    
    SLICE_X9Y126         FDCE (Recov_fdce_C_CLR)     -0.293    39.068    timer_0/control_c_reg[13]
  -------------------------------------------------------------------
                         required time                         39.068    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 34.042    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[3]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[4]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[5]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.540%)  route 0.196ns (60.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.196    -0.235    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X5Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X5Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X5Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[7]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[10]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[13]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[14]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[16]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 button_debouncer/debouncer[3].d_instance/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clock_gen_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clock_gen_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.146%)  route 0.199ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.887ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.741    -0.558    button_debouncer/debouncer[3].d_instance/clk_out
    SLICE_X7Y200         FDRE                                         r  button_debouncer/debouncer[3].d_instance/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y200         FDRE (Prop_fdre_C_Q)         0.128    -0.430 f  button_debouncer/debouncer[3].d_instance/rst_reg/Q
                         net (fo=20, routed)          0.199    -0.231    button_debouncer/debouncer[3].d_instance/timer/AR[0]
    SLICE_X4Y199         FDCE                                         f  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock_gen_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_in1_clock_gen_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clock_manager/clock_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clock_manager/clock_gen_i/clk_wiz_0/inst/clk_out1_clock_gen_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clock_manager/clock_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=4817, routed)        0.927    -0.887    button_debouncer/debouncer[3].d_instance/timer/clk_out
    SLICE_X4Y199         FDCE                                         r  button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]/C
                         clock pessimism              0.509    -0.378    
    SLICE_X4Y199         FDCE (Remov_fdce_C_CLR)     -0.146    -0.524    button_debouncer/debouncer[3].d_instance/timer/c_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.293    





