<paper id="1581260209"><title>Montgomery's Multiplication Technique: How to Make It Smaller and Faster</title><year>1999</year><authors><author org="Computation Department,UMIST" id="2170406325">Colin D. Walter</author></authors><n_citation>77</n_citation><doc_type>Conference</doc_type><references><reference>1517179069</reference><reference>1540582803</reference><reference>1591099339</reference><reference>1613874182</reference><reference>1971110824</reference><reference>1982006319</reference><reference>1983849809</reference><reference>1996360405</reference><reference>2007954959</reference><reference>2025304149</reference><reference>2098235952</reference><reference>2100347417</reference><reference>2103665327</reference><reference>2107914063</reference><reference>2120608395</reference><reference>2138977649</reference><reference>2150405043</reference><reference>2151132622</reference><reference>2151163104</reference><reference>2156460937</reference><reference>2165495918</reference><reference>2168543008</reference><reference>2566181608</reference></references><venue id="1127098075" type="C">Cryptographic Hardware and Embedded Systems</venue><doi>10.1007/3-540-48059-5_9</doi><keywords><keyword weight="0.44198">Computer science</keyword><keyword weight="0.5149">Modular arithmetic</keyword><keyword weight="0.50597">Cryptography</keyword><keyword weight="0.444">Parallel computing</keyword><keyword weight="0.4946">Systolic array</keyword><keyword weight="0.46828">Error detection and correction</keyword><keyword weight="0.43384">Theoretical computer science</keyword><keyword weight="0.48598">Cryptosystem</keyword><keyword weight="0.49112">Fault tolerance</keyword><keyword weight="0.51253">Multiplication</keyword><keyword weight="0.44881">Integrated circuit design</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>Montgomeryu0027s modular multiplication algorithm has enabled considerable progress to be made in the speeding up of RSA cryptosystems. Perhaps the systolic array implementation stands out most in the history of its success. This article gives a brief history of its implementation in hardware, taking a broad view of the many aspects which need to be considered in chip design. Among these are trade-offs between area and time, higher radix methods, communications both within the circuitry and with the rest of the world, and, as the technology shrinks, testing, fault tolerance, checker functions and error correction. We conclude that a linear, pipelined implementation of the algorithm may be part of best policy in thwarting differential power attacks against RSA.</abstract></paper>