0.7
2020.1.1
Aug  5 2020
23:19:43
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ2/AQ2.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ2/AQ2.srcs/sources_1/imports/tmp_srcs/Lab2_TeamX_Multiplier.v,1602126297,verilog,,D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ2/AQ2.srcs/sources_1/new/testbenchAQ2.v,,FullAdder_1bit;Multiplier;RCA_4bit,,,,,,,,
D:/Computer_Programming/Logic_Designer/LogicDesignLAB/lab2/AQ2/AQ2.srcs/sources_1/new/testbenchAQ2.v,1602126672,verilog,,,,testbenchAQ2,,,,,,,,
