
stm32-max30102.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064e8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000278  08006698  08006698  00016698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006910  08006910  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08006910  08006910  00016910  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006918  08006918  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006918  08006918  00016918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800691c  0800691c  0001691c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08006920  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000644  20000078  08006998  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006bc  08006998  000206bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010228  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002320  00000000  00000000  000302d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000d50  00000000  00000000  000325f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000c50  00000000  00000000  00033340  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024504  00000000  00000000  00033f90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000bcfd  00000000  00000000  00058494  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d7b0b  00000000  00000000  00064191  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013bc9c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003dac  00000000  00000000  0013bd18  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000078 	.word	0x20000078
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006680 	.word	0x08006680

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000007c 	.word	0x2000007c
 80001ec:	08006680 	.word	0x08006680

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2uiz>:
 8000b78:	004a      	lsls	r2, r1, #1
 8000b7a:	d211      	bcs.n	8000ba0 <__aeabi_d2uiz+0x28>
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d211      	bcs.n	8000ba6 <__aeabi_d2uiz+0x2e>
 8000b82:	d50d      	bpl.n	8000ba0 <__aeabi_d2uiz+0x28>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d40e      	bmi.n	8000bac <__aeabi_d2uiz+0x34>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000baa:	d102      	bne.n	8000bb2 <__aeabi_d2uiz+0x3a>
 8000bac:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb0:	4770      	bx	lr
 8000bb2:	f04f 0000 	mov.w	r0, #0
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b972 	b.w	8000f54 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	4688      	mov	r8, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14b      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4615      	mov	r5, r2
 8000c9a:	d967      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b14a      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca2:	f1c2 0720 	rsb	r7, r2, #32
 8000ca6:	fa01 f302 	lsl.w	r3, r1, r2
 8000caa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cae:	4095      	lsls	r5, r2
 8000cb0:	ea47 0803 	orr.w	r8, r7, r3
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cc0:	fa1f fc85 	uxth.w	ip, r5
 8000cc4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cc8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ccc:	fb07 f10c 	mul.w	r1, r7, ip
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18eb      	adds	r3, r5, r3
 8000cd6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cda:	f080 811b 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8118 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000ce4:	3f02      	subs	r7, #2
 8000ce6:	442b      	add	r3, r5
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cf0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfc:	45a4      	cmp	ip, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	192c      	adds	r4, r5, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8107 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000d0a:	45a4      	cmp	ip, r4
 8000d0c:	f240 8104 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000d10:	3802      	subs	r0, #2
 8000d12:	442c      	add	r4, r5
 8000d14:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d18:	eba4 040c 	sub.w	r4, r4, ip
 8000d1c:	2700      	movs	r7, #0
 8000d1e:	b11e      	cbz	r6, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c6 4300 	strd	r4, r3, [r6]
 8000d28:	4639      	mov	r1, r7
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d909      	bls.n	8000d46 <__udivmoddi4+0xbe>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80eb 	beq.w	8000f0e <__udivmoddi4+0x286>
 8000d38:	2700      	movs	r7, #0
 8000d3a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d3e:	4638      	mov	r0, r7
 8000d40:	4639      	mov	r1, r7
 8000d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d46:	fab3 f783 	clz	r7, r3
 8000d4a:	2f00      	cmp	r7, #0
 8000d4c:	d147      	bne.n	8000dde <__udivmoddi4+0x156>
 8000d4e:	428b      	cmp	r3, r1
 8000d50:	d302      	bcc.n	8000d58 <__udivmoddi4+0xd0>
 8000d52:	4282      	cmp	r2, r0
 8000d54:	f200 80fa 	bhi.w	8000f4c <__udivmoddi4+0x2c4>
 8000d58:	1a84      	subs	r4, r0, r2
 8000d5a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d5e:	2001      	movs	r0, #1
 8000d60:	4698      	mov	r8, r3
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	d0e0      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000d66:	e9c6 4800 	strd	r4, r8, [r6]
 8000d6a:	e7dd      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000d6c:	b902      	cbnz	r2, 8000d70 <__udivmoddi4+0xe8>
 8000d6e:	deff      	udf	#255	; 0xff
 8000d70:	fab2 f282 	clz	r2, r2
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f040 808f 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d7a:	1b49      	subs	r1, r1, r5
 8000d7c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d80:	fa1f f885 	uxth.w	r8, r5
 8000d84:	2701      	movs	r7, #1
 8000d86:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d8a:	0c23      	lsrs	r3, r4, #16
 8000d8c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d90:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d94:	fb08 f10c 	mul.w	r1, r8, ip
 8000d98:	4299      	cmp	r1, r3
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9c:	18eb      	adds	r3, r5, r3
 8000d9e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4299      	cmp	r1, r3
 8000da6:	f200 80cd 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000daa:	4684      	mov	ip, r0
 8000dac:	1a59      	subs	r1, r3, r1
 8000dae:	b2a3      	uxth	r3, r4
 8000db0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000db4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000db8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dbc:	fb08 f800 	mul.w	r8, r8, r0
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x14c>
 8000dc4:	192c      	adds	r4, r5, r4
 8000dc6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dca:	d202      	bcs.n	8000dd2 <__udivmoddi4+0x14a>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	f200 80b6 	bhi.w	8000f3e <__udivmoddi4+0x2b6>
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	eba4 0408 	sub.w	r4, r4, r8
 8000dd8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ddc:	e79f      	b.n	8000d1e <__udivmoddi4+0x96>
 8000dde:	f1c7 0c20 	rsb	ip, r7, #32
 8000de2:	40bb      	lsls	r3, r7
 8000de4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000de8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dec:	fa01 f407 	lsl.w	r4, r1, r7
 8000df0:	fa20 f50c 	lsr.w	r5, r0, ip
 8000df4:	fa21 f30c 	lsr.w	r3, r1, ip
 8000df8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000dfc:	4325      	orrs	r5, r4
 8000dfe:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e02:	0c2c      	lsrs	r4, r5, #16
 8000e04:	fb08 3319 	mls	r3, r8, r9, r3
 8000e08:	fa1f fa8e 	uxth.w	sl, lr
 8000e0c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e10:	fb09 f40a 	mul.w	r4, r9, sl
 8000e14:	429c      	cmp	r4, r3
 8000e16:	fa02 f207 	lsl.w	r2, r2, r7
 8000e1a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1e 0303 	adds.w	r3, lr, r3
 8000e24:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e28:	f080 8087 	bcs.w	8000f3a <__udivmoddi4+0x2b2>
 8000e2c:	429c      	cmp	r4, r3
 8000e2e:	f240 8084 	bls.w	8000f3a <__udivmoddi4+0x2b2>
 8000e32:	f1a9 0902 	sub.w	r9, r9, #2
 8000e36:	4473      	add	r3, lr
 8000e38:	1b1b      	subs	r3, r3, r4
 8000e3a:	b2ad      	uxth	r5, r5
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3310 	mls	r3, r8, r0, r3
 8000e44:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e48:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e4c:	45a2      	cmp	sl, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1e 0404 	adds.w	r4, lr, r4
 8000e54:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e58:	d26b      	bcs.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5a:	45a2      	cmp	sl, r4
 8000e5c:	d969      	bls.n	8000f32 <__udivmoddi4+0x2aa>
 8000e5e:	3802      	subs	r0, #2
 8000e60:	4474      	add	r4, lr
 8000e62:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e66:	fba0 8902 	umull	r8, r9, r0, r2
 8000e6a:	eba4 040a 	sub.w	r4, r4, sl
 8000e6e:	454c      	cmp	r4, r9
 8000e70:	46c2      	mov	sl, r8
 8000e72:	464b      	mov	r3, r9
 8000e74:	d354      	bcc.n	8000f20 <__udivmoddi4+0x298>
 8000e76:	d051      	beq.n	8000f1c <__udivmoddi4+0x294>
 8000e78:	2e00      	cmp	r6, #0
 8000e7a:	d069      	beq.n	8000f50 <__udivmoddi4+0x2c8>
 8000e7c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e80:	eb64 0403 	sbc.w	r4, r4, r3
 8000e84:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	40fc      	lsrs	r4, r7
 8000e8c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e90:	e9c6 5400 	strd	r5, r4, [r6]
 8000e94:	2700      	movs	r7, #0
 8000e96:	e747      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000e98:	f1c2 0320 	rsb	r3, r2, #32
 8000e9c:	fa20 f703 	lsr.w	r7, r0, r3
 8000ea0:	4095      	lsls	r5, r2
 8000ea2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ea6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eaa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000eae:	4338      	orrs	r0, r7
 8000eb0:	0c01      	lsrs	r1, r0, #16
 8000eb2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000eb6:	fa1f f885 	uxth.w	r8, r5
 8000eba:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ebe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ec2:	fb07 f308 	mul.w	r3, r7, r8
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	fa04 f402 	lsl.w	r4, r4, r2
 8000ecc:	d907      	bls.n	8000ede <__udivmoddi4+0x256>
 8000ece:	1869      	adds	r1, r5, r1
 8000ed0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ed4:	d22f      	bcs.n	8000f36 <__udivmoddi4+0x2ae>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	d92d      	bls.n	8000f36 <__udivmoddi4+0x2ae>
 8000eda:	3f02      	subs	r7, #2
 8000edc:	4429      	add	r1, r5
 8000ede:	1acb      	subs	r3, r1, r3
 8000ee0:	b281      	uxth	r1, r0
 8000ee2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ee6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000eea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000eee:	fb00 f308 	mul.w	r3, r0, r8
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d907      	bls.n	8000f06 <__udivmoddi4+0x27e>
 8000ef6:	1869      	adds	r1, r5, r1
 8000ef8:	f100 3cff 	add.w	ip, r0, #4294967295
 8000efc:	d217      	bcs.n	8000f2e <__udivmoddi4+0x2a6>
 8000efe:	428b      	cmp	r3, r1
 8000f00:	d915      	bls.n	8000f2e <__udivmoddi4+0x2a6>
 8000f02:	3802      	subs	r0, #2
 8000f04:	4429      	add	r1, r5
 8000f06:	1ac9      	subs	r1, r1, r3
 8000f08:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f0c:	e73b      	b.n	8000d86 <__udivmoddi4+0xfe>
 8000f0e:	4637      	mov	r7, r6
 8000f10:	4630      	mov	r0, r6
 8000f12:	e709      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f14:	4607      	mov	r7, r0
 8000f16:	e6e7      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f18:	4618      	mov	r0, r3
 8000f1a:	e6fb      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f1c:	4541      	cmp	r1, r8
 8000f1e:	d2ab      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f20:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f24:	eb69 020e 	sbc.w	r2, r9, lr
 8000f28:	3801      	subs	r0, #1
 8000f2a:	4613      	mov	r3, r2
 8000f2c:	e7a4      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f2e:	4660      	mov	r0, ip
 8000f30:	e7e9      	b.n	8000f06 <__udivmoddi4+0x27e>
 8000f32:	4618      	mov	r0, r3
 8000f34:	e795      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f36:	4667      	mov	r7, ip
 8000f38:	e7d1      	b.n	8000ede <__udivmoddi4+0x256>
 8000f3a:	4681      	mov	r9, r0
 8000f3c:	e77c      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f3e:	3802      	subs	r0, #2
 8000f40:	442c      	add	r4, r5
 8000f42:	e747      	b.n	8000dd4 <__udivmoddi4+0x14c>
 8000f44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f48:	442b      	add	r3, r5
 8000f4a:	e72f      	b.n	8000dac <__udivmoddi4+0x124>
 8000f4c:	4638      	mov	r0, r7
 8000f4e:	e708      	b.n	8000d62 <__udivmoddi4+0xda>
 8000f50:	4637      	mov	r7, r6
 8000f52:	e6e9      	b.n	8000d28 <__udivmoddi4+0xa0>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <dcRemoval>:

#include "filter.h"


DC_FILTER_T dcRemoval(float x, float prev_w, float alpha)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b08b      	sub	sp, #44	; 0x2c
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	ed87 0a05 	vstr	s0, [r7, #20]
 8000f62:	edc7 0a04 	vstr	s1, [r7, #16]
 8000f66:	ed87 1a03 	vstr	s2, [r7, #12]
  DC_FILTER_T filtered;
  filtered.w = x + alpha * prev_w;
 8000f6a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f76:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f7a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f7e:	edc7 7a06 	vstr	s15, [r7, #24]
  filtered.result = filtered.w - prev_w;
 8000f82:	ed97 7a06 	vldr	s14, [r7, #24]
 8000f86:	edd7 7a04 	vldr	s15, [r7, #16]
 8000f8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f8e:	edc7 7a07 	vstr	s15, [r7, #28]

  return filtered;
 8000f92:	f107 0320 	add.w	r3, r7, #32
 8000f96:	f107 0218 	add.w	r2, r7, #24
 8000f9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f9e:	e883 0003 	stmia.w	r3, {r0, r1}
 8000fa2:	6a3a      	ldr	r2, [r7, #32]
 8000fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fa6:	ee07 2a10 	vmov	s14, r2
 8000faa:	ee07 3a90 	vmov	s15, r3
}
 8000fae:	eeb0 0a47 	vmov.f32	s0, s14
 8000fb2:	eef0 0a67 	vmov.f32	s1, s15
 8000fb6:	372c      	adds	r7, #44	; 0x2c
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <lowPassButterworthFilter>:

//Low pass butterworth filter order=1 alpha1=0.1
void lowPassButterworthFilter(float x, BUTTERWORTH_FILTER_T * filterResult)
{
 8000fc0:	b5b0      	push	{r4, r5, r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	ed87 0a01 	vstr	s0, [r7, #4]
 8000fca:	6038      	str	r0, [r7, #0]
	filterResult->v[0] = filterResult->v[1];
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	685a      	ldr	r2, [r3, #4]
 8000fd0:	683b      	ldr	r3, [r7, #0]
 8000fd2:	601a      	str	r2, [r3, #0]

    //Fs = 100Hz and Fc = 10Hz
    filterResult->v[1] = (2.452372752527856026e-1 * x) + (0.50952544949442879485 * filterResult->v[0]);
 8000fd4:	6878      	ldr	r0, [r7, #4]
 8000fd6:	f7ff fac7 	bl	8000568 <__aeabi_f2d>
 8000fda:	a319      	add	r3, pc, #100	; (adr r3, 8001040 <lowPassButterworthFilter+0x80>)
 8000fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fe0:	f7ff fb1a 	bl	8000618 <__aeabi_dmul>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	460c      	mov	r4, r1
 8000fe8:	4625      	mov	r5, r4
 8000fea:	461c      	mov	r4, r3
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	f7ff fab9 	bl	8000568 <__aeabi_f2d>
 8000ff6:	a314      	add	r3, pc, #80	; (adr r3, 8001048 <lowPassButterworthFilter+0x88>)
 8000ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ffc:	f7ff fb0c 	bl	8000618 <__aeabi_dmul>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	4620      	mov	r0, r4
 8001006:	4629      	mov	r1, r5
 8001008:	f7ff f950 	bl	80002ac <__adddf3>
 800100c:	4603      	mov	r3, r0
 800100e:	460c      	mov	r4, r1
 8001010:	4618      	mov	r0, r3
 8001012:	4621      	mov	r1, r4
 8001014:	f7ff fdd0 	bl	8000bb8 <__aeabi_d2f>
 8001018:	4602      	mov	r2, r0
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	605a      	str	r2, [r3, #4]

    //Fs = 100Hz and Fc = 4Hz
    //filterResult->v[1] = (1.367287359973195227e-1 * x) + (0.72654252800536101020 * filterResult->v[0]); //Very precise butterworth filter

    filterResult->result = filterResult->v[0] + filterResult->v[1];
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	ed93 7a00 	vldr	s14, [r3]
 8001024:	683b      	ldr	r3, [r7, #0]
 8001026:	edd3 7a01 	vldr	s15, [r3, #4]
 800102a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800102e:	683b      	ldr	r3, [r7, #0]
 8001030:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001034:	bf00      	nop
 8001036:	3708      	adds	r7, #8
 8001038:	46bd      	mov	sp, r7
 800103a:	bdb0      	pop	{r4, r5, r7, pc}
 800103c:	f3af 8000 	nop.w
 8001040:	5e7c4548 	.word	0x5e7c4548
 8001044:	3fcf63ef 	.word	0x3fcf63ef
 8001048:	50c1dd5c 	.word	0x50c1dd5c
 800104c:	3fe04e08 	.word	0x3fe04e08

08001050 <meanDiff>:

float meanDiff(float M, MEAN_DIFF_FILTER_T* filterValues)
{
 8001050:	b480      	push	{r7}
 8001052:	b085      	sub	sp, #20
 8001054:	af00      	add	r7, sp, #0
 8001056:	ed87 0a01 	vstr	s0, [r7, #4]
 800105a:	6038      	str	r0, [r7, #0]
  float avg = 0;
 800105c:	f04f 0300 	mov.w	r3, #0
 8001060:	60fb      	str	r3, [r7, #12]

  filterValues->sum -= filterValues->values[filterValues->index];
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800106e:	683a      	ldr	r2, [r7, #0]
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	4413      	add	r3, r2
 8001074:	edd3 7a00 	vldr	s15, [r3]
 8001078:	ee77 7a67 	vsub.f32	s15, s14, s15
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
  filterValues->values[filterValues->index] = M;
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001088:	683a      	ldr	r2, [r7, #0]
 800108a:	009b      	lsls	r3, r3, #2
 800108c:	4413      	add	r3, r2
 800108e:	687a      	ldr	r2, [r7, #4]
 8001090:	601a      	str	r2, [r3, #0]
  filterValues->sum += filterValues->values[filterValues->index];
 8001092:	683b      	ldr	r3, [r7, #0]
 8001094:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	009b      	lsls	r3, r3, #2
 80010a2:	4413      	add	r3, r2
 80010a4:	edd3 7a00 	vldr	s15, [r3]
 80010a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

  filterValues->index++;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80010b8:	3301      	adds	r3, #1
 80010ba:	b2da      	uxtb	r2, r3
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  filterValues->index = filterValues->index % MEAN_FILTER_SIZE;
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
 80010c8:	4b19      	ldr	r3, [pc, #100]	; (8001130 <meanDiff+0xe0>)
 80010ca:	fba3 1302 	umull	r1, r3, r3, r2
 80010ce:	08d9      	lsrs	r1, r3, #3
 80010d0:	460b      	mov	r3, r1
 80010d2:	011b      	lsls	r3, r3, #4
 80010d4:	1a5b      	subs	r3, r3, r1
 80010d6:	1ad3      	subs	r3, r2, r3
 80010d8:	b2da      	uxtb	r2, r3
 80010da:	683b      	ldr	r3, [r7, #0]
 80010dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if(filterValues->count < MEAN_FILTER_SIZE)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80010e6:	2b0e      	cmp	r3, #14
 80010e8:	d807      	bhi.n	80010fa <meanDiff+0xaa>
    filterValues->count++;
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80010f0:	3301      	adds	r3, #1
 80010f2:	b2da      	uxtb	r2, r3
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44

  avg = filterValues->sum / filterValues->count;
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	edd3 6a10 	vldr	s13, [r3, #64]	; 0x40
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800110e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001112:	edc7 7a03 	vstr	s15, [r7, #12]
  return avg - M;
 8001116:	ed97 7a03 	vldr	s14, [r7, #12]
 800111a:	edd7 7a01 	vldr	s15, [r7, #4]
 800111e:	ee77 7a67 	vsub.f32	s15, s14, s15
}
 8001122:	eeb0 0a67 	vmov.f32	s0, s15
 8001126:	3714      	adds	r7, #20
 8001128:	46bd      	mov	sp, r7
 800112a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112e:	4770      	bx	lr
 8001130:	88888889 	.word	0x88888889

08001134 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001134:	b5b0      	push	{r4, r5, r7, lr}
 8001136:	b08e      	sub	sp, #56	; 0x38
 8001138:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800113a:	f001 faaf 	bl	800269c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800113e:	f000 f85b 	bl	80011f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001142:	f000 f985 	bl	8001450 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001146:	f000 f901 	bl	800134c <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800114a:	f000 f953 	bl	80013f4 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 800114e:	f000 f8bd 	bl	80012cc <MX_I2C1_Init>
  MX_USART6_UART_Init();
 8001152:	f000 f925 	bl	80013a0 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  I2C_Init();
 8001156:	f000 fa99 	bl	800168c <I2C_Init>
  uartInit();
 800115a:	f001 f9ef 	bl	800253c <uartInit>
  FIFO_LED_DATA fifoLedData;
  long currentMillis = 0;
 800115e:	2300      	movs	r3, #0
 8001160:	633b      	str	r3, [r7, #48]	; 0x30
  long lastMillis = 0;
 8001162:	2300      	movs	r3, #0
 8001164:	637b      	str	r3, [r7, #52]	; 0x34
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  pulseOximeter_resetRegisters();
 8001166:	f000 fb67 	bl	8001838 <pulseOximeter_resetRegisters>

  // Setup up MAX30102 FIFO registers
  pulseOximeter_initFifo();
 800116a:	f000 fc49 	bl	8001a00 <pulseOximeter_initFifo>

  // Set sampling rate to 100MSPS and
  // pulse width to 411us
  // See DataSheet for available
  // sampling rate/pulse width combinations
  pulseOximeter_setSampleRate(_100SPS);
 800116e:	2001      	movs	r0, #1
 8001170:	f000 fbbc 	bl	80018ec <pulseOximeter_setSampleRate>
  pulseOximeter_setPulseWidth(_411_US);
 8001174:	2003      	movs	r0, #3
 8001176:	f000 fbe7 	bl	8001948 <pulseOximeter_setPulseWidth>

  // Set Red/IR Led current
  // 0 - 51mA maximum
  pulseOximeter_setLedCurrent(RED_LED, 50);
 800117a:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 80011f0 <main+0xbc>
 800117e:	2001      	movs	r0, #1
 8001180:	f000 fb80 	bl	8001884 <pulseOximeter_setLedCurrent>
  pulseOximeter_setLedCurrent(IR_LED, 5);
 8001184:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8001188:	2002      	movs	r0, #2
 800118a:	f000 fb7b 	bl	8001884 <pulseOximeter_setLedCurrent>

  // Set FIFO registers to zero
  pulseOximeter_resetFifo();
 800118e:	f000 fc27 	bl	80019e0 <pulseOximeter_resetFifo>
  // Set the Measurement Mode
  // Measurement Modes:
  // HEART_RATE - only Red Led active
  // SPO2 - Both IR & Red Led active
  // MULTI_LED - Both led's active (timing can be configured; see datasheet)
  pulseOximeter_setMeasurementMode(SPO2);
 8001192:	2001      	movs	r0, #1
 8001194:	f000 fb08 	bl	80017a8 <pulseOximeter_setMeasurementMode>

  currentMillis = millis();
 8001198:	f001 f9b2 	bl	8002500 <millis>
 800119c:	4603      	mov	r3, r0
 800119e:	633b      	str	r3, [r7, #48]	; 0x30

  while (1)
  {
	  // Read FIFO LED Data
	  fifoLedData = pulseOximeter_readFifo();
 80011a0:	f000 fc36 	bl	8001a10 <pulseOximeter_readFifo>
 80011a4:	4603      	mov	r3, r0
 80011a6:	62fb      	str	r3, [r7, #44]	; 0x2c

	  // Get BPM/SpO2 readings
	  pulseOximeter = pulseOximeter_update(fifoLedData);
 80011a8:	4c12      	ldr	r4, [pc, #72]	; (80011f4 <main+0xc0>)
 80011aa:	463b      	mov	r3, r7
 80011ac:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80011ae:	4618      	mov	r0, r3
 80011b0:	f000 fcc4 	bl	8001b3c <pulseOximeter_update>
 80011b4:	4625      	mov	r5, r4
 80011b6:	463c      	mov	r4, r7
 80011b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80011be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80011c0:	e894 0003 	ldmia.w	r4, {r0, r1}
 80011c4:	e885 0003 	stmia.w	r5, {r0, r1}

	  // Display the data over the built in USB
	  // If available; check board specs
	  // use terminal program and set BAUD = 115200
	  currentMillis = millis();
 80011c8:	f001 f99a 	bl	8002500 <millis>
 80011cc:	4603      	mov	r3, r0
 80011ce:	633b      	str	r3, [r7, #48]	; 0x30
	  if( currentMillis - lastMillis > 1000 )
 80011d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80011d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011da:	dd03      	ble.n	80011e4 <main+0xb0>
	  {
		  pulseOximeter_displayData();
 80011dc:	f000 ffa2 	bl	8002124 <pulseOximeter_displayData>
		  lastMillis = currentMillis;
 80011e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80011e2:	637b      	str	r3, [r7, #52]	; 0x34
	  }

	  pulseOximeter_resetFifo();
 80011e4:	f000 fbfc 	bl	80019e0 <pulseOximeter_resetFifo>

	  // Small delay
	  HAL_Delay(10);
 80011e8:	200a      	movs	r0, #10
 80011ea:	f001 fac9 	bl	8002780 <HAL_Delay>
	  fifoLedData = pulseOximeter_readFifo();
 80011ee:	e7d7      	b.n	80011a0 <main+0x6c>
 80011f0:	42480000 	.word	0x42480000
 80011f4:	20000094 	.word	0x20000094

080011f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	b094      	sub	sp, #80	; 0x50
 80011fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011fe:	f107 0320 	add.w	r3, r7, #32
 8001202:	2230      	movs	r2, #48	; 0x30
 8001204:	2100      	movs	r1, #0
 8001206:	4618      	mov	r0, r3
 8001208:	f004 fae6 	bl	80057d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800120c:	f107 030c 	add.w	r3, r7, #12
 8001210:	2200      	movs	r2, #0
 8001212:	601a      	str	r2, [r3, #0]
 8001214:	605a      	str	r2, [r3, #4]
 8001216:	609a      	str	r2, [r3, #8]
 8001218:	60da      	str	r2, [r3, #12]
 800121a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800121c:	2300      	movs	r3, #0
 800121e:	60bb      	str	r3, [r7, #8]
 8001220:	4b28      	ldr	r3, [pc, #160]	; (80012c4 <SystemClock_Config+0xcc>)
 8001222:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001224:	4a27      	ldr	r2, [pc, #156]	; (80012c4 <SystemClock_Config+0xcc>)
 8001226:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800122a:	6413      	str	r3, [r2, #64]	; 0x40
 800122c:	4b25      	ldr	r3, [pc, #148]	; (80012c4 <SystemClock_Config+0xcc>)
 800122e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001230:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001234:	60bb      	str	r3, [r7, #8]
 8001236:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001238:	2300      	movs	r3, #0
 800123a:	607b      	str	r3, [r7, #4]
 800123c:	4b22      	ldr	r3, [pc, #136]	; (80012c8 <SystemClock_Config+0xd0>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a21      	ldr	r2, [pc, #132]	; (80012c8 <SystemClock_Config+0xd0>)
 8001242:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001246:	6013      	str	r3, [r2, #0]
 8001248:	4b1f      	ldr	r3, [pc, #124]	; (80012c8 <SystemClock_Config+0xd0>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001250:	607b      	str	r3, [r7, #4]
 8001252:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001254:	2301      	movs	r3, #1
 8001256:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001258:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800125c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800125e:	2302      	movs	r3, #2
 8001260:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001262:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001266:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001268:	2304      	movs	r3, #4
 800126a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800126c:	23a8      	movs	r3, #168	; 0xa8
 800126e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001270:	2302      	movs	r3, #2
 8001272:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001274:	2307      	movs	r3, #7
 8001276:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001278:	f107 0320 	add.w	r3, r7, #32
 800127c:	4618      	mov	r0, r3
 800127e:	f002 febd 	bl	8003ffc <HAL_RCC_OscConfig>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001288:	f000 f9fc 	bl	8001684 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800128c:	230f      	movs	r3, #15
 800128e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001290:	2302      	movs	r3, #2
 8001292:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001294:	2300      	movs	r3, #0
 8001296:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001298:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800129c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800129e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012a2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80012a4:	f107 030c 	add.w	r3, r7, #12
 80012a8:	2105      	movs	r1, #5
 80012aa:	4618      	mov	r0, r3
 80012ac:	f003 f916 	bl	80044dc <HAL_RCC_ClockConfig>
 80012b0:	4603      	mov	r3, r0
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80012b6:	f000 f9e5 	bl	8001684 <Error_Handler>
  }
}
 80012ba:	bf00      	nop
 80012bc:	3750      	adds	r7, #80	; 0x50
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40007000 	.word	0x40007000

080012cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80012d0:	4b1b      	ldr	r3, [pc, #108]	; (8001340 <MX_I2C1_Init+0x74>)
 80012d2:	4a1c      	ldr	r2, [pc, #112]	; (8001344 <MX_I2C1_Init+0x78>)
 80012d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80012d6:	4b1a      	ldr	r3, [pc, #104]	; (8001340 <MX_I2C1_Init+0x74>)
 80012d8:	4a1b      	ldr	r2, [pc, #108]	; (8001348 <MX_I2C1_Init+0x7c>)
 80012da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012dc:	4b18      	ldr	r3, [pc, #96]	; (8001340 <MX_I2C1_Init+0x74>)
 80012de:	2200      	movs	r2, #0
 80012e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80012e2:	4b17      	ldr	r3, [pc, #92]	; (8001340 <MX_I2C1_Init+0x74>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012e8:	4b15      	ldr	r3, [pc, #84]	; (8001340 <MX_I2C1_Init+0x74>)
 80012ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012f0:	4b13      	ldr	r3, [pc, #76]	; (8001340 <MX_I2C1_Init+0x74>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80012f6:	4b12      	ldr	r3, [pc, #72]	; (8001340 <MX_I2C1_Init+0x74>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012fc:	4b10      	ldr	r3, [pc, #64]	; (8001340 <MX_I2C1_Init+0x74>)
 80012fe:	2200      	movs	r2, #0
 8001300:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001302:	4b0f      	ldr	r3, [pc, #60]	; (8001340 <MX_I2C1_Init+0x74>)
 8001304:	2200      	movs	r2, #0
 8001306:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001308:	480d      	ldr	r0, [pc, #52]	; (8001340 <MX_I2C1_Init+0x74>)
 800130a:	f001 fd55 	bl	8002db8 <HAL_I2C_Init>
 800130e:	4603      	mov	r3, r0
 8001310:	2b00      	cmp	r3, #0
 8001312:	d001      	beq.n	8001318 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001314:	f000 f9b6 	bl	8001684 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001318:	2100      	movs	r1, #0
 800131a:	4809      	ldr	r0, [pc, #36]	; (8001340 <MX_I2C1_Init+0x74>)
 800131c:	f002 fcd5 	bl	8003cca <HAL_I2CEx_ConfigAnalogFilter>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001326:	f000 f9ad 	bl	8001684 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800132a:	2100      	movs	r1, #0
 800132c:	4804      	ldr	r0, [pc, #16]	; (8001340 <MX_I2C1_Init+0x74>)
 800132e:	f002 fd08 	bl	8003d42 <HAL_I2CEx_ConfigDigitalFilter>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001338:	f000 f9a4 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800133c:	bf00      	nop
 800133e:	bd80      	pop	{r7, pc}
 8001340:	200001d0 	.word	0x200001d0
 8001344:	40005400 	.word	0x40005400
 8001348:	000186a0 	.word	0x000186a0

0800134c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001350:	4b11      	ldr	r3, [pc, #68]	; (8001398 <MX_USART3_UART_Init+0x4c>)
 8001352:	4a12      	ldr	r2, [pc, #72]	; (800139c <MX_USART3_UART_Init+0x50>)
 8001354:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <MX_USART3_UART_Init+0x4c>)
 8001358:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800135c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800135e:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <MX_USART3_UART_Init+0x4c>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <MX_USART3_UART_Init+0x4c>)
 8001366:	2200      	movs	r2, #0
 8001368:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800136a:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <MX_USART3_UART_Init+0x4c>)
 800136c:	2200      	movs	r2, #0
 800136e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001370:	4b09      	ldr	r3, [pc, #36]	; (8001398 <MX_USART3_UART_Init+0x4c>)
 8001372:	220c      	movs	r2, #12
 8001374:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001376:	4b08      	ldr	r3, [pc, #32]	; (8001398 <MX_USART3_UART_Init+0x4c>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800137c:	4b06      	ldr	r3, [pc, #24]	; (8001398 <MX_USART3_UART_Init+0x4c>)
 800137e:	2200      	movs	r2, #0
 8001380:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001382:	4805      	ldr	r0, [pc, #20]	; (8001398 <MX_USART3_UART_Init+0x4c>)
 8001384:	f003 fa9c 	bl	80048c0 <HAL_UART_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800138e:	f000 f979 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000190 	.word	0x20000190
 800139c:	40004800 	.word	0x40004800

080013a0 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 80013a4:	4b11      	ldr	r3, [pc, #68]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013a6:	4a12      	ldr	r2, [pc, #72]	; (80013f0 <MX_USART6_UART_Init+0x50>)
 80013a8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 80013aa:	4b10      	ldr	r3, [pc, #64]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013ac:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80013b0:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 80013b2:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80013b8:	4b0c      	ldr	r3, [pc, #48]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80013be:	4b0b      	ldr	r3, [pc, #44]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80013c4:	4b09      	ldr	r3, [pc, #36]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013c6:	220c      	movs	r2, #12
 80013c8:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80013ca:	4b08      	ldr	r3, [pc, #32]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80013d0:	4b06      	ldr	r3, [pc, #24]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80013d6:	4805      	ldr	r0, [pc, #20]	; (80013ec <MX_USART6_UART_Init+0x4c>)
 80013d8:	f003 fa72 	bl	80048c0 <HAL_UART_Init>
 80013dc:	4603      	mov	r3, r0
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d001      	beq.n	80013e6 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80013e2:	f000 f94f 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80013e6:	bf00      	nop
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	2000062c 	.word	0x2000062c
 80013f0:	40011400 	.word	0x40011400

080013f4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80013f8:	4b14      	ldr	r3, [pc, #80]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013fa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80013fe:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001400:	4b12      	ldr	r3, [pc, #72]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001402:	2204      	movs	r2, #4
 8001404:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001406:	4b11      	ldr	r3, [pc, #68]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001408:	2202      	movs	r2, #2
 800140a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800140c:	4b0f      	ldr	r3, [pc, #60]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001414:	2202      	movs	r2, #2
 8001416:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001418:	4b0c      	ldr	r3, [pc, #48]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800141a:	2201      	movs	r2, #1
 800141c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800141e:	4b0b      	ldr	r3, [pc, #44]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001420:	2200      	movs	r2, #0
 8001422:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001424:	4b09      	ldr	r3, [pc, #36]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001426:	2200      	movs	r2, #0
 8001428:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800142a:	4b08      	ldr	r3, [pc, #32]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 800142c:	2201      	movs	r2, #1
 800142e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001430:	4b06      	ldr	r3, [pc, #24]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001432:	2200      	movs	r2, #0
 8001434:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001436:	4805      	ldr	r0, [pc, #20]	; (800144c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001438:	f002 fcc2 	bl	8003dc0 <HAL_PCD_Init>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d001      	beq.n	8001446 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001442:	f000 f91f 	bl	8001684 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	20000224 	.word	0x20000224

08001450 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b08c      	sub	sp, #48	; 0x30
 8001454:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001456:	f107 031c 	add.w	r3, r7, #28
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	605a      	str	r2, [r3, #4]
 8001460:	609a      	str	r2, [r3, #8]
 8001462:	60da      	str	r2, [r3, #12]
 8001464:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001466:	2300      	movs	r3, #0
 8001468:	61bb      	str	r3, [r7, #24]
 800146a:	4b7e      	ldr	r3, [pc, #504]	; (8001664 <MX_GPIO_Init+0x214>)
 800146c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800146e:	4a7d      	ldr	r2, [pc, #500]	; (8001664 <MX_GPIO_Init+0x214>)
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	6313      	str	r3, [r2, #48]	; 0x30
 8001476:	4b7b      	ldr	r3, [pc, #492]	; (8001664 <MX_GPIO_Init+0x214>)
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	f003 0304 	and.w	r3, r3, #4
 800147e:	61bb      	str	r3, [r7, #24]
 8001480:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
 8001486:	4b77      	ldr	r3, [pc, #476]	; (8001664 <MX_GPIO_Init+0x214>)
 8001488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148a:	4a76      	ldr	r2, [pc, #472]	; (8001664 <MX_GPIO_Init+0x214>)
 800148c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001490:	6313      	str	r3, [r2, #48]	; 0x30
 8001492:	4b74      	ldr	r3, [pc, #464]	; (8001664 <MX_GPIO_Init+0x214>)
 8001494:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001496:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800149a:	617b      	str	r3, [r7, #20]
 800149c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800149e:	2300      	movs	r3, #0
 80014a0:	613b      	str	r3, [r7, #16]
 80014a2:	4b70      	ldr	r3, [pc, #448]	; (8001664 <MX_GPIO_Init+0x214>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	4a6f      	ldr	r2, [pc, #444]	; (8001664 <MX_GPIO_Init+0x214>)
 80014a8:	f043 0301 	orr.w	r3, r3, #1
 80014ac:	6313      	str	r3, [r2, #48]	; 0x30
 80014ae:	4b6d      	ldr	r3, [pc, #436]	; (8001664 <MX_GPIO_Init+0x214>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b2:	f003 0301 	and.w	r3, r3, #1
 80014b6:	613b      	str	r3, [r7, #16]
 80014b8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ba:	2300      	movs	r3, #0
 80014bc:	60fb      	str	r3, [r7, #12]
 80014be:	4b69      	ldr	r3, [pc, #420]	; (8001664 <MX_GPIO_Init+0x214>)
 80014c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c2:	4a68      	ldr	r2, [pc, #416]	; (8001664 <MX_GPIO_Init+0x214>)
 80014c4:	f043 0302 	orr.w	r3, r3, #2
 80014c8:	6313      	str	r3, [r2, #48]	; 0x30
 80014ca:	4b66      	ldr	r3, [pc, #408]	; (8001664 <MX_GPIO_Init+0x214>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014d6:	2300      	movs	r3, #0
 80014d8:	60bb      	str	r3, [r7, #8]
 80014da:	4b62      	ldr	r3, [pc, #392]	; (8001664 <MX_GPIO_Init+0x214>)
 80014dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014de:	4a61      	ldr	r2, [pc, #388]	; (8001664 <MX_GPIO_Init+0x214>)
 80014e0:	f043 0320 	orr.w	r3, r3, #32
 80014e4:	6313      	str	r3, [r2, #48]	; 0x30
 80014e6:	4b5f      	ldr	r3, [pc, #380]	; (8001664 <MX_GPIO_Init+0x214>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ea:	f003 0320 	and.w	r3, r3, #32
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	607b      	str	r3, [r7, #4]
 80014f6:	4b5b      	ldr	r3, [pc, #364]	; (8001664 <MX_GPIO_Init+0x214>)
 80014f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fa:	4a5a      	ldr	r2, [pc, #360]	; (8001664 <MX_GPIO_Init+0x214>)
 80014fc:	f043 0308 	orr.w	r3, r3, #8
 8001500:	6313      	str	r3, [r2, #48]	; 0x30
 8001502:	4b58      	ldr	r3, [pc, #352]	; (8001664 <MX_GPIO_Init+0x214>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001506:	f003 0308 	and.w	r3, r3, #8
 800150a:	607b      	str	r3, [r7, #4]
 800150c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800150e:	2300      	movs	r3, #0
 8001510:	603b      	str	r3, [r7, #0]
 8001512:	4b54      	ldr	r3, [pc, #336]	; (8001664 <MX_GPIO_Init+0x214>)
 8001514:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001516:	4a53      	ldr	r2, [pc, #332]	; (8001664 <MX_GPIO_Init+0x214>)
 8001518:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800151c:	6313      	str	r3, [r2, #48]	; 0x30
 800151e:	4b51      	ldr	r3, [pc, #324]	; (8001664 <MX_GPIO_Init+0x214>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001526:	603b      	str	r3, [r7, #0]
 8001528:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800152a:	2200      	movs	r2, #0
 800152c:	f244 0181 	movw	r1, #16513	; 0x4081
 8001530:	484d      	ldr	r0, [pc, #308]	; (8001668 <MX_GPIO_Init+0x218>)
 8001532:	f001 fc03 	bl	8002d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001536:	2200      	movs	r2, #0
 8001538:	2140      	movs	r1, #64	; 0x40
 800153a:	484c      	ldr	r0, [pc, #304]	; (800166c <MX_GPIO_Init+0x21c>)
 800153c:	f001 fbfe 	bl	8002d3c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8001540:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001544:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001546:	4b4a      	ldr	r3, [pc, #296]	; (8001670 <MX_GPIO_Init+0x220>)
 8001548:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154a:	2300      	movs	r3, #0
 800154c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800154e:	f107 031c 	add.w	r3, r7, #28
 8001552:	4619      	mov	r1, r3
 8001554:	4847      	ldr	r0, [pc, #284]	; (8001674 <MX_GPIO_Init+0x224>)
 8001556:	f001 fa47 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800155a:	2332      	movs	r3, #50	; 0x32
 800155c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800155e:	2302      	movs	r3, #2
 8001560:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001562:	2300      	movs	r3, #0
 8001564:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001566:	2303      	movs	r3, #3
 8001568:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800156a:	230b      	movs	r3, #11
 800156c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800156e:	f107 031c 	add.w	r3, r7, #28
 8001572:	4619      	mov	r1, r3
 8001574:	483f      	ldr	r0, [pc, #252]	; (8001674 <MX_GPIO_Init+0x224>)
 8001576:	f001 fa37 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800157a:	2386      	movs	r3, #134	; 0x86
 800157c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157e:	2302      	movs	r3, #2
 8001580:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001582:	2300      	movs	r3, #0
 8001584:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001586:	2303      	movs	r3, #3
 8001588:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800158a:	230b      	movs	r3, #11
 800158c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800158e:	f107 031c 	add.w	r3, r7, #28
 8001592:	4619      	mov	r1, r3
 8001594:	4838      	ldr	r0, [pc, #224]	; (8001678 <MX_GPIO_Init+0x228>)
 8001596:	f001 fa27 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800159a:	f244 0381 	movw	r3, #16513	; 0x4081
 800159e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a0:	2301      	movs	r3, #1
 80015a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a8:	2300      	movs	r3, #0
 80015aa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015ac:	f107 031c 	add.w	r3, r7, #28
 80015b0:	4619      	mov	r1, r3
 80015b2:	482d      	ldr	r0, [pc, #180]	; (8001668 <MX_GPIO_Init+0x218>)
 80015b4:	f001 fa18 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Pulse_Oximiter_Int_Pin */
  GPIO_InitStruct.Pin = Pulse_Oximiter_Int_Pin;
 80015b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015be:	4b2f      	ldr	r3, [pc, #188]	; (800167c <MX_GPIO_Init+0x22c>)
 80015c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015c2:	2301      	movs	r3, #1
 80015c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Pulse_Oximiter_Int_GPIO_Port, &GPIO_InitStruct);
 80015c6:	f107 031c 	add.w	r3, r7, #28
 80015ca:	4619      	mov	r1, r3
 80015cc:	482c      	ldr	r0, [pc, #176]	; (8001680 <MX_GPIO_Init+0x230>)
 80015ce:	f001 fa0b 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80015d2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d8:	2302      	movs	r3, #2
 80015da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015dc:	2300      	movs	r3, #0
 80015de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015e0:	2303      	movs	r3, #3
 80015e2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80015e4:	230b      	movs	r3, #11
 80015e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80015e8:	f107 031c 	add.w	r3, r7, #28
 80015ec:	4619      	mov	r1, r3
 80015ee:	481e      	ldr	r0, [pc, #120]	; (8001668 <MX_GPIO_Init+0x218>)
 80015f0:	f001 f9fa 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80015f4:	2340      	movs	r3, #64	; 0x40
 80015f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015f8:	2301      	movs	r3, #1
 80015fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fc:	2300      	movs	r3, #0
 80015fe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001600:	2300      	movs	r3, #0
 8001602:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001604:	f107 031c 	add.w	r3, r7, #28
 8001608:	4619      	mov	r1, r3
 800160a:	4818      	ldr	r0, [pc, #96]	; (800166c <MX_GPIO_Init+0x21c>)
 800160c:	f001 f9ec 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001610:	2380      	movs	r3, #128	; 0x80
 8001612:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001614:	2300      	movs	r3, #0
 8001616:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001618:	2300      	movs	r3, #0
 800161a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800161c:	f107 031c 	add.w	r3, r7, #28
 8001620:	4619      	mov	r1, r3
 8001622:	4812      	ldr	r0, [pc, #72]	; (800166c <MX_GPIO_Init+0x21c>)
 8001624:	f001 f9e0 	bl	80029e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001628:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800162c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800162e:	2302      	movs	r3, #2
 8001630:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001632:	2300      	movs	r3, #0
 8001634:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001636:	2303      	movs	r3, #3
 8001638:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800163a:	230b      	movs	r3, #11
 800163c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800163e:	f107 031c 	add.w	r3, r7, #28
 8001642:	4619      	mov	r1, r3
 8001644:	4809      	ldr	r0, [pc, #36]	; (800166c <MX_GPIO_Init+0x21c>)
 8001646:	f001 f9cf 	bl	80029e8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800164a:	2200      	movs	r2, #0
 800164c:	2100      	movs	r1, #0
 800164e:	2028      	movs	r0, #40	; 0x28
 8001650:	f001 f993 	bl	800297a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001654:	2028      	movs	r0, #40	; 0x28
 8001656:	f001 f9ac 	bl	80029b2 <HAL_NVIC_EnableIRQ>

}
 800165a:	bf00      	nop
 800165c:	3730      	adds	r7, #48	; 0x30
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop
 8001664:	40023800 	.word	0x40023800
 8001668:	40020400 	.word	0x40020400
 800166c:	40021800 	.word	0x40021800
 8001670:	10110000 	.word	0x10110000
 8001674:	40020800 	.word	0x40020800
 8001678:	40020000 	.word	0x40020000
 800167c:	10210000 	.word	0x10210000
 8001680:	40021400 	.word	0x40021400

08001684 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001684:	b480      	push	{r7}
 8001686:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001688:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800168a:	e7fe      	b.n	800168a <Error_Handler+0x6>

0800168c <I2C_Init>:
* @brief I2C1 Initialization Function
* @param None
* @retval None
*/
void I2C_Init(void)
{
 800168c:	b580      	push	{r7, lr}
 800168e:	af00      	add	r7, sp, #0
	hi2c1.Instance = I2C1;
 8001690:	4b12      	ldr	r3, [pc, #72]	; (80016dc <I2C_Init+0x50>)
 8001692:	4a13      	ldr	r2, [pc, #76]	; (80016e0 <I2C_Init+0x54>)
 8001694:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001696:	4b11      	ldr	r3, [pc, #68]	; (80016dc <I2C_Init+0x50>)
 8001698:	4a12      	ldr	r2, [pc, #72]	; (80016e4 <I2C_Init+0x58>)
 800169a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800169c:	4b0f      	ldr	r3, [pc, #60]	; (80016dc <I2C_Init+0x50>)
 800169e:	2200      	movs	r2, #0
 80016a0:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80016a2:	4b0e      	ldr	r3, [pc, #56]	; (80016dc <I2C_Init+0x50>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016a8:	4b0c      	ldr	r3, [pc, #48]	; (80016dc <I2C_Init+0x50>)
 80016aa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016ae:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016b0:	4b0a      	ldr	r3, [pc, #40]	; (80016dc <I2C_Init+0x50>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80016b6:	4b09      	ldr	r3, [pc, #36]	; (80016dc <I2C_Init+0x50>)
 80016b8:	2200      	movs	r2, #0
 80016ba:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016bc:	4b07      	ldr	r3, [pc, #28]	; (80016dc <I2C_Init+0x50>)
 80016be:	2200      	movs	r2, #0
 80016c0:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016c2:	4b06      	ldr	r3, [pc, #24]	; (80016dc <I2C_Init+0x50>)
 80016c4:	2200      	movs	r2, #0
 80016c6:	621a      	str	r2, [r3, #32]

	// Call the HAL error handler on error
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016c8:	4804      	ldr	r0, [pc, #16]	; (80016dc <I2C_Init+0x50>)
 80016ca:	f001 fb75 	bl	8002db8 <HAL_I2C_Init>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <I2C_Init+0x4c>
	{
		errorHandler();
 80016d4:	f000 ff10 	bl	80024f8 <errorHandler>
	}
}
 80016d8:	bf00      	nop
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200001d0 	.word	0x200001d0
 80016e0:	40005400 	.word	0x40005400
 80016e4:	000186a0 	.word	0x000186a0

080016e8 <pulseOximeter_readRegister>:

int8_t pulseOximeter_readRegister(uint8_t reg, uint8_t* value)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b086      	sub	sp, #24
 80016ec:	af02      	add	r7, sp, #8
 80016ee:	4603      	mov	r3, r0
 80016f0:	6039      	str	r1, [r7, #0]
 80016f2:	71fb      	strb	r3, [r7, #7]
	HAL_StatusTypeDef retStatus;
	uint8_t buf[2];

	buf[0] = reg;
 80016f4:	79fb      	ldrb	r3, [r7, #7]
 80016f6:	733b      	strb	r3, [r7, #12]
	buf[1] = 0x03;
 80016f8:	2303      	movs	r3, #3
 80016fa:	737b      	strb	r3, [r7, #13]

	uint8_t address = (I2C_SLAVE_ID | I2C_WRITE);
 80016fc:	23ae      	movs	r3, #174	; 0xae
 80016fe:	73fb      	strb	r3, [r7, #15]

	retStatus = HAL_I2C_Master_Transmit(&hi2c1, address, buf, 1, HAL_MAX_DELAY);
 8001700:	7bfb      	ldrb	r3, [r7, #15]
 8001702:	b299      	uxth	r1, r3
 8001704:	f107 020c 	add.w	r2, r7, #12
 8001708:	f04f 33ff 	mov.w	r3, #4294967295
 800170c:	9300      	str	r3, [sp, #0]
 800170e:	2301      	movs	r3, #1
 8001710:	4813      	ldr	r0, [pc, #76]	; (8001760 <pulseOximeter_readRegister+0x78>)
 8001712:	f001 fc89 	bl	8003028 <HAL_I2C_Master_Transmit>
 8001716:	4603      	mov	r3, r0
 8001718:	73bb      	strb	r3, [r7, #14]
	if( retStatus != HAL_OK ){
 800171a:	7bbb      	ldrb	r3, [r7, #14]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d002      	beq.n	8001726 <pulseOximeter_readRegister+0x3e>
		return -1;
 8001720:	f04f 33ff 	mov.w	r3, #4294967295
 8001724:	e018      	b.n	8001758 <pulseOximeter_readRegister+0x70>
	}

	address = (I2C_SLAVE_ID | I2C_READ);
 8001726:	23af      	movs	r3, #175	; 0xaf
 8001728:	73fb      	strb	r3, [r7, #15]
	retStatus = HAL_I2C_Master_Receive(&hi2c1, address, buf, 1, HAL_MAX_DELAY);
 800172a:	7bfb      	ldrb	r3, [r7, #15]
 800172c:	b299      	uxth	r1, r3
 800172e:	f107 020c 	add.w	r2, r7, #12
 8001732:	f04f 33ff 	mov.w	r3, #4294967295
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	2301      	movs	r3, #1
 800173a:	4809      	ldr	r0, [pc, #36]	; (8001760 <pulseOximeter_readRegister+0x78>)
 800173c:	f001 fd72 	bl	8003224 <HAL_I2C_Master_Receive>
 8001740:	4603      	mov	r3, r0
 8001742:	73bb      	strb	r3, [r7, #14]
	if( retStatus != HAL_OK ){
 8001744:	7bbb      	ldrb	r3, [r7, #14]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d002      	beq.n	8001750 <pulseOximeter_readRegister+0x68>
		return -1;
 800174a:	f04f 33ff 	mov.w	r3, #4294967295
 800174e:	e003      	b.n	8001758 <pulseOximeter_readRegister+0x70>
	}

	*value = buf[0];
 8001750:	7b3a      	ldrb	r2, [r7, #12]
 8001752:	683b      	ldr	r3, [r7, #0]
 8001754:	701a      	strb	r2, [r3, #0]

	return 0;
 8001756:	2300      	movs	r3, #0
}
 8001758:	4618      	mov	r0, r3
 800175a:	3710      	adds	r7, #16
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	200001d0 	.word	0x200001d0

08001764 <pulseOximeter_writeRegister>:

HAL_StatusTypeDef pulseOximeter_writeRegister(uint8_t reg, uint8_t value)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af02      	add	r7, sp, #8
 800176a:	4603      	mov	r3, r0
 800176c:	460a      	mov	r2, r1
 800176e:	71fb      	strb	r3, [r7, #7]
 8001770:	4613      	mov	r3, r2
 8001772:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef retStatus;
	uint8_t buf[2];
	buf[0] = reg;
 8001774:	79fb      	ldrb	r3, [r7, #7]
 8001776:	733b      	strb	r3, [r7, #12]
	buf[1] = value;
 8001778:	79bb      	ldrb	r3, [r7, #6]
 800177a:	737b      	strb	r3, [r7, #13]

	uint8_t address = (I2C_SLAVE_ID | I2C_WRITE);
 800177c:	23ae      	movs	r3, #174	; 0xae
 800177e:	73fb      	strb	r3, [r7, #15]
	retStatus = HAL_I2C_Master_Transmit(&hi2c1, address, buf, 2, HAL_MAX_DELAY);
 8001780:	7bfb      	ldrb	r3, [r7, #15]
 8001782:	b299      	uxth	r1, r3
 8001784:	f107 020c 	add.w	r2, r7, #12
 8001788:	f04f 33ff 	mov.w	r3, #4294967295
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	2302      	movs	r3, #2
 8001790:	4804      	ldr	r0, [pc, #16]	; (80017a4 <pulseOximeter_writeRegister+0x40>)
 8001792:	f001 fc49 	bl	8003028 <HAL_I2C_Master_Transmit>
 8001796:	4603      	mov	r3, r0
 8001798:	73bb      	strb	r3, [r7, #14]

	return retStatus;
 800179a:	7bbb      	ldrb	r3, [r7, #14]
}
 800179c:	4618      	mov	r0, r3
 800179e:	3710      	adds	r7, #16
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	200001d0 	.word	0x200001d0

080017a8 <pulseOximeter_setMeasurementMode>:


void pulseOximeter_setMeasurementMode(MEASUREMENT_MODE mode)
{
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b084      	sub	sp, #16
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	4603      	mov	r3, r0
 80017b0:	71fb      	strb	r3, [r7, #7]
	int8_t readStatus = 0;
 80017b2:	2300      	movs	r3, #0
 80017b4:	73fb      	strb	r3, [r7, #15]
	uint8_t readResult;

	readStatus = pulseOximeter_readRegister(MODE_CONFIG, &readResult);
 80017b6:	f107 030e 	add.w	r3, r7, #14
 80017ba:	4619      	mov	r1, r3
 80017bc:	2009      	movs	r0, #9
 80017be:	f7ff ff93 	bl	80016e8 <pulseOximeter_readRegister>
 80017c2:	4603      	mov	r3, r0
 80017c4:	73fb      	strb	r3, [r7, #15]
	if( readStatus == -1){
 80017c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017ce:	d02a      	beq.n	8001826 <pulseOximeter_setMeasurementMode+0x7e>
		return;
	}

	readResult &= ~(0x7 << 0);
 80017d0:	7bbb      	ldrb	r3, [r7, #14]
 80017d2:	f023 0307 	bic.w	r3, r3, #7
 80017d6:	b2db      	uxtb	r3, r3
 80017d8:	73bb      	strb	r3, [r7, #14]

	switch(mode){
 80017da:	79fb      	ldrb	r3, [r7, #7]
 80017dc:	2b01      	cmp	r3, #1
 80017de:	d00a      	beq.n	80017f6 <pulseOximeter_setMeasurementMode+0x4e>
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d00e      	beq.n	8001802 <pulseOximeter_setMeasurementMode+0x5a>
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d000      	beq.n	80017ea <pulseOximeter_setMeasurementMode+0x42>
	case HEART_RATE:	readResult = readResult | (0x02 << 0); break;
	case SPO2:	readResult = readResult | (0x03 << 0); break;
	case MULTI_LED:	readResult = readResult | (0x07 << 0); break;
	default: return; break;
 80017e8:	e020      	b.n	800182c <pulseOximeter_setMeasurementMode+0x84>
	case HEART_RATE:	readResult = readResult | (0x02 << 0); break;
 80017ea:	7bbb      	ldrb	r3, [r7, #14]
 80017ec:	f043 0302 	orr.w	r3, r3, #2
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	73bb      	strb	r3, [r7, #14]
 80017f4:	e00b      	b.n	800180e <pulseOximeter_setMeasurementMode+0x66>
	case SPO2:	readResult = readResult | (0x03 << 0); break;
 80017f6:	7bbb      	ldrb	r3, [r7, #14]
 80017f8:	f043 0303 	orr.w	r3, r3, #3
 80017fc:	b2db      	uxtb	r3, r3
 80017fe:	73bb      	strb	r3, [r7, #14]
 8001800:	e005      	b.n	800180e <pulseOximeter_setMeasurementMode+0x66>
	case MULTI_LED:	readResult = readResult | (0x07 << 0); break;
 8001802:	7bbb      	ldrb	r3, [r7, #14]
 8001804:	f043 0307 	orr.w	r3, r3, #7
 8001808:	b2db      	uxtb	r3, r3
 800180a:	73bb      	strb	r3, [r7, #14]
 800180c:	bf00      	nop
	}

	if( pulseOximeter_writeRegister(MODE_CONFIG, readResult) != HAL_OK){
 800180e:	7bbb      	ldrb	r3, [r7, #14]
 8001810:	4619      	mov	r1, r3
 8001812:	2009      	movs	r0, #9
 8001814:	f7ff ffa6 	bl	8001764 <pulseOximeter_writeRegister>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d105      	bne.n	800182a <pulseOximeter_setMeasurementMode+0x82>
		return;
	}
	else{
		measurementMode = mode;
 800181e:	4a05      	ldr	r2, [pc, #20]	; (8001834 <pulseOximeter_setMeasurementMode+0x8c>)
 8001820:	79fb      	ldrb	r3, [r7, #7]
 8001822:	7013      	strb	r3, [r2, #0]
 8001824:	e002      	b.n	800182c <pulseOximeter_setMeasurementMode+0x84>
		return;
 8001826:	bf00      	nop
 8001828:	e000      	b.n	800182c <pulseOximeter_setMeasurementMode+0x84>
		return;
 800182a:	bf00      	nop
	}
}
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000000 	.word	0x20000000

08001838 <pulseOximeter_resetRegisters>:
		default: return NORMAL; break;
	}
}

void pulseOximeter_resetRegisters(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
	int8_t readStatus;
	uint8_t readResult;


	readStatus = pulseOximeter_readRegister(MODE_CONFIG, &readResult);
 800183e:	1dbb      	adds	r3, r7, #6
 8001840:	4619      	mov	r1, r3
 8001842:	2009      	movs	r0, #9
 8001844:	f7ff ff50 	bl	80016e8 <pulseOximeter_readRegister>
 8001848:	4603      	mov	r3, r0
 800184a:	71fb      	strb	r3, [r7, #7]
	if( readStatus == -1){
 800184c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001854:	d011      	beq.n	800187a <pulseOximeter_resetRegisters+0x42>
		return;
	}

	readResult &= ~(0x01 << 6);
 8001856:	79bb      	ldrb	r3, [r7, #6]
 8001858:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800185c:	b2db      	uxtb	r3, r3
 800185e:	71bb      	strb	r3, [r7, #6]
	readResult = readResult | (0x01 << 6);
 8001860:	79bb      	ldrb	r3, [r7, #6]
 8001862:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001866:	b2db      	uxtb	r3, r3
 8001868:	71bb      	strb	r3, [r7, #6]
	if( pulseOximeter_writeRegister(MODE_CONFIG, readResult) != HAL_OK){
 800186a:	79bb      	ldrb	r3, [r7, #6]
 800186c:	4619      	mov	r1, r3
 800186e:	2009      	movs	r0, #9
 8001870:	f7ff ff78 	bl	8001764 <pulseOximeter_writeRegister>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	e000      	b.n	800187c <pulseOximeter_resetRegisters+0x44>
		return;
 800187a:	bf00      	nop
		return;
	}
}
 800187c:	3708      	adds	r7, #8
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
	...

08001884 <pulseOximeter_setLedCurrent>:

void pulseOximeter_setLedCurrent(uint8_t led, float currentLevel)
{
 8001884:	b590      	push	{r4, r7, lr}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	ed87 0a00 	vstr	s0, [r7]
 8001890:	71fb      	strb	r3, [r7, #7]
	uint8_t value = 0;
 8001892:	2300      	movs	r3, #0
 8001894:	73bb      	strb	r3, [r7, #14]
	uint8_t ledRegister = 0;
 8001896:	2300      	movs	r3, #0
 8001898:	73fb      	strb	r3, [r7, #15]

	switch(led){
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	2b01      	cmp	r3, #1
 800189e:	d002      	beq.n	80018a6 <pulseOximeter_setLedCurrent+0x22>
 80018a0:	2b02      	cmp	r3, #2
 80018a2:	d003      	beq.n	80018ac <pulseOximeter_setLedCurrent+0x28>
 80018a4:	e005      	b.n	80018b2 <pulseOximeter_setLedCurrent+0x2e>
	case RED_LED: ledRegister = LED_PULSE_AMP_1; break;
 80018a6:	230c      	movs	r3, #12
 80018a8:	73fb      	strb	r3, [r7, #15]
 80018aa:	e002      	b.n	80018b2 <pulseOximeter_setLedCurrent+0x2e>
	case IR_LED:	ledRegister = LED_PULSE_AMP_2; break;
 80018ac:	230d      	movs	r3, #13
 80018ae:	73fb      	strb	r3, [r7, #15]
 80018b0:	bf00      	nop
	}

	// slope derived from MAX30102 DataSheet
	value = (uint8_t)(5.0 * currentLevel);
 80018b2:	6838      	ldr	r0, [r7, #0]
 80018b4:	f7fe fe58 	bl	8000568 <__aeabi_f2d>
 80018b8:	f04f 0200 	mov.w	r2, #0
 80018bc:	4b0a      	ldr	r3, [pc, #40]	; (80018e8 <pulseOximeter_setLedCurrent+0x64>)
 80018be:	f7fe feab 	bl	8000618 <__aeabi_dmul>
 80018c2:	4603      	mov	r3, r0
 80018c4:	460c      	mov	r4, r1
 80018c6:	4618      	mov	r0, r3
 80018c8:	4621      	mov	r1, r4
 80018ca:	f7ff f955 	bl	8000b78 <__aeabi_d2uiz>
 80018ce:	4603      	mov	r3, r0
 80018d0:	73bb      	strb	r3, [r7, #14]

	if( pulseOximeter_writeRegister(ledRegister, value) != HAL_OK){
 80018d2:	7bba      	ldrb	r2, [r7, #14]
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
 80018d6:	4611      	mov	r1, r2
 80018d8:	4618      	mov	r0, r3
 80018da:	f7ff ff43 	bl	8001764 <pulseOximeter_writeRegister>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
		return;
	}
	else{

	}
}
 80018e2:	3714      	adds	r7, #20
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd90      	pop	{r4, r7, pc}
 80018e8:	40140000 	.word	0x40140000

080018ec <pulseOximeter_setSampleRate>:

	return currentLevel;
}

void pulseOximeter_setSampleRate(uint8_t sampleRate)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b084      	sub	sp, #16
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	71fb      	strb	r3, [r7, #7]
	int8_t readStatus = 0;
 80018f6:	2300      	movs	r3, #0
 80018f8:	73fb      	strb	r3, [r7, #15]
	uint8_t readResult;

	readStatus = pulseOximeter_readRegister(SPO2_CONFIG, &readResult);
 80018fa:	f107 030e 	add.w	r3, r7, #14
 80018fe:	4619      	mov	r1, r3
 8001900:	200a      	movs	r0, #10
 8001902:	f7ff fef1 	bl	80016e8 <pulseOximeter_readRegister>
 8001906:	4603      	mov	r3, r0
 8001908:	73fb      	strb	r3, [r7, #15]
	if( readStatus == -1){
 800190a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001912:	d015      	beq.n	8001940 <pulseOximeter_setSampleRate+0x54>
		return;
	}

	readResult &= ~(0x1C << 0);
 8001914:	7bbb      	ldrb	r3, [r7, #14]
 8001916:	f023 031c 	bic.w	r3, r3, #28
 800191a:	b2db      	uxtb	r3, r3
 800191c:	73bb      	strb	r3, [r7, #14]

	readResult = readResult | (sampleRate << 2);
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	b25a      	sxtb	r2, r3
 8001924:	7bbb      	ldrb	r3, [r7, #14]
 8001926:	b25b      	sxtb	r3, r3
 8001928:	4313      	orrs	r3, r2
 800192a:	b25b      	sxtb	r3, r3
 800192c:	b2db      	uxtb	r3, r3
 800192e:	73bb      	strb	r3, [r7, #14]

	if( pulseOximeter_writeRegister(SPO2_CONFIG, readResult) != HAL_OK){
 8001930:	7bbb      	ldrb	r3, [r7, #14]
 8001932:	4619      	mov	r1, r3
 8001934:	200a      	movs	r0, #10
 8001936:	f7ff ff15 	bl	8001764 <pulseOximeter_writeRegister>
 800193a:	4603      	mov	r3, r0
 800193c:	2b00      	cmp	r3, #0
 800193e:	e000      	b.n	8001942 <pulseOximeter_setSampleRate+0x56>
		return;
 8001940:	bf00      	nop
		return;
	}
	else{

	}
}
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <pulseOximeter_setPulseWidth>:

	return (SAMPLE_RATE)result;
}

void pulseOximeter_setPulseWidth(uint8_t pulseWidth)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af00      	add	r7, sp, #0
 800194e:	4603      	mov	r3, r0
 8001950:	71fb      	strb	r3, [r7, #7]
	int8_t readStatus = 0;
 8001952:	2300      	movs	r3, #0
 8001954:	73fb      	strb	r3, [r7, #15]
	uint8_t readResult;

	readStatus = pulseOximeter_readRegister(SPO2_CONFIG, &readResult);
 8001956:	f107 030e 	add.w	r3, r7, #14
 800195a:	4619      	mov	r1, r3
 800195c:	200a      	movs	r0, #10
 800195e:	f7ff fec3 	bl	80016e8 <pulseOximeter_readRegister>
 8001962:	4603      	mov	r3, r0
 8001964:	73fb      	strb	r3, [r7, #15]
	if( readStatus == -1){
 8001966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800196a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800196e:	d032      	beq.n	80019d6 <pulseOximeter_setPulseWidth+0x8e>
		return;
	}

	readResult &= ~(0x03 << 0);
 8001970:	7bbb      	ldrb	r3, [r7, #14]
 8001972:	f023 0303 	bic.w	r3, r3, #3
 8001976:	b2db      	uxtb	r3, r3
 8001978:	73bb      	strb	r3, [r7, #14]

	switch(pulseWidth)
 800197a:	79fb      	ldrb	r3, [r7, #7]
 800197c:	2b04      	cmp	r3, #4
 800197e:	d822      	bhi.n	80019c6 <pulseOximeter_setPulseWidth+0x7e>
 8001980:	a201      	add	r2, pc, #4	; (adr r2, 8001988 <pulseOximeter_setPulseWidth+0x40>)
 8001982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001986:	bf00      	nop
 8001988:	0800199d 	.word	0x0800199d
 800198c:	080019a3 	.word	0x080019a3
 8001990:	080019af 	.word	0x080019af
 8001994:	080019bb 	.word	0x080019bb
 8001998:	080019c7 	.word	0x080019c7
	{
	case _69_US: readResult = readResult | 0; break;
 800199c:	7bbb      	ldrb	r3, [r7, #14]
 800199e:	73bb      	strb	r3, [r7, #14]
 80019a0:	e011      	b.n	80019c6 <pulseOximeter_setPulseWidth+0x7e>
	case _118_US: readResult = readResult | (0x01 << 0); break;
 80019a2:	7bbb      	ldrb	r3, [r7, #14]
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	b2db      	uxtb	r3, r3
 80019aa:	73bb      	strb	r3, [r7, #14]
 80019ac:	e00b      	b.n	80019c6 <pulseOximeter_setPulseWidth+0x7e>
	case _215_US: readResult = readResult | (0x02 << 0); break;
 80019ae:	7bbb      	ldrb	r3, [r7, #14]
 80019b0:	f043 0302 	orr.w	r3, r3, #2
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	73bb      	strb	r3, [r7, #14]
 80019b8:	e005      	b.n	80019c6 <pulseOximeter_setPulseWidth+0x7e>
	case _411_US: readResult = readResult | (0x03 << 0); break;
 80019ba:	7bbb      	ldrb	r3, [r7, #14]
 80019bc:	f043 0303 	orr.w	r3, r3, #3
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	73bb      	strb	r3, [r7, #14]
 80019c4:	bf00      	nop
	case _PULSE_WIDTH_FAIL: break;
	}

	if( pulseOximeter_writeRegister(SPO2_CONFIG, readResult) != HAL_OK){
 80019c6:	7bbb      	ldrb	r3, [r7, #14]
 80019c8:	4619      	mov	r1, r3
 80019ca:	200a      	movs	r0, #10
 80019cc:	f7ff feca 	bl	8001764 <pulseOximeter_writeRegister>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	e000      	b.n	80019d8 <pulseOximeter_setPulseWidth+0x90>
		return;
 80019d6:	bf00      	nop
		return;
	}
	else{

	}
}
 80019d8:	3710      	adds	r7, #16
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop

080019e0 <pulseOximeter_resetFifo>:
		return (PULSE_WIDTH)result;
}

// Write zero to all FIFO registers
void pulseOximeter_resetFifo(void)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
	pulseOximeter_writeRegister(FIFO_WRITE_PTR, 0);
 80019e4:	2100      	movs	r1, #0
 80019e6:	2004      	movs	r0, #4
 80019e8:	f7ff febc 	bl	8001764 <pulseOximeter_writeRegister>
	pulseOximeter_writeRegister(FIFO_READ_POINTER, 0);
 80019ec:	2100      	movs	r1, #0
 80019ee:	2006      	movs	r0, #6
 80019f0:	f7ff feb8 	bl	8001764 <pulseOximeter_writeRegister>
	pulseOximeter_writeRegister(FIFO_OVF_COUNTER, 0);
 80019f4:	2100      	movs	r1, #0
 80019f6:	2005      	movs	r0, #5
 80019f8:	f7ff feb4 	bl	8001764 <pulseOximeter_writeRegister>
}
 80019fc:	bf00      	nop
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <pulseOximeter_initFifo>:

//
void pulseOximeter_initFifo(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	af00      	add	r7, sp, #0

	pulseOximeter_writeRegister(FIFO_CONFIG, 0x0F);
 8001a04:	210f      	movs	r1, #15
 8001a06:	2008      	movs	r0, #8
 8001a08:	f7ff feac 	bl	8001764 <pulseOximeter_writeRegister>
	//pulseOximiter_writeRegister(INT_ENABLE_1, 0x00);
}
 8001a0c:	bf00      	nop
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <pulseOximeter_readFifo>:

FIFO_LED_DATA pulseOximeter_readFifo(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b088      	sub	sp, #32
 8001a14:	af02      	add	r7, sp, #8
	uint8_t address;uint8_t buf[12];
	uint8_t numBytes = 6;
 8001a16:	2306      	movs	r3, #6
 8001a18:	75fb      	strb	r3, [r7, #23]

	buf[0] = FIFO_DATA;
 8001a1a:	2307      	movs	r3, #7
 8001a1c:	713b      	strb	r3, [r7, #4]

	address = (I2C_SLAVE_ID | I2C_WRITE);
 8001a1e:	23ae      	movs	r3, #174	; 0xae
 8001a20:	75bb      	strb	r3, [r7, #22]

	HAL_I2C_Master_Transmit(&hi2c1, address, buf, 1, HAL_MAX_DELAY);
 8001a22:	7dbb      	ldrb	r3, [r7, #22]
 8001a24:	b299      	uxth	r1, r3
 8001a26:	1d3a      	adds	r2, r7, #4
 8001a28:	f04f 33ff 	mov.w	r3, #4294967295
 8001a2c:	9300      	str	r3, [sp, #0]
 8001a2e:	2301      	movs	r3, #1
 8001a30:	481c      	ldr	r0, [pc, #112]	; (8001aa4 <pulseOximeter_readFifo+0x94>)
 8001a32:	f001 faf9 	bl	8003028 <HAL_I2C_Master_Transmit>

	address = (I2C_SLAVE_ID | I2C_READ);
 8001a36:	23af      	movs	r3, #175	; 0xaf
 8001a38:	75bb      	strb	r3, [r7, #22]
	HAL_I2C_Master_Receive(&hi2c1, address, buf, numBytes, HAL_MAX_DELAY);
 8001a3a:	7dbb      	ldrb	r3, [r7, #22]
 8001a3c:	b299      	uxth	r1, r3
 8001a3e:	7dfb      	ldrb	r3, [r7, #23]
 8001a40:	b298      	uxth	r0, r3
 8001a42:	1d3a      	adds	r2, r7, #4
 8001a44:	f04f 33ff 	mov.w	r3, #4294967295
 8001a48:	9300      	str	r3, [sp, #0]
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	4815      	ldr	r0, [pc, #84]	; (8001aa4 <pulseOximeter_readFifo+0x94>)
 8001a4e:	f001 fbe9 	bl	8003224 <HAL_I2C_Master_Receive>

	fifoData.irLedRaw = 0;
 8001a52:	4b15      	ldr	r3, [pc, #84]	; (8001aa8 <pulseOximeter_readFifo+0x98>)
 8001a54:	2200      	movs	r2, #0
 8001a56:	805a      	strh	r2, [r3, #2]
	fifoData.redLedRaw = 0;
 8001a58:	4b13      	ldr	r3, [pc, #76]	; (8001aa8 <pulseOximeter_readFifo+0x98>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	801a      	strh	r2, [r3, #0]

	fifoData.irLedRaw = (buf[4] << 8) | (buf[5] << 0);
 8001a5e:	7a3b      	ldrb	r3, [r7, #8]
 8001a60:	021b      	lsls	r3, r3, #8
 8001a62:	b21a      	sxth	r2, r3
 8001a64:	7a7b      	ldrb	r3, [r7, #9]
 8001a66:	b21b      	sxth	r3, r3
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	b21b      	sxth	r3, r3
 8001a6c:	b29a      	uxth	r2, r3
 8001a6e:	4b0e      	ldr	r3, [pc, #56]	; (8001aa8 <pulseOximeter_readFifo+0x98>)
 8001a70:	805a      	strh	r2, [r3, #2]
	fifoData.redLedRaw =(buf[1] << 8) | (buf[0] << 0);
 8001a72:	797b      	ldrb	r3, [r7, #5]
 8001a74:	021b      	lsls	r3, r3, #8
 8001a76:	b21a      	sxth	r2, r3
 8001a78:	793b      	ldrb	r3, [r7, #4]
 8001a7a:	b21b      	sxth	r3, r3
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	b21b      	sxth	r3, r3
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	4b09      	ldr	r3, [pc, #36]	; (8001aa8 <pulseOximeter_readFifo+0x98>)
 8001a84:	801a      	strh	r2, [r3, #0]

	return fifoData;
 8001a86:	4b08      	ldr	r3, [pc, #32]	; (8001aa8 <pulseOximeter_readFifo+0x98>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	613b      	str	r3, [r7, #16]
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	8a3a      	ldrh	r2, [r7, #16]
 8001a90:	f362 030f 	bfi	r3, r2, #0, #16
 8001a94:	8a7a      	ldrh	r2, [r7, #18]
 8001a96:	f362 431f 	bfi	r3, r2, #16, #16
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3718      	adds	r7, #24
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200001d0 	.word	0x200001d0
 8001aa8:	200000bc 	.word	0x200000bc

08001aac <pulseOximeter_readTemperature>:
    }
}


float pulseOximeter_readTemperature(void)
{
 8001aac:	b5b0      	push	{r4, r5, r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
	uint8_t tempDone = 1;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	71fb      	strb	r3, [r7, #7]
	int8_t tempFraction;
	uint8_t tempInteger;
	float temperature;

	// Initiate a temperature conversion
	pulseOximeter_writeRegister(DIE_TEMP_CONFIG, 1);
 8001ab6:	2101      	movs	r1, #1
 8001ab8:	2021      	movs	r0, #33	; 0x21
 8001aba:	f7ff fe53 	bl	8001764 <pulseOximeter_writeRegister>

	// Wait for conversion finish
	while( tempDone != 0 )
 8001abe:	e004      	b.n	8001aca <pulseOximeter_readTemperature+0x1e>
	{
		pulseOximeter_readRegister(DIE_TEMP_CONFIG, &tempDone);
 8001ac0:	1dfb      	adds	r3, r7, #7
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	2021      	movs	r0, #33	; 0x21
 8001ac6:	f7ff fe0f 	bl	80016e8 <pulseOximeter_readRegister>
	while( tempDone != 0 )
 8001aca:	79fb      	ldrb	r3, [r7, #7]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1f7      	bne.n	8001ac0 <pulseOximeter_readTemperature+0x14>
	}

	// Read Die temperature integer register
	pulseOximeter_readRegister(DIE_TEMP_INTEGER, &readResult);
 8001ad0:	1dbb      	adds	r3, r7, #6
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	201f      	movs	r0, #31
 8001ad6:	f7ff fe07 	bl	80016e8 <pulseOximeter_readRegister>
	tempInteger = readResult;
 8001ada:	79bb      	ldrb	r3, [r7, #6]
 8001adc:	73fb      	strb	r3, [r7, #15]

	// Read Die temperature fraction register
	pulseOximeter_readRegister(DIE_TEMP_FRACTION, &readResult);
 8001ade:	1dbb      	adds	r3, r7, #6
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	2020      	movs	r0, #32
 8001ae4:	f7ff fe00 	bl	80016e8 <pulseOximeter_readRegister>
	tempFraction = readResult;
 8001ae8:	79bb      	ldrb	r3, [r7, #6]
 8001aea:	73bb      	strb	r3, [r7, #14]

	// Conversion factor found in MAX30102 DataSheet
	temperature = tempInteger + (tempFraction*0.0625);
 8001aec:	7bfb      	ldrb	r3, [r7, #15]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f7fe fd28 	bl	8000544 <__aeabi_i2d>
 8001af4:	4604      	mov	r4, r0
 8001af6:	460d      	mov	r5, r1
 8001af8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001afc:	4618      	mov	r0, r3
 8001afe:	f7fe fd21 	bl	8000544 <__aeabi_i2d>
 8001b02:	f04f 0200 	mov.w	r2, #0
 8001b06:	4b0c      	ldr	r3, [pc, #48]	; (8001b38 <pulseOximeter_readTemperature+0x8c>)
 8001b08:	f7fe fd86 	bl	8000618 <__aeabi_dmul>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	460b      	mov	r3, r1
 8001b10:	4620      	mov	r0, r4
 8001b12:	4629      	mov	r1, r5
 8001b14:	f7fe fbca 	bl	80002ac <__adddf3>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	460c      	mov	r4, r1
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	4621      	mov	r1, r4
 8001b20:	f7ff f84a 	bl	8000bb8 <__aeabi_d2f>
 8001b24:	4603      	mov	r3, r0
 8001b26:	60bb      	str	r3, [r7, #8]

	return temperature;
 8001b28:	68bb      	ldr	r3, [r7, #8]
 8001b2a:	ee07 3a90 	vmov	s15, r3
}
 8001b2e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b32:	3710      	adds	r7, #16
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bdb0      	pop	{r4, r5, r7, pc}
 8001b38:	3fb00000 	.word	0x3fb00000

08001b3c <pulseOximeter_update>:

MAX30102 pulseOximeter_update(FIFO_LED_DATA m_fifoData)
{
 8001b3c:	b5b0      	push	{r4, r5, r7, lr}
 8001b3e:	b08e      	sub	sp, #56	; 0x38
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
	MAX30102 result = {
 8001b46:	f107 0308 	add.w	r3, r7, #8
 8001b4a:	2228      	movs	r2, #40	; 0x28
 8001b4c:	2100      	movs	r1, #0
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f003 fe42 	bl	80057d8 <memset>
 8001b54:	4b9a      	ldr	r3, [pc, #616]	; (8001dc0 <pulseOximeter_update+0x284>)
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	61fb      	str	r3, [r7, #28]
	/*float dcFilteredIR*/ 0.0,
	/*float dcFilteredRed*/ 0.0,
	/*float temperature;*/ 0.0
  };

	result.temperature = pulseOximeter_readTemperature();
 8001b5a:	f7ff ffa7 	bl	8001aac <pulseOximeter_readTemperature>
 8001b5e:	eef0 7a40 	vmov.f32	s15, s0
 8001b62:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c

	dcFilterIR = dcRemoval( (float)m_fifoData.irLedRaw, dcFilterIR.w, ALPHA );
 8001b66:	887b      	ldrh	r3, [r7, #2]
 8001b68:	ee07 3a90 	vmov	s15, r3
 8001b6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b70:	4b94      	ldr	r3, [pc, #592]	; (8001dc4 <pulseOximeter_update+0x288>)
 8001b72:	ed93 7a00 	vldr	s14, [r3]
 8001b76:	ed9f 1a94 	vldr	s2, [pc, #592]	; 8001dc8 <pulseOximeter_update+0x28c>
 8001b7a:	eef0 0a47 	vmov.f32	s1, s14
 8001b7e:	eeb0 0a67 	vmov.f32	s0, s15
 8001b82:	f7ff f9e9 	bl	8000f58 <dcRemoval>
 8001b86:	eeb0 7a40 	vmov.f32	s14, s0
 8001b8a:	eef0 7a60 	vmov.f32	s15, s1
 8001b8e:	4b8d      	ldr	r3, [pc, #564]	; (8001dc4 <pulseOximeter_update+0x288>)
 8001b90:	ed83 7a00 	vstr	s14, [r3]
 8001b94:	edc3 7a01 	vstr	s15, [r3, #4]
	dcFilterRed = dcRemoval( (float)m_fifoData.redLedRaw, dcFilterRed.w, ALPHA );
 8001b98:	883b      	ldrh	r3, [r7, #0]
 8001b9a:	ee07 3a90 	vmov	s15, r3
 8001b9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ba2:	4b8a      	ldr	r3, [pc, #552]	; (8001dcc <pulseOximeter_update+0x290>)
 8001ba4:	ed93 7a00 	vldr	s14, [r3]
 8001ba8:	ed9f 1a87 	vldr	s2, [pc, #540]	; 8001dc8 <pulseOximeter_update+0x28c>
 8001bac:	eef0 0a47 	vmov.f32	s1, s14
 8001bb0:	eeb0 0a67 	vmov.f32	s0, s15
 8001bb4:	f7ff f9d0 	bl	8000f58 <dcRemoval>
 8001bb8:	eeb0 7a40 	vmov.f32	s14, s0
 8001bbc:	eef0 7a60 	vmov.f32	s15, s1
 8001bc0:	4b82      	ldr	r3, [pc, #520]	; (8001dcc <pulseOximeter_update+0x290>)
 8001bc2:	ed83 7a00 	vstr	s14, [r3]
 8001bc6:	edc3 7a01 	vstr	s15, [r3, #4]

	float meanDiffResIR = meanDiff( dcFilterIR.result, &meanDiffIR);
 8001bca:	4b7e      	ldr	r3, [pc, #504]	; (8001dc4 <pulseOximeter_update+0x288>)
 8001bcc:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bd0:	487f      	ldr	r0, [pc, #508]	; (8001dd0 <pulseOximeter_update+0x294>)
 8001bd2:	eeb0 0a67 	vmov.f32	s0, s15
 8001bd6:	f7ff fa3b 	bl	8001050 <meanDiff>
 8001bda:	ed87 0a0d 	vstr	s0, [r7, #52]	; 0x34
	lowPassButterworthFilter( meanDiffResIR/*-dcFilterIR.result*/, &lpbFilterIR );
 8001bde:	487d      	ldr	r0, [pc, #500]	; (8001dd4 <pulseOximeter_update+0x298>)
 8001be0:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 8001be4:	f7ff f9ec 	bl	8000fc0 <lowPassButterworthFilter>

	irACValueSqSum += dcFilterIR.result * dcFilterIR.result;
 8001be8:	4b76      	ldr	r3, [pc, #472]	; (8001dc4 <pulseOximeter_update+0x288>)
 8001bea:	ed93 7a01 	vldr	s14, [r3, #4]
 8001bee:	4b75      	ldr	r3, [pc, #468]	; (8001dc4 <pulseOximeter_update+0x288>)
 8001bf0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001bf4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001bf8:	4b77      	ldr	r3, [pc, #476]	; (8001dd8 <pulseOximeter_update+0x29c>)
 8001bfa:	edd3 7a00 	vldr	s15, [r3]
 8001bfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c02:	4b75      	ldr	r3, [pc, #468]	; (8001dd8 <pulseOximeter_update+0x29c>)
 8001c04:	edc3 7a00 	vstr	s15, [r3]
	redACValueSqSum += dcFilterRed.result * dcFilterRed.result;
 8001c08:	4b70      	ldr	r3, [pc, #448]	; (8001dcc <pulseOximeter_update+0x290>)
 8001c0a:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c0e:	4b6f      	ldr	r3, [pc, #444]	; (8001dcc <pulseOximeter_update+0x290>)
 8001c10:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c14:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c18:	4b70      	ldr	r3, [pc, #448]	; (8001ddc <pulseOximeter_update+0x2a0>)
 8001c1a:	edd3 7a00 	vldr	s15, [r3]
 8001c1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c22:	4b6e      	ldr	r3, [pc, #440]	; (8001ddc <pulseOximeter_update+0x2a0>)
 8001c24:	edc3 7a00 	vstr	s15, [r3]
	samplesRecorded++;
 8001c28:	4b6d      	ldr	r3, [pc, #436]	; (8001de0 <pulseOximeter_update+0x2a4>)
 8001c2a:	881b      	ldrh	r3, [r3, #0]
 8001c2c:	3301      	adds	r3, #1
 8001c2e:	b29a      	uxth	r2, r3
 8001c30:	4b6b      	ldr	r3, [pc, #428]	; (8001de0 <pulseOximeter_update+0x2a4>)
 8001c32:	801a      	strh	r2, [r3, #0]

	if( detectPulse( lpbFilterIR.result ) && samplesRecorded > 0 )
 8001c34:	4b67      	ldr	r3, [pc, #412]	; (8001dd4 <pulseOximeter_update+0x298>)
 8001c36:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c3a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c3e:	f000 f8db 	bl	8001df8 <detectPulse>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	f000 808a 	beq.w	8001d5e <pulseOximeter_update+0x222>
 8001c4a:	4b65      	ldr	r3, [pc, #404]	; (8001de0 <pulseOximeter_update+0x2a4>)
 8001c4c:	881b      	ldrh	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	f000 8085 	beq.w	8001d5e <pulseOximeter_update+0x222>
	{
		result.pulseDetected=true;
 8001c54:	2301      	movs	r3, #1
 8001c56:	723b      	strb	r3, [r7, #8]
		pulsesDetected++;
 8001c58:	4b62      	ldr	r3, [pc, #392]	; (8001de4 <pulseOximeter_update+0x2a8>)
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	3301      	adds	r3, #1
 8001c5e:	b29a      	uxth	r2, r3
 8001c60:	4b60      	ldr	r3, [pc, #384]	; (8001de4 <pulseOximeter_update+0x2a8>)
 8001c62:	801a      	strh	r2, [r3, #0]

		float ratioRMS = log( sqrt(redACValueSqSum/samplesRecorded) ) / log( sqrt(irACValueSqSum/samplesRecorded) );
 8001c64:	4b5d      	ldr	r3, [pc, #372]	; (8001ddc <pulseOximeter_update+0x2a0>)
 8001c66:	ed93 7a00 	vldr	s14, [r3]
 8001c6a:	4b5d      	ldr	r3, [pc, #372]	; (8001de0 <pulseOximeter_update+0x2a4>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	ee07 3a90 	vmov	s15, r3
 8001c72:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c76:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001c7a:	ee16 0a90 	vmov	r0, s13
 8001c7e:	f7fe fc73 	bl	8000568 <__aeabi_f2d>
 8001c82:	4603      	mov	r3, r0
 8001c84:	460c      	mov	r4, r1
 8001c86:	ec44 3b10 	vmov	d0, r3, r4
 8001c8a:	f004 fa33 	bl	80060f4 <sqrt>
 8001c8e:	eeb0 7a40 	vmov.f32	s14, s0
 8001c92:	eef0 7a60 	vmov.f32	s15, s1
 8001c96:	eeb0 0a47 	vmov.f32	s0, s14
 8001c9a:	eef0 0a67 	vmov.f32	s1, s15
 8001c9e:	f004 f9a9 	bl	8005ff4 <log>
 8001ca2:	ec55 4b10 	vmov	r4, r5, d0
 8001ca6:	4b4c      	ldr	r3, [pc, #304]	; (8001dd8 <pulseOximeter_update+0x29c>)
 8001ca8:	ed93 7a00 	vldr	s14, [r3]
 8001cac:	4b4c      	ldr	r3, [pc, #304]	; (8001de0 <pulseOximeter_update+0x2a4>)
 8001cae:	881b      	ldrh	r3, [r3, #0]
 8001cb0:	ee07 3a90 	vmov	s15, r3
 8001cb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001cb8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001cbc:	ee16 0a90 	vmov	r0, s13
 8001cc0:	f7fe fc52 	bl	8000568 <__aeabi_f2d>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	460b      	mov	r3, r1
 8001cc8:	ec43 2b10 	vmov	d0, r2, r3
 8001ccc:	f004 fa12 	bl	80060f4 <sqrt>
 8001cd0:	eeb0 7a40 	vmov.f32	s14, s0
 8001cd4:	eef0 7a60 	vmov.f32	s15, s1
 8001cd8:	eeb0 0a47 	vmov.f32	s0, s14
 8001cdc:	eef0 0a67 	vmov.f32	s1, s15
 8001ce0:	f004 f988 	bl	8005ff4 <log>
 8001ce4:	ec53 2b10 	vmov	r2, r3, d0
 8001ce8:	4620      	mov	r0, r4
 8001cea:	4629      	mov	r1, r5
 8001cec:	f7fe fdbe 	bl	800086c <__aeabi_ddiv>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	460c      	mov	r4, r1
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	4621      	mov	r1, r4
 8001cf8:	f7fe ff5e 	bl	8000bb8 <__aeabi_d2f>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	633b      	str	r3, [r7, #48]	; 0x30

		//This is my adjusted standard model, so it shows 0.89 as 94% saturation. It is probably far from correct, requires proper empircal calibration
		currentSpO2Value = 110.0 - 18.0 * ratioRMS;
 8001d00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8001d02:	f7fe fc31 	bl	8000568 <__aeabi_f2d>
 8001d06:	f04f 0200 	mov.w	r2, #0
 8001d0a:	4b37      	ldr	r3, [pc, #220]	; (8001de8 <pulseOximeter_update+0x2ac>)
 8001d0c:	f7fe fc84 	bl	8000618 <__aeabi_dmul>
 8001d10:	4603      	mov	r3, r0
 8001d12:	460c      	mov	r4, r1
 8001d14:	461a      	mov	r2, r3
 8001d16:	4623      	mov	r3, r4
 8001d18:	f04f 0000 	mov.w	r0, #0
 8001d1c:	4933      	ldr	r1, [pc, #204]	; (8001dec <pulseOximeter_update+0x2b0>)
 8001d1e:	f7fe fac3 	bl	80002a8 <__aeabi_dsub>
 8001d22:	4603      	mov	r3, r0
 8001d24:	460c      	mov	r4, r1
 8001d26:	4618      	mov	r0, r3
 8001d28:	4621      	mov	r1, r4
 8001d2a:	f7fe ff45 	bl	8000bb8 <__aeabi_d2f>
 8001d2e:	4602      	mov	r2, r0
 8001d30:	4b23      	ldr	r3, [pc, #140]	; (8001dc0 <pulseOximeter_update+0x284>)
 8001d32:	601a      	str	r2, [r3, #0]
		result.SpO2 = currentSpO2Value;
 8001d34:	4b22      	ldr	r3, [pc, #136]	; (8001dc0 <pulseOximeter_update+0x284>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	61fb      	str	r3, [r7, #28]

		if( pulsesDetected % RESET_SPO2_EVERY_N_PULSES == 0)
 8001d3a:	4b2a      	ldr	r3, [pc, #168]	; (8001de4 <pulseOximeter_update+0x2a8>)
 8001d3c:	881b      	ldrh	r3, [r3, #0]
 8001d3e:	f003 0303 	and.w	r3, r3, #3
 8001d42:	b29b      	uxth	r3, r3
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d10a      	bne.n	8001d5e <pulseOximeter_update+0x222>
		{
			irACValueSqSum = 0;
 8001d48:	4b23      	ldr	r3, [pc, #140]	; (8001dd8 <pulseOximeter_update+0x29c>)
 8001d4a:	f04f 0200 	mov.w	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
			redACValueSqSum = 0;
 8001d50:	4b22      	ldr	r3, [pc, #136]	; (8001ddc <pulseOximeter_update+0x2a0>)
 8001d52:	f04f 0200 	mov.w	r2, #0
 8001d56:	601a      	str	r2, [r3, #0]
			samplesRecorded = 0;
 8001d58:	4b21      	ldr	r3, [pc, #132]	; (8001de0 <pulseOximeter_update+0x2a4>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	801a      	strh	r2, [r3, #0]
		}
	}

	balanceIntesities( dcFilterRed.w, dcFilterIR.w );
 8001d5e:	4b1b      	ldr	r3, [pc, #108]	; (8001dcc <pulseOximeter_update+0x290>)
 8001d60:	edd3 7a00 	vldr	s15, [r3]
 8001d64:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <pulseOximeter_update+0x288>)
 8001d66:	ed93 7a00 	vldr	s14, [r3]
 8001d6a:	eef0 0a47 	vmov.f32	s1, s14
 8001d6e:	eeb0 0a67 	vmov.f32	s0, s15
 8001d72:	f000 f949 	bl	8002008 <balanceIntesities>


	result.heartBPM = currentBPM;
 8001d76:	4b1e      	ldr	r3, [pc, #120]	; (8001df0 <pulseOximeter_update+0x2b4>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	60fb      	str	r3, [r7, #12]
	result.irCardiogram = lpbFilterIR.result;
 8001d7c:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <pulseOximeter_update+0x298>)
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	613b      	str	r3, [r7, #16]
	result.irDcValue = dcFilterIR.w;
 8001d82:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <pulseOximeter_update+0x288>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	617b      	str	r3, [r7, #20]
	result.redDcValue = dcFilterRed.w;
 8001d88:	4b10      	ldr	r3, [pc, #64]	; (8001dcc <pulseOximeter_update+0x290>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	61bb      	str	r3, [r7, #24]
	result.lastBeatThreshold = lastBeatThreshold;
 8001d8e:	4b19      	ldr	r3, [pc, #100]	; (8001df4 <pulseOximeter_update+0x2b8>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	623b      	str	r3, [r7, #32]
	result.dcFilteredIR = dcFilterIR.result;
 8001d94:	4b0b      	ldr	r3, [pc, #44]	; (8001dc4 <pulseOximeter_update+0x288>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	627b      	str	r3, [r7, #36]	; 0x24
	result.dcFilteredRed = dcFilterRed.result;
 8001d9a:	4b0c      	ldr	r3, [pc, #48]	; (8001dcc <pulseOximeter_update+0x290>)
 8001d9c:	685b      	ldr	r3, [r3, #4]
 8001d9e:	62bb      	str	r3, [r7, #40]	; 0x28

	return result;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	461d      	mov	r5, r3
 8001da4:	f107 0408 	add.w	r4, r7, #8
 8001da8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001daa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001db0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001db4:	e885 0003 	stmia.w	r5, {r0, r1}
}
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	3738      	adds	r7, #56	; 0x38
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bdb0      	pop	{r4, r5, r7, pc}
 8001dc0:	20000164 	.word	0x20000164
 8001dc4:	200000c0 	.word	0x200000c0
 8001dc8:	3f733333 	.word	0x3f733333
 8001dcc:	200000c8 	.word	0x200000c8
 8001dd0:	200000d0 	.word	0x200000d0
 8001dd4:	20000118 	.word	0x20000118
 8001dd8:	20000158 	.word	0x20000158
 8001ddc:	2000015c 	.word	0x2000015c
 8001de0:	20000160 	.word	0x20000160
 8001de4:	20000162 	.word	0x20000162
 8001de8:	40320000 	.word	0x40320000
 8001dec:	405b8000 	.word	0x405b8000
 8001df0:	2000066c 	.word	0x2000066c
 8001df4:	20000154 	.word	0x20000154

08001df8 <detectPulse>:


bool detectPulse(float sensor_value)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b086      	sub	sp, #24
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	ed87 0a01 	vstr	s0, [r7, #4]
  static float prev_sensor_value = 0;
  static uint8_t values_went_down = 0;
  static uint32_t currentBeat = 0;
  static uint32_t lastBeat = 0;

  if(sensor_value > PULSE_MAX_THRESHOLD)
 8001e02:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e06:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8001fcc <detectPulse+0x1d4>
 8001e0a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e12:	dd14      	ble.n	8001e3e <detectPulse+0x46>
  {
    currentPulseDetectorState = PULSE_IDLE;
 8001e14:	4b6e      	ldr	r3, [pc, #440]	; (8001fd0 <detectPulse+0x1d8>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	701a      	strb	r2, [r3, #0]
    prev_sensor_value = 0;
 8001e1a:	4b6e      	ldr	r3, [pc, #440]	; (8001fd4 <detectPulse+0x1dc>)
 8001e1c:	f04f 0200 	mov.w	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
    lastBeat = 0;
 8001e22:	4b6d      	ldr	r3, [pc, #436]	; (8001fd8 <detectPulse+0x1e0>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	601a      	str	r2, [r3, #0]
    currentBeat = 0;
 8001e28:	4b6c      	ldr	r3, [pc, #432]	; (8001fdc <detectPulse+0x1e4>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
    values_went_down = 0;
 8001e2e:	4b6c      	ldr	r3, [pc, #432]	; (8001fe0 <detectPulse+0x1e8>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	701a      	strb	r2, [r3, #0]
    lastBeatThreshold = 0;
 8001e34:	4b6b      	ldr	r3, [pc, #428]	; (8001fe4 <detectPulse+0x1ec>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	601a      	str	r2, [r3, #0]
    return false;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	e0c2      	b.n	8001fc4 <detectPulse+0x1cc>
  }

  switch(currentPulseDetectorState)
 8001e3e:	4b64      	ldr	r3, [pc, #400]	; (8001fd0 <detectPulse+0x1d8>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	d016      	beq.n	8001e74 <detectPulse+0x7c>
 8001e46:	2b02      	cmp	r3, #2
 8001e48:	f000 809a 	beq.w	8001f80 <detectPulse+0x188>
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	f040 80b5 	bne.w	8001fbc <detectPulse+0x1c4>
  {
    case PULSE_IDLE:
      if(sensor_value >= PULSE_MIN_THRESHOLD) {
 8001e52:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e56:	ed9f 7a64 	vldr	s14, [pc, #400]	; 8001fe8 <detectPulse+0x1f0>
 8001e5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e62:	da00      	bge.n	8001e66 <detectPulse+0x6e>
        currentPulseDetectorState = PULSE_TRACE_UP;
        values_went_down = 0;
      }
      break;
 8001e64:	e0aa      	b.n	8001fbc <detectPulse+0x1c4>
        currentPulseDetectorState = PULSE_TRACE_UP;
 8001e66:	4b5a      	ldr	r3, [pc, #360]	; (8001fd0 <detectPulse+0x1d8>)
 8001e68:	2201      	movs	r2, #1
 8001e6a:	701a      	strb	r2, [r3, #0]
        values_went_down = 0;
 8001e6c:	4b5c      	ldr	r3, [pc, #368]	; (8001fe0 <detectPulse+0x1e8>)
 8001e6e:	2200      	movs	r2, #0
 8001e70:	701a      	strb	r2, [r3, #0]
      break;
 8001e72:	e0a3      	b.n	8001fbc <detectPulse+0x1c4>

    case PULSE_TRACE_UP:
      if(sensor_value > prev_sensor_value)
 8001e74:	4b57      	ldr	r3, [pc, #348]	; (8001fd4 <detectPulse+0x1dc>)
 8001e76:	edd3 7a00 	vldr	s15, [r3]
 8001e7a:	ed97 7a01 	vldr	s14, [r7, #4]
 8001e7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e86:	dd0d      	ble.n	8001ea4 <detectPulse+0xac>
      {
        currentBeat = millis();
 8001e88:	f000 fb3a 	bl	8002500 <millis>
 8001e8c:	4602      	mov	r2, r0
 8001e8e:	4b53      	ldr	r3, [pc, #332]	; (8001fdc <detectPulse+0x1e4>)
 8001e90:	601a      	str	r2, [r3, #0]
        lastBeatThreshold = sensor_value;
 8001e92:	edd7 7a01 	vldr	s15, [r7, #4]
 8001e96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e9a:	ee17 2a90 	vmov	r2, s15
 8001e9e:	4b51      	ldr	r3, [pc, #324]	; (8001fe4 <detectPulse+0x1ec>)
 8001ea0:	601a      	str	r2, [r3, #0]

        currentPulseDetectorState = PULSE_TRACE_DOWN;

        return true;
      }
      break;
 8001ea2:	e08b      	b.n	8001fbc <detectPulse+0x1c4>
    	uint32_t beatDuration = currentBeat - lastBeat;
 8001ea4:	4b4d      	ldr	r3, [pc, #308]	; (8001fdc <detectPulse+0x1e4>)
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	4b4b      	ldr	r3, [pc, #300]	; (8001fd8 <detectPulse+0x1e0>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	60fb      	str	r3, [r7, #12]
        lastBeat = currentBeat;
 8001eb0:	4b4a      	ldr	r3, [pc, #296]	; (8001fdc <detectPulse+0x1e4>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a48      	ldr	r2, [pc, #288]	; (8001fd8 <detectPulse+0x1e0>)
 8001eb6:	6013      	str	r3, [r2, #0]
        float rawBPM = 0;
 8001eb8:	f04f 0300 	mov.w	r3, #0
 8001ebc:	617b      	str	r3, [r7, #20]
        if(beatDuration > 0)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d00a      	beq.n	8001eda <detectPulse+0xe2>
          rawBPM = 60000.0 / (float)beatDuration;
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	ee07 3a90 	vmov	s15, r3
 8001eca:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001ece:	eddf 6a47 	vldr	s13, [pc, #284]	; 8001fec <detectPulse+0x1f4>
 8001ed2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ed6:	edc7 7a05 	vstr	s15, [r7, #20]
        valuesBPM[bpmIndex] = rawBPM;
 8001eda:	4b45      	ldr	r3, [pc, #276]	; (8001ff0 <detectPulse+0x1f8>)
 8001edc:	781b      	ldrb	r3, [r3, #0]
 8001ede:	4a45      	ldr	r2, [pc, #276]	; (8001ff4 <detectPulse+0x1fc>)
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	4413      	add	r3, r2
 8001ee4:	697a      	ldr	r2, [r7, #20]
 8001ee6:	601a      	str	r2, [r3, #0]
        valuesBPMSum = 0;
 8001ee8:	4b43      	ldr	r3, [pc, #268]	; (8001ff8 <detectPulse+0x200>)
 8001eea:	f04f 0200 	mov.w	r2, #0
 8001eee:	601a      	str	r2, [r3, #0]
        for(int i=0; i<PULSE_BPM_SAMPLE_SIZE; i++)
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	613b      	str	r3, [r7, #16]
 8001ef4:	e010      	b.n	8001f18 <detectPulse+0x120>
          valuesBPMSum += valuesBPM[i];
 8001ef6:	4a3f      	ldr	r2, [pc, #252]	; (8001ff4 <detectPulse+0x1fc>)
 8001ef8:	693b      	ldr	r3, [r7, #16]
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	ed93 7a00 	vldr	s14, [r3]
 8001f02:	4b3d      	ldr	r3, [pc, #244]	; (8001ff8 <detectPulse+0x200>)
 8001f04:	edd3 7a00 	vldr	s15, [r3]
 8001f08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f0c:	4b3a      	ldr	r3, [pc, #232]	; (8001ff8 <detectPulse+0x200>)
 8001f0e:	edc3 7a00 	vstr	s15, [r3]
        for(int i=0; i<PULSE_BPM_SAMPLE_SIZE; i++)
 8001f12:	693b      	ldr	r3, [r7, #16]
 8001f14:	3301      	adds	r3, #1
 8001f16:	613b      	str	r3, [r7, #16]
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	2b09      	cmp	r3, #9
 8001f1c:	ddeb      	ble.n	8001ef6 <detectPulse+0xfe>
        bpmIndex++;
 8001f1e:	4b34      	ldr	r3, [pc, #208]	; (8001ff0 <detectPulse+0x1f8>)
 8001f20:	781b      	ldrb	r3, [r3, #0]
 8001f22:	3301      	adds	r3, #1
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	4b32      	ldr	r3, [pc, #200]	; (8001ff0 <detectPulse+0x1f8>)
 8001f28:	701a      	strb	r2, [r3, #0]
        bpmIndex = bpmIndex % PULSE_BPM_SAMPLE_SIZE;
 8001f2a:	4b31      	ldr	r3, [pc, #196]	; (8001ff0 <detectPulse+0x1f8>)
 8001f2c:	781a      	ldrb	r2, [r3, #0]
 8001f2e:	4b33      	ldr	r3, [pc, #204]	; (8001ffc <detectPulse+0x204>)
 8001f30:	fba3 1302 	umull	r1, r3, r3, r2
 8001f34:	08d9      	lsrs	r1, r3, #3
 8001f36:	460b      	mov	r3, r1
 8001f38:	009b      	lsls	r3, r3, #2
 8001f3a:	440b      	add	r3, r1
 8001f3c:	005b      	lsls	r3, r3, #1
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	b2da      	uxtb	r2, r3
 8001f42:	4b2b      	ldr	r3, [pc, #172]	; (8001ff0 <detectPulse+0x1f8>)
 8001f44:	701a      	strb	r2, [r3, #0]
        if(valuesBPMCount < PULSE_BPM_SAMPLE_SIZE)
 8001f46:	4b2e      	ldr	r3, [pc, #184]	; (8002000 <detectPulse+0x208>)
 8001f48:	781b      	ldrb	r3, [r3, #0]
 8001f4a:	2b09      	cmp	r3, #9
 8001f4c:	d805      	bhi.n	8001f5a <detectPulse+0x162>
          valuesBPMCount++;
 8001f4e:	4b2c      	ldr	r3, [pc, #176]	; (8002000 <detectPulse+0x208>)
 8001f50:	781b      	ldrb	r3, [r3, #0]
 8001f52:	3301      	adds	r3, #1
 8001f54:	b2da      	uxtb	r2, r3
 8001f56:	4b2a      	ldr	r3, [pc, #168]	; (8002000 <detectPulse+0x208>)
 8001f58:	701a      	strb	r2, [r3, #0]
        currentBPM = valuesBPMSum / valuesBPMCount;
 8001f5a:	4b27      	ldr	r3, [pc, #156]	; (8001ff8 <detectPulse+0x200>)
 8001f5c:	edd3 6a00 	vldr	s13, [r3]
 8001f60:	4b27      	ldr	r3, [pc, #156]	; (8002000 <detectPulse+0x208>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	ee07 3a90 	vmov	s15, r3
 8001f68:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001f6c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f70:	4b24      	ldr	r3, [pc, #144]	; (8002004 <detectPulse+0x20c>)
 8001f72:	edc3 7a00 	vstr	s15, [r3]
        currentPulseDetectorState = PULSE_TRACE_DOWN;
 8001f76:	4b16      	ldr	r3, [pc, #88]	; (8001fd0 <detectPulse+0x1d8>)
 8001f78:	2202      	movs	r2, #2
 8001f7a:	701a      	strb	r2, [r3, #0]
        return true;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	e021      	b.n	8001fc4 <detectPulse+0x1cc>

    case PULSE_TRACE_DOWN:
      if(sensor_value < prev_sensor_value)
 8001f80:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <detectPulse+0x1dc>)
 8001f82:	edd3 7a00 	vldr	s15, [r3]
 8001f86:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f8a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f92:	d505      	bpl.n	8001fa0 <detectPulse+0x1a8>
      {
        values_went_down++;
 8001f94:	4b12      	ldr	r3, [pc, #72]	; (8001fe0 <detectPulse+0x1e8>)
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	3301      	adds	r3, #1
 8001f9a:	b2da      	uxtb	r2, r3
 8001f9c:	4b10      	ldr	r3, [pc, #64]	; (8001fe0 <detectPulse+0x1e8>)
 8001f9e:	701a      	strb	r2, [r3, #0]
      }


      if(sensor_value < PULSE_MIN_THRESHOLD)
 8001fa0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fa4:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001fe8 <detectPulse+0x1f0>
 8001fa8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fb0:	d400      	bmi.n	8001fb4 <detectPulse+0x1bc>
      {
        currentPulseDetectorState = PULSE_IDLE;
      }
      break;
 8001fb2:	e002      	b.n	8001fba <detectPulse+0x1c2>
        currentPulseDetectorState = PULSE_IDLE;
 8001fb4:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <detectPulse+0x1d8>)
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	701a      	strb	r2, [r3, #0]
      break;
 8001fba:	bf00      	nop
  }

  prev_sensor_value = sensor_value;
 8001fbc:	4a05      	ldr	r2, [pc, #20]	; (8001fd4 <detectPulse+0x1dc>)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6013      	str	r3, [r2, #0]
  return false;
 8001fc2:	2300      	movs	r3, #0
}
 8001fc4:	4618      	mov	r0, r3
 8001fc6:	3718      	adds	r7, #24
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	44fa0000 	.word	0x44fa0000
 8001fd0:	20000170 	.word	0x20000170
 8001fd4:	20000174 	.word	0x20000174
 8001fd8:	20000178 	.word	0x20000178
 8001fdc:	2000017c 	.word	0x2000017c
 8001fe0:	20000180 	.word	0x20000180
 8001fe4:	20000154 	.word	0x20000154
 8001fe8:	42c80000 	.word	0x42c80000
 8001fec:	476a6000 	.word	0x476a6000
 8001ff0:	20000151 	.word	0x20000151
 8001ff4:	20000124 	.word	0x20000124
 8001ff8:	2000014c 	.word	0x2000014c
 8001ffc:	cccccccd 	.word	0xcccccccd
 8002000:	20000150 	.word	0x20000150
 8002004:	2000066c 	.word	0x2000066c

08002008 <balanceIntesities>:

void balanceIntesities( float redLedDC, float IRLedDC )
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002012:	edc7 0a00 	vstr	s1, [r7]
	uint32_t currentTime = millis();
 8002016:	f000 fa73 	bl	8002500 <millis>
 800201a:	60f8      	str	r0, [r7, #12]
  if( currentTime - lastREDLedCurrentCheck >= RED_LED_CURRENT_ADJUSTMENT_MS)
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	ee07 3a90 	vmov	s15, r3
 8002022:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002026:	4b3a      	ldr	r3, [pc, #232]	; (8002110 <balanceIntesities+0x108>)
 8002028:	edd3 7a00 	vldr	s15, [r3]
 800202c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002030:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8002114 <balanceIntesities+0x10c>
 8002034:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800203c:	da00      	bge.n	8002040 <balanceIntesities+0x38>
      pulseOximeter_setLedCurrent(IR_LED, IrLedCurrent);
    }

    lastREDLedCurrentCheck = millis();
  }
}
 800203e:	e063      	b.n	8002108 <balanceIntesities+0x100>
	  if( IRLedDC - redLedDC > MAGIC_ACCEPTABLE_INTENSITY_DIFF && redLEDCurrent < MAX30100_LED_CURRENT_50MA)
 8002040:	ed97 7a00 	vldr	s14, [r7]
 8002044:	edd7 7a01 	vldr	s15, [r7, #4]
 8002048:	ee77 7a67 	vsub.f32	s15, s14, s15
 800204c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002118 <balanceIntesities+0x110>
 8002050:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002054:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002058:	dd20      	ble.n	800209c <balanceIntesities+0x94>
 800205a:	4b30      	ldr	r3, [pc, #192]	; (800211c <balanceIntesities+0x114>)
 800205c:	781b      	ldrb	r3, [r3, #0]
 800205e:	2b0e      	cmp	r3, #14
 8002060:	d81c      	bhi.n	800209c <balanceIntesities+0x94>
      redLEDCurrent++;
 8002062:	4b2e      	ldr	r3, [pc, #184]	; (800211c <balanceIntesities+0x114>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	3301      	adds	r3, #1
 8002068:	b2da      	uxtb	r2, r3
 800206a:	4b2c      	ldr	r3, [pc, #176]	; (800211c <balanceIntesities+0x114>)
 800206c:	701a      	strb	r2, [r3, #0]
      pulseOximeter_setLedCurrent(RED_LED, redLEDCurrent);
 800206e:	4b2b      	ldr	r3, [pc, #172]	; (800211c <balanceIntesities+0x114>)
 8002070:	781b      	ldrb	r3, [r3, #0]
 8002072:	ee07 3a90 	vmov	s15, r3
 8002076:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800207a:	eeb0 0a67 	vmov.f32	s0, s15
 800207e:	2001      	movs	r0, #1
 8002080:	f7ff fc00 	bl	8001884 <pulseOximeter_setLedCurrent>
	  pulseOximeter_setLedCurrent(IR_LED, IrLedCurrent);
 8002084:	4b26      	ldr	r3, [pc, #152]	; (8002120 <balanceIntesities+0x118>)
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	ee07 3a90 	vmov	s15, r3
 800208c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002090:	eeb0 0a67 	vmov.f32	s0, s15
 8002094:	2002      	movs	r0, #2
 8002096:	f7ff fbf5 	bl	8001884 <pulseOximeter_setLedCurrent>
 800209a:	e02c      	b.n	80020f6 <balanceIntesities+0xee>
    else if(redLedDC - IRLedDC > MAGIC_ACCEPTABLE_INTENSITY_DIFF && redLEDCurrent > 0)
 800209c:	ed97 7a01 	vldr	s14, [r7, #4]
 80020a0:	edd7 7a00 	vldr	s15, [r7]
 80020a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80020a8:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002118 <balanceIntesities+0x110>
 80020ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020b4:	dd1f      	ble.n	80020f6 <balanceIntesities+0xee>
 80020b6:	4b19      	ldr	r3, [pc, #100]	; (800211c <balanceIntesities+0x114>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d01b      	beq.n	80020f6 <balanceIntesities+0xee>
      redLEDCurrent--;pulseOximeter_setLedCurrent(RED_LED, redLEDCurrent);
 80020be:	4b17      	ldr	r3, [pc, #92]	; (800211c <balanceIntesities+0x114>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	b2da      	uxtb	r2, r3
 80020c6:	4b15      	ldr	r3, [pc, #84]	; (800211c <balanceIntesities+0x114>)
 80020c8:	701a      	strb	r2, [r3, #0]
 80020ca:	4b14      	ldr	r3, [pc, #80]	; (800211c <balanceIntesities+0x114>)
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	ee07 3a90 	vmov	s15, r3
 80020d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020d6:	eeb0 0a67 	vmov.f32	s0, s15
 80020da:	2001      	movs	r0, #1
 80020dc:	f7ff fbd2 	bl	8001884 <pulseOximeter_setLedCurrent>
      pulseOximeter_setLedCurrent(IR_LED, IrLedCurrent);
 80020e0:	4b0f      	ldr	r3, [pc, #60]	; (8002120 <balanceIntesities+0x118>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	ee07 3a90 	vmov	s15, r3
 80020e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020ec:	eeb0 0a67 	vmov.f32	s0, s15
 80020f0:	2002      	movs	r0, #2
 80020f2:	f7ff fbc7 	bl	8001884 <pulseOximeter_setLedCurrent>
    lastREDLedCurrentCheck = millis();
 80020f6:	f000 fa03 	bl	8002500 <millis>
 80020fa:	ee07 0a90 	vmov	s15, r0
 80020fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002102:	4b03      	ldr	r3, [pc, #12]	; (8002110 <balanceIntesities+0x108>)
 8002104:	edc3 7a00 	vstr	s15, [r3]
}
 8002108:	bf00      	nop
 800210a:	3710      	adds	r7, #16
 800210c:	46bd      	mov	sp, r7
 800210e:	bd80      	pop	{r7, pc}
 8002110:	2000016c 	.word	0x2000016c
 8002114:	43fa0000 	.word	0x43fa0000
 8002118:	477de800 	.word	0x477de800
 800211c:	20000168 	.word	0x20000168
 8002120:	20000670 	.word	0x20000670

08002124 <pulseOximeter_displayData>:

	uart_PrintString("\r\n");
}

void pulseOximeter_displayData(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
	uart_PrintString("MAX30102 Pulse Oximiter Data:\r\n");
 8002128:	4812      	ldr	r0, [pc, #72]	; (8002174 <pulseOximeter_displayData+0x50>)
 800212a:	f000 fa31 	bl	8002590 <uart_PrintString>

	uart_PrintString("Die Temperature: ");
 800212e:	4812      	ldr	r0, [pc, #72]	; (8002178 <pulseOximeter_displayData+0x54>)
 8002130:	f000 fa2e 	bl	8002590 <uart_PrintString>
	uart_PrintFloat(pulseOximeter.temperature);
 8002134:	4b11      	ldr	r3, [pc, #68]	; (800217c <pulseOximeter_displayData+0x58>)
 8002136:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800213a:	eeb0 0a67 	vmov.f32	s0, s15
 800213e:	f000 fa3d 	bl	80025bc <uart_PrintFloat>

	uart_PrintString("Heart Rate (BPM): ");
 8002142:	480f      	ldr	r0, [pc, #60]	; (8002180 <pulseOximeter_displayData+0x5c>)
 8002144:	f000 fa24 	bl	8002590 <uart_PrintString>
	uart_PrintFloat(pulseOximeter.heartBPM);
 8002148:	4b0c      	ldr	r3, [pc, #48]	; (800217c <pulseOximeter_displayData+0x58>)
 800214a:	edd3 7a01 	vldr	s15, [r3, #4]
 800214e:	eeb0 0a67 	vmov.f32	s0, s15
 8002152:	f000 fa33 	bl	80025bc <uart_PrintFloat>

	uart_PrintString("Oxygen Saturation SpO2 (%): ");
 8002156:	480b      	ldr	r0, [pc, #44]	; (8002184 <pulseOximeter_displayData+0x60>)
 8002158:	f000 fa1a 	bl	8002590 <uart_PrintString>
	uart_PrintFloat(pulseOximeter.SpO2);
 800215c:	4b07      	ldr	r3, [pc, #28]	; (800217c <pulseOximeter_displayData+0x58>)
 800215e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002162:	eeb0 0a67 	vmov.f32	s0, s15
 8002166:	f000 fa29 	bl	80025bc <uart_PrintFloat>
	uart_PrintString("\r\n");
 800216a:	4807      	ldr	r0, [pc, #28]	; (8002188 <pulseOximeter_displayData+0x64>)
 800216c:	f000 fa10 	bl	8002590 <uart_PrintString>
}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}
 8002174:	08006840 	.word	0x08006840
 8002178:	08006860 	.word	0x08006860
 800217c:	20000094 	.word	0x20000094
 8002180:	08006874 	.word	0x08006874
 8002184:	08006888 	.word	0x08006888
 8002188:	0800683c 	.word	0x0800683c

0800218c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800218c:	b480      	push	{r7}
 800218e:	b083      	sub	sp, #12
 8002190:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002192:	2300      	movs	r3, #0
 8002194:	607b      	str	r3, [r7, #4]
 8002196:	4b10      	ldr	r3, [pc, #64]	; (80021d8 <HAL_MspInit+0x4c>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800219a:	4a0f      	ldr	r2, [pc, #60]	; (80021d8 <HAL_MspInit+0x4c>)
 800219c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80021a0:	6453      	str	r3, [r2, #68]	; 0x44
 80021a2:	4b0d      	ldr	r3, [pc, #52]	; (80021d8 <HAL_MspInit+0x4c>)
 80021a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80021aa:	607b      	str	r3, [r7, #4]
 80021ac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80021ae:	2300      	movs	r3, #0
 80021b0:	603b      	str	r3, [r7, #0]
 80021b2:	4b09      	ldr	r3, [pc, #36]	; (80021d8 <HAL_MspInit+0x4c>)
 80021b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021b6:	4a08      	ldr	r2, [pc, #32]	; (80021d8 <HAL_MspInit+0x4c>)
 80021b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021bc:	6413      	str	r3, [r2, #64]	; 0x40
 80021be:	4b06      	ldr	r3, [pc, #24]	; (80021d8 <HAL_MspInit+0x4c>)
 80021c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021c6:	603b      	str	r3, [r7, #0]
 80021c8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ca:	bf00      	nop
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr
 80021d6:	bf00      	nop
 80021d8:	40023800 	.word	0x40023800

080021dc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b08a      	sub	sp, #40	; 0x28
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021e4:	f107 0314 	add.w	r3, r7, #20
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	4a19      	ldr	r2, [pc, #100]	; (8002260 <HAL_I2C_MspInit+0x84>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d12c      	bne.n	8002258 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	613b      	str	r3, [r7, #16]
 8002202:	4b18      	ldr	r3, [pc, #96]	; (8002264 <HAL_I2C_MspInit+0x88>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4a17      	ldr	r2, [pc, #92]	; (8002264 <HAL_I2C_MspInit+0x88>)
 8002208:	f043 0302 	orr.w	r3, r3, #2
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4b15      	ldr	r3, [pc, #84]	; (8002264 <HAL_I2C_MspInit+0x88>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0302 	and.w	r3, r3, #2
 8002216:	613b      	str	r3, [r7, #16]
 8002218:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800221a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800221e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002220:	2312      	movs	r3, #18
 8002222:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002224:	2301      	movs	r3, #1
 8002226:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002228:	2303      	movs	r3, #3
 800222a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800222c:	2304      	movs	r3, #4
 800222e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002230:	f107 0314 	add.w	r3, r7, #20
 8002234:	4619      	mov	r1, r3
 8002236:	480c      	ldr	r0, [pc, #48]	; (8002268 <HAL_I2C_MspInit+0x8c>)
 8002238:	f000 fbd6 	bl	80029e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800223c:	2300      	movs	r3, #0
 800223e:	60fb      	str	r3, [r7, #12]
 8002240:	4b08      	ldr	r3, [pc, #32]	; (8002264 <HAL_I2C_MspInit+0x88>)
 8002242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002244:	4a07      	ldr	r2, [pc, #28]	; (8002264 <HAL_I2C_MspInit+0x88>)
 8002246:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800224a:	6413      	str	r3, [r2, #64]	; 0x40
 800224c:	4b05      	ldr	r3, [pc, #20]	; (8002264 <HAL_I2C_MspInit+0x88>)
 800224e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002250:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002258:	bf00      	nop
 800225a:	3728      	adds	r7, #40	; 0x28
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	40005400 	.word	0x40005400
 8002264:	40023800 	.word	0x40023800
 8002268:	40020400 	.word	0x40020400

0800226c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	b08c      	sub	sp, #48	; 0x30
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002274:	f107 031c 	add.w	r3, r7, #28
 8002278:	2200      	movs	r2, #0
 800227a:	601a      	str	r2, [r3, #0]
 800227c:	605a      	str	r2, [r3, #4]
 800227e:	609a      	str	r2, [r3, #8]
 8002280:	60da      	str	r2, [r3, #12]
 8002282:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	4a33      	ldr	r2, [pc, #204]	; (8002358 <HAL_UART_MspInit+0xec>)
 800228a:	4293      	cmp	r3, r2
 800228c:	d12d      	bne.n	80022ea <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800228e:	2300      	movs	r3, #0
 8002290:	61bb      	str	r3, [r7, #24]
 8002292:	4b32      	ldr	r3, [pc, #200]	; (800235c <HAL_UART_MspInit+0xf0>)
 8002294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002296:	4a31      	ldr	r2, [pc, #196]	; (800235c <HAL_UART_MspInit+0xf0>)
 8002298:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800229c:	6413      	str	r3, [r2, #64]	; 0x40
 800229e:	4b2f      	ldr	r3, [pc, #188]	; (800235c <HAL_UART_MspInit+0xf0>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022a2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80022a6:	61bb      	str	r3, [r7, #24]
 80022a8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80022aa:	2300      	movs	r3, #0
 80022ac:	617b      	str	r3, [r7, #20]
 80022ae:	4b2b      	ldr	r3, [pc, #172]	; (800235c <HAL_UART_MspInit+0xf0>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b2:	4a2a      	ldr	r2, [pc, #168]	; (800235c <HAL_UART_MspInit+0xf0>)
 80022b4:	f043 0308 	orr.w	r3, r3, #8
 80022b8:	6313      	str	r3, [r2, #48]	; 0x30
 80022ba:	4b28      	ldr	r3, [pc, #160]	; (800235c <HAL_UART_MspInit+0xf0>)
 80022bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022be:	f003 0308 	and.w	r3, r3, #8
 80022c2:	617b      	str	r3, [r7, #20]
 80022c4:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80022c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80022ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022cc:	2302      	movs	r3, #2
 80022ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d0:	2300      	movs	r3, #0
 80022d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022d4:	2303      	movs	r3, #3
 80022d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80022d8:	2307      	movs	r3, #7
 80022da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80022dc:	f107 031c 	add.w	r3, r7, #28
 80022e0:	4619      	mov	r1, r3
 80022e2:	481f      	ldr	r0, [pc, #124]	; (8002360 <HAL_UART_MspInit+0xf4>)
 80022e4:	f000 fb80 	bl	80029e8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80022e8:	e031      	b.n	800234e <HAL_UART_MspInit+0xe2>
  else if(huart->Instance==USART6)
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	4a1d      	ldr	r2, [pc, #116]	; (8002364 <HAL_UART_MspInit+0xf8>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d12c      	bne.n	800234e <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART6_CLK_ENABLE();
 80022f4:	2300      	movs	r3, #0
 80022f6:	613b      	str	r3, [r7, #16]
 80022f8:	4b18      	ldr	r3, [pc, #96]	; (800235c <HAL_UART_MspInit+0xf0>)
 80022fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022fc:	4a17      	ldr	r2, [pc, #92]	; (800235c <HAL_UART_MspInit+0xf0>)
 80022fe:	f043 0320 	orr.w	r3, r3, #32
 8002302:	6453      	str	r3, [r2, #68]	; 0x44
 8002304:	4b15      	ldr	r3, [pc, #84]	; (800235c <HAL_UART_MspInit+0xf0>)
 8002306:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002308:	f003 0320 	and.w	r3, r3, #32
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002310:	2300      	movs	r3, #0
 8002312:	60fb      	str	r3, [r7, #12]
 8002314:	4b11      	ldr	r3, [pc, #68]	; (800235c <HAL_UART_MspInit+0xf0>)
 8002316:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002318:	4a10      	ldr	r2, [pc, #64]	; (800235c <HAL_UART_MspInit+0xf0>)
 800231a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800231e:	6313      	str	r3, [r2, #48]	; 0x30
 8002320:	4b0e      	ldr	r3, [pc, #56]	; (800235c <HAL_UART_MspInit+0xf0>)
 8002322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002328:	60fb      	str	r3, [r7, #12]
 800232a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_14;
 800232c:	f44f 4384 	mov.w	r3, #16896	; 0x4200
 8002330:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002332:	2302      	movs	r3, #2
 8002334:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002336:	2300      	movs	r3, #0
 8002338:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233a:	2303      	movs	r3, #3
 800233c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 800233e:	2308      	movs	r3, #8
 8002340:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002342:	f107 031c 	add.w	r3, r7, #28
 8002346:	4619      	mov	r1, r3
 8002348:	4807      	ldr	r0, [pc, #28]	; (8002368 <HAL_UART_MspInit+0xfc>)
 800234a:	f000 fb4d 	bl	80029e8 <HAL_GPIO_Init>
}
 800234e:	bf00      	nop
 8002350:	3730      	adds	r7, #48	; 0x30
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	40004800 	.word	0x40004800
 800235c:	40023800 	.word	0x40023800
 8002360:	40020c00 	.word	0x40020c00
 8002364:	40011400 	.word	0x40011400
 8002368:	40021800 	.word	0x40021800

0800236c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b08a      	sub	sp, #40	; 0x28
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002374:	f107 0314 	add.w	r3, r7, #20
 8002378:	2200      	movs	r2, #0
 800237a:	601a      	str	r2, [r3, #0]
 800237c:	605a      	str	r2, [r3, #4]
 800237e:	609a      	str	r2, [r3, #8]
 8002380:	60da      	str	r2, [r3, #12]
 8002382:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800238c:	d13f      	bne.n	800240e <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800238e:	2300      	movs	r3, #0
 8002390:	613b      	str	r3, [r7, #16]
 8002392:	4b21      	ldr	r3, [pc, #132]	; (8002418 <HAL_PCD_MspInit+0xac>)
 8002394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002396:	4a20      	ldr	r2, [pc, #128]	; (8002418 <HAL_PCD_MspInit+0xac>)
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	6313      	str	r3, [r2, #48]	; 0x30
 800239e:	4b1e      	ldr	r3, [pc, #120]	; (8002418 <HAL_PCD_MspInit+0xac>)
 80023a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	613b      	str	r3, [r7, #16]
 80023a8:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80023aa:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80023ae:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023b0:	2302      	movs	r3, #2
 80023b2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b4:	2300      	movs	r3, #0
 80023b6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023b8:	2303      	movs	r3, #3
 80023ba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80023bc:	230a      	movs	r3, #10
 80023be:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023c0:	f107 0314 	add.w	r3, r7, #20
 80023c4:	4619      	mov	r1, r3
 80023c6:	4815      	ldr	r0, [pc, #84]	; (800241c <HAL_PCD_MspInit+0xb0>)
 80023c8:	f000 fb0e 	bl	80029e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80023cc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80023d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023d2:	2300      	movs	r3, #0
 80023d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80023da:	f107 0314 	add.w	r3, r7, #20
 80023de:	4619      	mov	r1, r3
 80023e0:	480e      	ldr	r0, [pc, #56]	; (800241c <HAL_PCD_MspInit+0xb0>)
 80023e2:	f000 fb01 	bl	80029e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80023e6:	4b0c      	ldr	r3, [pc, #48]	; (8002418 <HAL_PCD_MspInit+0xac>)
 80023e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80023ea:	4a0b      	ldr	r2, [pc, #44]	; (8002418 <HAL_PCD_MspInit+0xac>)
 80023ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023f0:	6353      	str	r3, [r2, #52]	; 0x34
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	4b08      	ldr	r3, [pc, #32]	; (8002418 <HAL_PCD_MspInit+0xac>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fa:	4a07      	ldr	r2, [pc, #28]	; (8002418 <HAL_PCD_MspInit+0xac>)
 80023fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002400:	6453      	str	r3, [r2, #68]	; 0x44
 8002402:	4b05      	ldr	r3, [pc, #20]	; (8002418 <HAL_PCD_MspInit+0xac>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002406:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 800240e:	bf00      	nop
 8002410:	3728      	adds	r7, #40	; 0x28
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}
 8002416:	bf00      	nop
 8002418:	40023800 	.word	0x40023800
 800241c:	40020000 	.word	0x40020000

08002420 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002424:	e7fe      	b.n	8002424 <NMI_Handler+0x4>

08002426 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002426:	b480      	push	{r7}
 8002428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800242a:	e7fe      	b.n	800242a <HardFault_Handler+0x4>

0800242c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002430:	e7fe      	b.n	8002430 <MemManage_Handler+0x4>

08002432 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002436:	e7fe      	b.n	8002436 <BusFault_Handler+0x4>

08002438 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800243c:	e7fe      	b.n	800243c <UsageFault_Handler+0x4>

0800243e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800243e:	b480      	push	{r7}
 8002440:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002442:	bf00      	nop
 8002444:	46bd      	mov	sp, r7
 8002446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244a:	4770      	bx	lr

0800244c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr

0800245a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800245a:	b480      	push	{r7}
 800245c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800245e:	bf00      	nop
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800246c:	f000 f968 	bl	8002740 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002470:	bf00      	nop
 8002472:	bd80      	pop	{r7, pc}

08002474 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8002478:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800247c:	f000 fc78 	bl	8002d70 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002480:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002484:	f000 fc74 	bl	8002d70 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002488:	bf00      	nop
 800248a:	bd80      	pop	{r7, pc}

0800248c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b086      	sub	sp, #24
 8002490:	af00      	add	r7, sp, #0
 8002492:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002494:	4a14      	ldr	r2, [pc, #80]	; (80024e8 <_sbrk+0x5c>)
 8002496:	4b15      	ldr	r3, [pc, #84]	; (80024ec <_sbrk+0x60>)
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024a0:	4b13      	ldr	r3, [pc, #76]	; (80024f0 <_sbrk+0x64>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d102      	bne.n	80024ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024a8:	4b11      	ldr	r3, [pc, #68]	; (80024f0 <_sbrk+0x64>)
 80024aa:	4a12      	ldr	r2, [pc, #72]	; (80024f4 <_sbrk+0x68>)
 80024ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024ae:	4b10      	ldr	r3, [pc, #64]	; (80024f0 <_sbrk+0x64>)
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	4413      	add	r3, r2
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d207      	bcs.n	80024cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80024bc:	f003 f962 	bl	8005784 <__errno>
 80024c0:	4602      	mov	r2, r0
 80024c2:	230c      	movs	r3, #12
 80024c4:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80024c6:	f04f 33ff 	mov.w	r3, #4294967295
 80024ca:	e009      	b.n	80024e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80024cc:	4b08      	ldr	r3, [pc, #32]	; (80024f0 <_sbrk+0x64>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80024d2:	4b07      	ldr	r3, [pc, #28]	; (80024f0 <_sbrk+0x64>)
 80024d4:	681a      	ldr	r2, [r3, #0]
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	4413      	add	r3, r2
 80024da:	4a05      	ldr	r2, [pc, #20]	; (80024f0 <_sbrk+0x64>)
 80024dc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80024de:	68fb      	ldr	r3, [r7, #12]
}
 80024e0:	4618      	mov	r0, r3
 80024e2:	3718      	adds	r7, #24
 80024e4:	46bd      	mov	sp, r7
 80024e6:	bd80      	pop	{r7, pc}
 80024e8:	20030000 	.word	0x20030000
 80024ec:	00000400 	.word	0x00000400
 80024f0:	20000184 	.word	0x20000184
 80024f4:	200006c0 	.word	0x200006c0

080024f8 <errorHandler>:
 80024f8:	b480      	push	{r7}
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	b672      	cpsid	i
 80024fe:	e7fe      	b.n	80024fe <errorHandler+0x6>

08002500 <millis>:
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
 8002504:	f000 f930 	bl	8002768 <HAL_GetTick>
 8002508:	4603      	mov	r3, r0
 800250a:	4618      	mov	r0, r3
 800250c:	bd80      	pop	{r7, pc}
	...

08002510 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002514:	4b08      	ldr	r3, [pc, #32]	; (8002538 <SystemInit+0x28>)
 8002516:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800251a:	4a07      	ldr	r2, [pc, #28]	; (8002538 <SystemInit+0x28>)
 800251c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002520:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002524:	4b04      	ldr	r3, [pc, #16]	; (8002538 <SystemInit+0x28>)
 8002526:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800252a:	609a      	str	r2, [r3, #8]
#endif
}
 800252c:	bf00      	nop
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	e000ed00 	.word	0xe000ed00

0800253c <uartInit>:
#include "stdint.h"

UART_HandleTypeDef stLinkUart;

void uartInit(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
	// Change UART instance as needed according to board configuration
	stLinkUart.Instance = USART3;
 8002540:	4b11      	ldr	r3, [pc, #68]	; (8002588 <uartInit+0x4c>)
 8002542:	4a12      	ldr	r2, [pc, #72]	; (800258c <uartInit+0x50>)
 8002544:	601a      	str	r2, [r3, #0]
	stLinkUart.Init.BaudRate = 115200;
 8002546:	4b10      	ldr	r3, [pc, #64]	; (8002588 <uartInit+0x4c>)
 8002548:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800254c:	605a      	str	r2, [r3, #4]
	stLinkUart.Init.WordLength = UART_WORDLENGTH_8B;
 800254e:	4b0e      	ldr	r3, [pc, #56]	; (8002588 <uartInit+0x4c>)
 8002550:	2200      	movs	r2, #0
 8002552:	609a      	str	r2, [r3, #8]
	stLinkUart.Init.StopBits = UART_STOPBITS_1;
 8002554:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <uartInit+0x4c>)
 8002556:	2200      	movs	r2, #0
 8002558:	60da      	str	r2, [r3, #12]
	stLinkUart.Init.Parity = UART_PARITY_NONE;
 800255a:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <uartInit+0x4c>)
 800255c:	2200      	movs	r2, #0
 800255e:	611a      	str	r2, [r3, #16]
	stLinkUart.Init.Mode = UART_MODE_TX_RX;
 8002560:	4b09      	ldr	r3, [pc, #36]	; (8002588 <uartInit+0x4c>)
 8002562:	220c      	movs	r2, #12
 8002564:	615a      	str	r2, [r3, #20]
	stLinkUart.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002566:	4b08      	ldr	r3, [pc, #32]	; (8002588 <uartInit+0x4c>)
 8002568:	2200      	movs	r2, #0
 800256a:	619a      	str	r2, [r3, #24]
	stLinkUart.Init.OverSampling = UART_OVERSAMPLING_16;
 800256c:	4b06      	ldr	r3, [pc, #24]	; (8002588 <uartInit+0x4c>)
 800256e:	2200      	movs	r2, #0
 8002570:	61da      	str	r2, [r3, #28]
    if (HAL_UART_Init(&stLinkUart) != HAL_OK)
 8002572:	4805      	ldr	r0, [pc, #20]	; (8002588 <uartInit+0x4c>)
 8002574:	f002 f9a4 	bl	80048c0 <HAL_UART_Init>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <uartInit+0x46>
    {
    	errorHandler();
 800257e:	f7ff ffbb 	bl	80024f8 <errorHandler>
    }
}
 8002582:	bf00      	nop
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	20000674 	.word	0x20000674
 800258c:	40004800 	.word	0x40004800

08002590 <uart_PrintString>:

void uart_PrintString(char * str)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b082      	sub	sp, #8
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&stLinkUart, str, strlen(str), HAL_MAX_DELAY);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f7fd fe29 	bl	80001f0 <strlen>
 800259e:	4603      	mov	r3, r0
 80025a0:	b29a      	uxth	r2, r3
 80025a2:	f04f 33ff 	mov.w	r3, #4294967295
 80025a6:	6879      	ldr	r1, [r7, #4]
 80025a8:	4803      	ldr	r0, [pc, #12]	; (80025b8 <uart_PrintString+0x28>)
 80025aa:	f002 f9d6 	bl	800495a <HAL_UART_Transmit>
}
 80025ae:	bf00      	nop
 80025b0:	3708      	adds	r7, #8
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	20000674 	.word	0x20000674

080025bc <uart_PrintFloat>:

void uart_PrintFloat(float value)
{
 80025bc:	b590      	push	{r4, r7, lr}
 80025be:	b087      	sub	sp, #28
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	ed87 0a01 	vstr	s0, [r7, #4]
	uint8_t buf[12];

	value *= 100;
 80025c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80025ca:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002638 <uart_PrintFloat+0x7c>
 80025ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025d2:	edc7 7a01 	vstr	s15, [r7, #4]
	sprintf((char*)buf, "%u.%02\r\n",
			(unsigned int)value/100,
 80025d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80025da:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025de:	ee17 2a90 	vmov	r2, s15
	sprintf((char*)buf, "%u.%02\r\n",
 80025e2:	4b16      	ldr	r3, [pc, #88]	; (800263c <uart_PrintFloat+0x80>)
 80025e4:	fba3 2302 	umull	r2, r3, r3, r2
 80025e8:	095c      	lsrs	r4, r3, #5
			(unsigned int)value % 100);
 80025ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80025ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025f2:	ee17 2a90 	vmov	r2, s15
	sprintf((char*)buf, "%u.%02\r\n",
 80025f6:	4b11      	ldr	r3, [pc, #68]	; (800263c <uart_PrintFloat+0x80>)
 80025f8:	fba3 1302 	umull	r1, r3, r3, r2
 80025fc:	095b      	lsrs	r3, r3, #5
 80025fe:	2164      	movs	r1, #100	; 0x64
 8002600:	fb01 f303 	mul.w	r3, r1, r3
 8002604:	1ad3      	subs	r3, r2, r3
 8002606:	f107 000c 	add.w	r0, r7, #12
 800260a:	4622      	mov	r2, r4
 800260c:	490c      	ldr	r1, [pc, #48]	; (8002640 <uart_PrintFloat+0x84>)
 800260e:	f003 f8eb 	bl	80057e8 <siprintf>

	HAL_UART_Transmit(&stLinkUart, buf, strlen((char*)buf), HAL_MAX_DELAY);
 8002612:	f107 030c 	add.w	r3, r7, #12
 8002616:	4618      	mov	r0, r3
 8002618:	f7fd fdea 	bl	80001f0 <strlen>
 800261c:	4603      	mov	r3, r0
 800261e:	b29a      	uxth	r2, r3
 8002620:	f107 010c 	add.w	r1, r7, #12
 8002624:	f04f 33ff 	mov.w	r3, #4294967295
 8002628:	4806      	ldr	r0, [pc, #24]	; (8002644 <uart_PrintFloat+0x88>)
 800262a:	f002 f996 	bl	800495a <HAL_UART_Transmit>
}
 800262e:	bf00      	nop
 8002630:	371c      	adds	r7, #28
 8002632:	46bd      	mov	sp, r7
 8002634:	bd90      	pop	{r4, r7, pc}
 8002636:	bf00      	nop
 8002638:	42c80000 	.word	0x42c80000
 800263c:	51eb851f 	.word	0x51eb851f
 8002640:	080068a8 	.word	0x080068a8
 8002644:	20000674 	.word	0x20000674

08002648 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002648:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002680 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800264c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800264e:	e003      	b.n	8002658 <LoopCopyDataInit>

08002650 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002650:	4b0c      	ldr	r3, [pc, #48]	; (8002684 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002652:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002654:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002656:	3104      	adds	r1, #4

08002658 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002658:	480b      	ldr	r0, [pc, #44]	; (8002688 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800265a:	4b0c      	ldr	r3, [pc, #48]	; (800268c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800265c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800265e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002660:	d3f6      	bcc.n	8002650 <CopyDataInit>
  ldr  r2, =_sbss
 8002662:	4a0b      	ldr	r2, [pc, #44]	; (8002690 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002664:	e002      	b.n	800266c <LoopFillZerobss>

08002666 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002666:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002668:	f842 3b04 	str.w	r3, [r2], #4

0800266c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800266c:	4b09      	ldr	r3, [pc, #36]	; (8002694 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800266e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002670:	d3f9      	bcc.n	8002666 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002672:	f7ff ff4d 	bl	8002510 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002676:	f003 f88b 	bl	8005790 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800267a:	f7fe fd5b 	bl	8001134 <main>
  bx  lr    
 800267e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002680:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8002684:	08006920 	.word	0x08006920
  ldr  r0, =_sdata
 8002688:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800268c:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8002690:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8002694:	200006bc 	.word	0x200006bc

08002698 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002698:	e7fe      	b.n	8002698 <ADC_IRQHandler>
	...

0800269c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026a0:	4b0e      	ldr	r3, [pc, #56]	; (80026dc <HAL_Init+0x40>)
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a0d      	ldr	r2, [pc, #52]	; (80026dc <HAL_Init+0x40>)
 80026a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026ac:	4b0b      	ldr	r3, [pc, #44]	; (80026dc <HAL_Init+0x40>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a0a      	ldr	r2, [pc, #40]	; (80026dc <HAL_Init+0x40>)
 80026b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026b8:	4b08      	ldr	r3, [pc, #32]	; (80026dc <HAL_Init+0x40>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4a07      	ldr	r2, [pc, #28]	; (80026dc <HAL_Init+0x40>)
 80026be:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c4:	2003      	movs	r0, #3
 80026c6:	f000 f94d 	bl	8002964 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ca:	2000      	movs	r0, #0
 80026cc:	f000 f808 	bl	80026e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026d0:	f7ff fd5c 	bl	800218c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026d4:	2300      	movs	r3, #0
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	40023c00 	.word	0x40023c00

080026e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b082      	sub	sp, #8
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026e8:	4b12      	ldr	r3, [pc, #72]	; (8002734 <HAL_InitTick+0x54>)
 80026ea:	681a      	ldr	r2, [r3, #0]
 80026ec:	4b12      	ldr	r3, [pc, #72]	; (8002738 <HAL_InitTick+0x58>)
 80026ee:	781b      	ldrb	r3, [r3, #0]
 80026f0:	4619      	mov	r1, r3
 80026f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80026fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 f965 	bl	80029ce <HAL_SYSTICK_Config>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d001      	beq.n	800270e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	e00e      	b.n	800272c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2b0f      	cmp	r3, #15
 8002712:	d80a      	bhi.n	800272a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002714:	2200      	movs	r2, #0
 8002716:	6879      	ldr	r1, [r7, #4]
 8002718:	f04f 30ff 	mov.w	r0, #4294967295
 800271c:	f000 f92d 	bl	800297a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002720:	4a06      	ldr	r2, [pc, #24]	; (800273c <HAL_InitTick+0x5c>)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002726:	2300      	movs	r3, #0
 8002728:	e000      	b.n	800272c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
}
 800272c:	4618      	mov	r0, r3
 800272e:	3708      	adds	r7, #8
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	20000004 	.word	0x20000004
 8002738:	2000000c 	.word	0x2000000c
 800273c:	20000008 	.word	0x20000008

08002740 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002740:	b480      	push	{r7}
 8002742:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002744:	4b06      	ldr	r3, [pc, #24]	; (8002760 <HAL_IncTick+0x20>)
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	461a      	mov	r2, r3
 800274a:	4b06      	ldr	r3, [pc, #24]	; (8002764 <HAL_IncTick+0x24>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4413      	add	r3, r2
 8002750:	4a04      	ldr	r2, [pc, #16]	; (8002764 <HAL_IncTick+0x24>)
 8002752:	6013      	str	r3, [r2, #0]
}
 8002754:	bf00      	nop
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
 800275e:	bf00      	nop
 8002760:	2000000c 	.word	0x2000000c
 8002764:	200006b4 	.word	0x200006b4

08002768 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  return uwTick;
 800276c:	4b03      	ldr	r3, [pc, #12]	; (800277c <HAL_GetTick+0x14>)
 800276e:	681b      	ldr	r3, [r3, #0]
}
 8002770:	4618      	mov	r0, r3
 8002772:	46bd      	mov	sp, r7
 8002774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	200006b4 	.word	0x200006b4

08002780 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b084      	sub	sp, #16
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002788:	f7ff ffee 	bl	8002768 <HAL_GetTick>
 800278c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002798:	d005      	beq.n	80027a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800279a:	4b09      	ldr	r3, [pc, #36]	; (80027c0 <HAL_Delay+0x40>)
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	461a      	mov	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	4413      	add	r3, r2
 80027a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80027a6:	bf00      	nop
 80027a8:	f7ff ffde 	bl	8002768 <HAL_GetTick>
 80027ac:	4602      	mov	r2, r0
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	68fa      	ldr	r2, [r7, #12]
 80027b4:	429a      	cmp	r2, r3
 80027b6:	d8f7      	bhi.n	80027a8 <HAL_Delay+0x28>
  {
  }
}
 80027b8:	bf00      	nop
 80027ba:	3710      	adds	r7, #16
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	2000000c 	.word	0x2000000c

080027c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b085      	sub	sp, #20
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	f003 0307 	and.w	r3, r3, #7
 80027d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80027d4:	4b0c      	ldr	r3, [pc, #48]	; (8002808 <__NVIC_SetPriorityGrouping+0x44>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80027da:	68ba      	ldr	r2, [r7, #8]
 80027dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027e0:	4013      	ands	r3, r2
 80027e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027e8:	68bb      	ldr	r3, [r7, #8]
 80027ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027ec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027f0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027f6:	4a04      	ldr	r2, [pc, #16]	; (8002808 <__NVIC_SetPriorityGrouping+0x44>)
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	60d3      	str	r3, [r2, #12]
}
 80027fc:	bf00      	nop
 80027fe:	3714      	adds	r7, #20
 8002800:	46bd      	mov	sp, r7
 8002802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002806:	4770      	bx	lr
 8002808:	e000ed00 	.word	0xe000ed00

0800280c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002810:	4b04      	ldr	r3, [pc, #16]	; (8002824 <__NVIC_GetPriorityGrouping+0x18>)
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	0a1b      	lsrs	r3, r3, #8
 8002816:	f003 0307 	and.w	r3, r3, #7
}
 800281a:	4618      	mov	r0, r3
 800281c:	46bd      	mov	sp, r7
 800281e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002822:	4770      	bx	lr
 8002824:	e000ed00 	.word	0xe000ed00

08002828 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002832:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002836:	2b00      	cmp	r3, #0
 8002838:	db0b      	blt.n	8002852 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800283a:	79fb      	ldrb	r3, [r7, #7]
 800283c:	f003 021f 	and.w	r2, r3, #31
 8002840:	4907      	ldr	r1, [pc, #28]	; (8002860 <__NVIC_EnableIRQ+0x38>)
 8002842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002846:	095b      	lsrs	r3, r3, #5
 8002848:	2001      	movs	r0, #1
 800284a:	fa00 f202 	lsl.w	r2, r0, r2
 800284e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002852:	bf00      	nop
 8002854:	370c      	adds	r7, #12
 8002856:	46bd      	mov	sp, r7
 8002858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285c:	4770      	bx	lr
 800285e:	bf00      	nop
 8002860:	e000e100 	.word	0xe000e100

08002864 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	4603      	mov	r3, r0
 800286c:	6039      	str	r1, [r7, #0]
 800286e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002874:	2b00      	cmp	r3, #0
 8002876:	db0a      	blt.n	800288e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	b2da      	uxtb	r2, r3
 800287c:	490c      	ldr	r1, [pc, #48]	; (80028b0 <__NVIC_SetPriority+0x4c>)
 800287e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002882:	0112      	lsls	r2, r2, #4
 8002884:	b2d2      	uxtb	r2, r2
 8002886:	440b      	add	r3, r1
 8002888:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800288c:	e00a      	b.n	80028a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	b2da      	uxtb	r2, r3
 8002892:	4908      	ldr	r1, [pc, #32]	; (80028b4 <__NVIC_SetPriority+0x50>)
 8002894:	79fb      	ldrb	r3, [r7, #7]
 8002896:	f003 030f 	and.w	r3, r3, #15
 800289a:	3b04      	subs	r3, #4
 800289c:	0112      	lsls	r2, r2, #4
 800289e:	b2d2      	uxtb	r2, r2
 80028a0:	440b      	add	r3, r1
 80028a2:	761a      	strb	r2, [r3, #24]
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	e000e100 	.word	0xe000e100
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b089      	sub	sp, #36	; 0x24
 80028bc:	af00      	add	r7, sp, #0
 80028be:	60f8      	str	r0, [r7, #12]
 80028c0:	60b9      	str	r1, [r7, #8]
 80028c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f003 0307 	and.w	r3, r3, #7
 80028ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028cc:	69fb      	ldr	r3, [r7, #28]
 80028ce:	f1c3 0307 	rsb	r3, r3, #7
 80028d2:	2b04      	cmp	r3, #4
 80028d4:	bf28      	it	cs
 80028d6:	2304      	movcs	r3, #4
 80028d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	3304      	adds	r3, #4
 80028de:	2b06      	cmp	r3, #6
 80028e0:	d902      	bls.n	80028e8 <NVIC_EncodePriority+0x30>
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	3b03      	subs	r3, #3
 80028e6:	e000      	b.n	80028ea <NVIC_EncodePriority+0x32>
 80028e8:	2300      	movs	r3, #0
 80028ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028ec:	f04f 32ff 	mov.w	r2, #4294967295
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	fa02 f303 	lsl.w	r3, r2, r3
 80028f6:	43da      	mvns	r2, r3
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	401a      	ands	r2, r3
 80028fc:	697b      	ldr	r3, [r7, #20]
 80028fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002900:	f04f 31ff 	mov.w	r1, #4294967295
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	fa01 f303 	lsl.w	r3, r1, r3
 800290a:	43d9      	mvns	r1, r3
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002910:	4313      	orrs	r3, r2
         );
}
 8002912:	4618      	mov	r0, r3
 8002914:	3724      	adds	r7, #36	; 0x24
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
	...

08002920 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	b082      	sub	sp, #8
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	3b01      	subs	r3, #1
 800292c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002930:	d301      	bcc.n	8002936 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002932:	2301      	movs	r3, #1
 8002934:	e00f      	b.n	8002956 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002936:	4a0a      	ldr	r2, [pc, #40]	; (8002960 <SysTick_Config+0x40>)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	3b01      	subs	r3, #1
 800293c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800293e:	210f      	movs	r1, #15
 8002940:	f04f 30ff 	mov.w	r0, #4294967295
 8002944:	f7ff ff8e 	bl	8002864 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002948:	4b05      	ldr	r3, [pc, #20]	; (8002960 <SysTick_Config+0x40>)
 800294a:	2200      	movs	r2, #0
 800294c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800294e:	4b04      	ldr	r3, [pc, #16]	; (8002960 <SysTick_Config+0x40>)
 8002950:	2207      	movs	r2, #7
 8002952:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002954:	2300      	movs	r3, #0
}
 8002956:	4618      	mov	r0, r3
 8002958:	3708      	adds	r7, #8
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	e000e010 	.word	0xe000e010

08002964 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f7ff ff29 	bl	80027c4 <__NVIC_SetPriorityGrouping>
}
 8002972:	bf00      	nop
 8002974:	3708      	adds	r7, #8
 8002976:	46bd      	mov	sp, r7
 8002978:	bd80      	pop	{r7, pc}

0800297a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800297a:	b580      	push	{r7, lr}
 800297c:	b086      	sub	sp, #24
 800297e:	af00      	add	r7, sp, #0
 8002980:	4603      	mov	r3, r0
 8002982:	60b9      	str	r1, [r7, #8]
 8002984:	607a      	str	r2, [r7, #4]
 8002986:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002988:	2300      	movs	r3, #0
 800298a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800298c:	f7ff ff3e 	bl	800280c <__NVIC_GetPriorityGrouping>
 8002990:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002992:	687a      	ldr	r2, [r7, #4]
 8002994:	68b9      	ldr	r1, [r7, #8]
 8002996:	6978      	ldr	r0, [r7, #20]
 8002998:	f7ff ff8e 	bl	80028b8 <NVIC_EncodePriority>
 800299c:	4602      	mov	r2, r0
 800299e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029a2:	4611      	mov	r1, r2
 80029a4:	4618      	mov	r0, r3
 80029a6:	f7ff ff5d 	bl	8002864 <__NVIC_SetPriority>
}
 80029aa:	bf00      	nop
 80029ac:	3718      	adds	r7, #24
 80029ae:	46bd      	mov	sp, r7
 80029b0:	bd80      	pop	{r7, pc}

080029b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029b2:	b580      	push	{r7, lr}
 80029b4:	b082      	sub	sp, #8
 80029b6:	af00      	add	r7, sp, #0
 80029b8:	4603      	mov	r3, r0
 80029ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7ff ff31 	bl	8002828 <__NVIC_EnableIRQ>
}
 80029c6:	bf00      	nop
 80029c8:	3708      	adds	r7, #8
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bd80      	pop	{r7, pc}

080029ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029ce:	b580      	push	{r7, lr}
 80029d0:	b082      	sub	sp, #8
 80029d2:	af00      	add	r7, sp, #0
 80029d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029d6:	6878      	ldr	r0, [r7, #4]
 80029d8:	f7ff ffa2 	bl	8002920 <SysTick_Config>
 80029dc:	4603      	mov	r3, r0
}
 80029de:	4618      	mov	r0, r3
 80029e0:	3708      	adds	r7, #8
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
	...

080029e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b089      	sub	sp, #36	; 0x24
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029f2:	2300      	movs	r3, #0
 80029f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029f6:	2300      	movs	r3, #0
 80029f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029fa:	2300      	movs	r3, #0
 80029fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029fe:	2300      	movs	r3, #0
 8002a00:	61fb      	str	r3, [r7, #28]
 8002a02:	e177      	b.n	8002cf4 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002a04:	2201      	movs	r2, #1
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	697a      	ldr	r2, [r7, #20]
 8002a14:	4013      	ands	r3, r2
 8002a16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	429a      	cmp	r2, r3
 8002a1e:	f040 8166 	bne.w	8002cee <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a22:	683b      	ldr	r3, [r7, #0]
 8002a24:	685b      	ldr	r3, [r3, #4]
 8002a26:	2b01      	cmp	r3, #1
 8002a28:	d00b      	beq.n	8002a42 <HAL_GPIO_Init+0x5a>
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	2b02      	cmp	r3, #2
 8002a30:	d007      	beq.n	8002a42 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002a36:	2b11      	cmp	r3, #17
 8002a38:	d003      	beq.n	8002a42 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	2b12      	cmp	r3, #18
 8002a40:	d130      	bne.n	8002aa4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a48:	69fb      	ldr	r3, [r7, #28]
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	2203      	movs	r2, #3
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43db      	mvns	r3, r3
 8002a54:	69ba      	ldr	r2, [r7, #24]
 8002a56:	4013      	ands	r3, r2
 8002a58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	68da      	ldr	r2, [r3, #12]
 8002a5e:	69fb      	ldr	r3, [r7, #28]
 8002a60:	005b      	lsls	r3, r3, #1
 8002a62:	fa02 f303 	lsl.w	r3, r2, r3
 8002a66:	69ba      	ldr	r2, [r7, #24]
 8002a68:	4313      	orrs	r3, r2
 8002a6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	69ba      	ldr	r2, [r7, #24]
 8002a70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	685b      	ldr	r3, [r3, #4]
 8002a76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a78:	2201      	movs	r2, #1
 8002a7a:	69fb      	ldr	r3, [r7, #28]
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	43db      	mvns	r3, r3
 8002a82:	69ba      	ldr	r2, [r7, #24]
 8002a84:	4013      	ands	r3, r2
 8002a86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	091b      	lsrs	r3, r3, #4
 8002a8e:	f003 0201 	and.w	r2, r3, #1
 8002a92:	69fb      	ldr	r3, [r7, #28]
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	69ba      	ldr	r2, [r7, #24]
 8002a9a:	4313      	orrs	r3, r2
 8002a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	69ba      	ldr	r2, [r7, #24]
 8002aa2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	2203      	movs	r2, #3
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	689a      	ldr	r2, [r3, #8]
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	005b      	lsls	r3, r3, #1
 8002ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	69ba      	ldr	r2, [r7, #24]
 8002ad2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002ad4:	683b      	ldr	r3, [r7, #0]
 8002ad6:	685b      	ldr	r3, [r3, #4]
 8002ad8:	2b02      	cmp	r3, #2
 8002ada:	d003      	beq.n	8002ae4 <HAL_GPIO_Init+0xfc>
 8002adc:	683b      	ldr	r3, [r7, #0]
 8002ade:	685b      	ldr	r3, [r3, #4]
 8002ae0:	2b12      	cmp	r3, #18
 8002ae2:	d123      	bne.n	8002b2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	08da      	lsrs	r2, r3, #3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	3208      	adds	r2, #8
 8002aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002af0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	f003 0307 	and.w	r3, r3, #7
 8002af8:	009b      	lsls	r3, r3, #2
 8002afa:	220f      	movs	r2, #15
 8002afc:	fa02 f303 	lsl.w	r3, r2, r3
 8002b00:	43db      	mvns	r3, r3
 8002b02:	69ba      	ldr	r2, [r7, #24]
 8002b04:	4013      	ands	r3, r2
 8002b06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	691a      	ldr	r2, [r3, #16]
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	f003 0307 	and.w	r3, r3, #7
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	fa02 f303 	lsl.w	r3, r2, r3
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	4313      	orrs	r3, r2
 8002b1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	08da      	lsrs	r2, r3, #3
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	3208      	adds	r2, #8
 8002b26:	69b9      	ldr	r1, [r7, #24]
 8002b28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002b32:	69fb      	ldr	r3, [r7, #28]
 8002b34:	005b      	lsls	r3, r3, #1
 8002b36:	2203      	movs	r2, #3
 8002b38:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3c:	43db      	mvns	r3, r3
 8002b3e:	69ba      	ldr	r2, [r7, #24]
 8002b40:	4013      	ands	r3, r2
 8002b42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	f003 0203 	and.w	r2, r3, #3
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	005b      	lsls	r3, r3, #1
 8002b50:	fa02 f303 	lsl.w	r3, r2, r3
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	f000 80c0 	beq.w	8002cee <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]
 8002b72:	4b65      	ldr	r3, [pc, #404]	; (8002d08 <HAL_GPIO_Init+0x320>)
 8002b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b76:	4a64      	ldr	r2, [pc, #400]	; (8002d08 <HAL_GPIO_Init+0x320>)
 8002b78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002b7c:	6453      	str	r3, [r2, #68]	; 0x44
 8002b7e:	4b62      	ldr	r3, [pc, #392]	; (8002d08 <HAL_GPIO_Init+0x320>)
 8002b80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b8a:	4a60      	ldr	r2, [pc, #384]	; (8002d0c <HAL_GPIO_Init+0x324>)
 8002b8c:	69fb      	ldr	r3, [r7, #28]
 8002b8e:	089b      	lsrs	r3, r3, #2
 8002b90:	3302      	adds	r3, #2
 8002b92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	f003 0303 	and.w	r3, r3, #3
 8002b9e:	009b      	lsls	r3, r3, #2
 8002ba0:	220f      	movs	r2, #15
 8002ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba6:	43db      	mvns	r3, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	4013      	ands	r3, r2
 8002bac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a57      	ldr	r2, [pc, #348]	; (8002d10 <HAL_GPIO_Init+0x328>)
 8002bb2:	4293      	cmp	r3, r2
 8002bb4:	d037      	beq.n	8002c26 <HAL_GPIO_Init+0x23e>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a56      	ldr	r2, [pc, #344]	; (8002d14 <HAL_GPIO_Init+0x32c>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d031      	beq.n	8002c22 <HAL_GPIO_Init+0x23a>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a55      	ldr	r2, [pc, #340]	; (8002d18 <HAL_GPIO_Init+0x330>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d02b      	beq.n	8002c1e <HAL_GPIO_Init+0x236>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a54      	ldr	r2, [pc, #336]	; (8002d1c <HAL_GPIO_Init+0x334>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d025      	beq.n	8002c1a <HAL_GPIO_Init+0x232>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a53      	ldr	r2, [pc, #332]	; (8002d20 <HAL_GPIO_Init+0x338>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d01f      	beq.n	8002c16 <HAL_GPIO_Init+0x22e>
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4a52      	ldr	r2, [pc, #328]	; (8002d24 <HAL_GPIO_Init+0x33c>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d019      	beq.n	8002c12 <HAL_GPIO_Init+0x22a>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	4a51      	ldr	r2, [pc, #324]	; (8002d28 <HAL_GPIO_Init+0x340>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d013      	beq.n	8002c0e <HAL_GPIO_Init+0x226>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	4a50      	ldr	r2, [pc, #320]	; (8002d2c <HAL_GPIO_Init+0x344>)
 8002bea:	4293      	cmp	r3, r2
 8002bec:	d00d      	beq.n	8002c0a <HAL_GPIO_Init+0x222>
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	4a4f      	ldr	r2, [pc, #316]	; (8002d30 <HAL_GPIO_Init+0x348>)
 8002bf2:	4293      	cmp	r3, r2
 8002bf4:	d007      	beq.n	8002c06 <HAL_GPIO_Init+0x21e>
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	4a4e      	ldr	r2, [pc, #312]	; (8002d34 <HAL_GPIO_Init+0x34c>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d101      	bne.n	8002c02 <HAL_GPIO_Init+0x21a>
 8002bfe:	2309      	movs	r3, #9
 8002c00:	e012      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c02:	230a      	movs	r3, #10
 8002c04:	e010      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c06:	2308      	movs	r3, #8
 8002c08:	e00e      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c0a:	2307      	movs	r3, #7
 8002c0c:	e00c      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c0e:	2306      	movs	r3, #6
 8002c10:	e00a      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c12:	2305      	movs	r3, #5
 8002c14:	e008      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c16:	2304      	movs	r3, #4
 8002c18:	e006      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e004      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c1e:	2302      	movs	r3, #2
 8002c20:	e002      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c22:	2301      	movs	r3, #1
 8002c24:	e000      	b.n	8002c28 <HAL_GPIO_Init+0x240>
 8002c26:	2300      	movs	r3, #0
 8002c28:	69fa      	ldr	r2, [r7, #28]
 8002c2a:	f002 0203 	and.w	r2, r2, #3
 8002c2e:	0092      	lsls	r2, r2, #2
 8002c30:	4093      	lsls	r3, r2
 8002c32:	69ba      	ldr	r2, [r7, #24]
 8002c34:	4313      	orrs	r3, r2
 8002c36:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002c38:	4934      	ldr	r1, [pc, #208]	; (8002d0c <HAL_GPIO_Init+0x324>)
 8002c3a:	69fb      	ldr	r3, [r7, #28]
 8002c3c:	089b      	lsrs	r3, r3, #2
 8002c3e:	3302      	adds	r3, #2
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c46:	4b3c      	ldr	r3, [pc, #240]	; (8002d38 <HAL_GPIO_Init+0x350>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	43db      	mvns	r3, r3
 8002c50:	69ba      	ldr	r2, [r7, #24]
 8002c52:	4013      	ands	r3, r2
 8002c54:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685b      	ldr	r3, [r3, #4]
 8002c5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002c62:	69ba      	ldr	r2, [r7, #24]
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c6a:	4a33      	ldr	r2, [pc, #204]	; (8002d38 <HAL_GPIO_Init+0x350>)
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002c70:	4b31      	ldr	r3, [pc, #196]	; (8002d38 <HAL_GPIO_Init+0x350>)
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c76:	693b      	ldr	r3, [r7, #16]
 8002c78:	43db      	mvns	r3, r3
 8002c7a:	69ba      	ldr	r2, [r7, #24]
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d003      	beq.n	8002c94 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002c8c:	69ba      	ldr	r2, [r7, #24]
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	4313      	orrs	r3, r2
 8002c92:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c94:	4a28      	ldr	r2, [pc, #160]	; (8002d38 <HAL_GPIO_Init+0x350>)
 8002c96:	69bb      	ldr	r3, [r7, #24]
 8002c98:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002c9a:	4b27      	ldr	r3, [pc, #156]	; (8002d38 <HAL_GPIO_Init+0x350>)
 8002c9c:	689b      	ldr	r3, [r3, #8]
 8002c9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ca0:	693b      	ldr	r3, [r7, #16]
 8002ca2:	43db      	mvns	r3, r3
 8002ca4:	69ba      	ldr	r2, [r7, #24]
 8002ca6:	4013      	ands	r3, r2
 8002ca8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d003      	beq.n	8002cbe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002cb6:	69ba      	ldr	r2, [r7, #24]
 8002cb8:	693b      	ldr	r3, [r7, #16]
 8002cba:	4313      	orrs	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002cbe:	4a1e      	ldr	r2, [pc, #120]	; (8002d38 <HAL_GPIO_Init+0x350>)
 8002cc0:	69bb      	ldr	r3, [r7, #24]
 8002cc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002cc4:	4b1c      	ldr	r3, [pc, #112]	; (8002d38 <HAL_GPIO_Init+0x350>)
 8002cc6:	68db      	ldr	r3, [r3, #12]
 8002cc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002cca:	693b      	ldr	r3, [r7, #16]
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d003      	beq.n	8002ce8 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ce0:	69ba      	ldr	r2, [r7, #24]
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	4313      	orrs	r3, r2
 8002ce6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ce8:	4a13      	ldr	r2, [pc, #76]	; (8002d38 <HAL_GPIO_Init+0x350>)
 8002cea:	69bb      	ldr	r3, [r7, #24]
 8002cec:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	61fb      	str	r3, [r7, #28]
 8002cf4:	69fb      	ldr	r3, [r7, #28]
 8002cf6:	2b0f      	cmp	r3, #15
 8002cf8:	f67f ae84 	bls.w	8002a04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002cfc:	bf00      	nop
 8002cfe:	3724      	adds	r7, #36	; 0x24
 8002d00:	46bd      	mov	sp, r7
 8002d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d06:	4770      	bx	lr
 8002d08:	40023800 	.word	0x40023800
 8002d0c:	40013800 	.word	0x40013800
 8002d10:	40020000 	.word	0x40020000
 8002d14:	40020400 	.word	0x40020400
 8002d18:	40020800 	.word	0x40020800
 8002d1c:	40020c00 	.word	0x40020c00
 8002d20:	40021000 	.word	0x40021000
 8002d24:	40021400 	.word	0x40021400
 8002d28:	40021800 	.word	0x40021800
 8002d2c:	40021c00 	.word	0x40021c00
 8002d30:	40022000 	.word	0x40022000
 8002d34:	40022400 	.word	0x40022400
 8002d38:	40013c00 	.word	0x40013c00

08002d3c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d3c:	b480      	push	{r7}
 8002d3e:	b083      	sub	sp, #12
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
 8002d44:	460b      	mov	r3, r1
 8002d46:	807b      	strh	r3, [r7, #2]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002d4c:	787b      	ldrb	r3, [r7, #1]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d003      	beq.n	8002d5a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d52:	887a      	ldrh	r2, [r7, #2]
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002d58:	e003      	b.n	8002d62 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002d5a:	887b      	ldrh	r3, [r7, #2]
 8002d5c:	041a      	lsls	r2, r3, #16
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	619a      	str	r2, [r3, #24]
}
 8002d62:	bf00      	nop
 8002d64:	370c      	adds	r7, #12
 8002d66:	46bd      	mov	sp, r7
 8002d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6c:	4770      	bx	lr
	...

08002d70 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b082      	sub	sp, #8
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	4603      	mov	r3, r0
 8002d78:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002d7a:	4b08      	ldr	r3, [pc, #32]	; (8002d9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d7c:	695a      	ldr	r2, [r3, #20]
 8002d7e:	88fb      	ldrh	r3, [r7, #6]
 8002d80:	4013      	ands	r3, r2
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d006      	beq.n	8002d94 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002d86:	4a05      	ldr	r2, [pc, #20]	; (8002d9c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002d88:	88fb      	ldrh	r3, [r7, #6]
 8002d8a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002d8c:	88fb      	ldrh	r3, [r7, #6]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f000 f806 	bl	8002da0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002d94:	bf00      	nop
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}
 8002d9c:	40013c00 	.word	0x40013c00

08002da0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	4603      	mov	r3, r0
 8002da8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002daa:	bf00      	nop
 8002dac:	370c      	adds	r7, #12
 8002dae:	46bd      	mov	sp, r7
 8002db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db4:	4770      	bx	lr
	...

08002db8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b084      	sub	sp, #16
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d101      	bne.n	8002dca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002dc6:	2301      	movs	r3, #1
 8002dc8:	e11f      	b.n	800300a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d106      	bne.n	8002de4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7ff f9fc 	bl	80021dc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2224      	movs	r2, #36	; 0x24
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f022 0201 	bic.w	r2, r2, #1
 8002dfa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e0a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	681a      	ldr	r2, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002e1a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002e1c:	f001 fd28 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8002e20:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	685b      	ldr	r3, [r3, #4]
 8002e26:	4a7b      	ldr	r2, [pc, #492]	; (8003014 <HAL_I2C_Init+0x25c>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d807      	bhi.n	8002e3c <HAL_I2C_Init+0x84>
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4a7a      	ldr	r2, [pc, #488]	; (8003018 <HAL_I2C_Init+0x260>)
 8002e30:	4293      	cmp	r3, r2
 8002e32:	bf94      	ite	ls
 8002e34:	2301      	movls	r3, #1
 8002e36:	2300      	movhi	r3, #0
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	e006      	b.n	8002e4a <HAL_I2C_Init+0x92>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	4a77      	ldr	r2, [pc, #476]	; (800301c <HAL_I2C_Init+0x264>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	bf94      	ite	ls
 8002e44:	2301      	movls	r3, #1
 8002e46:	2300      	movhi	r3, #0
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d001      	beq.n	8002e52 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	e0db      	b.n	800300a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	4a72      	ldr	r2, [pc, #456]	; (8003020 <HAL_I2C_Init+0x268>)
 8002e56:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5a:	0c9b      	lsrs	r3, r3, #18
 8002e5c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	68ba      	ldr	r2, [r7, #8]
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	6a1b      	ldr	r3, [r3, #32]
 8002e78:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	4a64      	ldr	r2, [pc, #400]	; (8003014 <HAL_I2C_Init+0x25c>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d802      	bhi.n	8002e8c <HAL_I2C_Init+0xd4>
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	e009      	b.n	8002ea0 <HAL_I2C_Init+0xe8>
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002e92:	fb02 f303 	mul.w	r3, r2, r3
 8002e96:	4a63      	ldr	r2, [pc, #396]	; (8003024 <HAL_I2C_Init+0x26c>)
 8002e98:	fba2 2303 	umull	r2, r3, r2, r3
 8002e9c:	099b      	lsrs	r3, r3, #6
 8002e9e:	3301      	adds	r3, #1
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	6812      	ldr	r2, [r2, #0]
 8002ea4:	430b      	orrs	r3, r1
 8002ea6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	69db      	ldr	r3, [r3, #28]
 8002eae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002eb2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	4956      	ldr	r1, [pc, #344]	; (8003014 <HAL_I2C_Init+0x25c>)
 8002ebc:	428b      	cmp	r3, r1
 8002ebe:	d80d      	bhi.n	8002edc <HAL_I2C_Init+0x124>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1e59      	subs	r1, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	005b      	lsls	r3, r3, #1
 8002eca:	fbb1 f3f3 	udiv	r3, r1, r3
 8002ece:	3301      	adds	r3, #1
 8002ed0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ed4:	2b04      	cmp	r3, #4
 8002ed6:	bf38      	it	cc
 8002ed8:	2304      	movcc	r3, #4
 8002eda:	e04f      	b.n	8002f7c <HAL_I2C_Init+0x1c4>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	689b      	ldr	r3, [r3, #8]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d111      	bne.n	8002f08 <HAL_I2C_Init+0x150>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	1e58      	subs	r0, r3, #1
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6859      	ldr	r1, [r3, #4]
 8002eec:	460b      	mov	r3, r1
 8002eee:	005b      	lsls	r3, r3, #1
 8002ef0:	440b      	add	r3, r1
 8002ef2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	bf0c      	ite	eq
 8002f00:	2301      	moveq	r3, #1
 8002f02:	2300      	movne	r3, #0
 8002f04:	b2db      	uxtb	r3, r3
 8002f06:	e012      	b.n	8002f2e <HAL_I2C_Init+0x176>
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	1e58      	subs	r0, r3, #1
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	6859      	ldr	r1, [r3, #4]
 8002f10:	460b      	mov	r3, r1
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	440b      	add	r3, r1
 8002f16:	0099      	lsls	r1, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f1e:	3301      	adds	r3, #1
 8002f20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	bf0c      	ite	eq
 8002f28:	2301      	moveq	r3, #1
 8002f2a:	2300      	movne	r3, #0
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <HAL_I2C_Init+0x17e>
 8002f32:	2301      	movs	r3, #1
 8002f34:	e022      	b.n	8002f7c <HAL_I2C_Init+0x1c4>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d10e      	bne.n	8002f5c <HAL_I2C_Init+0x1a4>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	1e58      	subs	r0, r3, #1
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6859      	ldr	r1, [r3, #4]
 8002f46:	460b      	mov	r3, r1
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	440b      	add	r3, r1
 8002f4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f50:	3301      	adds	r3, #1
 8002f52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f56:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f5a:	e00f      	b.n	8002f7c <HAL_I2C_Init+0x1c4>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	1e58      	subs	r0, r3, #1
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6859      	ldr	r1, [r3, #4]
 8002f64:	460b      	mov	r3, r1
 8002f66:	009b      	lsls	r3, r3, #2
 8002f68:	440b      	add	r3, r1
 8002f6a:	0099      	lsls	r1, r3, #2
 8002f6c:	440b      	add	r3, r1
 8002f6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f72:	3301      	adds	r3, #1
 8002f74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f78:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002f7c:	6879      	ldr	r1, [r7, #4]
 8002f7e:	6809      	ldr	r1, [r1, #0]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	69da      	ldr	r2, [r3, #28]
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a1b      	ldr	r3, [r3, #32]
 8002f96:	431a      	orrs	r2, r3
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	430a      	orrs	r2, r1
 8002f9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	689b      	ldr	r3, [r3, #8]
 8002fa6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002faa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6911      	ldr	r1, [r2, #16]
 8002fb2:	687a      	ldr	r2, [r7, #4]
 8002fb4:	68d2      	ldr	r2, [r2, #12]
 8002fb6:	4311      	orrs	r1, r2
 8002fb8:	687a      	ldr	r2, [r7, #4]
 8002fba:	6812      	ldr	r2, [r2, #0]
 8002fbc:	430b      	orrs	r3, r1
 8002fbe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	695a      	ldr	r2, [r3, #20]
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	699b      	ldr	r3, [r3, #24]
 8002fd2:	431a      	orrs	r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	430a      	orrs	r2, r1
 8002fda:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	681a      	ldr	r2, [r3, #0]
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f042 0201 	orr.w	r2, r2, #1
 8002fea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2200      	movs	r2, #0
 8002ff0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2220      	movs	r2, #32
 8002ff6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	000186a0 	.word	0x000186a0
 8003018:	001e847f 	.word	0x001e847f
 800301c:	003d08ff 	.word	0x003d08ff
 8003020:	431bde83 	.word	0x431bde83
 8003024:	10624dd3 	.word	0x10624dd3

08003028 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	b088      	sub	sp, #32
 800302c:	af02      	add	r7, sp, #8
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	607a      	str	r2, [r7, #4]
 8003032:	461a      	mov	r2, r3
 8003034:	460b      	mov	r3, r1
 8003036:	817b      	strh	r3, [r7, #10]
 8003038:	4613      	mov	r3, r2
 800303a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800303c:	f7ff fb94 	bl	8002768 <HAL_GetTick>
 8003040:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003048:	b2db      	uxtb	r3, r3
 800304a:	2b20      	cmp	r3, #32
 800304c:	f040 80e0 	bne.w	8003210 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	2319      	movs	r3, #25
 8003056:	2201      	movs	r2, #1
 8003058:	4970      	ldr	r1, [pc, #448]	; (800321c <HAL_I2C_Master_Transmit+0x1f4>)
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 fc58 	bl	8003910 <I2C_WaitOnFlagUntilTimeout>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003066:	2302      	movs	r3, #2
 8003068:	e0d3      	b.n	8003212 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003070:	2b01      	cmp	r3, #1
 8003072:	d101      	bne.n	8003078 <HAL_I2C_Master_Transmit+0x50>
 8003074:	2302      	movs	r3, #2
 8003076:	e0cc      	b.n	8003212 <HAL_I2C_Master_Transmit+0x1ea>
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	2201      	movs	r2, #1
 800307c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b01      	cmp	r3, #1
 800308c:	d007      	beq.n	800309e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681a      	ldr	r2, [r3, #0]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 0201 	orr.w	r2, r2, #1
 800309c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	681a      	ldr	r2, [r3, #0]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80030ac:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2221      	movs	r2, #33	; 0x21
 80030b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2210      	movs	r2, #16
 80030ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030be:	68fb      	ldr	r3, [r7, #12]
 80030c0:	2200      	movs	r2, #0
 80030c2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	687a      	ldr	r2, [r7, #4]
 80030c8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	893a      	ldrh	r2, [r7, #8]
 80030ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030d4:	b29a      	uxth	r2, r3
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	4a50      	ldr	r2, [pc, #320]	; (8003220 <HAL_I2C_Master_Transmit+0x1f8>)
 80030de:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80030e0:	8979      	ldrh	r1, [r7, #10]
 80030e2:	697b      	ldr	r3, [r7, #20]
 80030e4:	6a3a      	ldr	r2, [r7, #32]
 80030e6:	68f8      	ldr	r0, [r7, #12]
 80030e8:	f000 fac2 	bl	8003670 <I2C_MasterRequestWrite>
 80030ec:	4603      	mov	r3, r0
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d001      	beq.n	80030f6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80030f2:	2301      	movs	r3, #1
 80030f4:	e08d      	b.n	8003212 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f6:	2300      	movs	r3, #0
 80030f8:	613b      	str	r3, [r7, #16]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	695b      	ldr	r3, [r3, #20]
 8003100:	613b      	str	r3, [r7, #16]
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	699b      	ldr	r3, [r3, #24]
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800310c:	e066      	b.n	80031dc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800310e:	697a      	ldr	r2, [r7, #20]
 8003110:	6a39      	ldr	r1, [r7, #32]
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 fcd2 	bl	8003abc <I2C_WaitOnTXEFlagUntilTimeout>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d00d      	beq.n	800313a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003122:	2b04      	cmp	r3, #4
 8003124:	d107      	bne.n	8003136 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	681a      	ldr	r2, [r3, #0]
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003134:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003136:	2301      	movs	r3, #1
 8003138:	e06b      	b.n	8003212 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800313e:	781a      	ldrb	r2, [r3, #0]
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314a:	1c5a      	adds	r2, r3, #1
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003154:	b29b      	uxth	r3, r3
 8003156:	3b01      	subs	r3, #1
 8003158:	b29a      	uxth	r2, r3
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003162:	3b01      	subs	r3, #1
 8003164:	b29a      	uxth	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	695b      	ldr	r3, [r3, #20]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b04      	cmp	r3, #4
 8003176:	d11b      	bne.n	80031b0 <HAL_I2C_Master_Transmit+0x188>
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800317c:	2b00      	cmp	r3, #0
 800317e:	d017      	beq.n	80031b0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003184:	781a      	ldrb	r2, [r3, #0]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003190:	1c5a      	adds	r2, r3, #1
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800319a:	b29b      	uxth	r3, r3
 800319c:	3b01      	subs	r3, #1
 800319e:	b29a      	uxth	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a8:	3b01      	subs	r3, #1
 80031aa:	b29a      	uxth	r2, r3
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031b0:	697a      	ldr	r2, [r7, #20]
 80031b2:	6a39      	ldr	r1, [r7, #32]
 80031b4:	68f8      	ldr	r0, [r7, #12]
 80031b6:	f000 fcc2 	bl	8003b3e <I2C_WaitOnBTFFlagUntilTimeout>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d00d      	beq.n	80031dc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c4:	2b04      	cmp	r3, #4
 80031c6:	d107      	bne.n	80031d8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031d6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	e01a      	b.n	8003212 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d194      	bne.n	800310e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	681a      	ldr	r2, [r3, #0]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031f2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2220      	movs	r2, #32
 80031f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	2200      	movs	r2, #0
 8003200:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2200      	movs	r2, #0
 8003208:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800320c:	2300      	movs	r3, #0
 800320e:	e000      	b.n	8003212 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003210:	2302      	movs	r3, #2
  }
}
 8003212:	4618      	mov	r0, r3
 8003214:	3718      	adds	r7, #24
 8003216:	46bd      	mov	sp, r7
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	00100002 	.word	0x00100002
 8003220:	ffff0000 	.word	0xffff0000

08003224 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003224:	b580      	push	{r7, lr}
 8003226:	b08c      	sub	sp, #48	; 0x30
 8003228:	af02      	add	r7, sp, #8
 800322a:	60f8      	str	r0, [r7, #12]
 800322c:	607a      	str	r2, [r7, #4]
 800322e:	461a      	mov	r2, r3
 8003230:	460b      	mov	r3, r1
 8003232:	817b      	strh	r3, [r7, #10]
 8003234:	4613      	mov	r3, r2
 8003236:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003238:	f7ff fa96 	bl	8002768 <HAL_GetTick>
 800323c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003244:	b2db      	uxtb	r3, r3
 8003246:	2b20      	cmp	r3, #32
 8003248:	f040 820b 	bne.w	8003662 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800324c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	2319      	movs	r3, #25
 8003252:	2201      	movs	r2, #1
 8003254:	497c      	ldr	r1, [pc, #496]	; (8003448 <HAL_I2C_Master_Receive+0x224>)
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 fb5a 	bl	8003910 <I2C_WaitOnFlagUntilTimeout>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003262:	2302      	movs	r3, #2
 8003264:	e1fe      	b.n	8003664 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800326c:	2b01      	cmp	r3, #1
 800326e:	d101      	bne.n	8003274 <HAL_I2C_Master_Receive+0x50>
 8003270:	2302      	movs	r3, #2
 8003272:	e1f7      	b.n	8003664 <HAL_I2C_Master_Receive+0x440>
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0301 	and.w	r3, r3, #1
 8003286:	2b01      	cmp	r3, #1
 8003288:	d007      	beq.n	800329a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	681a      	ldr	r2, [r3, #0]
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f042 0201 	orr.w	r2, r2, #1
 8003298:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	681a      	ldr	r2, [r3, #0]
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032a8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2222      	movs	r2, #34	; 0x22
 80032ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	2210      	movs	r2, #16
 80032b6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2200      	movs	r2, #0
 80032be:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	893a      	ldrh	r2, [r7, #8]
 80032ca:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80032cc:	68fb      	ldr	r3, [r7, #12]
 80032ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	4a5c      	ldr	r2, [pc, #368]	; (800344c <HAL_I2C_Master_Receive+0x228>)
 80032da:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80032dc:	8979      	ldrh	r1, [r7, #10]
 80032de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 fa46 	bl	8003774 <I2C_MasterRequestRead>
 80032e8:	4603      	mov	r3, r0
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d001      	beq.n	80032f2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 80032ee:	2301      	movs	r3, #1
 80032f0:	e1b8      	b.n	8003664 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d113      	bne.n	8003322 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032fa:	2300      	movs	r3, #0
 80032fc:	623b      	str	r3, [r7, #32]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	695b      	ldr	r3, [r3, #20]
 8003304:	623b      	str	r3, [r7, #32]
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	699b      	ldr	r3, [r3, #24]
 800330c:	623b      	str	r3, [r7, #32]
 800330e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800331e:	601a      	str	r2, [r3, #0]
 8003320:	e18c      	b.n	800363c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003326:	2b01      	cmp	r3, #1
 8003328:	d11b      	bne.n	8003362 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003338:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800333a:	2300      	movs	r3, #0
 800333c:	61fb      	str	r3, [r7, #28]
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	695b      	ldr	r3, [r3, #20]
 8003344:	61fb      	str	r3, [r7, #28]
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	61fb      	str	r3, [r7, #28]
 800334e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	681a      	ldr	r2, [r3, #0]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	e16c      	b.n	800363c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003366:	2b02      	cmp	r3, #2
 8003368:	d11b      	bne.n	80033a2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003378:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681a      	ldr	r2, [r3, #0]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003388:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800338a:	2300      	movs	r3, #0
 800338c:	61bb      	str	r3, [r7, #24]
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	695b      	ldr	r3, [r3, #20]
 8003394:	61bb      	str	r3, [r7, #24]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	61bb      	str	r3, [r7, #24]
 800339e:	69bb      	ldr	r3, [r7, #24]
 80033a0:	e14c      	b.n	800363c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80033b0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033b2:	2300      	movs	r3, #0
 80033b4:	617b      	str	r3, [r7, #20]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695b      	ldr	r3, [r3, #20]
 80033bc:	617b      	str	r3, [r7, #20]
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	699b      	ldr	r3, [r3, #24]
 80033c4:	617b      	str	r3, [r7, #20]
 80033c6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80033c8:	e138      	b.n	800363c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033ce:	2b03      	cmp	r3, #3
 80033d0:	f200 80f1 	bhi.w	80035b6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d123      	bne.n	8003424 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 fbed 	bl	8003bc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e139      	b.n	8003664 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	691a      	ldr	r2, [r3, #16]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fa:	b2d2      	uxtb	r2, r2
 80033fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003402:	1c5a      	adds	r2, r3, #1
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800340c:	3b01      	subs	r3, #1
 800340e:	b29a      	uxth	r2, r3
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003418:	b29b      	uxth	r3, r3
 800341a:	3b01      	subs	r3, #1
 800341c:	b29a      	uxth	r2, r3
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003422:	e10b      	b.n	800363c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003428:	2b02      	cmp	r3, #2
 800342a:	d14e      	bne.n	80034ca <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800342c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800342e:	9300      	str	r3, [sp, #0]
 8003430:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003432:	2200      	movs	r2, #0
 8003434:	4906      	ldr	r1, [pc, #24]	; (8003450 <HAL_I2C_Master_Receive+0x22c>)
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 fa6a 	bl	8003910 <I2C_WaitOnFlagUntilTimeout>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d008      	beq.n	8003454 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8003442:	2301      	movs	r3, #1
 8003444:	e10e      	b.n	8003664 <HAL_I2C_Master_Receive+0x440>
 8003446:	bf00      	nop
 8003448:	00100002 	.word	0x00100002
 800344c:	ffff0000 	.word	0xffff0000
 8003450:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003462:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	691a      	ldr	r2, [r3, #16]
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800346e:	b2d2      	uxtb	r2, r2
 8003470:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003476:	1c5a      	adds	r2, r3, #1
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003480:	3b01      	subs	r3, #1
 8003482:	b29a      	uxth	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800348c:	b29b      	uxth	r3, r3
 800348e:	3b01      	subs	r3, #1
 8003490:	b29a      	uxth	r2, r3
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	691a      	ldr	r2, [r3, #16]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a0:	b2d2      	uxtb	r2, r2
 80034a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a8:	1c5a      	adds	r2, r3, #1
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80034c8:	e0b8      	b.n	800363c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034d0:	2200      	movs	r2, #0
 80034d2:	4966      	ldr	r1, [pc, #408]	; (800366c <HAL_I2C_Master_Receive+0x448>)
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 fa1b 	bl	8003910 <I2C_WaitOnFlagUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d001      	beq.n	80034e4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e0bf      	b.n	8003664 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	681a      	ldr	r2, [r3, #0]
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	691a      	ldr	r2, [r3, #16]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fe:	b2d2      	uxtb	r2, r2
 8003500:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003506:	1c5a      	adds	r2, r3, #1
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003510:	3b01      	subs	r3, #1
 8003512:	b29a      	uxth	r2, r3
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800351c:	b29b      	uxth	r3, r3
 800351e:	3b01      	subs	r3, #1
 8003520:	b29a      	uxth	r2, r3
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003528:	9300      	str	r3, [sp, #0]
 800352a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800352c:	2200      	movs	r2, #0
 800352e:	494f      	ldr	r1, [pc, #316]	; (800366c <HAL_I2C_Master_Receive+0x448>)
 8003530:	68f8      	ldr	r0, [r7, #12]
 8003532:	f000 f9ed 	bl	8003910 <I2C_WaitOnFlagUntilTimeout>
 8003536:	4603      	mov	r3, r0
 8003538:	2b00      	cmp	r3, #0
 800353a:	d001      	beq.n	8003540 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	e091      	b.n	8003664 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	691a      	ldr	r2, [r3, #16]
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800355a:	b2d2      	uxtb	r2, r2
 800355c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	1c5a      	adds	r2, r3, #1
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800356c:	3b01      	subs	r3, #1
 800356e:	b29a      	uxth	r2, r3
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003578:	b29b      	uxth	r3, r3
 800357a:	3b01      	subs	r3, #1
 800357c:	b29a      	uxth	r2, r3
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	691a      	ldr	r2, [r3, #16]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800358c:	b2d2      	uxtb	r2, r2
 800358e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003594:	1c5a      	adds	r2, r3, #1
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800359e:	3b01      	subs	r3, #1
 80035a0:	b29a      	uxth	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	3b01      	subs	r3, #1
 80035ae:	b29a      	uxth	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035b4:	e042      	b.n	800363c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80035b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035b8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80035ba:	68f8      	ldr	r0, [r7, #12]
 80035bc:	f000 fb00 	bl	8003bc0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d001      	beq.n	80035ca <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e04c      	b.n	8003664 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	691a      	ldr	r2, [r3, #16]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d4:	b2d2      	uxtb	r2, r2
 80035d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035dc:	1c5a      	adds	r2, r3, #1
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035e6:	3b01      	subs	r3, #1
 80035e8:	b29a      	uxth	r2, r3
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035f2:	b29b      	uxth	r3, r3
 80035f4:	3b01      	subs	r3, #1
 80035f6:	b29a      	uxth	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695b      	ldr	r3, [r3, #20]
 8003602:	f003 0304 	and.w	r3, r3, #4
 8003606:	2b04      	cmp	r3, #4
 8003608:	d118      	bne.n	800363c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	691a      	ldr	r2, [r3, #16]
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003614:	b2d2      	uxtb	r2, r2
 8003616:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361c:	1c5a      	adds	r2, r3, #1
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003626:	3b01      	subs	r3, #1
 8003628:	b29a      	uxth	r2, r3
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003632:	b29b      	uxth	r3, r3
 8003634:	3b01      	subs	r3, #1
 8003636:	b29a      	uxth	r2, r3
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003640:	2b00      	cmp	r3, #0
 8003642:	f47f aec2 	bne.w	80033ca <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	2220      	movs	r2, #32
 800364a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2200      	movs	r2, #0
 800365a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800365e:	2300      	movs	r3, #0
 8003660:	e000      	b.n	8003664 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003662:	2302      	movs	r3, #2
  }
}
 8003664:	4618      	mov	r0, r3
 8003666:	3728      	adds	r7, #40	; 0x28
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	00010004 	.word	0x00010004

08003670 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b088      	sub	sp, #32
 8003674:	af02      	add	r7, sp, #8
 8003676:	60f8      	str	r0, [r7, #12]
 8003678:	607a      	str	r2, [r7, #4]
 800367a:	603b      	str	r3, [r7, #0]
 800367c:	460b      	mov	r3, r1
 800367e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003684:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003686:	697b      	ldr	r3, [r7, #20]
 8003688:	2b08      	cmp	r3, #8
 800368a:	d006      	beq.n	800369a <I2C_MasterRequestWrite+0x2a>
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d003      	beq.n	800369a <I2C_MasterRequestWrite+0x2a>
 8003692:	697b      	ldr	r3, [r7, #20]
 8003694:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003698:	d108      	bne.n	80036ac <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	681a      	ldr	r2, [r3, #0]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036a8:	601a      	str	r2, [r3, #0]
 80036aa:	e00b      	b.n	80036c4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036b0:	2b12      	cmp	r3, #18
 80036b2:	d107      	bne.n	80036c4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	681a      	ldr	r2, [r3, #0]
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036c2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	9300      	str	r3, [sp, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 f91d 	bl	8003910 <I2C_WaitOnFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d00d      	beq.n	80036f8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036e6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ea:	d103      	bne.n	80036f4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036f2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036f4:	2303      	movs	r3, #3
 80036f6:	e035      	b.n	8003764 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003700:	d108      	bne.n	8003714 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003702:	897b      	ldrh	r3, [r7, #10]
 8003704:	b2db      	uxtb	r3, r3
 8003706:	461a      	mov	r2, r3
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003710:	611a      	str	r2, [r3, #16]
 8003712:	e01b      	b.n	800374c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003714:	897b      	ldrh	r3, [r7, #10]
 8003716:	11db      	asrs	r3, r3, #7
 8003718:	b2db      	uxtb	r3, r3
 800371a:	f003 0306 	and.w	r3, r3, #6
 800371e:	b2db      	uxtb	r3, r3
 8003720:	f063 030f 	orn	r3, r3, #15
 8003724:	b2da      	uxtb	r2, r3
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800372c:	683b      	ldr	r3, [r7, #0]
 800372e:	687a      	ldr	r2, [r7, #4]
 8003730:	490e      	ldr	r1, [pc, #56]	; (800376c <I2C_MasterRequestWrite+0xfc>)
 8003732:	68f8      	ldr	r0, [r7, #12]
 8003734:	f000 f943 	bl	80039be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003738:	4603      	mov	r3, r0
 800373a:	2b00      	cmp	r3, #0
 800373c:	d001      	beq.n	8003742 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e010      	b.n	8003764 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003742:	897b      	ldrh	r3, [r7, #10]
 8003744:	b2da      	uxtb	r2, r3
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	687a      	ldr	r2, [r7, #4]
 8003750:	4907      	ldr	r1, [pc, #28]	; (8003770 <I2C_MasterRequestWrite+0x100>)
 8003752:	68f8      	ldr	r0, [r7, #12]
 8003754:	f000 f933 	bl	80039be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003758:	4603      	mov	r3, r0
 800375a:	2b00      	cmp	r3, #0
 800375c:	d001      	beq.n	8003762 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e000      	b.n	8003764 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003762:	2300      	movs	r3, #0
}
 8003764:	4618      	mov	r0, r3
 8003766:	3718      	adds	r7, #24
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}
 800376c:	00010008 	.word	0x00010008
 8003770:	00010002 	.word	0x00010002

08003774 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b088      	sub	sp, #32
 8003778:	af02      	add	r7, sp, #8
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	607a      	str	r2, [r7, #4]
 800377e:	603b      	str	r3, [r7, #0]
 8003780:	460b      	mov	r3, r1
 8003782:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003788:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003798:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800379a:	697b      	ldr	r3, [r7, #20]
 800379c:	2b08      	cmp	r3, #8
 800379e:	d006      	beq.n	80037ae <I2C_MasterRequestRead+0x3a>
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	2b01      	cmp	r3, #1
 80037a4:	d003      	beq.n	80037ae <I2C_MasterRequestRead+0x3a>
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80037ac:	d108      	bne.n	80037c0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	681a      	ldr	r2, [r3, #0]
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037bc:	601a      	str	r2, [r3, #0]
 80037be:	e00b      	b.n	80037d8 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037c4:	2b11      	cmp	r3, #17
 80037c6:	d107      	bne.n	80037d8 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	681a      	ldr	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037d8:	683b      	ldr	r3, [r7, #0]
 80037da:	9300      	str	r3, [sp, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037e4:	68f8      	ldr	r0, [r7, #12]
 80037e6:	f000 f893 	bl	8003910 <I2C_WaitOnFlagUntilTimeout>
 80037ea:	4603      	mov	r3, r0
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d00d      	beq.n	800380c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037fe:	d103      	bne.n	8003808 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003806:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e079      	b.n	8003900 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003814:	d108      	bne.n	8003828 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003816:	897b      	ldrh	r3, [r7, #10]
 8003818:	b2db      	uxtb	r3, r3
 800381a:	f043 0301 	orr.w	r3, r3, #1
 800381e:	b2da      	uxtb	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	611a      	str	r2, [r3, #16]
 8003826:	e05f      	b.n	80038e8 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003828:	897b      	ldrh	r3, [r7, #10]
 800382a:	11db      	asrs	r3, r3, #7
 800382c:	b2db      	uxtb	r3, r3
 800382e:	f003 0306 	and.w	r3, r3, #6
 8003832:	b2db      	uxtb	r3, r3
 8003834:	f063 030f 	orn	r3, r3, #15
 8003838:	b2da      	uxtb	r2, r3
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	687a      	ldr	r2, [r7, #4]
 8003844:	4930      	ldr	r1, [pc, #192]	; (8003908 <I2C_MasterRequestRead+0x194>)
 8003846:	68f8      	ldr	r0, [r7, #12]
 8003848:	f000 f8b9 	bl	80039be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e054      	b.n	8003900 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003856:	897b      	ldrh	r3, [r7, #10]
 8003858:	b2da      	uxtb	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	4929      	ldr	r1, [pc, #164]	; (800390c <I2C_MasterRequestRead+0x198>)
 8003866:	68f8      	ldr	r0, [r7, #12]
 8003868:	f000 f8a9 	bl	80039be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800386c:	4603      	mov	r3, r0
 800386e:	2b00      	cmp	r3, #0
 8003870:	d001      	beq.n	8003876 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	e044      	b.n	8003900 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003876:	2300      	movs	r3, #0
 8003878:	613b      	str	r3, [r7, #16]
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	695b      	ldr	r3, [r3, #20]
 8003880:	613b      	str	r3, [r7, #16]
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	613b      	str	r3, [r7, #16]
 800388a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800389a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038a8:	68f8      	ldr	r0, [r7, #12]
 80038aa:	f000 f831 	bl	8003910 <I2C_WaitOnFlagUntilTimeout>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00d      	beq.n	80038d0 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038c2:	d103      	bne.n	80038cc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038ca:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	e017      	b.n	8003900 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80038d0:	897b      	ldrh	r3, [r7, #10]
 80038d2:	11db      	asrs	r3, r3, #7
 80038d4:	b2db      	uxtb	r3, r3
 80038d6:	f003 0306 	and.w	r3, r3, #6
 80038da:	b2db      	uxtb	r3, r3
 80038dc:	f063 030e 	orn	r3, r3, #14
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	687a      	ldr	r2, [r7, #4]
 80038ec:	4907      	ldr	r1, [pc, #28]	; (800390c <I2C_MasterRequestRead+0x198>)
 80038ee:	68f8      	ldr	r0, [r7, #12]
 80038f0:	f000 f865 	bl	80039be <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038f4:	4603      	mov	r3, r0
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d001      	beq.n	80038fe <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e000      	b.n	8003900 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80038fe:	2300      	movs	r3, #0
}
 8003900:	4618      	mov	r0, r3
 8003902:	3718      	adds	r7, #24
 8003904:	46bd      	mov	sp, r7
 8003906:	bd80      	pop	{r7, pc}
 8003908:	00010008 	.word	0x00010008
 800390c:	00010002 	.word	0x00010002

08003910 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	60f8      	str	r0, [r7, #12]
 8003918:	60b9      	str	r1, [r7, #8]
 800391a:	603b      	str	r3, [r7, #0]
 800391c:	4613      	mov	r3, r2
 800391e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003920:	e025      	b.n	800396e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003928:	d021      	beq.n	800396e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800392a:	f7fe ff1d 	bl	8002768 <HAL_GetTick>
 800392e:	4602      	mov	r2, r0
 8003930:	69bb      	ldr	r3, [r7, #24]
 8003932:	1ad3      	subs	r3, r2, r3
 8003934:	683a      	ldr	r2, [r7, #0]
 8003936:	429a      	cmp	r2, r3
 8003938:	d302      	bcc.n	8003940 <I2C_WaitOnFlagUntilTimeout+0x30>
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	2b00      	cmp	r3, #0
 800393e:	d116      	bne.n	800396e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	2200      	movs	r2, #0
 8003944:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2220      	movs	r2, #32
 800394a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800395a:	f043 0220 	orr.w	r2, r3, #32
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	2200      	movs	r2, #0
 8003966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	e023      	b.n	80039b6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	0c1b      	lsrs	r3, r3, #16
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b01      	cmp	r3, #1
 8003976:	d10d      	bne.n	8003994 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	695b      	ldr	r3, [r3, #20]
 800397e:	43da      	mvns	r2, r3
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	4013      	ands	r3, r2
 8003984:	b29b      	uxth	r3, r3
 8003986:	2b00      	cmp	r3, #0
 8003988:	bf0c      	ite	eq
 800398a:	2301      	moveq	r3, #1
 800398c:	2300      	movne	r3, #0
 800398e:	b2db      	uxtb	r3, r3
 8003990:	461a      	mov	r2, r3
 8003992:	e00c      	b.n	80039ae <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	43da      	mvns	r2, r3
 800399c:	68bb      	ldr	r3, [r7, #8]
 800399e:	4013      	ands	r3, r2
 80039a0:	b29b      	uxth	r3, r3
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	bf0c      	ite	eq
 80039a6:	2301      	moveq	r3, #1
 80039a8:	2300      	movne	r3, #0
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	461a      	mov	r2, r3
 80039ae:	79fb      	ldrb	r3, [r7, #7]
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d0b6      	beq.n	8003922 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}

080039be <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80039be:	b580      	push	{r7, lr}
 80039c0:	b084      	sub	sp, #16
 80039c2:	af00      	add	r7, sp, #0
 80039c4:	60f8      	str	r0, [r7, #12]
 80039c6:	60b9      	str	r1, [r7, #8]
 80039c8:	607a      	str	r2, [r7, #4]
 80039ca:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80039cc:	e051      	b.n	8003a72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80039d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039dc:	d123      	bne.n	8003a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039ec:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80039f6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2200      	movs	r2, #0
 80039fc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2220      	movs	r2, #32
 8003a02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2200      	movs	r2, #0
 8003a0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a0e:	68fb      	ldr	r3, [r7, #12]
 8003a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a12:	f043 0204 	orr.w	r2, r3, #4
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	e046      	b.n	8003ab4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a2c:	d021      	beq.n	8003a72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a2e:	f7fe fe9b 	bl	8002768 <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	429a      	cmp	r2, r3
 8003a3c:	d302      	bcc.n	8003a44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d116      	bne.n	8003a72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	2200      	movs	r2, #0
 8003a48:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2220      	movs	r2, #32
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	2200      	movs	r2, #0
 8003a56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	f043 0220 	orr.w	r2, r3, #32
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e020      	b.n	8003ab4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	0c1b      	lsrs	r3, r3, #16
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d10c      	bne.n	8003a96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	695b      	ldr	r3, [r3, #20]
 8003a82:	43da      	mvns	r2, r3
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	4013      	ands	r3, r2
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	bf14      	ite	ne
 8003a8e:	2301      	movne	r3, #1
 8003a90:	2300      	moveq	r3, #0
 8003a92:	b2db      	uxtb	r3, r3
 8003a94:	e00b      	b.n	8003aae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	43da      	mvns	r2, r3
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	bf14      	ite	ne
 8003aa8:	2301      	movne	r3, #1
 8003aaa:	2300      	moveq	r3, #0
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d18d      	bne.n	80039ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3710      	adds	r7, #16
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bd80      	pop	{r7, pc}

08003abc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003abc:	b580      	push	{r7, lr}
 8003abe:	b084      	sub	sp, #16
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	60f8      	str	r0, [r7, #12]
 8003ac4:	60b9      	str	r1, [r7, #8]
 8003ac6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ac8:	e02d      	b.n	8003b26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003aca:	68f8      	ldr	r0, [r7, #12]
 8003acc:	f000 f8ce 	bl	8003c6c <I2C_IsAcknowledgeFailed>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e02d      	b.n	8003b36 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ae0:	d021      	beq.n	8003b26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ae2:	f7fe fe41 	bl	8002768 <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	68ba      	ldr	r2, [r7, #8]
 8003aee:	429a      	cmp	r2, r3
 8003af0:	d302      	bcc.n	8003af8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d116      	bne.n	8003b26 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2200      	movs	r2, #0
 8003afc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2220      	movs	r2, #32
 8003b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2200      	movs	r2, #0
 8003b0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b12:	f043 0220 	orr.w	r2, r3, #32
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e007      	b.n	8003b36 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	695b      	ldr	r3, [r3, #20]
 8003b2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b30:	2b80      	cmp	r3, #128	; 0x80
 8003b32:	d1ca      	bne.n	8003aca <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b34:	2300      	movs	r3, #0
}
 8003b36:	4618      	mov	r0, r3
 8003b38:	3710      	adds	r7, #16
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b084      	sub	sp, #16
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	60f8      	str	r0, [r7, #12]
 8003b46:	60b9      	str	r1, [r7, #8]
 8003b48:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b4a:	e02d      	b.n	8003ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003b4c:	68f8      	ldr	r0, [r7, #12]
 8003b4e:	f000 f88d 	bl	8003c6c <I2C_IsAcknowledgeFailed>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d001      	beq.n	8003b5c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b58:	2301      	movs	r3, #1
 8003b5a:	e02d      	b.n	8003bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b5c:	68bb      	ldr	r3, [r7, #8]
 8003b5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b62:	d021      	beq.n	8003ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b64:	f7fe fe00 	bl	8002768 <HAL_GetTick>
 8003b68:	4602      	mov	r2, r0
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	1ad3      	subs	r3, r2, r3
 8003b6e:	68ba      	ldr	r2, [r7, #8]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d302      	bcc.n	8003b7a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d116      	bne.n	8003ba8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	2220      	movs	r2, #32
 8003b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b94:	f043 0220 	orr.w	r2, r3, #32
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	e007      	b.n	8003bb8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	695b      	ldr	r3, [r3, #20]
 8003bae:	f003 0304 	and.w	r3, r3, #4
 8003bb2:	2b04      	cmp	r3, #4
 8003bb4:	d1ca      	bne.n	8003b4c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003bb6:	2300      	movs	r3, #0
}
 8003bb8:	4618      	mov	r0, r3
 8003bba:	3710      	adds	r7, #16
 8003bbc:	46bd      	mov	sp, r7
 8003bbe:	bd80      	pop	{r7, pc}

08003bc0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	60f8      	str	r0, [r7, #12]
 8003bc8:	60b9      	str	r1, [r7, #8]
 8003bca:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003bcc:	e042      	b.n	8003c54 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	695b      	ldr	r3, [r3, #20]
 8003bd4:	f003 0310 	and.w	r3, r3, #16
 8003bd8:	2b10      	cmp	r3, #16
 8003bda:	d119      	bne.n	8003c10 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f06f 0210 	mvn.w	r2, #16
 8003be4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	2200      	movs	r2, #0
 8003bea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2220      	movs	r2, #32
 8003bf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	2200      	movs	r2, #0
 8003bf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	e029      	b.n	8003c64 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c10:	f7fe fdaa 	bl	8002768 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d302      	bcc.n	8003c26 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d116      	bne.n	8003c54 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	2200      	movs	r2, #0
 8003c2a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	2220      	movs	r2, #32
 8003c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2200      	movs	r2, #0
 8003c38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c40:	f043 0220 	orr.w	r2, r3, #32
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003c50:	2301      	movs	r3, #1
 8003c52:	e007      	b.n	8003c64 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	695b      	ldr	r3, [r3, #20]
 8003c5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c5e:	2b40      	cmp	r3, #64	; 0x40
 8003c60:	d1b5      	bne.n	8003bce <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
}
 8003c64:	4618      	mov	r0, r3
 8003c66:	3710      	adds	r7, #16
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	bd80      	pop	{r7, pc}

08003c6c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b083      	sub	sp, #12
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	695b      	ldr	r3, [r3, #20]
 8003c7a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c7e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c82:	d11b      	bne.n	8003cbc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c8c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2220      	movs	r2, #32
 8003c98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca8:	f043 0204 	orr.w	r2, r3, #4
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e000      	b.n	8003cbe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	370c      	adds	r7, #12
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc8:	4770      	bx	lr

08003cca <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
 8003cd2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003cda:	b2db      	uxtb	r3, r3
 8003cdc:	2b20      	cmp	r3, #32
 8003cde:	d129      	bne.n	8003d34 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	2224      	movs	r2, #36	; 0x24
 8003ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	681a      	ldr	r2, [r3, #0]
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f022 0201 	bic.w	r2, r2, #1
 8003cf6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f022 0210 	bic.w	r2, r2, #16
 8003d06:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	683a      	ldr	r2, [r7, #0]
 8003d14:	430a      	orrs	r2, r1
 8003d16:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	681a      	ldr	r2, [r3, #0]
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f042 0201 	orr.w	r2, r2, #1
 8003d26:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2220      	movs	r2, #32
 8003d2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003d30:	2300      	movs	r3, #0
 8003d32:	e000      	b.n	8003d36 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8003d34:	2302      	movs	r3, #2
  }
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	370c      	adds	r7, #12
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d40:	4770      	bx	lr

08003d42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003d42:	b480      	push	{r7}
 8003d44:	b085      	sub	sp, #20
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
 8003d4a:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2b20      	cmp	r3, #32
 8003d5a:	d12a      	bne.n	8003db2 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2224      	movs	r2, #36	; 0x24
 8003d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0201 	bic.w	r2, r2, #1
 8003d72:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d7a:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8003d7c:	89fb      	ldrh	r3, [r7, #14]
 8003d7e:	f023 030f 	bic.w	r3, r3, #15
 8003d82:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	b29a      	uxth	r2, r3
 8003d88:	89fb      	ldrh	r3, [r7, #14]
 8003d8a:	4313      	orrs	r3, r2
 8003d8c:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	89fa      	ldrh	r2, [r7, #14]
 8003d94:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f042 0201 	orr.w	r2, r2, #1
 8003da4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2220      	movs	r2, #32
 8003daa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003dae:	2300      	movs	r3, #0
 8003db0:	e000      	b.n	8003db4 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8003db2:	2302      	movs	r3, #2
  }
}
 8003db4:	4618      	mov	r0, r3
 8003db6:	3714      	adds	r7, #20
 8003db8:	46bd      	mov	sp, r7
 8003dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dbe:	4770      	bx	lr

08003dc0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003dc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dc2:	b08f      	sub	sp, #60	; 0x3c
 8003dc4:	af0a      	add	r7, sp, #40	; 0x28
 8003dc6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d101      	bne.n	8003dd2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e10f      	b.n	8003ff2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003dde:	b2db      	uxtb	r3, r3
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d106      	bne.n	8003df2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003dec:	6878      	ldr	r0, [r7, #4]
 8003dee:	f7fe fabd 	bl	800236c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	2203      	movs	r2, #3
 8003df6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003dfa:	68bb      	ldr	r3, [r7, #8]
 8003dfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d102      	bne.n	8003e0c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4618      	mov	r0, r3
 8003e12:	f001 fa62 	bl	80052da <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	603b      	str	r3, [r7, #0]
 8003e1c:	687e      	ldr	r6, [r7, #4]
 8003e1e:	466d      	mov	r5, sp
 8003e20:	f106 0410 	add.w	r4, r6, #16
 8003e24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e26:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e28:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e2a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e2c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e30:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e34:	1d33      	adds	r3, r6, #4
 8003e36:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e38:	6838      	ldr	r0, [r7, #0]
 8003e3a:	f001 f9ed 	bl	8005218 <USB_CoreInit>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d005      	beq.n	8003e50 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2202      	movs	r2, #2
 8003e48:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003e4c:	2301      	movs	r3, #1
 8003e4e:	e0d0      	b.n	8003ff2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2100      	movs	r1, #0
 8003e56:	4618      	mov	r0, r3
 8003e58:	f001 fa50 	bl	80052fc <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e5c:	2300      	movs	r3, #0
 8003e5e:	73fb      	strb	r3, [r7, #15]
 8003e60:	e04a      	b.n	8003ef8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003e62:	7bfa      	ldrb	r2, [r7, #15]
 8003e64:	6879      	ldr	r1, [r7, #4]
 8003e66:	4613      	mov	r3, r2
 8003e68:	00db      	lsls	r3, r3, #3
 8003e6a:	1a9b      	subs	r3, r3, r2
 8003e6c:	009b      	lsls	r3, r3, #2
 8003e6e:	440b      	add	r3, r1
 8003e70:	333d      	adds	r3, #61	; 0x3d
 8003e72:	2201      	movs	r2, #1
 8003e74:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003e76:	7bfa      	ldrb	r2, [r7, #15]
 8003e78:	6879      	ldr	r1, [r7, #4]
 8003e7a:	4613      	mov	r3, r2
 8003e7c:	00db      	lsls	r3, r3, #3
 8003e7e:	1a9b      	subs	r3, r3, r2
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	440b      	add	r3, r1
 8003e84:	333c      	adds	r3, #60	; 0x3c
 8003e86:	7bfa      	ldrb	r2, [r7, #15]
 8003e88:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003e8a:	7bfa      	ldrb	r2, [r7, #15]
 8003e8c:	7bfb      	ldrb	r3, [r7, #15]
 8003e8e:	b298      	uxth	r0, r3
 8003e90:	6879      	ldr	r1, [r7, #4]
 8003e92:	4613      	mov	r3, r2
 8003e94:	00db      	lsls	r3, r3, #3
 8003e96:	1a9b      	subs	r3, r3, r2
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	440b      	add	r3, r1
 8003e9c:	3342      	adds	r3, #66	; 0x42
 8003e9e:	4602      	mov	r2, r0
 8003ea0:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003ea2:	7bfa      	ldrb	r2, [r7, #15]
 8003ea4:	6879      	ldr	r1, [r7, #4]
 8003ea6:	4613      	mov	r3, r2
 8003ea8:	00db      	lsls	r3, r3, #3
 8003eaa:	1a9b      	subs	r3, r3, r2
 8003eac:	009b      	lsls	r3, r3, #2
 8003eae:	440b      	add	r3, r1
 8003eb0:	333f      	adds	r3, #63	; 0x3f
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003eb6:	7bfa      	ldrb	r2, [r7, #15]
 8003eb8:	6879      	ldr	r1, [r7, #4]
 8003eba:	4613      	mov	r3, r2
 8003ebc:	00db      	lsls	r3, r3, #3
 8003ebe:	1a9b      	subs	r3, r3, r2
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	440b      	add	r3, r1
 8003ec4:	3344      	adds	r3, #68	; 0x44
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003eca:	7bfa      	ldrb	r2, [r7, #15]
 8003ecc:	6879      	ldr	r1, [r7, #4]
 8003ece:	4613      	mov	r3, r2
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	1a9b      	subs	r3, r3, r2
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	440b      	add	r3, r1
 8003ed8:	3348      	adds	r3, #72	; 0x48
 8003eda:	2200      	movs	r2, #0
 8003edc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003ede:	7bfa      	ldrb	r2, [r7, #15]
 8003ee0:	6879      	ldr	r1, [r7, #4]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	1a9b      	subs	r3, r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	440b      	add	r3, r1
 8003eec:	3350      	adds	r3, #80	; 0x50
 8003eee:	2200      	movs	r2, #0
 8003ef0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003ef2:	7bfb      	ldrb	r3, [r7, #15]
 8003ef4:	3301      	adds	r3, #1
 8003ef6:	73fb      	strb	r3, [r7, #15]
 8003ef8:	7bfa      	ldrb	r2, [r7, #15]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	685b      	ldr	r3, [r3, #4]
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d3af      	bcc.n	8003e62 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f02:	2300      	movs	r3, #0
 8003f04:	73fb      	strb	r3, [r7, #15]
 8003f06:	e044      	b.n	8003f92 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003f08:	7bfa      	ldrb	r2, [r7, #15]
 8003f0a:	6879      	ldr	r1, [r7, #4]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	00db      	lsls	r3, r3, #3
 8003f10:	1a9b      	subs	r3, r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	440b      	add	r3, r1
 8003f16:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8003f1a:	2200      	movs	r2, #0
 8003f1c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003f1e:	7bfa      	ldrb	r2, [r7, #15]
 8003f20:	6879      	ldr	r1, [r7, #4]
 8003f22:	4613      	mov	r3, r2
 8003f24:	00db      	lsls	r3, r3, #3
 8003f26:	1a9b      	subs	r3, r3, r2
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	440b      	add	r3, r1
 8003f2c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8003f30:	7bfa      	ldrb	r2, [r7, #15]
 8003f32:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003f34:	7bfa      	ldrb	r2, [r7, #15]
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	4613      	mov	r3, r2
 8003f3a:	00db      	lsls	r3, r3, #3
 8003f3c:	1a9b      	subs	r3, r3, r2
 8003f3e:	009b      	lsls	r3, r3, #2
 8003f40:	440b      	add	r3, r1
 8003f42:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8003f46:	2200      	movs	r2, #0
 8003f48:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003f4a:	7bfa      	ldrb	r2, [r7, #15]
 8003f4c:	6879      	ldr	r1, [r7, #4]
 8003f4e:	4613      	mov	r3, r2
 8003f50:	00db      	lsls	r3, r3, #3
 8003f52:	1a9b      	subs	r3, r3, r2
 8003f54:	009b      	lsls	r3, r3, #2
 8003f56:	440b      	add	r3, r1
 8003f58:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8003f5c:	2200      	movs	r2, #0
 8003f5e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003f60:	7bfa      	ldrb	r2, [r7, #15]
 8003f62:	6879      	ldr	r1, [r7, #4]
 8003f64:	4613      	mov	r3, r2
 8003f66:	00db      	lsls	r3, r3, #3
 8003f68:	1a9b      	subs	r3, r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	440b      	add	r3, r1
 8003f6e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003f72:	2200      	movs	r2, #0
 8003f74:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003f76:	7bfa      	ldrb	r2, [r7, #15]
 8003f78:	6879      	ldr	r1, [r7, #4]
 8003f7a:	4613      	mov	r3, r2
 8003f7c:	00db      	lsls	r3, r3, #3
 8003f7e:	1a9b      	subs	r3, r3, r2
 8003f80:	009b      	lsls	r3, r3, #2
 8003f82:	440b      	add	r3, r1
 8003f84:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8003f88:	2200      	movs	r2, #0
 8003f8a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003f8c:	7bfb      	ldrb	r3, [r7, #15]
 8003f8e:	3301      	adds	r3, #1
 8003f90:	73fb      	strb	r3, [r7, #15]
 8003f92:	7bfa      	ldrb	r2, [r7, #15]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	685b      	ldr	r3, [r3, #4]
 8003f98:	429a      	cmp	r2, r3
 8003f9a:	d3b5      	bcc.n	8003f08 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	603b      	str	r3, [r7, #0]
 8003fa2:	687e      	ldr	r6, [r7, #4]
 8003fa4:	466d      	mov	r5, sp
 8003fa6:	f106 0410 	add.w	r4, r6, #16
 8003faa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003fac:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003fae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003fb0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003fb2:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003fb6:	e885 0003 	stmia.w	r5, {r0, r1}
 8003fba:	1d33      	adds	r3, r6, #4
 8003fbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003fbe:	6838      	ldr	r0, [r7, #0]
 8003fc0:	f001 f9c6 	bl	8005350 <USB_DevInit>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d005      	beq.n	8003fd6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2202      	movs	r2, #2
 8003fce:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e00d      	b.n	8003ff2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2201      	movs	r2, #1
 8003fe2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4618      	mov	r0, r3
 8003fec:	f001 fb75 	bl	80056da <USB_DevDisconnect>

  return HAL_OK;
 8003ff0:	2300      	movs	r3, #0
}
 8003ff2:	4618      	mov	r0, r3
 8003ff4:	3714      	adds	r7, #20
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003ffc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b086      	sub	sp, #24
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d101      	bne.n	800400e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e25b      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f003 0301 	and.w	r3, r3, #1
 8004016:	2b00      	cmp	r3, #0
 8004018:	d075      	beq.n	8004106 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800401a:	4ba3      	ldr	r3, [pc, #652]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800401c:	689b      	ldr	r3, [r3, #8]
 800401e:	f003 030c 	and.w	r3, r3, #12
 8004022:	2b04      	cmp	r3, #4
 8004024:	d00c      	beq.n	8004040 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004026:	4ba0      	ldr	r3, [pc, #640]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800402e:	2b08      	cmp	r3, #8
 8004030:	d112      	bne.n	8004058 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004032:	4b9d      	ldr	r3, [pc, #628]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800403a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800403e:	d10b      	bne.n	8004058 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004040:	4b99      	ldr	r3, [pc, #612]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004048:	2b00      	cmp	r3, #0
 800404a:	d05b      	beq.n	8004104 <HAL_RCC_OscConfig+0x108>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d157      	bne.n	8004104 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004054:	2301      	movs	r3, #1
 8004056:	e236      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004060:	d106      	bne.n	8004070 <HAL_RCC_OscConfig+0x74>
 8004062:	4b91      	ldr	r3, [pc, #580]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a90      	ldr	r2, [pc, #576]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004068:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	e01d      	b.n	80040ac <HAL_RCC_OscConfig+0xb0>
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004078:	d10c      	bne.n	8004094 <HAL_RCC_OscConfig+0x98>
 800407a:	4b8b      	ldr	r3, [pc, #556]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	4a8a      	ldr	r2, [pc, #552]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004080:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004084:	6013      	str	r3, [r2, #0]
 8004086:	4b88      	ldr	r3, [pc, #544]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4a87      	ldr	r2, [pc, #540]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800408c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004090:	6013      	str	r3, [r2, #0]
 8004092:	e00b      	b.n	80040ac <HAL_RCC_OscConfig+0xb0>
 8004094:	4b84      	ldr	r3, [pc, #528]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a83      	ldr	r2, [pc, #524]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800409a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800409e:	6013      	str	r3, [r2, #0]
 80040a0:	4b81      	ldr	r3, [pc, #516]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	4a80      	ldr	r2, [pc, #512]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 80040a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80040aa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	685b      	ldr	r3, [r3, #4]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d013      	beq.n	80040dc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040b4:	f7fe fb58 	bl	8002768 <HAL_GetTick>
 80040b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ba:	e008      	b.n	80040ce <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040bc:	f7fe fb54 	bl	8002768 <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	693b      	ldr	r3, [r7, #16]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	2b64      	cmp	r3, #100	; 0x64
 80040c8:	d901      	bls.n	80040ce <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80040ca:	2303      	movs	r3, #3
 80040cc:	e1fb      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80040ce:	4b76      	ldr	r3, [pc, #472]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d0f0      	beq.n	80040bc <HAL_RCC_OscConfig+0xc0>
 80040da:	e014      	b.n	8004106 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040dc:	f7fe fb44 	bl	8002768 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040e4:	f7fe fb40 	bl	8002768 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b64      	cmp	r3, #100	; 0x64
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e1e7      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040f6:	4b6c      	ldr	r3, [pc, #432]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1f0      	bne.n	80040e4 <HAL_RCC_OscConfig+0xe8>
 8004102:	e000      	b.n	8004106 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004104:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f003 0302 	and.w	r3, r3, #2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d063      	beq.n	80041da <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004112:	4b65      	ldr	r3, [pc, #404]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f003 030c 	and.w	r3, r3, #12
 800411a:	2b00      	cmp	r3, #0
 800411c:	d00b      	beq.n	8004136 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800411e:	4b62      	ldr	r3, [pc, #392]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004120:	689b      	ldr	r3, [r3, #8]
 8004122:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004126:	2b08      	cmp	r3, #8
 8004128:	d11c      	bne.n	8004164 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800412a:	4b5f      	ldr	r3, [pc, #380]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d116      	bne.n	8004164 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004136:	4b5c      	ldr	r3, [pc, #368]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d005      	beq.n	800414e <HAL_RCC_OscConfig+0x152>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	68db      	ldr	r3, [r3, #12]
 8004146:	2b01      	cmp	r3, #1
 8004148:	d001      	beq.n	800414e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e1bb      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800414e:	4b56      	ldr	r3, [pc, #344]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	691b      	ldr	r3, [r3, #16]
 800415a:	00db      	lsls	r3, r3, #3
 800415c:	4952      	ldr	r1, [pc, #328]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800415e:	4313      	orrs	r3, r2
 8004160:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004162:	e03a      	b.n	80041da <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d020      	beq.n	80041ae <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800416c:	4b4f      	ldr	r3, [pc, #316]	; (80042ac <HAL_RCC_OscConfig+0x2b0>)
 800416e:	2201      	movs	r2, #1
 8004170:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004172:	f7fe faf9 	bl	8002768 <HAL_GetTick>
 8004176:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004178:	e008      	b.n	800418c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800417a:	f7fe faf5 	bl	8002768 <HAL_GetTick>
 800417e:	4602      	mov	r2, r0
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	1ad3      	subs	r3, r2, r3
 8004184:	2b02      	cmp	r3, #2
 8004186:	d901      	bls.n	800418c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e19c      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800418c:	4b46      	ldr	r3, [pc, #280]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	2b00      	cmp	r3, #0
 8004196:	d0f0      	beq.n	800417a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004198:	4b43      	ldr	r3, [pc, #268]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	00db      	lsls	r3, r3, #3
 80041a6:	4940      	ldr	r1, [pc, #256]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 80041a8:	4313      	orrs	r3, r2
 80041aa:	600b      	str	r3, [r1, #0]
 80041ac:	e015      	b.n	80041da <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80041ae:	4b3f      	ldr	r3, [pc, #252]	; (80042ac <HAL_RCC_OscConfig+0x2b0>)
 80041b0:	2200      	movs	r2, #0
 80041b2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041b4:	f7fe fad8 	bl	8002768 <HAL_GetTick>
 80041b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ba:	e008      	b.n	80041ce <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041bc:	f7fe fad4 	bl	8002768 <HAL_GetTick>
 80041c0:	4602      	mov	r2, r0
 80041c2:	693b      	ldr	r3, [r7, #16]
 80041c4:	1ad3      	subs	r3, r2, r3
 80041c6:	2b02      	cmp	r3, #2
 80041c8:	d901      	bls.n	80041ce <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80041ca:	2303      	movs	r3, #3
 80041cc:	e17b      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041ce:	4b36      	ldr	r3, [pc, #216]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0302 	and.w	r3, r3, #2
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d1f0      	bne.n	80041bc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f003 0308 	and.w	r3, r3, #8
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d030      	beq.n	8004248 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	695b      	ldr	r3, [r3, #20]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d016      	beq.n	800421c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041ee:	4b30      	ldr	r3, [pc, #192]	; (80042b0 <HAL_RCC_OscConfig+0x2b4>)
 80041f0:	2201      	movs	r2, #1
 80041f2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041f4:	f7fe fab8 	bl	8002768 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041fc:	f7fe fab4 	bl	8002768 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e15b      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800420e:	4b26      	ldr	r3, [pc, #152]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004210:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004212:	f003 0302 	and.w	r3, r3, #2
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0f0      	beq.n	80041fc <HAL_RCC_OscConfig+0x200>
 800421a:	e015      	b.n	8004248 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800421c:	4b24      	ldr	r3, [pc, #144]	; (80042b0 <HAL_RCC_OscConfig+0x2b4>)
 800421e:	2200      	movs	r2, #0
 8004220:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004222:	f7fe faa1 	bl	8002768 <HAL_GetTick>
 8004226:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004228:	e008      	b.n	800423c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800422a:	f7fe fa9d 	bl	8002768 <HAL_GetTick>
 800422e:	4602      	mov	r2, r0
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	1ad3      	subs	r3, r2, r3
 8004234:	2b02      	cmp	r3, #2
 8004236:	d901      	bls.n	800423c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004238:	2303      	movs	r3, #3
 800423a:	e144      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800423c:	4b1a      	ldr	r3, [pc, #104]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800423e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004240:	f003 0302 	and.w	r3, r3, #2
 8004244:	2b00      	cmp	r3, #0
 8004246:	d1f0      	bne.n	800422a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	f003 0304 	and.w	r3, r3, #4
 8004250:	2b00      	cmp	r3, #0
 8004252:	f000 80a0 	beq.w	8004396 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004256:	2300      	movs	r3, #0
 8004258:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800425a:	4b13      	ldr	r3, [pc, #76]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004262:	2b00      	cmp	r3, #0
 8004264:	d10f      	bne.n	8004286 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004266:	2300      	movs	r3, #0
 8004268:	60bb      	str	r3, [r7, #8]
 800426a:	4b0f      	ldr	r3, [pc, #60]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	4a0e      	ldr	r2, [pc, #56]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004270:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004274:	6413      	str	r3, [r2, #64]	; 0x40
 8004276:	4b0c      	ldr	r3, [pc, #48]	; (80042a8 <HAL_RCC_OscConfig+0x2ac>)
 8004278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800427a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800427e:	60bb      	str	r3, [r7, #8]
 8004280:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004282:	2301      	movs	r3, #1
 8004284:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004286:	4b0b      	ldr	r3, [pc, #44]	; (80042b4 <HAL_RCC_OscConfig+0x2b8>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800428e:	2b00      	cmp	r3, #0
 8004290:	d121      	bne.n	80042d6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004292:	4b08      	ldr	r3, [pc, #32]	; (80042b4 <HAL_RCC_OscConfig+0x2b8>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a07      	ldr	r2, [pc, #28]	; (80042b4 <HAL_RCC_OscConfig+0x2b8>)
 8004298:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800429c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800429e:	f7fe fa63 	bl	8002768 <HAL_GetTick>
 80042a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042a4:	e011      	b.n	80042ca <HAL_RCC_OscConfig+0x2ce>
 80042a6:	bf00      	nop
 80042a8:	40023800 	.word	0x40023800
 80042ac:	42470000 	.word	0x42470000
 80042b0:	42470e80 	.word	0x42470e80
 80042b4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042b8:	f7fe fa56 	bl	8002768 <HAL_GetTick>
 80042bc:	4602      	mov	r2, r0
 80042be:	693b      	ldr	r3, [r7, #16]
 80042c0:	1ad3      	subs	r3, r2, r3
 80042c2:	2b02      	cmp	r3, #2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e0fd      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ca:	4b81      	ldr	r3, [pc, #516]	; (80044d0 <HAL_RCC_OscConfig+0x4d4>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d0f0      	beq.n	80042b8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	2b01      	cmp	r3, #1
 80042dc:	d106      	bne.n	80042ec <HAL_RCC_OscConfig+0x2f0>
 80042de:	4b7d      	ldr	r3, [pc, #500]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 80042e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e2:	4a7c      	ldr	r2, [pc, #496]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 80042e4:	f043 0301 	orr.w	r3, r3, #1
 80042e8:	6713      	str	r3, [r2, #112]	; 0x70
 80042ea:	e01c      	b.n	8004326 <HAL_RCC_OscConfig+0x32a>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	2b05      	cmp	r3, #5
 80042f2:	d10c      	bne.n	800430e <HAL_RCC_OscConfig+0x312>
 80042f4:	4b77      	ldr	r3, [pc, #476]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 80042f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f8:	4a76      	ldr	r2, [pc, #472]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 80042fa:	f043 0304 	orr.w	r3, r3, #4
 80042fe:	6713      	str	r3, [r2, #112]	; 0x70
 8004300:	4b74      	ldr	r3, [pc, #464]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 8004302:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004304:	4a73      	ldr	r2, [pc, #460]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	6713      	str	r3, [r2, #112]	; 0x70
 800430c:	e00b      	b.n	8004326 <HAL_RCC_OscConfig+0x32a>
 800430e:	4b71      	ldr	r3, [pc, #452]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 8004310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004312:	4a70      	ldr	r2, [pc, #448]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 8004314:	f023 0301 	bic.w	r3, r3, #1
 8004318:	6713      	str	r3, [r2, #112]	; 0x70
 800431a:	4b6e      	ldr	r3, [pc, #440]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 800431c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800431e:	4a6d      	ldr	r2, [pc, #436]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 8004320:	f023 0304 	bic.w	r3, r3, #4
 8004324:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d015      	beq.n	800435a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800432e:	f7fe fa1b 	bl	8002768 <HAL_GetTick>
 8004332:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004334:	e00a      	b.n	800434c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004336:	f7fe fa17 	bl	8002768 <HAL_GetTick>
 800433a:	4602      	mov	r2, r0
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	1ad3      	subs	r3, r2, r3
 8004340:	f241 3288 	movw	r2, #5000	; 0x1388
 8004344:	4293      	cmp	r3, r2
 8004346:	d901      	bls.n	800434c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e0bc      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800434c:	4b61      	ldr	r3, [pc, #388]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 800434e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004350:	f003 0302 	and.w	r3, r3, #2
 8004354:	2b00      	cmp	r3, #0
 8004356:	d0ee      	beq.n	8004336 <HAL_RCC_OscConfig+0x33a>
 8004358:	e014      	b.n	8004384 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800435a:	f7fe fa05 	bl	8002768 <HAL_GetTick>
 800435e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004360:	e00a      	b.n	8004378 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004362:	f7fe fa01 	bl	8002768 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004370:	4293      	cmp	r3, r2
 8004372:	d901      	bls.n	8004378 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004374:	2303      	movs	r3, #3
 8004376:	e0a6      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004378:	4b56      	ldr	r3, [pc, #344]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 800437a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800437c:	f003 0302 	and.w	r3, r3, #2
 8004380:	2b00      	cmp	r3, #0
 8004382:	d1ee      	bne.n	8004362 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004384:	7dfb      	ldrb	r3, [r7, #23]
 8004386:	2b01      	cmp	r3, #1
 8004388:	d105      	bne.n	8004396 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800438a:	4b52      	ldr	r3, [pc, #328]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 800438c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438e:	4a51      	ldr	r2, [pc, #324]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 8004390:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004394:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	699b      	ldr	r3, [r3, #24]
 800439a:	2b00      	cmp	r3, #0
 800439c:	f000 8092 	beq.w	80044c4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80043a0:	4b4c      	ldr	r3, [pc, #304]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 80043a2:	689b      	ldr	r3, [r3, #8]
 80043a4:	f003 030c 	and.w	r3, r3, #12
 80043a8:	2b08      	cmp	r3, #8
 80043aa:	d05c      	beq.n	8004466 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	699b      	ldr	r3, [r3, #24]
 80043b0:	2b02      	cmp	r3, #2
 80043b2:	d141      	bne.n	8004438 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043b4:	4b48      	ldr	r3, [pc, #288]	; (80044d8 <HAL_RCC_OscConfig+0x4dc>)
 80043b6:	2200      	movs	r2, #0
 80043b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ba:	f7fe f9d5 	bl	8002768 <HAL_GetTick>
 80043be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043c0:	e008      	b.n	80043d4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043c2:	f7fe f9d1 	bl	8002768 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	693b      	ldr	r3, [r7, #16]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	2b02      	cmp	r3, #2
 80043ce:	d901      	bls.n	80043d4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80043d0:	2303      	movs	r3, #3
 80043d2:	e078      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043d4:	4b3f      	ldr	r3, [pc, #252]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d1f0      	bne.n	80043c2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	69da      	ldr	r2, [r3, #28]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6a1b      	ldr	r3, [r3, #32]
 80043e8:	431a      	orrs	r2, r3
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ee:	019b      	lsls	r3, r3, #6
 80043f0:	431a      	orrs	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043f6:	085b      	lsrs	r3, r3, #1
 80043f8:	3b01      	subs	r3, #1
 80043fa:	041b      	lsls	r3, r3, #16
 80043fc:	431a      	orrs	r2, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004402:	061b      	lsls	r3, r3, #24
 8004404:	4933      	ldr	r1, [pc, #204]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 8004406:	4313      	orrs	r3, r2
 8004408:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800440a:	4b33      	ldr	r3, [pc, #204]	; (80044d8 <HAL_RCC_OscConfig+0x4dc>)
 800440c:	2201      	movs	r2, #1
 800440e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004410:	f7fe f9aa 	bl	8002768 <HAL_GetTick>
 8004414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004416:	e008      	b.n	800442a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004418:	f7fe f9a6 	bl	8002768 <HAL_GetTick>
 800441c:	4602      	mov	r2, r0
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	1ad3      	subs	r3, r2, r3
 8004422:	2b02      	cmp	r3, #2
 8004424:	d901      	bls.n	800442a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004426:	2303      	movs	r3, #3
 8004428:	e04d      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800442a:	4b2a      	ldr	r3, [pc, #168]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d0f0      	beq.n	8004418 <HAL_RCC_OscConfig+0x41c>
 8004436:	e045      	b.n	80044c4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004438:	4b27      	ldr	r3, [pc, #156]	; (80044d8 <HAL_RCC_OscConfig+0x4dc>)
 800443a:	2200      	movs	r2, #0
 800443c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443e:	f7fe f993 	bl	8002768 <HAL_GetTick>
 8004442:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004444:	e008      	b.n	8004458 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004446:	f7fe f98f 	bl	8002768 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	2b02      	cmp	r3, #2
 8004452:	d901      	bls.n	8004458 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e036      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004458:	4b1e      	ldr	r3, [pc, #120]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d1f0      	bne.n	8004446 <HAL_RCC_OscConfig+0x44a>
 8004464:	e02e      	b.n	80044c4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	699b      	ldr	r3, [r3, #24]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d101      	bne.n	8004472 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e029      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004472:	4b18      	ldr	r3, [pc, #96]	; (80044d4 <HAL_RCC_OscConfig+0x4d8>)
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	69db      	ldr	r3, [r3, #28]
 8004482:	429a      	cmp	r2, r3
 8004484:	d11c      	bne.n	80044c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004490:	429a      	cmp	r2, r3
 8004492:	d115      	bne.n	80044c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004494:	68fa      	ldr	r2, [r7, #12]
 8004496:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800449a:	4013      	ands	r3, r2
 800449c:	687a      	ldr	r2, [r7, #4]
 800449e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d10d      	bne.n	80044c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d106      	bne.n	80044c0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80044bc:	429a      	cmp	r2, r3
 80044be:	d001      	beq.n	80044c4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e000      	b.n	80044c6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80044c4:	2300      	movs	r3, #0
}
 80044c6:	4618      	mov	r0, r3
 80044c8:	3718      	adds	r7, #24
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	40007000 	.word	0x40007000
 80044d4:	40023800 	.word	0x40023800
 80044d8:	42470060 	.word	0x42470060

080044dc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b084      	sub	sp, #16
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d101      	bne.n	80044f0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e0cc      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044f0:	4b68      	ldr	r3, [pc, #416]	; (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 030f 	and.w	r3, r3, #15
 80044f8:	683a      	ldr	r2, [r7, #0]
 80044fa:	429a      	cmp	r2, r3
 80044fc:	d90c      	bls.n	8004518 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044fe:	4b65      	ldr	r3, [pc, #404]	; (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 8004500:	683a      	ldr	r2, [r7, #0]
 8004502:	b2d2      	uxtb	r2, r2
 8004504:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004506:	4b63      	ldr	r3, [pc, #396]	; (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f003 030f 	and.w	r3, r3, #15
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	429a      	cmp	r2, r3
 8004512:	d001      	beq.n	8004518 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004514:	2301      	movs	r3, #1
 8004516:	e0b8      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d020      	beq.n	8004566 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	d005      	beq.n	800453c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004530:	4b59      	ldr	r3, [pc, #356]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004532:	689b      	ldr	r3, [r3, #8]
 8004534:	4a58      	ldr	r2, [pc, #352]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004536:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800453a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	f003 0308 	and.w	r3, r3, #8
 8004544:	2b00      	cmp	r3, #0
 8004546:	d005      	beq.n	8004554 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004548:	4b53      	ldr	r3, [pc, #332]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	4a52      	ldr	r2, [pc, #328]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800454e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004552:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004554:	4b50      	ldr	r3, [pc, #320]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	689b      	ldr	r3, [r3, #8]
 8004560:	494d      	ldr	r1, [pc, #308]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004562:	4313      	orrs	r3, r2
 8004564:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b00      	cmp	r3, #0
 8004570:	d044      	beq.n	80045fc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	2b01      	cmp	r3, #1
 8004578:	d107      	bne.n	800458a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800457a:	4b47      	ldr	r3, [pc, #284]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d119      	bne.n	80045ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e07f      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	2b02      	cmp	r3, #2
 8004590:	d003      	beq.n	800459a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004596:	2b03      	cmp	r3, #3
 8004598:	d107      	bne.n	80045aa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800459a:	4b3f      	ldr	r3, [pc, #252]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d109      	bne.n	80045ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045a6:	2301      	movs	r3, #1
 80045a8:	e06f      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045aa:	4b3b      	ldr	r3, [pc, #236]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0302 	and.w	r3, r3, #2
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80045b6:	2301      	movs	r3, #1
 80045b8:	e067      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045ba:	4b37      	ldr	r3, [pc, #220]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f023 0203 	bic.w	r2, r3, #3
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	4934      	ldr	r1, [pc, #208]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045cc:	f7fe f8cc 	bl	8002768 <HAL_GetTick>
 80045d0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045d2:	e00a      	b.n	80045ea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045d4:	f7fe f8c8 	bl	8002768 <HAL_GetTick>
 80045d8:	4602      	mov	r2, r0
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	1ad3      	subs	r3, r2, r3
 80045de:	f241 3288 	movw	r2, #5000	; 0x1388
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d901      	bls.n	80045ea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80045e6:	2303      	movs	r3, #3
 80045e8:	e04f      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80045ea:	4b2b      	ldr	r3, [pc, #172]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f003 020c 	and.w	r2, r3, #12
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	009b      	lsls	r3, r3, #2
 80045f8:	429a      	cmp	r2, r3
 80045fa:	d1eb      	bne.n	80045d4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80045fc:	4b25      	ldr	r3, [pc, #148]	; (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	f003 030f 	and.w	r3, r3, #15
 8004604:	683a      	ldr	r2, [r7, #0]
 8004606:	429a      	cmp	r2, r3
 8004608:	d20c      	bcs.n	8004624 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800460a:	4b22      	ldr	r3, [pc, #136]	; (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 800460c:	683a      	ldr	r2, [r7, #0]
 800460e:	b2d2      	uxtb	r2, r2
 8004610:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004612:	4b20      	ldr	r3, [pc, #128]	; (8004694 <HAL_RCC_ClockConfig+0x1b8>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f003 030f 	and.w	r3, r3, #15
 800461a:	683a      	ldr	r2, [r7, #0]
 800461c:	429a      	cmp	r2, r3
 800461e:	d001      	beq.n	8004624 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	e032      	b.n	800468a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f003 0304 	and.w	r3, r3, #4
 800462c:	2b00      	cmp	r3, #0
 800462e:	d008      	beq.n	8004642 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004630:	4b19      	ldr	r3, [pc, #100]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	68db      	ldr	r3, [r3, #12]
 800463c:	4916      	ldr	r1, [pc, #88]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800463e:	4313      	orrs	r3, r2
 8004640:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 0308 	and.w	r3, r3, #8
 800464a:	2b00      	cmp	r3, #0
 800464c:	d009      	beq.n	8004662 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800464e:	4b12      	ldr	r3, [pc, #72]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	691b      	ldr	r3, [r3, #16]
 800465a:	00db      	lsls	r3, r3, #3
 800465c:	490e      	ldr	r1, [pc, #56]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800465e:	4313      	orrs	r3, r2
 8004660:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004662:	f000 f821 	bl	80046a8 <HAL_RCC_GetSysClockFreq>
 8004666:	4601      	mov	r1, r0
 8004668:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <HAL_RCC_ClockConfig+0x1bc>)
 800466a:	689b      	ldr	r3, [r3, #8]
 800466c:	091b      	lsrs	r3, r3, #4
 800466e:	f003 030f 	and.w	r3, r3, #15
 8004672:	4a0a      	ldr	r2, [pc, #40]	; (800469c <HAL_RCC_ClockConfig+0x1c0>)
 8004674:	5cd3      	ldrb	r3, [r2, r3]
 8004676:	fa21 f303 	lsr.w	r3, r1, r3
 800467a:	4a09      	ldr	r2, [pc, #36]	; (80046a0 <HAL_RCC_ClockConfig+0x1c4>)
 800467c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800467e:	4b09      	ldr	r3, [pc, #36]	; (80046a4 <HAL_RCC_ClockConfig+0x1c8>)
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	4618      	mov	r0, r3
 8004684:	f7fe f82c 	bl	80026e0 <HAL_InitTick>

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3710      	adds	r7, #16
 800468e:	46bd      	mov	sp, r7
 8004690:	bd80      	pop	{r7, pc}
 8004692:	bf00      	nop
 8004694:	40023c00 	.word	0x40023c00
 8004698:	40023800 	.word	0x40023800
 800469c:	080068bc 	.word	0x080068bc
 80046a0:	20000004 	.word	0x20000004
 80046a4:	20000008 	.word	0x20000008

080046a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80046a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046aa:	b085      	sub	sp, #20
 80046ac:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80046ae:	2300      	movs	r3, #0
 80046b0:	607b      	str	r3, [r7, #4]
 80046b2:	2300      	movs	r3, #0
 80046b4:	60fb      	str	r3, [r7, #12]
 80046b6:	2300      	movs	r3, #0
 80046b8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80046ba:	2300      	movs	r3, #0
 80046bc:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046be:	4b63      	ldr	r3, [pc, #396]	; (800484c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	f003 030c 	and.w	r3, r3, #12
 80046c6:	2b04      	cmp	r3, #4
 80046c8:	d007      	beq.n	80046da <HAL_RCC_GetSysClockFreq+0x32>
 80046ca:	2b08      	cmp	r3, #8
 80046cc:	d008      	beq.n	80046e0 <HAL_RCC_GetSysClockFreq+0x38>
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	f040 80b4 	bne.w	800483c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80046d4:	4b5e      	ldr	r3, [pc, #376]	; (8004850 <HAL_RCC_GetSysClockFreq+0x1a8>)
 80046d6:	60bb      	str	r3, [r7, #8]
       break;
 80046d8:	e0b3      	b.n	8004842 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80046da:	4b5e      	ldr	r3, [pc, #376]	; (8004854 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80046dc:	60bb      	str	r3, [r7, #8]
      break;
 80046de:	e0b0      	b.n	8004842 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80046e0:	4b5a      	ldr	r3, [pc, #360]	; (800484c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80046e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80046ea:	4b58      	ldr	r3, [pc, #352]	; (800484c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d04a      	beq.n	800478c <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046f6:	4b55      	ldr	r3, [pc, #340]	; (800484c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80046f8:	685b      	ldr	r3, [r3, #4]
 80046fa:	099b      	lsrs	r3, r3, #6
 80046fc:	f04f 0400 	mov.w	r4, #0
 8004700:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004704:	f04f 0200 	mov.w	r2, #0
 8004708:	ea03 0501 	and.w	r5, r3, r1
 800470c:	ea04 0602 	and.w	r6, r4, r2
 8004710:	4629      	mov	r1, r5
 8004712:	4632      	mov	r2, r6
 8004714:	f04f 0300 	mov.w	r3, #0
 8004718:	f04f 0400 	mov.w	r4, #0
 800471c:	0154      	lsls	r4, r2, #5
 800471e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004722:	014b      	lsls	r3, r1, #5
 8004724:	4619      	mov	r1, r3
 8004726:	4622      	mov	r2, r4
 8004728:	1b49      	subs	r1, r1, r5
 800472a:	eb62 0206 	sbc.w	r2, r2, r6
 800472e:	f04f 0300 	mov.w	r3, #0
 8004732:	f04f 0400 	mov.w	r4, #0
 8004736:	0194      	lsls	r4, r2, #6
 8004738:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800473c:	018b      	lsls	r3, r1, #6
 800473e:	1a5b      	subs	r3, r3, r1
 8004740:	eb64 0402 	sbc.w	r4, r4, r2
 8004744:	f04f 0100 	mov.w	r1, #0
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	00e2      	lsls	r2, r4, #3
 800474e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004752:	00d9      	lsls	r1, r3, #3
 8004754:	460b      	mov	r3, r1
 8004756:	4614      	mov	r4, r2
 8004758:	195b      	adds	r3, r3, r5
 800475a:	eb44 0406 	adc.w	r4, r4, r6
 800475e:	f04f 0100 	mov.w	r1, #0
 8004762:	f04f 0200 	mov.w	r2, #0
 8004766:	0262      	lsls	r2, r4, #9
 8004768:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800476c:	0259      	lsls	r1, r3, #9
 800476e:	460b      	mov	r3, r1
 8004770:	4614      	mov	r4, r2
 8004772:	4618      	mov	r0, r3
 8004774:	4621      	mov	r1, r4
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f04f 0400 	mov.w	r4, #0
 800477c:	461a      	mov	r2, r3
 800477e:	4623      	mov	r3, r4
 8004780:	f7fc fa6a 	bl	8000c58 <__aeabi_uldivmod>
 8004784:	4603      	mov	r3, r0
 8004786:	460c      	mov	r4, r1
 8004788:	60fb      	str	r3, [r7, #12]
 800478a:	e049      	b.n	8004820 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800478c:	4b2f      	ldr	r3, [pc, #188]	; (800484c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	099b      	lsrs	r3, r3, #6
 8004792:	f04f 0400 	mov.w	r4, #0
 8004796:	f240 11ff 	movw	r1, #511	; 0x1ff
 800479a:	f04f 0200 	mov.w	r2, #0
 800479e:	ea03 0501 	and.w	r5, r3, r1
 80047a2:	ea04 0602 	and.w	r6, r4, r2
 80047a6:	4629      	mov	r1, r5
 80047a8:	4632      	mov	r2, r6
 80047aa:	f04f 0300 	mov.w	r3, #0
 80047ae:	f04f 0400 	mov.w	r4, #0
 80047b2:	0154      	lsls	r4, r2, #5
 80047b4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80047b8:	014b      	lsls	r3, r1, #5
 80047ba:	4619      	mov	r1, r3
 80047bc:	4622      	mov	r2, r4
 80047be:	1b49      	subs	r1, r1, r5
 80047c0:	eb62 0206 	sbc.w	r2, r2, r6
 80047c4:	f04f 0300 	mov.w	r3, #0
 80047c8:	f04f 0400 	mov.w	r4, #0
 80047cc:	0194      	lsls	r4, r2, #6
 80047ce:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80047d2:	018b      	lsls	r3, r1, #6
 80047d4:	1a5b      	subs	r3, r3, r1
 80047d6:	eb64 0402 	sbc.w	r4, r4, r2
 80047da:	f04f 0100 	mov.w	r1, #0
 80047de:	f04f 0200 	mov.w	r2, #0
 80047e2:	00e2      	lsls	r2, r4, #3
 80047e4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80047e8:	00d9      	lsls	r1, r3, #3
 80047ea:	460b      	mov	r3, r1
 80047ec:	4614      	mov	r4, r2
 80047ee:	195b      	adds	r3, r3, r5
 80047f0:	eb44 0406 	adc.w	r4, r4, r6
 80047f4:	f04f 0100 	mov.w	r1, #0
 80047f8:	f04f 0200 	mov.w	r2, #0
 80047fc:	02a2      	lsls	r2, r4, #10
 80047fe:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004802:	0299      	lsls	r1, r3, #10
 8004804:	460b      	mov	r3, r1
 8004806:	4614      	mov	r4, r2
 8004808:	4618      	mov	r0, r3
 800480a:	4621      	mov	r1, r4
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f04f 0400 	mov.w	r4, #0
 8004812:	461a      	mov	r2, r3
 8004814:	4623      	mov	r3, r4
 8004816:	f7fc fa1f 	bl	8000c58 <__aeabi_uldivmod>
 800481a:	4603      	mov	r3, r0
 800481c:	460c      	mov	r4, r1
 800481e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004820:	4b0a      	ldr	r3, [pc, #40]	; (800484c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	0c1b      	lsrs	r3, r3, #16
 8004826:	f003 0303 	and.w	r3, r3, #3
 800482a:	3301      	adds	r3, #1
 800482c:	005b      	lsls	r3, r3, #1
 800482e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	fbb2 f3f3 	udiv	r3, r2, r3
 8004838:	60bb      	str	r3, [r7, #8]
      break;
 800483a:	e002      	b.n	8004842 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800483c:	4b04      	ldr	r3, [pc, #16]	; (8004850 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800483e:	60bb      	str	r3, [r7, #8]
      break;
 8004840:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004842:	68bb      	ldr	r3, [r7, #8]
}
 8004844:	4618      	mov	r0, r3
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800484c:	40023800 	.word	0x40023800
 8004850:	00f42400 	.word	0x00f42400
 8004854:	007a1200 	.word	0x007a1200

08004858 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004858:	b480      	push	{r7}
 800485a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800485c:	4b03      	ldr	r3, [pc, #12]	; (800486c <HAL_RCC_GetHCLKFreq+0x14>)
 800485e:	681b      	ldr	r3, [r3, #0]
}
 8004860:	4618      	mov	r0, r3
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	20000004 	.word	0x20000004

08004870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004870:	b580      	push	{r7, lr}
 8004872:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004874:	f7ff fff0 	bl	8004858 <HAL_RCC_GetHCLKFreq>
 8004878:	4601      	mov	r1, r0
 800487a:	4b05      	ldr	r3, [pc, #20]	; (8004890 <HAL_RCC_GetPCLK1Freq+0x20>)
 800487c:	689b      	ldr	r3, [r3, #8]
 800487e:	0a9b      	lsrs	r3, r3, #10
 8004880:	f003 0307 	and.w	r3, r3, #7
 8004884:	4a03      	ldr	r2, [pc, #12]	; (8004894 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004886:	5cd3      	ldrb	r3, [r2, r3]
 8004888:	fa21 f303 	lsr.w	r3, r1, r3
}
 800488c:	4618      	mov	r0, r3
 800488e:	bd80      	pop	{r7, pc}
 8004890:	40023800 	.word	0x40023800
 8004894:	080068cc 	.word	0x080068cc

08004898 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800489c:	f7ff ffdc 	bl	8004858 <HAL_RCC_GetHCLKFreq>
 80048a0:	4601      	mov	r1, r0
 80048a2:	4b05      	ldr	r3, [pc, #20]	; (80048b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80048a4:	689b      	ldr	r3, [r3, #8]
 80048a6:	0b5b      	lsrs	r3, r3, #13
 80048a8:	f003 0307 	and.w	r3, r3, #7
 80048ac:	4a03      	ldr	r2, [pc, #12]	; (80048bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80048ae:	5cd3      	ldrb	r3, [r2, r3]
 80048b0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80048b4:	4618      	mov	r0, r3
 80048b6:	bd80      	pop	{r7, pc}
 80048b8:	40023800 	.word	0x40023800
 80048bc:	080068cc 	.word	0x080068cc

080048c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048c0:	b580      	push	{r7, lr}
 80048c2:	b082      	sub	sp, #8
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d101      	bne.n	80048d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e03f      	b.n	8004952 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80048d8:	b2db      	uxtb	r3, r3
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d106      	bne.n	80048ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80048e6:	6878      	ldr	r0, [r7, #4]
 80048e8:	f7fd fcc0 	bl	800226c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2224      	movs	r2, #36	; 0x24
 80048f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	68da      	ldr	r2, [r3, #12]
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004902:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004904:	6878      	ldr	r0, [r7, #4]
 8004906:	f000 f90b 	bl	8004b20 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	691a      	ldr	r2, [r3, #16]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004918:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	695a      	ldr	r2, [r3, #20]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004928:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	68da      	ldr	r2, [r3, #12]
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004938:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2200      	movs	r2, #0
 800493e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2220      	movs	r2, #32
 8004944:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2220      	movs	r2, #32
 800494c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004950:	2300      	movs	r3, #0
}
 8004952:	4618      	mov	r0, r3
 8004954:	3708      	adds	r7, #8
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}

0800495a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800495a:	b580      	push	{r7, lr}
 800495c:	b088      	sub	sp, #32
 800495e:	af02      	add	r7, sp, #8
 8004960:	60f8      	str	r0, [r7, #12]
 8004962:	60b9      	str	r1, [r7, #8]
 8004964:	603b      	str	r3, [r7, #0]
 8004966:	4613      	mov	r3, r2
 8004968:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800496a:	2300      	movs	r3, #0
 800496c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004974:	b2db      	uxtb	r3, r3
 8004976:	2b20      	cmp	r3, #32
 8004978:	f040 8083 	bne.w	8004a82 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d002      	beq.n	8004988 <HAL_UART_Transmit+0x2e>
 8004982:	88fb      	ldrh	r3, [r7, #6]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d101      	bne.n	800498c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	e07b      	b.n	8004a84 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004992:	2b01      	cmp	r3, #1
 8004994:	d101      	bne.n	800499a <HAL_UART_Transmit+0x40>
 8004996:	2302      	movs	r3, #2
 8004998:	e074      	b.n	8004a84 <HAL_UART_Transmit+0x12a>
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2200      	movs	r2, #0
 80049a6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2221      	movs	r2, #33	; 0x21
 80049ac:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80049b0:	f7fd feda 	bl	8002768 <HAL_GetTick>
 80049b4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	88fa      	ldrh	r2, [r7, #6]
 80049ba:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	88fa      	ldrh	r2, [r7, #6]
 80049c0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	2200      	movs	r2, #0
 80049c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80049ca:	e042      	b.n	8004a52 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80049e2:	d122      	bne.n	8004a2a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	9300      	str	r3, [sp, #0]
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	2200      	movs	r2, #0
 80049ec:	2180      	movs	r1, #128	; 0x80
 80049ee:	68f8      	ldr	r0, [r7, #12]
 80049f0:	f000 f84c 	bl	8004a8c <UART_WaitOnFlagUntilTimeout>
 80049f4:	4603      	mov	r3, r0
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d001      	beq.n	80049fe <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80049fa:	2303      	movs	r3, #3
 80049fc:	e042      	b.n	8004a84 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	881b      	ldrh	r3, [r3, #0]
 8004a06:	461a      	mov	r2, r3
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a10:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	691b      	ldr	r3, [r3, #16]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d103      	bne.n	8004a22 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	3302      	adds	r3, #2
 8004a1e:	60bb      	str	r3, [r7, #8]
 8004a20:	e017      	b.n	8004a52 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	3301      	adds	r3, #1
 8004a26:	60bb      	str	r3, [r7, #8]
 8004a28:	e013      	b.n	8004a52 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a2a:	683b      	ldr	r3, [r7, #0]
 8004a2c:	9300      	str	r3, [sp, #0]
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	2200      	movs	r2, #0
 8004a32:	2180      	movs	r1, #128	; 0x80
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f000 f829 	bl	8004a8c <UART_WaitOnFlagUntilTimeout>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d001      	beq.n	8004a44 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e01f      	b.n	8004a84 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	1c5a      	adds	r2, r3, #1
 8004a48:	60ba      	str	r2, [r7, #8]
 8004a4a:	781a      	ldrb	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a56:	b29b      	uxth	r3, r3
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d1b7      	bne.n	80049cc <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	9300      	str	r3, [sp, #0]
 8004a60:	697b      	ldr	r3, [r7, #20]
 8004a62:	2200      	movs	r2, #0
 8004a64:	2140      	movs	r1, #64	; 0x40
 8004a66:	68f8      	ldr	r0, [r7, #12]
 8004a68:	f000 f810 	bl	8004a8c <UART_WaitOnFlagUntilTimeout>
 8004a6c:	4603      	mov	r3, r0
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d001      	beq.n	8004a76 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e006      	b.n	8004a84 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2220      	movs	r2, #32
 8004a7a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	e000      	b.n	8004a84 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004a82:	2302      	movs	r3, #2
  }
}
 8004a84:	4618      	mov	r0, r3
 8004a86:	3718      	adds	r7, #24
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}

08004a8c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004a8c:	b580      	push	{r7, lr}
 8004a8e:	b084      	sub	sp, #16
 8004a90:	af00      	add	r7, sp, #0
 8004a92:	60f8      	str	r0, [r7, #12]
 8004a94:	60b9      	str	r1, [r7, #8]
 8004a96:	603b      	str	r3, [r7, #0]
 8004a98:	4613      	mov	r3, r2
 8004a9a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004a9c:	e02c      	b.n	8004af8 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004aa4:	d028      	beq.n	8004af8 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d007      	beq.n	8004abc <UART_WaitOnFlagUntilTimeout+0x30>
 8004aac:	f7fd fe5c 	bl	8002768 <HAL_GetTick>
 8004ab0:	4602      	mov	r2, r0
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	1ad3      	subs	r3, r2, r3
 8004ab6:	69ba      	ldr	r2, [r7, #24]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d21d      	bcs.n	8004af8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68da      	ldr	r2, [r3, #12]
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004aca:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	695a      	ldr	r2, [r3, #20]
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f022 0201 	bic.w	r2, r2, #1
 8004ada:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	2220      	movs	r2, #32
 8004ae0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2220      	movs	r2, #32
 8004ae8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004af4:	2303      	movs	r3, #3
 8004af6:	e00f      	b.n	8004b18 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	4013      	ands	r3, r2
 8004b02:	68ba      	ldr	r2, [r7, #8]
 8004b04:	429a      	cmp	r2, r3
 8004b06:	bf0c      	ite	eq
 8004b08:	2301      	moveq	r3, #1
 8004b0a:	2300      	movne	r3, #0
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	461a      	mov	r2, r3
 8004b10:	79fb      	ldrb	r3, [r7, #7]
 8004b12:	429a      	cmp	r2, r3
 8004b14:	d0c3      	beq.n	8004a9e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004b16:	2300      	movs	r3, #0
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3710      	adds	r7, #16
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b24:	b085      	sub	sp, #20
 8004b26:	af00      	add	r7, sp, #0
 8004b28:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	691b      	ldr	r3, [r3, #16]
 8004b30:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	68da      	ldr	r2, [r3, #12]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	430a      	orrs	r2, r1
 8004b3e:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689a      	ldr	r2, [r3, #8]
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	691b      	ldr	r3, [r3, #16]
 8004b48:	431a      	orrs	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	695b      	ldr	r3, [r3, #20]
 8004b4e:	431a      	orrs	r2, r3
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	69db      	ldr	r3, [r3, #28]
 8004b54:	4313      	orrs	r3, r2
 8004b56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004b62:	f023 030c 	bic.w	r3, r3, #12
 8004b66:	687a      	ldr	r2, [r7, #4]
 8004b68:	6812      	ldr	r2, [r2, #0]
 8004b6a:	68f9      	ldr	r1, [r7, #12]
 8004b6c:	430b      	orrs	r3, r1
 8004b6e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	695b      	ldr	r3, [r3, #20]
 8004b76:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	699a      	ldr	r2, [r3, #24]
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	430a      	orrs	r2, r1
 8004b84:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	69db      	ldr	r3, [r3, #28]
 8004b8a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b8e:	f040 818b 	bne.w	8004ea8 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4ac1      	ldr	r2, [pc, #772]	; (8004e9c <UART_SetConfig+0x37c>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d005      	beq.n	8004ba8 <UART_SetConfig+0x88>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	4abf      	ldr	r2, [pc, #764]	; (8004ea0 <UART_SetConfig+0x380>)
 8004ba2:	4293      	cmp	r3, r2
 8004ba4:	f040 80bd 	bne.w	8004d22 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ba8:	f7ff fe76 	bl	8004898 <HAL_RCC_GetPCLK2Freq>
 8004bac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	461d      	mov	r5, r3
 8004bb2:	f04f 0600 	mov.w	r6, #0
 8004bb6:	46a8      	mov	r8, r5
 8004bb8:	46b1      	mov	r9, r6
 8004bba:	eb18 0308 	adds.w	r3, r8, r8
 8004bbe:	eb49 0409 	adc.w	r4, r9, r9
 8004bc2:	4698      	mov	r8, r3
 8004bc4:	46a1      	mov	r9, r4
 8004bc6:	eb18 0805 	adds.w	r8, r8, r5
 8004bca:	eb49 0906 	adc.w	r9, r9, r6
 8004bce:	f04f 0100 	mov.w	r1, #0
 8004bd2:	f04f 0200 	mov.w	r2, #0
 8004bd6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004bda:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004bde:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004be2:	4688      	mov	r8, r1
 8004be4:	4691      	mov	r9, r2
 8004be6:	eb18 0005 	adds.w	r0, r8, r5
 8004bea:	eb49 0106 	adc.w	r1, r9, r6
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	461d      	mov	r5, r3
 8004bf4:	f04f 0600 	mov.w	r6, #0
 8004bf8:	196b      	adds	r3, r5, r5
 8004bfa:	eb46 0406 	adc.w	r4, r6, r6
 8004bfe:	461a      	mov	r2, r3
 8004c00:	4623      	mov	r3, r4
 8004c02:	f7fc f829 	bl	8000c58 <__aeabi_uldivmod>
 8004c06:	4603      	mov	r3, r0
 8004c08:	460c      	mov	r4, r1
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	4ba5      	ldr	r3, [pc, #660]	; (8004ea4 <UART_SetConfig+0x384>)
 8004c0e:	fba3 2302 	umull	r2, r3, r3, r2
 8004c12:	095b      	lsrs	r3, r3, #5
 8004c14:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	461d      	mov	r5, r3
 8004c1c:	f04f 0600 	mov.w	r6, #0
 8004c20:	46a9      	mov	r9, r5
 8004c22:	46b2      	mov	sl, r6
 8004c24:	eb19 0309 	adds.w	r3, r9, r9
 8004c28:	eb4a 040a 	adc.w	r4, sl, sl
 8004c2c:	4699      	mov	r9, r3
 8004c2e:	46a2      	mov	sl, r4
 8004c30:	eb19 0905 	adds.w	r9, r9, r5
 8004c34:	eb4a 0a06 	adc.w	sl, sl, r6
 8004c38:	f04f 0100 	mov.w	r1, #0
 8004c3c:	f04f 0200 	mov.w	r2, #0
 8004c40:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c44:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004c48:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004c4c:	4689      	mov	r9, r1
 8004c4e:	4692      	mov	sl, r2
 8004c50:	eb19 0005 	adds.w	r0, r9, r5
 8004c54:	eb4a 0106 	adc.w	r1, sl, r6
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	685b      	ldr	r3, [r3, #4]
 8004c5c:	461d      	mov	r5, r3
 8004c5e:	f04f 0600 	mov.w	r6, #0
 8004c62:	196b      	adds	r3, r5, r5
 8004c64:	eb46 0406 	adc.w	r4, r6, r6
 8004c68:	461a      	mov	r2, r3
 8004c6a:	4623      	mov	r3, r4
 8004c6c:	f7fb fff4 	bl	8000c58 <__aeabi_uldivmod>
 8004c70:	4603      	mov	r3, r0
 8004c72:	460c      	mov	r4, r1
 8004c74:	461a      	mov	r2, r3
 8004c76:	4b8b      	ldr	r3, [pc, #556]	; (8004ea4 <UART_SetConfig+0x384>)
 8004c78:	fba3 1302 	umull	r1, r3, r3, r2
 8004c7c:	095b      	lsrs	r3, r3, #5
 8004c7e:	2164      	movs	r1, #100	; 0x64
 8004c80:	fb01 f303 	mul.w	r3, r1, r3
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	00db      	lsls	r3, r3, #3
 8004c88:	3332      	adds	r3, #50	; 0x32
 8004c8a:	4a86      	ldr	r2, [pc, #536]	; (8004ea4 <UART_SetConfig+0x384>)
 8004c8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c90:	095b      	lsrs	r3, r3, #5
 8004c92:	005b      	lsls	r3, r3, #1
 8004c94:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004c98:	4498      	add	r8, r3
 8004c9a:	68bb      	ldr	r3, [r7, #8]
 8004c9c:	461d      	mov	r5, r3
 8004c9e:	f04f 0600 	mov.w	r6, #0
 8004ca2:	46a9      	mov	r9, r5
 8004ca4:	46b2      	mov	sl, r6
 8004ca6:	eb19 0309 	adds.w	r3, r9, r9
 8004caa:	eb4a 040a 	adc.w	r4, sl, sl
 8004cae:	4699      	mov	r9, r3
 8004cb0:	46a2      	mov	sl, r4
 8004cb2:	eb19 0905 	adds.w	r9, r9, r5
 8004cb6:	eb4a 0a06 	adc.w	sl, sl, r6
 8004cba:	f04f 0100 	mov.w	r1, #0
 8004cbe:	f04f 0200 	mov.w	r2, #0
 8004cc2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004cc6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004cca:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004cce:	4689      	mov	r9, r1
 8004cd0:	4692      	mov	sl, r2
 8004cd2:	eb19 0005 	adds.w	r0, r9, r5
 8004cd6:	eb4a 0106 	adc.w	r1, sl, r6
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	461d      	mov	r5, r3
 8004ce0:	f04f 0600 	mov.w	r6, #0
 8004ce4:	196b      	adds	r3, r5, r5
 8004ce6:	eb46 0406 	adc.w	r4, r6, r6
 8004cea:	461a      	mov	r2, r3
 8004cec:	4623      	mov	r3, r4
 8004cee:	f7fb ffb3 	bl	8000c58 <__aeabi_uldivmod>
 8004cf2:	4603      	mov	r3, r0
 8004cf4:	460c      	mov	r4, r1
 8004cf6:	461a      	mov	r2, r3
 8004cf8:	4b6a      	ldr	r3, [pc, #424]	; (8004ea4 <UART_SetConfig+0x384>)
 8004cfa:	fba3 1302 	umull	r1, r3, r3, r2
 8004cfe:	095b      	lsrs	r3, r3, #5
 8004d00:	2164      	movs	r1, #100	; 0x64
 8004d02:	fb01 f303 	mul.w	r3, r1, r3
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	00db      	lsls	r3, r3, #3
 8004d0a:	3332      	adds	r3, #50	; 0x32
 8004d0c:	4a65      	ldr	r2, [pc, #404]	; (8004ea4 <UART_SetConfig+0x384>)
 8004d0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004d12:	095b      	lsrs	r3, r3, #5
 8004d14:	f003 0207 	and.w	r2, r3, #7
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	4442      	add	r2, r8
 8004d1e:	609a      	str	r2, [r3, #8]
 8004d20:	e26f      	b.n	8005202 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d22:	f7ff fda5 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8004d26:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d28:	68bb      	ldr	r3, [r7, #8]
 8004d2a:	461d      	mov	r5, r3
 8004d2c:	f04f 0600 	mov.w	r6, #0
 8004d30:	46a8      	mov	r8, r5
 8004d32:	46b1      	mov	r9, r6
 8004d34:	eb18 0308 	adds.w	r3, r8, r8
 8004d38:	eb49 0409 	adc.w	r4, r9, r9
 8004d3c:	4698      	mov	r8, r3
 8004d3e:	46a1      	mov	r9, r4
 8004d40:	eb18 0805 	adds.w	r8, r8, r5
 8004d44:	eb49 0906 	adc.w	r9, r9, r6
 8004d48:	f04f 0100 	mov.w	r1, #0
 8004d4c:	f04f 0200 	mov.w	r2, #0
 8004d50:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004d54:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004d58:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004d5c:	4688      	mov	r8, r1
 8004d5e:	4691      	mov	r9, r2
 8004d60:	eb18 0005 	adds.w	r0, r8, r5
 8004d64:	eb49 0106 	adc.w	r1, r9, r6
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	461d      	mov	r5, r3
 8004d6e:	f04f 0600 	mov.w	r6, #0
 8004d72:	196b      	adds	r3, r5, r5
 8004d74:	eb46 0406 	adc.w	r4, r6, r6
 8004d78:	461a      	mov	r2, r3
 8004d7a:	4623      	mov	r3, r4
 8004d7c:	f7fb ff6c 	bl	8000c58 <__aeabi_uldivmod>
 8004d80:	4603      	mov	r3, r0
 8004d82:	460c      	mov	r4, r1
 8004d84:	461a      	mov	r2, r3
 8004d86:	4b47      	ldr	r3, [pc, #284]	; (8004ea4 <UART_SetConfig+0x384>)
 8004d88:	fba3 2302 	umull	r2, r3, r3, r2
 8004d8c:	095b      	lsrs	r3, r3, #5
 8004d8e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	461d      	mov	r5, r3
 8004d96:	f04f 0600 	mov.w	r6, #0
 8004d9a:	46a9      	mov	r9, r5
 8004d9c:	46b2      	mov	sl, r6
 8004d9e:	eb19 0309 	adds.w	r3, r9, r9
 8004da2:	eb4a 040a 	adc.w	r4, sl, sl
 8004da6:	4699      	mov	r9, r3
 8004da8:	46a2      	mov	sl, r4
 8004daa:	eb19 0905 	adds.w	r9, r9, r5
 8004dae:	eb4a 0a06 	adc.w	sl, sl, r6
 8004db2:	f04f 0100 	mov.w	r1, #0
 8004db6:	f04f 0200 	mov.w	r2, #0
 8004dba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004dbe:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004dc2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004dc6:	4689      	mov	r9, r1
 8004dc8:	4692      	mov	sl, r2
 8004dca:	eb19 0005 	adds.w	r0, r9, r5
 8004dce:	eb4a 0106 	adc.w	r1, sl, r6
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	461d      	mov	r5, r3
 8004dd8:	f04f 0600 	mov.w	r6, #0
 8004ddc:	196b      	adds	r3, r5, r5
 8004dde:	eb46 0406 	adc.w	r4, r6, r6
 8004de2:	461a      	mov	r2, r3
 8004de4:	4623      	mov	r3, r4
 8004de6:	f7fb ff37 	bl	8000c58 <__aeabi_uldivmod>
 8004dea:	4603      	mov	r3, r0
 8004dec:	460c      	mov	r4, r1
 8004dee:	461a      	mov	r2, r3
 8004df0:	4b2c      	ldr	r3, [pc, #176]	; (8004ea4 <UART_SetConfig+0x384>)
 8004df2:	fba3 1302 	umull	r1, r3, r3, r2
 8004df6:	095b      	lsrs	r3, r3, #5
 8004df8:	2164      	movs	r1, #100	; 0x64
 8004dfa:	fb01 f303 	mul.w	r3, r1, r3
 8004dfe:	1ad3      	subs	r3, r2, r3
 8004e00:	00db      	lsls	r3, r3, #3
 8004e02:	3332      	adds	r3, #50	; 0x32
 8004e04:	4a27      	ldr	r2, [pc, #156]	; (8004ea4 <UART_SetConfig+0x384>)
 8004e06:	fba2 2303 	umull	r2, r3, r2, r3
 8004e0a:	095b      	lsrs	r3, r3, #5
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e12:	4498      	add	r8, r3
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	461d      	mov	r5, r3
 8004e18:	f04f 0600 	mov.w	r6, #0
 8004e1c:	46a9      	mov	r9, r5
 8004e1e:	46b2      	mov	sl, r6
 8004e20:	eb19 0309 	adds.w	r3, r9, r9
 8004e24:	eb4a 040a 	adc.w	r4, sl, sl
 8004e28:	4699      	mov	r9, r3
 8004e2a:	46a2      	mov	sl, r4
 8004e2c:	eb19 0905 	adds.w	r9, r9, r5
 8004e30:	eb4a 0a06 	adc.w	sl, sl, r6
 8004e34:	f04f 0100 	mov.w	r1, #0
 8004e38:	f04f 0200 	mov.w	r2, #0
 8004e3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e40:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004e44:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004e48:	4689      	mov	r9, r1
 8004e4a:	4692      	mov	sl, r2
 8004e4c:	eb19 0005 	adds.w	r0, r9, r5
 8004e50:	eb4a 0106 	adc.w	r1, sl, r6
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	461d      	mov	r5, r3
 8004e5a:	f04f 0600 	mov.w	r6, #0
 8004e5e:	196b      	adds	r3, r5, r5
 8004e60:	eb46 0406 	adc.w	r4, r6, r6
 8004e64:	461a      	mov	r2, r3
 8004e66:	4623      	mov	r3, r4
 8004e68:	f7fb fef6 	bl	8000c58 <__aeabi_uldivmod>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	460c      	mov	r4, r1
 8004e70:	461a      	mov	r2, r3
 8004e72:	4b0c      	ldr	r3, [pc, #48]	; (8004ea4 <UART_SetConfig+0x384>)
 8004e74:	fba3 1302 	umull	r1, r3, r3, r2
 8004e78:	095b      	lsrs	r3, r3, #5
 8004e7a:	2164      	movs	r1, #100	; 0x64
 8004e7c:	fb01 f303 	mul.w	r3, r1, r3
 8004e80:	1ad3      	subs	r3, r2, r3
 8004e82:	00db      	lsls	r3, r3, #3
 8004e84:	3332      	adds	r3, #50	; 0x32
 8004e86:	4a07      	ldr	r2, [pc, #28]	; (8004ea4 <UART_SetConfig+0x384>)
 8004e88:	fba2 2303 	umull	r2, r3, r2, r3
 8004e8c:	095b      	lsrs	r3, r3, #5
 8004e8e:	f003 0207 	and.w	r2, r3, #7
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	4442      	add	r2, r8
 8004e98:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004e9a:	e1b2      	b.n	8005202 <UART_SetConfig+0x6e2>
 8004e9c:	40011000 	.word	0x40011000
 8004ea0:	40011400 	.word	0x40011400
 8004ea4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4ad7      	ldr	r2, [pc, #860]	; (800520c <UART_SetConfig+0x6ec>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d005      	beq.n	8004ebe <UART_SetConfig+0x39e>
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4ad6      	ldr	r2, [pc, #856]	; (8005210 <UART_SetConfig+0x6f0>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	f040 80d1 	bne.w	8005060 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004ebe:	f7ff fceb 	bl	8004898 <HAL_RCC_GetPCLK2Freq>
 8004ec2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ec4:	68bb      	ldr	r3, [r7, #8]
 8004ec6:	469a      	mov	sl, r3
 8004ec8:	f04f 0b00 	mov.w	fp, #0
 8004ecc:	46d0      	mov	r8, sl
 8004ece:	46d9      	mov	r9, fp
 8004ed0:	eb18 0308 	adds.w	r3, r8, r8
 8004ed4:	eb49 0409 	adc.w	r4, r9, r9
 8004ed8:	4698      	mov	r8, r3
 8004eda:	46a1      	mov	r9, r4
 8004edc:	eb18 080a 	adds.w	r8, r8, sl
 8004ee0:	eb49 090b 	adc.w	r9, r9, fp
 8004ee4:	f04f 0100 	mov.w	r1, #0
 8004ee8:	f04f 0200 	mov.w	r2, #0
 8004eec:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8004ef0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8004ef4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8004ef8:	4688      	mov	r8, r1
 8004efa:	4691      	mov	r9, r2
 8004efc:	eb1a 0508 	adds.w	r5, sl, r8
 8004f00:	eb4b 0609 	adc.w	r6, fp, r9
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	685b      	ldr	r3, [r3, #4]
 8004f08:	4619      	mov	r1, r3
 8004f0a:	f04f 0200 	mov.w	r2, #0
 8004f0e:	f04f 0300 	mov.w	r3, #0
 8004f12:	f04f 0400 	mov.w	r4, #0
 8004f16:	0094      	lsls	r4, r2, #2
 8004f18:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004f1c:	008b      	lsls	r3, r1, #2
 8004f1e:	461a      	mov	r2, r3
 8004f20:	4623      	mov	r3, r4
 8004f22:	4628      	mov	r0, r5
 8004f24:	4631      	mov	r1, r6
 8004f26:	f7fb fe97 	bl	8000c58 <__aeabi_uldivmod>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	460c      	mov	r4, r1
 8004f2e:	461a      	mov	r2, r3
 8004f30:	4bb8      	ldr	r3, [pc, #736]	; (8005214 <UART_SetConfig+0x6f4>)
 8004f32:	fba3 2302 	umull	r2, r3, r3, r2
 8004f36:	095b      	lsrs	r3, r3, #5
 8004f38:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	469b      	mov	fp, r3
 8004f40:	f04f 0c00 	mov.w	ip, #0
 8004f44:	46d9      	mov	r9, fp
 8004f46:	46e2      	mov	sl, ip
 8004f48:	eb19 0309 	adds.w	r3, r9, r9
 8004f4c:	eb4a 040a 	adc.w	r4, sl, sl
 8004f50:	4699      	mov	r9, r3
 8004f52:	46a2      	mov	sl, r4
 8004f54:	eb19 090b 	adds.w	r9, r9, fp
 8004f58:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004f5c:	f04f 0100 	mov.w	r1, #0
 8004f60:	f04f 0200 	mov.w	r2, #0
 8004f64:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004f68:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004f6c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004f70:	4689      	mov	r9, r1
 8004f72:	4692      	mov	sl, r2
 8004f74:	eb1b 0509 	adds.w	r5, fp, r9
 8004f78:	eb4c 060a 	adc.w	r6, ip, sl
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	4619      	mov	r1, r3
 8004f82:	f04f 0200 	mov.w	r2, #0
 8004f86:	f04f 0300 	mov.w	r3, #0
 8004f8a:	f04f 0400 	mov.w	r4, #0
 8004f8e:	0094      	lsls	r4, r2, #2
 8004f90:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8004f94:	008b      	lsls	r3, r1, #2
 8004f96:	461a      	mov	r2, r3
 8004f98:	4623      	mov	r3, r4
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	4631      	mov	r1, r6
 8004f9e:	f7fb fe5b 	bl	8000c58 <__aeabi_uldivmod>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	460c      	mov	r4, r1
 8004fa6:	461a      	mov	r2, r3
 8004fa8:	4b9a      	ldr	r3, [pc, #616]	; (8005214 <UART_SetConfig+0x6f4>)
 8004faa:	fba3 1302 	umull	r1, r3, r3, r2
 8004fae:	095b      	lsrs	r3, r3, #5
 8004fb0:	2164      	movs	r1, #100	; 0x64
 8004fb2:	fb01 f303 	mul.w	r3, r1, r3
 8004fb6:	1ad3      	subs	r3, r2, r3
 8004fb8:	011b      	lsls	r3, r3, #4
 8004fba:	3332      	adds	r3, #50	; 0x32
 8004fbc:	4a95      	ldr	r2, [pc, #596]	; (8005214 <UART_SetConfig+0x6f4>)
 8004fbe:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc2:	095b      	lsrs	r3, r3, #5
 8004fc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fc8:	4498      	add	r8, r3
 8004fca:	68bb      	ldr	r3, [r7, #8]
 8004fcc:	469b      	mov	fp, r3
 8004fce:	f04f 0c00 	mov.w	ip, #0
 8004fd2:	46d9      	mov	r9, fp
 8004fd4:	46e2      	mov	sl, ip
 8004fd6:	eb19 0309 	adds.w	r3, r9, r9
 8004fda:	eb4a 040a 	adc.w	r4, sl, sl
 8004fde:	4699      	mov	r9, r3
 8004fe0:	46a2      	mov	sl, r4
 8004fe2:	eb19 090b 	adds.w	r9, r9, fp
 8004fe6:	eb4a 0a0c 	adc.w	sl, sl, ip
 8004fea:	f04f 0100 	mov.w	r1, #0
 8004fee:	f04f 0200 	mov.w	r2, #0
 8004ff2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ff6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8004ffa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8004ffe:	4689      	mov	r9, r1
 8005000:	4692      	mov	sl, r2
 8005002:	eb1b 0509 	adds.w	r5, fp, r9
 8005006:	eb4c 060a 	adc.w	r6, ip, sl
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	4619      	mov	r1, r3
 8005010:	f04f 0200 	mov.w	r2, #0
 8005014:	f04f 0300 	mov.w	r3, #0
 8005018:	f04f 0400 	mov.w	r4, #0
 800501c:	0094      	lsls	r4, r2, #2
 800501e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005022:	008b      	lsls	r3, r1, #2
 8005024:	461a      	mov	r2, r3
 8005026:	4623      	mov	r3, r4
 8005028:	4628      	mov	r0, r5
 800502a:	4631      	mov	r1, r6
 800502c:	f7fb fe14 	bl	8000c58 <__aeabi_uldivmod>
 8005030:	4603      	mov	r3, r0
 8005032:	460c      	mov	r4, r1
 8005034:	461a      	mov	r2, r3
 8005036:	4b77      	ldr	r3, [pc, #476]	; (8005214 <UART_SetConfig+0x6f4>)
 8005038:	fba3 1302 	umull	r1, r3, r3, r2
 800503c:	095b      	lsrs	r3, r3, #5
 800503e:	2164      	movs	r1, #100	; 0x64
 8005040:	fb01 f303 	mul.w	r3, r1, r3
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	011b      	lsls	r3, r3, #4
 8005048:	3332      	adds	r3, #50	; 0x32
 800504a:	4a72      	ldr	r2, [pc, #456]	; (8005214 <UART_SetConfig+0x6f4>)
 800504c:	fba2 2303 	umull	r2, r3, r2, r3
 8005050:	095b      	lsrs	r3, r3, #5
 8005052:	f003 020f 	and.w	r2, r3, #15
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4442      	add	r2, r8
 800505c:	609a      	str	r2, [r3, #8]
 800505e:	e0d0      	b.n	8005202 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005060:	f7ff fc06 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8005064:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005066:	68bb      	ldr	r3, [r7, #8]
 8005068:	469a      	mov	sl, r3
 800506a:	f04f 0b00 	mov.w	fp, #0
 800506e:	46d0      	mov	r8, sl
 8005070:	46d9      	mov	r9, fp
 8005072:	eb18 0308 	adds.w	r3, r8, r8
 8005076:	eb49 0409 	adc.w	r4, r9, r9
 800507a:	4698      	mov	r8, r3
 800507c:	46a1      	mov	r9, r4
 800507e:	eb18 080a 	adds.w	r8, r8, sl
 8005082:	eb49 090b 	adc.w	r9, r9, fp
 8005086:	f04f 0100 	mov.w	r1, #0
 800508a:	f04f 0200 	mov.w	r2, #0
 800508e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005092:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005096:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800509a:	4688      	mov	r8, r1
 800509c:	4691      	mov	r9, r2
 800509e:	eb1a 0508 	adds.w	r5, sl, r8
 80050a2:	eb4b 0609 	adc.w	r6, fp, r9
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	4619      	mov	r1, r3
 80050ac:	f04f 0200 	mov.w	r2, #0
 80050b0:	f04f 0300 	mov.w	r3, #0
 80050b4:	f04f 0400 	mov.w	r4, #0
 80050b8:	0094      	lsls	r4, r2, #2
 80050ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80050be:	008b      	lsls	r3, r1, #2
 80050c0:	461a      	mov	r2, r3
 80050c2:	4623      	mov	r3, r4
 80050c4:	4628      	mov	r0, r5
 80050c6:	4631      	mov	r1, r6
 80050c8:	f7fb fdc6 	bl	8000c58 <__aeabi_uldivmod>
 80050cc:	4603      	mov	r3, r0
 80050ce:	460c      	mov	r4, r1
 80050d0:	461a      	mov	r2, r3
 80050d2:	4b50      	ldr	r3, [pc, #320]	; (8005214 <UART_SetConfig+0x6f4>)
 80050d4:	fba3 2302 	umull	r2, r3, r3, r2
 80050d8:	095b      	lsrs	r3, r3, #5
 80050da:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	469b      	mov	fp, r3
 80050e2:	f04f 0c00 	mov.w	ip, #0
 80050e6:	46d9      	mov	r9, fp
 80050e8:	46e2      	mov	sl, ip
 80050ea:	eb19 0309 	adds.w	r3, r9, r9
 80050ee:	eb4a 040a 	adc.w	r4, sl, sl
 80050f2:	4699      	mov	r9, r3
 80050f4:	46a2      	mov	sl, r4
 80050f6:	eb19 090b 	adds.w	r9, r9, fp
 80050fa:	eb4a 0a0c 	adc.w	sl, sl, ip
 80050fe:	f04f 0100 	mov.w	r1, #0
 8005102:	f04f 0200 	mov.w	r2, #0
 8005106:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800510a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800510e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005112:	4689      	mov	r9, r1
 8005114:	4692      	mov	sl, r2
 8005116:	eb1b 0509 	adds.w	r5, fp, r9
 800511a:	eb4c 060a 	adc.w	r6, ip, sl
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	4619      	mov	r1, r3
 8005124:	f04f 0200 	mov.w	r2, #0
 8005128:	f04f 0300 	mov.w	r3, #0
 800512c:	f04f 0400 	mov.w	r4, #0
 8005130:	0094      	lsls	r4, r2, #2
 8005132:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005136:	008b      	lsls	r3, r1, #2
 8005138:	461a      	mov	r2, r3
 800513a:	4623      	mov	r3, r4
 800513c:	4628      	mov	r0, r5
 800513e:	4631      	mov	r1, r6
 8005140:	f7fb fd8a 	bl	8000c58 <__aeabi_uldivmod>
 8005144:	4603      	mov	r3, r0
 8005146:	460c      	mov	r4, r1
 8005148:	461a      	mov	r2, r3
 800514a:	4b32      	ldr	r3, [pc, #200]	; (8005214 <UART_SetConfig+0x6f4>)
 800514c:	fba3 1302 	umull	r1, r3, r3, r2
 8005150:	095b      	lsrs	r3, r3, #5
 8005152:	2164      	movs	r1, #100	; 0x64
 8005154:	fb01 f303 	mul.w	r3, r1, r3
 8005158:	1ad3      	subs	r3, r2, r3
 800515a:	011b      	lsls	r3, r3, #4
 800515c:	3332      	adds	r3, #50	; 0x32
 800515e:	4a2d      	ldr	r2, [pc, #180]	; (8005214 <UART_SetConfig+0x6f4>)
 8005160:	fba2 2303 	umull	r2, r3, r2, r3
 8005164:	095b      	lsrs	r3, r3, #5
 8005166:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800516a:	4498      	add	r8, r3
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	469b      	mov	fp, r3
 8005170:	f04f 0c00 	mov.w	ip, #0
 8005174:	46d9      	mov	r9, fp
 8005176:	46e2      	mov	sl, ip
 8005178:	eb19 0309 	adds.w	r3, r9, r9
 800517c:	eb4a 040a 	adc.w	r4, sl, sl
 8005180:	4699      	mov	r9, r3
 8005182:	46a2      	mov	sl, r4
 8005184:	eb19 090b 	adds.w	r9, r9, fp
 8005188:	eb4a 0a0c 	adc.w	sl, sl, ip
 800518c:	f04f 0100 	mov.w	r1, #0
 8005190:	f04f 0200 	mov.w	r2, #0
 8005194:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005198:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800519c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80051a0:	4689      	mov	r9, r1
 80051a2:	4692      	mov	sl, r2
 80051a4:	eb1b 0509 	adds.w	r5, fp, r9
 80051a8:	eb4c 060a 	adc.w	r6, ip, sl
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	4619      	mov	r1, r3
 80051b2:	f04f 0200 	mov.w	r2, #0
 80051b6:	f04f 0300 	mov.w	r3, #0
 80051ba:	f04f 0400 	mov.w	r4, #0
 80051be:	0094      	lsls	r4, r2, #2
 80051c0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80051c4:	008b      	lsls	r3, r1, #2
 80051c6:	461a      	mov	r2, r3
 80051c8:	4623      	mov	r3, r4
 80051ca:	4628      	mov	r0, r5
 80051cc:	4631      	mov	r1, r6
 80051ce:	f7fb fd43 	bl	8000c58 <__aeabi_uldivmod>
 80051d2:	4603      	mov	r3, r0
 80051d4:	460c      	mov	r4, r1
 80051d6:	461a      	mov	r2, r3
 80051d8:	4b0e      	ldr	r3, [pc, #56]	; (8005214 <UART_SetConfig+0x6f4>)
 80051da:	fba3 1302 	umull	r1, r3, r3, r2
 80051de:	095b      	lsrs	r3, r3, #5
 80051e0:	2164      	movs	r1, #100	; 0x64
 80051e2:	fb01 f303 	mul.w	r3, r1, r3
 80051e6:	1ad3      	subs	r3, r2, r3
 80051e8:	011b      	lsls	r3, r3, #4
 80051ea:	3332      	adds	r3, #50	; 0x32
 80051ec:	4a09      	ldr	r2, [pc, #36]	; (8005214 <UART_SetConfig+0x6f4>)
 80051ee:	fba2 2303 	umull	r2, r3, r2, r3
 80051f2:	095b      	lsrs	r3, r3, #5
 80051f4:	f003 020f 	and.w	r2, r3, #15
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4442      	add	r2, r8
 80051fe:	609a      	str	r2, [r3, #8]
}
 8005200:	e7ff      	b.n	8005202 <UART_SetConfig+0x6e2>
 8005202:	bf00      	nop
 8005204:	3714      	adds	r7, #20
 8005206:	46bd      	mov	sp, r7
 8005208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800520c:	40011000 	.word	0x40011000
 8005210:	40011400 	.word	0x40011400
 8005214:	51eb851f 	.word	0x51eb851f

08005218 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005218:	b084      	sub	sp, #16
 800521a:	b580      	push	{r7, lr}
 800521c:	b084      	sub	sp, #16
 800521e:	af00      	add	r7, sp, #0
 8005220:	6078      	str	r0, [r7, #4]
 8005222:	f107 001c 	add.w	r0, r7, #28
 8005226:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800522a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522c:	2b01      	cmp	r3, #1
 800522e:	d122      	bne.n	8005276 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005234:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8005244:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005258:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800525a:	2b01      	cmp	r3, #1
 800525c:	d105      	bne.n	800526a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f000 fa56 	bl	800571c <USB_CoreReset>
 8005270:	4603      	mov	r3, r0
 8005272:	73fb      	strb	r3, [r7, #15]
 8005274:	e01a      	b.n	80052ac <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005282:	6878      	ldr	r0, [r7, #4]
 8005284:	f000 fa4a 	bl	800571c <USB_CoreReset>
 8005288:	4603      	mov	r3, r0
 800528a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800528c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800528e:	2b00      	cmp	r3, #0
 8005290:	d106      	bne.n	80052a0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005296:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	639a      	str	r2, [r3, #56]	; 0x38
 800529e:	e005      	b.n	80052ac <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052a4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80052ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d10b      	bne.n	80052ca <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	689b      	ldr	r3, [r3, #8]
 80052b6:	f043 0206 	orr.w	r2, r3, #6
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	689b      	ldr	r3, [r3, #8]
 80052c2:	f043 0220 	orr.w	r2, r3, #32
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80052ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	3710      	adds	r7, #16
 80052d0:	46bd      	mov	sp, r7
 80052d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80052d6:	b004      	add	sp, #16
 80052d8:	4770      	bx	lr

080052da <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80052da:	b480      	push	{r7}
 80052dc:	b083      	sub	sp, #12
 80052de:	af00      	add	r7, sp, #0
 80052e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	f023 0201 	bic.w	r2, r3, #1
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80052ee:	2300      	movs	r3, #0
}
 80052f0:	4618      	mov	r0, r3
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	460b      	mov	r3, r1
 8005306:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005314:	78fb      	ldrb	r3, [r7, #3]
 8005316:	2b01      	cmp	r3, #1
 8005318:	d106      	bne.n	8005328 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	60da      	str	r2, [r3, #12]
 8005326:	e00b      	b.n	8005340 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8005328:	78fb      	ldrb	r3, [r7, #3]
 800532a:	2b00      	cmp	r3, #0
 800532c:	d106      	bne.n	800533c <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	60da      	str	r2, [r3, #12]
 800533a:	e001      	b.n	8005340 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e003      	b.n	8005348 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8005340:	2032      	movs	r0, #50	; 0x32
 8005342:	f7fd fa1d 	bl	8002780 <HAL_Delay>

  return HAL_OK;
 8005346:	2300      	movs	r3, #0
}
 8005348:	4618      	mov	r0, r3
 800534a:	3708      	adds	r7, #8
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005350:	b084      	sub	sp, #16
 8005352:	b580      	push	{r7, lr}
 8005354:	b086      	sub	sp, #24
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
 800535a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800535e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005362:	2300      	movs	r3, #0
 8005364:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800536a:	2300      	movs	r3, #0
 800536c:	613b      	str	r3, [r7, #16]
 800536e:	e009      	b.n	8005384 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005370:	687a      	ldr	r2, [r7, #4]
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	3340      	adds	r3, #64	; 0x40
 8005376:	009b      	lsls	r3, r3, #2
 8005378:	4413      	add	r3, r2
 800537a:	2200      	movs	r2, #0
 800537c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	3301      	adds	r3, #1
 8005382:	613b      	str	r3, [r7, #16]
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	2b0e      	cmp	r3, #14
 8005388:	d9f2      	bls.n	8005370 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800538a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800538c:	2b00      	cmp	r3, #0
 800538e:	d11c      	bne.n	80053ca <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	68fa      	ldr	r2, [r7, #12]
 800539a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800539e:	f043 0302 	orr.w	r3, r3, #2
 80053a2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053a8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	639a      	str	r2, [r3, #56]	; 0x38
 80053c8:	e00b      	b.n	80053e2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ce:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053da:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80053e8:	461a      	mov	r2, r3
 80053ea:	2300      	movs	r3, #0
 80053ec:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053f4:	4619      	mov	r1, r3
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80053fc:	461a      	mov	r2, r3
 80053fe:	680b      	ldr	r3, [r1, #0]
 8005400:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005404:	2b01      	cmp	r3, #1
 8005406:	d10c      	bne.n	8005422 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005408:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800540a:	2b00      	cmp	r3, #0
 800540c:	d104      	bne.n	8005418 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800540e:	2100      	movs	r1, #0
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 f949 	bl	80056a8 <USB_SetDevSpeed>
 8005416:	e008      	b.n	800542a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005418:	2101      	movs	r1, #1
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f944 	bl	80056a8 <USB_SetDevSpeed>
 8005420:	e003      	b.n	800542a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005422:	2103      	movs	r1, #3
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 f93f 	bl	80056a8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800542a:	2110      	movs	r1, #16
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 f8f3 	bl	8005618 <USB_FlushTxFifo>
 8005432:	4603      	mov	r3, r0
 8005434:	2b00      	cmp	r3, #0
 8005436:	d001      	beq.n	800543c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8005438:	2301      	movs	r3, #1
 800543a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f911 	bl	8005664 <USB_FlushRxFifo>
 8005442:	4603      	mov	r3, r0
 8005444:	2b00      	cmp	r3, #0
 8005446:	d001      	beq.n	800544c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8005448:	2301      	movs	r3, #1
 800544a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005452:	461a      	mov	r2, r3
 8005454:	2300      	movs	r3, #0
 8005456:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800545e:	461a      	mov	r2, r3
 8005460:	2300      	movs	r3, #0
 8005462:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800546a:	461a      	mov	r2, r3
 800546c:	2300      	movs	r3, #0
 800546e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005470:	2300      	movs	r3, #0
 8005472:	613b      	str	r3, [r7, #16]
 8005474:	e043      	b.n	80054fe <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005476:	693b      	ldr	r3, [r7, #16]
 8005478:	015a      	lsls	r2, r3, #5
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	4413      	add	r3, r2
 800547e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005488:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800548c:	d118      	bne.n	80054c0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d10a      	bne.n	80054aa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005494:	693b      	ldr	r3, [r7, #16]
 8005496:	015a      	lsls	r2, r3, #5
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	4413      	add	r3, r2
 800549c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054a0:	461a      	mov	r2, r3
 80054a2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80054a6:	6013      	str	r3, [r2, #0]
 80054a8:	e013      	b.n	80054d2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80054aa:	693b      	ldr	r3, [r7, #16]
 80054ac:	015a      	lsls	r2, r3, #5
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	4413      	add	r3, r2
 80054b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054b6:	461a      	mov	r2, r3
 80054b8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80054bc:	6013      	str	r3, [r2, #0]
 80054be:	e008      	b.n	80054d2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80054c0:	693b      	ldr	r3, [r7, #16]
 80054c2:	015a      	lsls	r2, r3, #5
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	4413      	add	r3, r2
 80054c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054cc:	461a      	mov	r2, r3
 80054ce:	2300      	movs	r3, #0
 80054d0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	015a      	lsls	r2, r3, #5
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	4413      	add	r3, r2
 80054da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054de:	461a      	mov	r2, r3
 80054e0:	2300      	movs	r3, #0
 80054e2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80054e4:	693b      	ldr	r3, [r7, #16]
 80054e6:	015a      	lsls	r2, r3, #5
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	4413      	add	r3, r2
 80054ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80054f0:	461a      	mov	r2, r3
 80054f2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80054f6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	3301      	adds	r3, #1
 80054fc:	613b      	str	r3, [r7, #16]
 80054fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005500:	693a      	ldr	r2, [r7, #16]
 8005502:	429a      	cmp	r2, r3
 8005504:	d3b7      	bcc.n	8005476 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005506:	2300      	movs	r3, #0
 8005508:	613b      	str	r3, [r7, #16]
 800550a:	e043      	b.n	8005594 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800550c:	693b      	ldr	r3, [r7, #16]
 800550e:	015a      	lsls	r2, r3, #5
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	4413      	add	r3, r2
 8005514:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800551e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005522:	d118      	bne.n	8005556 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8005524:	693b      	ldr	r3, [r7, #16]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d10a      	bne.n	8005540 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	015a      	lsls	r2, r3, #5
 800552e:	68fb      	ldr	r3, [r7, #12]
 8005530:	4413      	add	r3, r2
 8005532:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005536:	461a      	mov	r2, r3
 8005538:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800553c:	6013      	str	r3, [r2, #0]
 800553e:	e013      	b.n	8005568 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	015a      	lsls	r2, r3, #5
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	4413      	add	r3, r2
 8005548:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800554c:	461a      	mov	r2, r3
 800554e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8005552:	6013      	str	r3, [r2, #0]
 8005554:	e008      	b.n	8005568 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005556:	693b      	ldr	r3, [r7, #16]
 8005558:	015a      	lsls	r2, r3, #5
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	4413      	add	r3, r2
 800555e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005562:	461a      	mov	r2, r3
 8005564:	2300      	movs	r3, #0
 8005566:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	015a      	lsls	r2, r3, #5
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	4413      	add	r3, r2
 8005570:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005574:	461a      	mov	r2, r3
 8005576:	2300      	movs	r3, #0
 8005578:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	015a      	lsls	r2, r3, #5
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	4413      	add	r3, r2
 8005582:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005586:	461a      	mov	r2, r3
 8005588:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800558c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	3301      	adds	r3, #1
 8005592:	613b      	str	r3, [r7, #16]
 8005594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	429a      	cmp	r2, r3
 800559a:	d3b7      	bcc.n	800550c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80055a2:	691b      	ldr	r3, [r3, #16]
 80055a4:	68fa      	ldr	r2, [r7, #12]
 80055a6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80055aa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055ae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2200      	movs	r2, #0
 80055b4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 80055bc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80055be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d105      	bne.n	80055d0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	699b      	ldr	r3, [r3, #24]
 80055c8:	f043 0210 	orr.w	r2, r3, #16
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	699a      	ldr	r2, [r3, #24]
 80055d4:	4b0f      	ldr	r3, [pc, #60]	; (8005614 <USB_DevInit+0x2c4>)
 80055d6:	4313      	orrs	r3, r2
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80055dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d005      	beq.n	80055ee <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	699b      	ldr	r3, [r3, #24]
 80055e6:	f043 0208 	orr.w	r2, r3, #8
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80055ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80055f0:	2b01      	cmp	r3, #1
 80055f2:	d107      	bne.n	8005604 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	699b      	ldr	r3, [r3, #24]
 80055f8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80055fc:	f043 0304 	orr.w	r3, r3, #4
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005604:	7dfb      	ldrb	r3, [r7, #23]
}
 8005606:	4618      	mov	r0, r3
 8005608:	3718      	adds	r7, #24
 800560a:	46bd      	mov	sp, r7
 800560c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005610:	b004      	add	sp, #16
 8005612:	4770      	bx	lr
 8005614:	803c3800 	.word	0x803c3800

08005618 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005618:	b480      	push	{r7}
 800561a:	b085      	sub	sp, #20
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
 8005620:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 8005622:	2300      	movs	r3, #0
 8005624:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	019b      	lsls	r3, r3, #6
 800562a:	f043 0220 	orr.w	r2, r3, #32
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	3301      	adds	r3, #1
 8005636:	60fb      	str	r3, [r7, #12]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	4a09      	ldr	r2, [pc, #36]	; (8005660 <USB_FlushTxFifo+0x48>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d901      	bls.n	8005644 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 8005640:	2303      	movs	r3, #3
 8005642:	e006      	b.n	8005652 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	691b      	ldr	r3, [r3, #16]
 8005648:	f003 0320 	and.w	r3, r3, #32
 800564c:	2b20      	cmp	r3, #32
 800564e:	d0f0      	beq.n	8005632 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3714      	adds	r7, #20
 8005656:	46bd      	mov	sp, r7
 8005658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565c:	4770      	bx	lr
 800565e:	bf00      	nop
 8005660:	00030d40 	.word	0x00030d40

08005664 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005664:	b480      	push	{r7}
 8005666:	b085      	sub	sp, #20
 8005668:	af00      	add	r7, sp, #0
 800566a:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800566c:	2300      	movs	r3, #0
 800566e:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2210      	movs	r2, #16
 8005674:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	3301      	adds	r3, #1
 800567a:	60fb      	str	r3, [r7, #12]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	4a09      	ldr	r2, [pc, #36]	; (80056a4 <USB_FlushRxFifo+0x40>)
 8005680:	4293      	cmp	r3, r2
 8005682:	d901      	bls.n	8005688 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8005684:	2303      	movs	r3, #3
 8005686:	e006      	b.n	8005696 <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	691b      	ldr	r3, [r3, #16]
 800568c:	f003 0310 	and.w	r3, r3, #16
 8005690:	2b10      	cmp	r3, #16
 8005692:	d0f0      	beq.n	8005676 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3714      	adds	r7, #20
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	00030d40 	.word	0x00030d40

080056a8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
 80056b0:	460b      	mov	r3, r1
 80056b2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	78fb      	ldrb	r3, [r7, #3]
 80056c2:	68f9      	ldr	r1, [r7, #12]
 80056c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80056c8:	4313      	orrs	r3, r2
 80056ca:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80056cc:	2300      	movs	r3, #0
}
 80056ce:	4618      	mov	r0, r3
 80056d0:	3714      	adds	r7, #20
 80056d2:	46bd      	mov	sp, r7
 80056d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056d8:	4770      	bx	lr

080056da <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80056da:	b480      	push	{r7}
 80056dc:	b085      	sub	sp, #20
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80056f4:	f023 0303 	bic.w	r3, r3, #3
 80056f8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005708:	f043 0302 	orr.w	r3, r3, #2
 800570c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800570e:	2300      	movs	r3, #0
}
 8005710:	4618      	mov	r0, r3
 8005712:	3714      	adds	r7, #20
 8005714:	46bd      	mov	sp, r7
 8005716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800571a:	4770      	bx	lr

0800571c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800571c:	b480      	push	{r7}
 800571e:	b085      	sub	sp, #20
 8005720:	af00      	add	r7, sp, #0
 8005722:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 8005724:	2300      	movs	r3, #0
 8005726:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	3301      	adds	r3, #1
 800572c:	60fb      	str	r3, [r7, #12]
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	4a13      	ldr	r2, [pc, #76]	; (8005780 <USB_CoreReset+0x64>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d901      	bls.n	800573a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e01b      	b.n	8005772 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	2b00      	cmp	r3, #0
 8005740:	daf2      	bge.n	8005728 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005742:	2300      	movs	r3, #0
 8005744:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	f043 0201 	orr.w	r2, r3, #1
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	3301      	adds	r3, #1
 8005756:	60fb      	str	r3, [r7, #12]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	4a09      	ldr	r2, [pc, #36]	; (8005780 <USB_CoreReset+0x64>)
 800575c:	4293      	cmp	r3, r2
 800575e:	d901      	bls.n	8005764 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005760:	2303      	movs	r3, #3
 8005762:	e006      	b.n	8005772 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	691b      	ldr	r3, [r3, #16]
 8005768:	f003 0301 	and.w	r3, r3, #1
 800576c:	2b01      	cmp	r3, #1
 800576e:	d0f0      	beq.n	8005752 <USB_CoreReset+0x36>

  return HAL_OK;
 8005770:	2300      	movs	r3, #0
}
 8005772:	4618      	mov	r0, r3
 8005774:	3714      	adds	r7, #20
 8005776:	46bd      	mov	sp, r7
 8005778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800577c:	4770      	bx	lr
 800577e:	bf00      	nop
 8005780:	00030d40 	.word	0x00030d40

08005784 <__errno>:
 8005784:	4b01      	ldr	r3, [pc, #4]	; (800578c <__errno+0x8>)
 8005786:	6818      	ldr	r0, [r3, #0]
 8005788:	4770      	bx	lr
 800578a:	bf00      	nop
 800578c:	20000010 	.word	0x20000010

08005790 <__libc_init_array>:
 8005790:	b570      	push	{r4, r5, r6, lr}
 8005792:	4e0d      	ldr	r6, [pc, #52]	; (80057c8 <__libc_init_array+0x38>)
 8005794:	4c0d      	ldr	r4, [pc, #52]	; (80057cc <__libc_init_array+0x3c>)
 8005796:	1ba4      	subs	r4, r4, r6
 8005798:	10a4      	asrs	r4, r4, #2
 800579a:	2500      	movs	r5, #0
 800579c:	42a5      	cmp	r5, r4
 800579e:	d109      	bne.n	80057b4 <__libc_init_array+0x24>
 80057a0:	4e0b      	ldr	r6, [pc, #44]	; (80057d0 <__libc_init_array+0x40>)
 80057a2:	4c0c      	ldr	r4, [pc, #48]	; (80057d4 <__libc_init_array+0x44>)
 80057a4:	f000 ff6c 	bl	8006680 <_init>
 80057a8:	1ba4      	subs	r4, r4, r6
 80057aa:	10a4      	asrs	r4, r4, #2
 80057ac:	2500      	movs	r5, #0
 80057ae:	42a5      	cmp	r5, r4
 80057b0:	d105      	bne.n	80057be <__libc_init_array+0x2e>
 80057b2:	bd70      	pop	{r4, r5, r6, pc}
 80057b4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80057b8:	4798      	blx	r3
 80057ba:	3501      	adds	r5, #1
 80057bc:	e7ee      	b.n	800579c <__libc_init_array+0xc>
 80057be:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80057c2:	4798      	blx	r3
 80057c4:	3501      	adds	r5, #1
 80057c6:	e7f2      	b.n	80057ae <__libc_init_array+0x1e>
 80057c8:	08006918 	.word	0x08006918
 80057cc:	08006918 	.word	0x08006918
 80057d0:	08006918 	.word	0x08006918
 80057d4:	0800691c 	.word	0x0800691c

080057d8 <memset>:
 80057d8:	4402      	add	r2, r0
 80057da:	4603      	mov	r3, r0
 80057dc:	4293      	cmp	r3, r2
 80057de:	d100      	bne.n	80057e2 <memset+0xa>
 80057e0:	4770      	bx	lr
 80057e2:	f803 1b01 	strb.w	r1, [r3], #1
 80057e6:	e7f9      	b.n	80057dc <memset+0x4>

080057e8 <siprintf>:
 80057e8:	b40e      	push	{r1, r2, r3}
 80057ea:	b500      	push	{lr}
 80057ec:	b09c      	sub	sp, #112	; 0x70
 80057ee:	ab1d      	add	r3, sp, #116	; 0x74
 80057f0:	9002      	str	r0, [sp, #8]
 80057f2:	9006      	str	r0, [sp, #24]
 80057f4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80057f8:	4809      	ldr	r0, [pc, #36]	; (8005820 <siprintf+0x38>)
 80057fa:	9107      	str	r1, [sp, #28]
 80057fc:	9104      	str	r1, [sp, #16]
 80057fe:	4909      	ldr	r1, [pc, #36]	; (8005824 <siprintf+0x3c>)
 8005800:	f853 2b04 	ldr.w	r2, [r3], #4
 8005804:	9105      	str	r1, [sp, #20]
 8005806:	6800      	ldr	r0, [r0, #0]
 8005808:	9301      	str	r3, [sp, #4]
 800580a:	a902      	add	r1, sp, #8
 800580c:	f000 f866 	bl	80058dc <_svfiprintf_r>
 8005810:	9b02      	ldr	r3, [sp, #8]
 8005812:	2200      	movs	r2, #0
 8005814:	701a      	strb	r2, [r3, #0]
 8005816:	b01c      	add	sp, #112	; 0x70
 8005818:	f85d eb04 	ldr.w	lr, [sp], #4
 800581c:	b003      	add	sp, #12
 800581e:	4770      	bx	lr
 8005820:	20000010 	.word	0x20000010
 8005824:	ffff0208 	.word	0xffff0208

08005828 <__ssputs_r>:
 8005828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800582c:	688e      	ldr	r6, [r1, #8]
 800582e:	429e      	cmp	r6, r3
 8005830:	4682      	mov	sl, r0
 8005832:	460c      	mov	r4, r1
 8005834:	4690      	mov	r8, r2
 8005836:	4699      	mov	r9, r3
 8005838:	d837      	bhi.n	80058aa <__ssputs_r+0x82>
 800583a:	898a      	ldrh	r2, [r1, #12]
 800583c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005840:	d031      	beq.n	80058a6 <__ssputs_r+0x7e>
 8005842:	6825      	ldr	r5, [r4, #0]
 8005844:	6909      	ldr	r1, [r1, #16]
 8005846:	1a6f      	subs	r7, r5, r1
 8005848:	6965      	ldr	r5, [r4, #20]
 800584a:	2302      	movs	r3, #2
 800584c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005850:	fb95 f5f3 	sdiv	r5, r5, r3
 8005854:	f109 0301 	add.w	r3, r9, #1
 8005858:	443b      	add	r3, r7
 800585a:	429d      	cmp	r5, r3
 800585c:	bf38      	it	cc
 800585e:	461d      	movcc	r5, r3
 8005860:	0553      	lsls	r3, r2, #21
 8005862:	d530      	bpl.n	80058c6 <__ssputs_r+0x9e>
 8005864:	4629      	mov	r1, r5
 8005866:	f000 fb2b 	bl	8005ec0 <_malloc_r>
 800586a:	4606      	mov	r6, r0
 800586c:	b950      	cbnz	r0, 8005884 <__ssputs_r+0x5c>
 800586e:	230c      	movs	r3, #12
 8005870:	f8ca 3000 	str.w	r3, [sl]
 8005874:	89a3      	ldrh	r3, [r4, #12]
 8005876:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800587a:	81a3      	strh	r3, [r4, #12]
 800587c:	f04f 30ff 	mov.w	r0, #4294967295
 8005880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005884:	463a      	mov	r2, r7
 8005886:	6921      	ldr	r1, [r4, #16]
 8005888:	f000 faa8 	bl	8005ddc <memcpy>
 800588c:	89a3      	ldrh	r3, [r4, #12]
 800588e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005896:	81a3      	strh	r3, [r4, #12]
 8005898:	6126      	str	r6, [r4, #16]
 800589a:	6165      	str	r5, [r4, #20]
 800589c:	443e      	add	r6, r7
 800589e:	1bed      	subs	r5, r5, r7
 80058a0:	6026      	str	r6, [r4, #0]
 80058a2:	60a5      	str	r5, [r4, #8]
 80058a4:	464e      	mov	r6, r9
 80058a6:	454e      	cmp	r6, r9
 80058a8:	d900      	bls.n	80058ac <__ssputs_r+0x84>
 80058aa:	464e      	mov	r6, r9
 80058ac:	4632      	mov	r2, r6
 80058ae:	4641      	mov	r1, r8
 80058b0:	6820      	ldr	r0, [r4, #0]
 80058b2:	f000 fa9e 	bl	8005df2 <memmove>
 80058b6:	68a3      	ldr	r3, [r4, #8]
 80058b8:	1b9b      	subs	r3, r3, r6
 80058ba:	60a3      	str	r3, [r4, #8]
 80058bc:	6823      	ldr	r3, [r4, #0]
 80058be:	441e      	add	r6, r3
 80058c0:	6026      	str	r6, [r4, #0]
 80058c2:	2000      	movs	r0, #0
 80058c4:	e7dc      	b.n	8005880 <__ssputs_r+0x58>
 80058c6:	462a      	mov	r2, r5
 80058c8:	f000 fb54 	bl	8005f74 <_realloc_r>
 80058cc:	4606      	mov	r6, r0
 80058ce:	2800      	cmp	r0, #0
 80058d0:	d1e2      	bne.n	8005898 <__ssputs_r+0x70>
 80058d2:	6921      	ldr	r1, [r4, #16]
 80058d4:	4650      	mov	r0, sl
 80058d6:	f000 faa5 	bl	8005e24 <_free_r>
 80058da:	e7c8      	b.n	800586e <__ssputs_r+0x46>

080058dc <_svfiprintf_r>:
 80058dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058e0:	461d      	mov	r5, r3
 80058e2:	898b      	ldrh	r3, [r1, #12]
 80058e4:	061f      	lsls	r7, r3, #24
 80058e6:	b09d      	sub	sp, #116	; 0x74
 80058e8:	4680      	mov	r8, r0
 80058ea:	460c      	mov	r4, r1
 80058ec:	4616      	mov	r6, r2
 80058ee:	d50f      	bpl.n	8005910 <_svfiprintf_r+0x34>
 80058f0:	690b      	ldr	r3, [r1, #16]
 80058f2:	b96b      	cbnz	r3, 8005910 <_svfiprintf_r+0x34>
 80058f4:	2140      	movs	r1, #64	; 0x40
 80058f6:	f000 fae3 	bl	8005ec0 <_malloc_r>
 80058fa:	6020      	str	r0, [r4, #0]
 80058fc:	6120      	str	r0, [r4, #16]
 80058fe:	b928      	cbnz	r0, 800590c <_svfiprintf_r+0x30>
 8005900:	230c      	movs	r3, #12
 8005902:	f8c8 3000 	str.w	r3, [r8]
 8005906:	f04f 30ff 	mov.w	r0, #4294967295
 800590a:	e0c8      	b.n	8005a9e <_svfiprintf_r+0x1c2>
 800590c:	2340      	movs	r3, #64	; 0x40
 800590e:	6163      	str	r3, [r4, #20]
 8005910:	2300      	movs	r3, #0
 8005912:	9309      	str	r3, [sp, #36]	; 0x24
 8005914:	2320      	movs	r3, #32
 8005916:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800591a:	2330      	movs	r3, #48	; 0x30
 800591c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005920:	9503      	str	r5, [sp, #12]
 8005922:	f04f 0b01 	mov.w	fp, #1
 8005926:	4637      	mov	r7, r6
 8005928:	463d      	mov	r5, r7
 800592a:	f815 3b01 	ldrb.w	r3, [r5], #1
 800592e:	b10b      	cbz	r3, 8005934 <_svfiprintf_r+0x58>
 8005930:	2b25      	cmp	r3, #37	; 0x25
 8005932:	d13e      	bne.n	80059b2 <_svfiprintf_r+0xd6>
 8005934:	ebb7 0a06 	subs.w	sl, r7, r6
 8005938:	d00b      	beq.n	8005952 <_svfiprintf_r+0x76>
 800593a:	4653      	mov	r3, sl
 800593c:	4632      	mov	r2, r6
 800593e:	4621      	mov	r1, r4
 8005940:	4640      	mov	r0, r8
 8005942:	f7ff ff71 	bl	8005828 <__ssputs_r>
 8005946:	3001      	adds	r0, #1
 8005948:	f000 80a4 	beq.w	8005a94 <_svfiprintf_r+0x1b8>
 800594c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800594e:	4453      	add	r3, sl
 8005950:	9309      	str	r3, [sp, #36]	; 0x24
 8005952:	783b      	ldrb	r3, [r7, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	f000 809d 	beq.w	8005a94 <_svfiprintf_r+0x1b8>
 800595a:	2300      	movs	r3, #0
 800595c:	f04f 32ff 	mov.w	r2, #4294967295
 8005960:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005964:	9304      	str	r3, [sp, #16]
 8005966:	9307      	str	r3, [sp, #28]
 8005968:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800596c:	931a      	str	r3, [sp, #104]	; 0x68
 800596e:	462f      	mov	r7, r5
 8005970:	2205      	movs	r2, #5
 8005972:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005976:	4850      	ldr	r0, [pc, #320]	; (8005ab8 <_svfiprintf_r+0x1dc>)
 8005978:	f7fa fc42 	bl	8000200 <memchr>
 800597c:	9b04      	ldr	r3, [sp, #16]
 800597e:	b9d0      	cbnz	r0, 80059b6 <_svfiprintf_r+0xda>
 8005980:	06d9      	lsls	r1, r3, #27
 8005982:	bf44      	itt	mi
 8005984:	2220      	movmi	r2, #32
 8005986:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800598a:	071a      	lsls	r2, r3, #28
 800598c:	bf44      	itt	mi
 800598e:	222b      	movmi	r2, #43	; 0x2b
 8005990:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005994:	782a      	ldrb	r2, [r5, #0]
 8005996:	2a2a      	cmp	r2, #42	; 0x2a
 8005998:	d015      	beq.n	80059c6 <_svfiprintf_r+0xea>
 800599a:	9a07      	ldr	r2, [sp, #28]
 800599c:	462f      	mov	r7, r5
 800599e:	2000      	movs	r0, #0
 80059a0:	250a      	movs	r5, #10
 80059a2:	4639      	mov	r1, r7
 80059a4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80059a8:	3b30      	subs	r3, #48	; 0x30
 80059aa:	2b09      	cmp	r3, #9
 80059ac:	d94d      	bls.n	8005a4a <_svfiprintf_r+0x16e>
 80059ae:	b1b8      	cbz	r0, 80059e0 <_svfiprintf_r+0x104>
 80059b0:	e00f      	b.n	80059d2 <_svfiprintf_r+0xf6>
 80059b2:	462f      	mov	r7, r5
 80059b4:	e7b8      	b.n	8005928 <_svfiprintf_r+0x4c>
 80059b6:	4a40      	ldr	r2, [pc, #256]	; (8005ab8 <_svfiprintf_r+0x1dc>)
 80059b8:	1a80      	subs	r0, r0, r2
 80059ba:	fa0b f000 	lsl.w	r0, fp, r0
 80059be:	4318      	orrs	r0, r3
 80059c0:	9004      	str	r0, [sp, #16]
 80059c2:	463d      	mov	r5, r7
 80059c4:	e7d3      	b.n	800596e <_svfiprintf_r+0x92>
 80059c6:	9a03      	ldr	r2, [sp, #12]
 80059c8:	1d11      	adds	r1, r2, #4
 80059ca:	6812      	ldr	r2, [r2, #0]
 80059cc:	9103      	str	r1, [sp, #12]
 80059ce:	2a00      	cmp	r2, #0
 80059d0:	db01      	blt.n	80059d6 <_svfiprintf_r+0xfa>
 80059d2:	9207      	str	r2, [sp, #28]
 80059d4:	e004      	b.n	80059e0 <_svfiprintf_r+0x104>
 80059d6:	4252      	negs	r2, r2
 80059d8:	f043 0302 	orr.w	r3, r3, #2
 80059dc:	9207      	str	r2, [sp, #28]
 80059de:	9304      	str	r3, [sp, #16]
 80059e0:	783b      	ldrb	r3, [r7, #0]
 80059e2:	2b2e      	cmp	r3, #46	; 0x2e
 80059e4:	d10c      	bne.n	8005a00 <_svfiprintf_r+0x124>
 80059e6:	787b      	ldrb	r3, [r7, #1]
 80059e8:	2b2a      	cmp	r3, #42	; 0x2a
 80059ea:	d133      	bne.n	8005a54 <_svfiprintf_r+0x178>
 80059ec:	9b03      	ldr	r3, [sp, #12]
 80059ee:	1d1a      	adds	r2, r3, #4
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	9203      	str	r2, [sp, #12]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	bfb8      	it	lt
 80059f8:	f04f 33ff 	movlt.w	r3, #4294967295
 80059fc:	3702      	adds	r7, #2
 80059fe:	9305      	str	r3, [sp, #20]
 8005a00:	4d2e      	ldr	r5, [pc, #184]	; (8005abc <_svfiprintf_r+0x1e0>)
 8005a02:	7839      	ldrb	r1, [r7, #0]
 8005a04:	2203      	movs	r2, #3
 8005a06:	4628      	mov	r0, r5
 8005a08:	f7fa fbfa 	bl	8000200 <memchr>
 8005a0c:	b138      	cbz	r0, 8005a1e <_svfiprintf_r+0x142>
 8005a0e:	2340      	movs	r3, #64	; 0x40
 8005a10:	1b40      	subs	r0, r0, r5
 8005a12:	fa03 f000 	lsl.w	r0, r3, r0
 8005a16:	9b04      	ldr	r3, [sp, #16]
 8005a18:	4303      	orrs	r3, r0
 8005a1a:	3701      	adds	r7, #1
 8005a1c:	9304      	str	r3, [sp, #16]
 8005a1e:	7839      	ldrb	r1, [r7, #0]
 8005a20:	4827      	ldr	r0, [pc, #156]	; (8005ac0 <_svfiprintf_r+0x1e4>)
 8005a22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a26:	2206      	movs	r2, #6
 8005a28:	1c7e      	adds	r6, r7, #1
 8005a2a:	f7fa fbe9 	bl	8000200 <memchr>
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	d038      	beq.n	8005aa4 <_svfiprintf_r+0x1c8>
 8005a32:	4b24      	ldr	r3, [pc, #144]	; (8005ac4 <_svfiprintf_r+0x1e8>)
 8005a34:	bb13      	cbnz	r3, 8005a7c <_svfiprintf_r+0x1a0>
 8005a36:	9b03      	ldr	r3, [sp, #12]
 8005a38:	3307      	adds	r3, #7
 8005a3a:	f023 0307 	bic.w	r3, r3, #7
 8005a3e:	3308      	adds	r3, #8
 8005a40:	9303      	str	r3, [sp, #12]
 8005a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a44:	444b      	add	r3, r9
 8005a46:	9309      	str	r3, [sp, #36]	; 0x24
 8005a48:	e76d      	b.n	8005926 <_svfiprintf_r+0x4a>
 8005a4a:	fb05 3202 	mla	r2, r5, r2, r3
 8005a4e:	2001      	movs	r0, #1
 8005a50:	460f      	mov	r7, r1
 8005a52:	e7a6      	b.n	80059a2 <_svfiprintf_r+0xc6>
 8005a54:	2300      	movs	r3, #0
 8005a56:	3701      	adds	r7, #1
 8005a58:	9305      	str	r3, [sp, #20]
 8005a5a:	4619      	mov	r1, r3
 8005a5c:	250a      	movs	r5, #10
 8005a5e:	4638      	mov	r0, r7
 8005a60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a64:	3a30      	subs	r2, #48	; 0x30
 8005a66:	2a09      	cmp	r2, #9
 8005a68:	d903      	bls.n	8005a72 <_svfiprintf_r+0x196>
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d0c8      	beq.n	8005a00 <_svfiprintf_r+0x124>
 8005a6e:	9105      	str	r1, [sp, #20]
 8005a70:	e7c6      	b.n	8005a00 <_svfiprintf_r+0x124>
 8005a72:	fb05 2101 	mla	r1, r5, r1, r2
 8005a76:	2301      	movs	r3, #1
 8005a78:	4607      	mov	r7, r0
 8005a7a:	e7f0      	b.n	8005a5e <_svfiprintf_r+0x182>
 8005a7c:	ab03      	add	r3, sp, #12
 8005a7e:	9300      	str	r3, [sp, #0]
 8005a80:	4622      	mov	r2, r4
 8005a82:	4b11      	ldr	r3, [pc, #68]	; (8005ac8 <_svfiprintf_r+0x1ec>)
 8005a84:	a904      	add	r1, sp, #16
 8005a86:	4640      	mov	r0, r8
 8005a88:	f3af 8000 	nop.w
 8005a8c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005a90:	4681      	mov	r9, r0
 8005a92:	d1d6      	bne.n	8005a42 <_svfiprintf_r+0x166>
 8005a94:	89a3      	ldrh	r3, [r4, #12]
 8005a96:	065b      	lsls	r3, r3, #25
 8005a98:	f53f af35 	bmi.w	8005906 <_svfiprintf_r+0x2a>
 8005a9c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005a9e:	b01d      	add	sp, #116	; 0x74
 8005aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005aa4:	ab03      	add	r3, sp, #12
 8005aa6:	9300      	str	r3, [sp, #0]
 8005aa8:	4622      	mov	r2, r4
 8005aaa:	4b07      	ldr	r3, [pc, #28]	; (8005ac8 <_svfiprintf_r+0x1ec>)
 8005aac:	a904      	add	r1, sp, #16
 8005aae:	4640      	mov	r0, r8
 8005ab0:	f000 f882 	bl	8005bb8 <_printf_i>
 8005ab4:	e7ea      	b.n	8005a8c <_svfiprintf_r+0x1b0>
 8005ab6:	bf00      	nop
 8005ab8:	080068d4 	.word	0x080068d4
 8005abc:	080068da 	.word	0x080068da
 8005ac0:	080068de 	.word	0x080068de
 8005ac4:	00000000 	.word	0x00000000
 8005ac8:	08005829 	.word	0x08005829

08005acc <_printf_common>:
 8005acc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ad0:	4691      	mov	r9, r2
 8005ad2:	461f      	mov	r7, r3
 8005ad4:	688a      	ldr	r2, [r1, #8]
 8005ad6:	690b      	ldr	r3, [r1, #16]
 8005ad8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005adc:	4293      	cmp	r3, r2
 8005ade:	bfb8      	it	lt
 8005ae0:	4613      	movlt	r3, r2
 8005ae2:	f8c9 3000 	str.w	r3, [r9]
 8005ae6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005aea:	4606      	mov	r6, r0
 8005aec:	460c      	mov	r4, r1
 8005aee:	b112      	cbz	r2, 8005af6 <_printf_common+0x2a>
 8005af0:	3301      	adds	r3, #1
 8005af2:	f8c9 3000 	str.w	r3, [r9]
 8005af6:	6823      	ldr	r3, [r4, #0]
 8005af8:	0699      	lsls	r1, r3, #26
 8005afa:	bf42      	ittt	mi
 8005afc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005b00:	3302      	addmi	r3, #2
 8005b02:	f8c9 3000 	strmi.w	r3, [r9]
 8005b06:	6825      	ldr	r5, [r4, #0]
 8005b08:	f015 0506 	ands.w	r5, r5, #6
 8005b0c:	d107      	bne.n	8005b1e <_printf_common+0x52>
 8005b0e:	f104 0a19 	add.w	sl, r4, #25
 8005b12:	68e3      	ldr	r3, [r4, #12]
 8005b14:	f8d9 2000 	ldr.w	r2, [r9]
 8005b18:	1a9b      	subs	r3, r3, r2
 8005b1a:	42ab      	cmp	r3, r5
 8005b1c:	dc28      	bgt.n	8005b70 <_printf_common+0xa4>
 8005b1e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005b22:	6822      	ldr	r2, [r4, #0]
 8005b24:	3300      	adds	r3, #0
 8005b26:	bf18      	it	ne
 8005b28:	2301      	movne	r3, #1
 8005b2a:	0692      	lsls	r2, r2, #26
 8005b2c:	d42d      	bmi.n	8005b8a <_printf_common+0xbe>
 8005b2e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b32:	4639      	mov	r1, r7
 8005b34:	4630      	mov	r0, r6
 8005b36:	47c0      	blx	r8
 8005b38:	3001      	adds	r0, #1
 8005b3a:	d020      	beq.n	8005b7e <_printf_common+0xb2>
 8005b3c:	6823      	ldr	r3, [r4, #0]
 8005b3e:	68e5      	ldr	r5, [r4, #12]
 8005b40:	f8d9 2000 	ldr.w	r2, [r9]
 8005b44:	f003 0306 	and.w	r3, r3, #6
 8005b48:	2b04      	cmp	r3, #4
 8005b4a:	bf08      	it	eq
 8005b4c:	1aad      	subeq	r5, r5, r2
 8005b4e:	68a3      	ldr	r3, [r4, #8]
 8005b50:	6922      	ldr	r2, [r4, #16]
 8005b52:	bf0c      	ite	eq
 8005b54:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b58:	2500      	movne	r5, #0
 8005b5a:	4293      	cmp	r3, r2
 8005b5c:	bfc4      	itt	gt
 8005b5e:	1a9b      	subgt	r3, r3, r2
 8005b60:	18ed      	addgt	r5, r5, r3
 8005b62:	f04f 0900 	mov.w	r9, #0
 8005b66:	341a      	adds	r4, #26
 8005b68:	454d      	cmp	r5, r9
 8005b6a:	d11a      	bne.n	8005ba2 <_printf_common+0xd6>
 8005b6c:	2000      	movs	r0, #0
 8005b6e:	e008      	b.n	8005b82 <_printf_common+0xb6>
 8005b70:	2301      	movs	r3, #1
 8005b72:	4652      	mov	r2, sl
 8005b74:	4639      	mov	r1, r7
 8005b76:	4630      	mov	r0, r6
 8005b78:	47c0      	blx	r8
 8005b7a:	3001      	adds	r0, #1
 8005b7c:	d103      	bne.n	8005b86 <_printf_common+0xba>
 8005b7e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b86:	3501      	adds	r5, #1
 8005b88:	e7c3      	b.n	8005b12 <_printf_common+0x46>
 8005b8a:	18e1      	adds	r1, r4, r3
 8005b8c:	1c5a      	adds	r2, r3, #1
 8005b8e:	2030      	movs	r0, #48	; 0x30
 8005b90:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005b94:	4422      	add	r2, r4
 8005b96:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005b9a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005b9e:	3302      	adds	r3, #2
 8005ba0:	e7c5      	b.n	8005b2e <_printf_common+0x62>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	4622      	mov	r2, r4
 8005ba6:	4639      	mov	r1, r7
 8005ba8:	4630      	mov	r0, r6
 8005baa:	47c0      	blx	r8
 8005bac:	3001      	adds	r0, #1
 8005bae:	d0e6      	beq.n	8005b7e <_printf_common+0xb2>
 8005bb0:	f109 0901 	add.w	r9, r9, #1
 8005bb4:	e7d8      	b.n	8005b68 <_printf_common+0x9c>
	...

08005bb8 <_printf_i>:
 8005bb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005bbc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005bc0:	460c      	mov	r4, r1
 8005bc2:	7e09      	ldrb	r1, [r1, #24]
 8005bc4:	b085      	sub	sp, #20
 8005bc6:	296e      	cmp	r1, #110	; 0x6e
 8005bc8:	4617      	mov	r7, r2
 8005bca:	4606      	mov	r6, r0
 8005bcc:	4698      	mov	r8, r3
 8005bce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005bd0:	f000 80b3 	beq.w	8005d3a <_printf_i+0x182>
 8005bd4:	d822      	bhi.n	8005c1c <_printf_i+0x64>
 8005bd6:	2963      	cmp	r1, #99	; 0x63
 8005bd8:	d036      	beq.n	8005c48 <_printf_i+0x90>
 8005bda:	d80a      	bhi.n	8005bf2 <_printf_i+0x3a>
 8005bdc:	2900      	cmp	r1, #0
 8005bde:	f000 80b9 	beq.w	8005d54 <_printf_i+0x19c>
 8005be2:	2958      	cmp	r1, #88	; 0x58
 8005be4:	f000 8083 	beq.w	8005cee <_printf_i+0x136>
 8005be8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bec:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8005bf0:	e032      	b.n	8005c58 <_printf_i+0xa0>
 8005bf2:	2964      	cmp	r1, #100	; 0x64
 8005bf4:	d001      	beq.n	8005bfa <_printf_i+0x42>
 8005bf6:	2969      	cmp	r1, #105	; 0x69
 8005bf8:	d1f6      	bne.n	8005be8 <_printf_i+0x30>
 8005bfa:	6820      	ldr	r0, [r4, #0]
 8005bfc:	6813      	ldr	r3, [r2, #0]
 8005bfe:	0605      	lsls	r5, r0, #24
 8005c00:	f103 0104 	add.w	r1, r3, #4
 8005c04:	d52a      	bpl.n	8005c5c <_printf_i+0xa4>
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	6011      	str	r1, [r2, #0]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	da03      	bge.n	8005c16 <_printf_i+0x5e>
 8005c0e:	222d      	movs	r2, #45	; 0x2d
 8005c10:	425b      	negs	r3, r3
 8005c12:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005c16:	486f      	ldr	r0, [pc, #444]	; (8005dd4 <_printf_i+0x21c>)
 8005c18:	220a      	movs	r2, #10
 8005c1a:	e039      	b.n	8005c90 <_printf_i+0xd8>
 8005c1c:	2973      	cmp	r1, #115	; 0x73
 8005c1e:	f000 809d 	beq.w	8005d5c <_printf_i+0x1a4>
 8005c22:	d808      	bhi.n	8005c36 <_printf_i+0x7e>
 8005c24:	296f      	cmp	r1, #111	; 0x6f
 8005c26:	d020      	beq.n	8005c6a <_printf_i+0xb2>
 8005c28:	2970      	cmp	r1, #112	; 0x70
 8005c2a:	d1dd      	bne.n	8005be8 <_printf_i+0x30>
 8005c2c:	6823      	ldr	r3, [r4, #0]
 8005c2e:	f043 0320 	orr.w	r3, r3, #32
 8005c32:	6023      	str	r3, [r4, #0]
 8005c34:	e003      	b.n	8005c3e <_printf_i+0x86>
 8005c36:	2975      	cmp	r1, #117	; 0x75
 8005c38:	d017      	beq.n	8005c6a <_printf_i+0xb2>
 8005c3a:	2978      	cmp	r1, #120	; 0x78
 8005c3c:	d1d4      	bne.n	8005be8 <_printf_i+0x30>
 8005c3e:	2378      	movs	r3, #120	; 0x78
 8005c40:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005c44:	4864      	ldr	r0, [pc, #400]	; (8005dd8 <_printf_i+0x220>)
 8005c46:	e055      	b.n	8005cf4 <_printf_i+0x13c>
 8005c48:	6813      	ldr	r3, [r2, #0]
 8005c4a:	1d19      	adds	r1, r3, #4
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	6011      	str	r1, [r2, #0]
 8005c50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e08c      	b.n	8005d76 <_printf_i+0x1be>
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	6011      	str	r1, [r2, #0]
 8005c60:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005c64:	bf18      	it	ne
 8005c66:	b21b      	sxthne	r3, r3
 8005c68:	e7cf      	b.n	8005c0a <_printf_i+0x52>
 8005c6a:	6813      	ldr	r3, [r2, #0]
 8005c6c:	6825      	ldr	r5, [r4, #0]
 8005c6e:	1d18      	adds	r0, r3, #4
 8005c70:	6010      	str	r0, [r2, #0]
 8005c72:	0628      	lsls	r0, r5, #24
 8005c74:	d501      	bpl.n	8005c7a <_printf_i+0xc2>
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	e002      	b.n	8005c80 <_printf_i+0xc8>
 8005c7a:	0668      	lsls	r0, r5, #25
 8005c7c:	d5fb      	bpl.n	8005c76 <_printf_i+0xbe>
 8005c7e:	881b      	ldrh	r3, [r3, #0]
 8005c80:	4854      	ldr	r0, [pc, #336]	; (8005dd4 <_printf_i+0x21c>)
 8005c82:	296f      	cmp	r1, #111	; 0x6f
 8005c84:	bf14      	ite	ne
 8005c86:	220a      	movne	r2, #10
 8005c88:	2208      	moveq	r2, #8
 8005c8a:	2100      	movs	r1, #0
 8005c8c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005c90:	6865      	ldr	r5, [r4, #4]
 8005c92:	60a5      	str	r5, [r4, #8]
 8005c94:	2d00      	cmp	r5, #0
 8005c96:	f2c0 8095 	blt.w	8005dc4 <_printf_i+0x20c>
 8005c9a:	6821      	ldr	r1, [r4, #0]
 8005c9c:	f021 0104 	bic.w	r1, r1, #4
 8005ca0:	6021      	str	r1, [r4, #0]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d13d      	bne.n	8005d22 <_printf_i+0x16a>
 8005ca6:	2d00      	cmp	r5, #0
 8005ca8:	f040 808e 	bne.w	8005dc8 <_printf_i+0x210>
 8005cac:	4665      	mov	r5, ip
 8005cae:	2a08      	cmp	r2, #8
 8005cb0:	d10b      	bne.n	8005cca <_printf_i+0x112>
 8005cb2:	6823      	ldr	r3, [r4, #0]
 8005cb4:	07db      	lsls	r3, r3, #31
 8005cb6:	d508      	bpl.n	8005cca <_printf_i+0x112>
 8005cb8:	6923      	ldr	r3, [r4, #16]
 8005cba:	6862      	ldr	r2, [r4, #4]
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	bfde      	ittt	le
 8005cc0:	2330      	movle	r3, #48	; 0x30
 8005cc2:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005cc6:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005cca:	ebac 0305 	sub.w	r3, ip, r5
 8005cce:	6123      	str	r3, [r4, #16]
 8005cd0:	f8cd 8000 	str.w	r8, [sp]
 8005cd4:	463b      	mov	r3, r7
 8005cd6:	aa03      	add	r2, sp, #12
 8005cd8:	4621      	mov	r1, r4
 8005cda:	4630      	mov	r0, r6
 8005cdc:	f7ff fef6 	bl	8005acc <_printf_common>
 8005ce0:	3001      	adds	r0, #1
 8005ce2:	d14d      	bne.n	8005d80 <_printf_i+0x1c8>
 8005ce4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ce8:	b005      	add	sp, #20
 8005cea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005cee:	4839      	ldr	r0, [pc, #228]	; (8005dd4 <_printf_i+0x21c>)
 8005cf0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005cf4:	6813      	ldr	r3, [r2, #0]
 8005cf6:	6821      	ldr	r1, [r4, #0]
 8005cf8:	1d1d      	adds	r5, r3, #4
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	6015      	str	r5, [r2, #0]
 8005cfe:	060a      	lsls	r2, r1, #24
 8005d00:	d50b      	bpl.n	8005d1a <_printf_i+0x162>
 8005d02:	07ca      	lsls	r2, r1, #31
 8005d04:	bf44      	itt	mi
 8005d06:	f041 0120 	orrmi.w	r1, r1, #32
 8005d0a:	6021      	strmi	r1, [r4, #0]
 8005d0c:	b91b      	cbnz	r3, 8005d16 <_printf_i+0x15e>
 8005d0e:	6822      	ldr	r2, [r4, #0]
 8005d10:	f022 0220 	bic.w	r2, r2, #32
 8005d14:	6022      	str	r2, [r4, #0]
 8005d16:	2210      	movs	r2, #16
 8005d18:	e7b7      	b.n	8005c8a <_printf_i+0xd2>
 8005d1a:	064d      	lsls	r5, r1, #25
 8005d1c:	bf48      	it	mi
 8005d1e:	b29b      	uxthmi	r3, r3
 8005d20:	e7ef      	b.n	8005d02 <_printf_i+0x14a>
 8005d22:	4665      	mov	r5, ip
 8005d24:	fbb3 f1f2 	udiv	r1, r3, r2
 8005d28:	fb02 3311 	mls	r3, r2, r1, r3
 8005d2c:	5cc3      	ldrb	r3, [r0, r3]
 8005d2e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005d32:	460b      	mov	r3, r1
 8005d34:	2900      	cmp	r1, #0
 8005d36:	d1f5      	bne.n	8005d24 <_printf_i+0x16c>
 8005d38:	e7b9      	b.n	8005cae <_printf_i+0xf6>
 8005d3a:	6813      	ldr	r3, [r2, #0]
 8005d3c:	6825      	ldr	r5, [r4, #0]
 8005d3e:	6961      	ldr	r1, [r4, #20]
 8005d40:	1d18      	adds	r0, r3, #4
 8005d42:	6010      	str	r0, [r2, #0]
 8005d44:	0628      	lsls	r0, r5, #24
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	d501      	bpl.n	8005d4e <_printf_i+0x196>
 8005d4a:	6019      	str	r1, [r3, #0]
 8005d4c:	e002      	b.n	8005d54 <_printf_i+0x19c>
 8005d4e:	066a      	lsls	r2, r5, #25
 8005d50:	d5fb      	bpl.n	8005d4a <_printf_i+0x192>
 8005d52:	8019      	strh	r1, [r3, #0]
 8005d54:	2300      	movs	r3, #0
 8005d56:	6123      	str	r3, [r4, #16]
 8005d58:	4665      	mov	r5, ip
 8005d5a:	e7b9      	b.n	8005cd0 <_printf_i+0x118>
 8005d5c:	6813      	ldr	r3, [r2, #0]
 8005d5e:	1d19      	adds	r1, r3, #4
 8005d60:	6011      	str	r1, [r2, #0]
 8005d62:	681d      	ldr	r5, [r3, #0]
 8005d64:	6862      	ldr	r2, [r4, #4]
 8005d66:	2100      	movs	r1, #0
 8005d68:	4628      	mov	r0, r5
 8005d6a:	f7fa fa49 	bl	8000200 <memchr>
 8005d6e:	b108      	cbz	r0, 8005d74 <_printf_i+0x1bc>
 8005d70:	1b40      	subs	r0, r0, r5
 8005d72:	6060      	str	r0, [r4, #4]
 8005d74:	6863      	ldr	r3, [r4, #4]
 8005d76:	6123      	str	r3, [r4, #16]
 8005d78:	2300      	movs	r3, #0
 8005d7a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d7e:	e7a7      	b.n	8005cd0 <_printf_i+0x118>
 8005d80:	6923      	ldr	r3, [r4, #16]
 8005d82:	462a      	mov	r2, r5
 8005d84:	4639      	mov	r1, r7
 8005d86:	4630      	mov	r0, r6
 8005d88:	47c0      	blx	r8
 8005d8a:	3001      	adds	r0, #1
 8005d8c:	d0aa      	beq.n	8005ce4 <_printf_i+0x12c>
 8005d8e:	6823      	ldr	r3, [r4, #0]
 8005d90:	079b      	lsls	r3, r3, #30
 8005d92:	d413      	bmi.n	8005dbc <_printf_i+0x204>
 8005d94:	68e0      	ldr	r0, [r4, #12]
 8005d96:	9b03      	ldr	r3, [sp, #12]
 8005d98:	4298      	cmp	r0, r3
 8005d9a:	bfb8      	it	lt
 8005d9c:	4618      	movlt	r0, r3
 8005d9e:	e7a3      	b.n	8005ce8 <_printf_i+0x130>
 8005da0:	2301      	movs	r3, #1
 8005da2:	464a      	mov	r2, r9
 8005da4:	4639      	mov	r1, r7
 8005da6:	4630      	mov	r0, r6
 8005da8:	47c0      	blx	r8
 8005daa:	3001      	adds	r0, #1
 8005dac:	d09a      	beq.n	8005ce4 <_printf_i+0x12c>
 8005dae:	3501      	adds	r5, #1
 8005db0:	68e3      	ldr	r3, [r4, #12]
 8005db2:	9a03      	ldr	r2, [sp, #12]
 8005db4:	1a9b      	subs	r3, r3, r2
 8005db6:	42ab      	cmp	r3, r5
 8005db8:	dcf2      	bgt.n	8005da0 <_printf_i+0x1e8>
 8005dba:	e7eb      	b.n	8005d94 <_printf_i+0x1dc>
 8005dbc:	2500      	movs	r5, #0
 8005dbe:	f104 0919 	add.w	r9, r4, #25
 8005dc2:	e7f5      	b.n	8005db0 <_printf_i+0x1f8>
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d1ac      	bne.n	8005d22 <_printf_i+0x16a>
 8005dc8:	7803      	ldrb	r3, [r0, #0]
 8005dca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005dce:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005dd2:	e76c      	b.n	8005cae <_printf_i+0xf6>
 8005dd4:	080068e5 	.word	0x080068e5
 8005dd8:	080068f6 	.word	0x080068f6

08005ddc <memcpy>:
 8005ddc:	b510      	push	{r4, lr}
 8005dde:	1e43      	subs	r3, r0, #1
 8005de0:	440a      	add	r2, r1
 8005de2:	4291      	cmp	r1, r2
 8005de4:	d100      	bne.n	8005de8 <memcpy+0xc>
 8005de6:	bd10      	pop	{r4, pc}
 8005de8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dec:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005df0:	e7f7      	b.n	8005de2 <memcpy+0x6>

08005df2 <memmove>:
 8005df2:	4288      	cmp	r0, r1
 8005df4:	b510      	push	{r4, lr}
 8005df6:	eb01 0302 	add.w	r3, r1, r2
 8005dfa:	d807      	bhi.n	8005e0c <memmove+0x1a>
 8005dfc:	1e42      	subs	r2, r0, #1
 8005dfe:	4299      	cmp	r1, r3
 8005e00:	d00a      	beq.n	8005e18 <memmove+0x26>
 8005e02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e06:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005e0a:	e7f8      	b.n	8005dfe <memmove+0xc>
 8005e0c:	4283      	cmp	r3, r0
 8005e0e:	d9f5      	bls.n	8005dfc <memmove+0xa>
 8005e10:	1881      	adds	r1, r0, r2
 8005e12:	1ad2      	subs	r2, r2, r3
 8005e14:	42d3      	cmn	r3, r2
 8005e16:	d100      	bne.n	8005e1a <memmove+0x28>
 8005e18:	bd10      	pop	{r4, pc}
 8005e1a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e1e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005e22:	e7f7      	b.n	8005e14 <memmove+0x22>

08005e24 <_free_r>:
 8005e24:	b538      	push	{r3, r4, r5, lr}
 8005e26:	4605      	mov	r5, r0
 8005e28:	2900      	cmp	r1, #0
 8005e2a:	d045      	beq.n	8005eb8 <_free_r+0x94>
 8005e2c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e30:	1f0c      	subs	r4, r1, #4
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	bfb8      	it	lt
 8005e36:	18e4      	addlt	r4, r4, r3
 8005e38:	f000 f8d2 	bl	8005fe0 <__malloc_lock>
 8005e3c:	4a1f      	ldr	r2, [pc, #124]	; (8005ebc <_free_r+0x98>)
 8005e3e:	6813      	ldr	r3, [r2, #0]
 8005e40:	4610      	mov	r0, r2
 8005e42:	b933      	cbnz	r3, 8005e52 <_free_r+0x2e>
 8005e44:	6063      	str	r3, [r4, #4]
 8005e46:	6014      	str	r4, [r2, #0]
 8005e48:	4628      	mov	r0, r5
 8005e4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e4e:	f000 b8c8 	b.w	8005fe2 <__malloc_unlock>
 8005e52:	42a3      	cmp	r3, r4
 8005e54:	d90c      	bls.n	8005e70 <_free_r+0x4c>
 8005e56:	6821      	ldr	r1, [r4, #0]
 8005e58:	1862      	adds	r2, r4, r1
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	bf04      	itt	eq
 8005e5e:	681a      	ldreq	r2, [r3, #0]
 8005e60:	685b      	ldreq	r3, [r3, #4]
 8005e62:	6063      	str	r3, [r4, #4]
 8005e64:	bf04      	itt	eq
 8005e66:	1852      	addeq	r2, r2, r1
 8005e68:	6022      	streq	r2, [r4, #0]
 8005e6a:	6004      	str	r4, [r0, #0]
 8005e6c:	e7ec      	b.n	8005e48 <_free_r+0x24>
 8005e6e:	4613      	mov	r3, r2
 8005e70:	685a      	ldr	r2, [r3, #4]
 8005e72:	b10a      	cbz	r2, 8005e78 <_free_r+0x54>
 8005e74:	42a2      	cmp	r2, r4
 8005e76:	d9fa      	bls.n	8005e6e <_free_r+0x4a>
 8005e78:	6819      	ldr	r1, [r3, #0]
 8005e7a:	1858      	adds	r0, r3, r1
 8005e7c:	42a0      	cmp	r0, r4
 8005e7e:	d10b      	bne.n	8005e98 <_free_r+0x74>
 8005e80:	6820      	ldr	r0, [r4, #0]
 8005e82:	4401      	add	r1, r0
 8005e84:	1858      	adds	r0, r3, r1
 8005e86:	4282      	cmp	r2, r0
 8005e88:	6019      	str	r1, [r3, #0]
 8005e8a:	d1dd      	bne.n	8005e48 <_free_r+0x24>
 8005e8c:	6810      	ldr	r0, [r2, #0]
 8005e8e:	6852      	ldr	r2, [r2, #4]
 8005e90:	605a      	str	r2, [r3, #4]
 8005e92:	4401      	add	r1, r0
 8005e94:	6019      	str	r1, [r3, #0]
 8005e96:	e7d7      	b.n	8005e48 <_free_r+0x24>
 8005e98:	d902      	bls.n	8005ea0 <_free_r+0x7c>
 8005e9a:	230c      	movs	r3, #12
 8005e9c:	602b      	str	r3, [r5, #0]
 8005e9e:	e7d3      	b.n	8005e48 <_free_r+0x24>
 8005ea0:	6820      	ldr	r0, [r4, #0]
 8005ea2:	1821      	adds	r1, r4, r0
 8005ea4:	428a      	cmp	r2, r1
 8005ea6:	bf04      	itt	eq
 8005ea8:	6811      	ldreq	r1, [r2, #0]
 8005eaa:	6852      	ldreq	r2, [r2, #4]
 8005eac:	6062      	str	r2, [r4, #4]
 8005eae:	bf04      	itt	eq
 8005eb0:	1809      	addeq	r1, r1, r0
 8005eb2:	6021      	streq	r1, [r4, #0]
 8005eb4:	605c      	str	r4, [r3, #4]
 8005eb6:	e7c7      	b.n	8005e48 <_free_r+0x24>
 8005eb8:	bd38      	pop	{r3, r4, r5, pc}
 8005eba:	bf00      	nop
 8005ebc:	20000188 	.word	0x20000188

08005ec0 <_malloc_r>:
 8005ec0:	b570      	push	{r4, r5, r6, lr}
 8005ec2:	1ccd      	adds	r5, r1, #3
 8005ec4:	f025 0503 	bic.w	r5, r5, #3
 8005ec8:	3508      	adds	r5, #8
 8005eca:	2d0c      	cmp	r5, #12
 8005ecc:	bf38      	it	cc
 8005ece:	250c      	movcc	r5, #12
 8005ed0:	2d00      	cmp	r5, #0
 8005ed2:	4606      	mov	r6, r0
 8005ed4:	db01      	blt.n	8005eda <_malloc_r+0x1a>
 8005ed6:	42a9      	cmp	r1, r5
 8005ed8:	d903      	bls.n	8005ee2 <_malloc_r+0x22>
 8005eda:	230c      	movs	r3, #12
 8005edc:	6033      	str	r3, [r6, #0]
 8005ede:	2000      	movs	r0, #0
 8005ee0:	bd70      	pop	{r4, r5, r6, pc}
 8005ee2:	f000 f87d 	bl	8005fe0 <__malloc_lock>
 8005ee6:	4a21      	ldr	r2, [pc, #132]	; (8005f6c <_malloc_r+0xac>)
 8005ee8:	6814      	ldr	r4, [r2, #0]
 8005eea:	4621      	mov	r1, r4
 8005eec:	b991      	cbnz	r1, 8005f14 <_malloc_r+0x54>
 8005eee:	4c20      	ldr	r4, [pc, #128]	; (8005f70 <_malloc_r+0xb0>)
 8005ef0:	6823      	ldr	r3, [r4, #0]
 8005ef2:	b91b      	cbnz	r3, 8005efc <_malloc_r+0x3c>
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	f000 f863 	bl	8005fc0 <_sbrk_r>
 8005efa:	6020      	str	r0, [r4, #0]
 8005efc:	4629      	mov	r1, r5
 8005efe:	4630      	mov	r0, r6
 8005f00:	f000 f85e 	bl	8005fc0 <_sbrk_r>
 8005f04:	1c43      	adds	r3, r0, #1
 8005f06:	d124      	bne.n	8005f52 <_malloc_r+0x92>
 8005f08:	230c      	movs	r3, #12
 8005f0a:	6033      	str	r3, [r6, #0]
 8005f0c:	4630      	mov	r0, r6
 8005f0e:	f000 f868 	bl	8005fe2 <__malloc_unlock>
 8005f12:	e7e4      	b.n	8005ede <_malloc_r+0x1e>
 8005f14:	680b      	ldr	r3, [r1, #0]
 8005f16:	1b5b      	subs	r3, r3, r5
 8005f18:	d418      	bmi.n	8005f4c <_malloc_r+0x8c>
 8005f1a:	2b0b      	cmp	r3, #11
 8005f1c:	d90f      	bls.n	8005f3e <_malloc_r+0x7e>
 8005f1e:	600b      	str	r3, [r1, #0]
 8005f20:	50cd      	str	r5, [r1, r3]
 8005f22:	18cc      	adds	r4, r1, r3
 8005f24:	4630      	mov	r0, r6
 8005f26:	f000 f85c 	bl	8005fe2 <__malloc_unlock>
 8005f2a:	f104 000b 	add.w	r0, r4, #11
 8005f2e:	1d23      	adds	r3, r4, #4
 8005f30:	f020 0007 	bic.w	r0, r0, #7
 8005f34:	1ac3      	subs	r3, r0, r3
 8005f36:	d0d3      	beq.n	8005ee0 <_malloc_r+0x20>
 8005f38:	425a      	negs	r2, r3
 8005f3a:	50e2      	str	r2, [r4, r3]
 8005f3c:	e7d0      	b.n	8005ee0 <_malloc_r+0x20>
 8005f3e:	428c      	cmp	r4, r1
 8005f40:	684b      	ldr	r3, [r1, #4]
 8005f42:	bf16      	itet	ne
 8005f44:	6063      	strne	r3, [r4, #4]
 8005f46:	6013      	streq	r3, [r2, #0]
 8005f48:	460c      	movne	r4, r1
 8005f4a:	e7eb      	b.n	8005f24 <_malloc_r+0x64>
 8005f4c:	460c      	mov	r4, r1
 8005f4e:	6849      	ldr	r1, [r1, #4]
 8005f50:	e7cc      	b.n	8005eec <_malloc_r+0x2c>
 8005f52:	1cc4      	adds	r4, r0, #3
 8005f54:	f024 0403 	bic.w	r4, r4, #3
 8005f58:	42a0      	cmp	r0, r4
 8005f5a:	d005      	beq.n	8005f68 <_malloc_r+0xa8>
 8005f5c:	1a21      	subs	r1, r4, r0
 8005f5e:	4630      	mov	r0, r6
 8005f60:	f000 f82e 	bl	8005fc0 <_sbrk_r>
 8005f64:	3001      	adds	r0, #1
 8005f66:	d0cf      	beq.n	8005f08 <_malloc_r+0x48>
 8005f68:	6025      	str	r5, [r4, #0]
 8005f6a:	e7db      	b.n	8005f24 <_malloc_r+0x64>
 8005f6c:	20000188 	.word	0x20000188
 8005f70:	2000018c 	.word	0x2000018c

08005f74 <_realloc_r>:
 8005f74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f76:	4607      	mov	r7, r0
 8005f78:	4614      	mov	r4, r2
 8005f7a:	460e      	mov	r6, r1
 8005f7c:	b921      	cbnz	r1, 8005f88 <_realloc_r+0x14>
 8005f7e:	4611      	mov	r1, r2
 8005f80:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005f84:	f7ff bf9c 	b.w	8005ec0 <_malloc_r>
 8005f88:	b922      	cbnz	r2, 8005f94 <_realloc_r+0x20>
 8005f8a:	f7ff ff4b 	bl	8005e24 <_free_r>
 8005f8e:	4625      	mov	r5, r4
 8005f90:	4628      	mov	r0, r5
 8005f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f94:	f000 f826 	bl	8005fe4 <_malloc_usable_size_r>
 8005f98:	42a0      	cmp	r0, r4
 8005f9a:	d20f      	bcs.n	8005fbc <_realloc_r+0x48>
 8005f9c:	4621      	mov	r1, r4
 8005f9e:	4638      	mov	r0, r7
 8005fa0:	f7ff ff8e 	bl	8005ec0 <_malloc_r>
 8005fa4:	4605      	mov	r5, r0
 8005fa6:	2800      	cmp	r0, #0
 8005fa8:	d0f2      	beq.n	8005f90 <_realloc_r+0x1c>
 8005faa:	4631      	mov	r1, r6
 8005fac:	4622      	mov	r2, r4
 8005fae:	f7ff ff15 	bl	8005ddc <memcpy>
 8005fb2:	4631      	mov	r1, r6
 8005fb4:	4638      	mov	r0, r7
 8005fb6:	f7ff ff35 	bl	8005e24 <_free_r>
 8005fba:	e7e9      	b.n	8005f90 <_realloc_r+0x1c>
 8005fbc:	4635      	mov	r5, r6
 8005fbe:	e7e7      	b.n	8005f90 <_realloc_r+0x1c>

08005fc0 <_sbrk_r>:
 8005fc0:	b538      	push	{r3, r4, r5, lr}
 8005fc2:	4c06      	ldr	r4, [pc, #24]	; (8005fdc <_sbrk_r+0x1c>)
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	4605      	mov	r5, r0
 8005fc8:	4608      	mov	r0, r1
 8005fca:	6023      	str	r3, [r4, #0]
 8005fcc:	f7fc fa5e 	bl	800248c <_sbrk>
 8005fd0:	1c43      	adds	r3, r0, #1
 8005fd2:	d102      	bne.n	8005fda <_sbrk_r+0x1a>
 8005fd4:	6823      	ldr	r3, [r4, #0]
 8005fd6:	b103      	cbz	r3, 8005fda <_sbrk_r+0x1a>
 8005fd8:	602b      	str	r3, [r5, #0]
 8005fda:	bd38      	pop	{r3, r4, r5, pc}
 8005fdc:	200006b8 	.word	0x200006b8

08005fe0 <__malloc_lock>:
 8005fe0:	4770      	bx	lr

08005fe2 <__malloc_unlock>:
 8005fe2:	4770      	bx	lr

08005fe4 <_malloc_usable_size_r>:
 8005fe4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fe8:	1f18      	subs	r0, r3, #4
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	bfbc      	itt	lt
 8005fee:	580b      	ldrlt	r3, [r1, r0]
 8005ff0:	18c0      	addlt	r0, r0, r3
 8005ff2:	4770      	bx	lr

08005ff4 <log>:
 8005ff4:	b570      	push	{r4, r5, r6, lr}
 8005ff6:	ed2d 8b02 	vpush	{d8}
 8005ffa:	b08a      	sub	sp, #40	; 0x28
 8005ffc:	ec55 4b10 	vmov	r4, r5, d0
 8006000:	f000 f8d2 	bl	80061a8 <__ieee754_log>
 8006004:	4b36      	ldr	r3, [pc, #216]	; (80060e0 <log+0xec>)
 8006006:	eeb0 8a40 	vmov.f32	s16, s0
 800600a:	eef0 8a60 	vmov.f32	s17, s1
 800600e:	f993 6000 	ldrsb.w	r6, [r3]
 8006012:	1c73      	adds	r3, r6, #1
 8006014:	d05b      	beq.n	80060ce <log+0xda>
 8006016:	4622      	mov	r2, r4
 8006018:	462b      	mov	r3, r5
 800601a:	4620      	mov	r0, r4
 800601c:	4629      	mov	r1, r5
 800601e:	f7fa fd95 	bl	8000b4c <__aeabi_dcmpun>
 8006022:	2800      	cmp	r0, #0
 8006024:	d153      	bne.n	80060ce <log+0xda>
 8006026:	2200      	movs	r2, #0
 8006028:	2300      	movs	r3, #0
 800602a:	4620      	mov	r0, r4
 800602c:	4629      	mov	r1, r5
 800602e:	f7fa fd83 	bl	8000b38 <__aeabi_dcmpgt>
 8006032:	2800      	cmp	r0, #0
 8006034:	d14b      	bne.n	80060ce <log+0xda>
 8006036:	4b2b      	ldr	r3, [pc, #172]	; (80060e4 <log+0xf0>)
 8006038:	9301      	str	r3, [sp, #4]
 800603a:	9008      	str	r0, [sp, #32]
 800603c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006040:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8006044:	b9a6      	cbnz	r6, 8006070 <log+0x7c>
 8006046:	4b28      	ldr	r3, [pc, #160]	; (80060e8 <log+0xf4>)
 8006048:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800604c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006050:	4620      	mov	r0, r4
 8006052:	2200      	movs	r2, #0
 8006054:	2300      	movs	r3, #0
 8006056:	4629      	mov	r1, r5
 8006058:	f7fa fd46 	bl	8000ae8 <__aeabi_dcmpeq>
 800605c:	bb40      	cbnz	r0, 80060b0 <log+0xbc>
 800605e:	2301      	movs	r3, #1
 8006060:	2e02      	cmp	r6, #2
 8006062:	9300      	str	r3, [sp, #0]
 8006064:	d119      	bne.n	800609a <log+0xa6>
 8006066:	f7ff fb8d 	bl	8005784 <__errno>
 800606a:	2321      	movs	r3, #33	; 0x21
 800606c:	6003      	str	r3, [r0, #0]
 800606e:	e019      	b.n	80060a4 <log+0xb0>
 8006070:	4b1e      	ldr	r3, [pc, #120]	; (80060ec <log+0xf8>)
 8006072:	2200      	movs	r2, #0
 8006074:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006078:	4620      	mov	r0, r4
 800607a:	2200      	movs	r2, #0
 800607c:	2300      	movs	r3, #0
 800607e:	4629      	mov	r1, r5
 8006080:	f7fa fd32 	bl	8000ae8 <__aeabi_dcmpeq>
 8006084:	2800      	cmp	r0, #0
 8006086:	d0ea      	beq.n	800605e <log+0x6a>
 8006088:	2302      	movs	r3, #2
 800608a:	429e      	cmp	r6, r3
 800608c:	9300      	str	r3, [sp, #0]
 800608e:	d111      	bne.n	80060b4 <log+0xc0>
 8006090:	f7ff fb78 	bl	8005784 <__errno>
 8006094:	2322      	movs	r3, #34	; 0x22
 8006096:	6003      	str	r3, [r0, #0]
 8006098:	e011      	b.n	80060be <log+0xca>
 800609a:	4668      	mov	r0, sp
 800609c:	f000 fae6 	bl	800666c <matherr>
 80060a0:	2800      	cmp	r0, #0
 80060a2:	d0e0      	beq.n	8006066 <log+0x72>
 80060a4:	4812      	ldr	r0, [pc, #72]	; (80060f0 <log+0xfc>)
 80060a6:	f000 fae3 	bl	8006670 <nan>
 80060aa:	ed8d 0b06 	vstr	d0, [sp, #24]
 80060ae:	e006      	b.n	80060be <log+0xca>
 80060b0:	2302      	movs	r3, #2
 80060b2:	9300      	str	r3, [sp, #0]
 80060b4:	4668      	mov	r0, sp
 80060b6:	f000 fad9 	bl	800666c <matherr>
 80060ba:	2800      	cmp	r0, #0
 80060bc:	d0e8      	beq.n	8006090 <log+0x9c>
 80060be:	9b08      	ldr	r3, [sp, #32]
 80060c0:	b11b      	cbz	r3, 80060ca <log+0xd6>
 80060c2:	f7ff fb5f 	bl	8005784 <__errno>
 80060c6:	9b08      	ldr	r3, [sp, #32]
 80060c8:	6003      	str	r3, [r0, #0]
 80060ca:	ed9d 8b06 	vldr	d8, [sp, #24]
 80060ce:	eeb0 0a48 	vmov.f32	s0, s16
 80060d2:	eef0 0a68 	vmov.f32	s1, s17
 80060d6:	b00a      	add	sp, #40	; 0x28
 80060d8:	ecbd 8b02 	vpop	{d8}
 80060dc:	bd70      	pop	{r4, r5, r6, pc}
 80060de:	bf00      	nop
 80060e0:	20000074 	.word	0x20000074
 80060e4:	08006907 	.word	0x08006907
 80060e8:	c7efffff 	.word	0xc7efffff
 80060ec:	fff00000 	.word	0xfff00000
 80060f0:	080068d9 	.word	0x080068d9

080060f4 <sqrt>:
 80060f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060f8:	ed2d 8b02 	vpush	{d8}
 80060fc:	b08b      	sub	sp, #44	; 0x2c
 80060fe:	ec55 4b10 	vmov	r4, r5, d0
 8006102:	f000 fa03 	bl	800650c <__ieee754_sqrt>
 8006106:	4b26      	ldr	r3, [pc, #152]	; (80061a0 <sqrt+0xac>)
 8006108:	eeb0 8a40 	vmov.f32	s16, s0
 800610c:	eef0 8a60 	vmov.f32	s17, s1
 8006110:	f993 6000 	ldrsb.w	r6, [r3]
 8006114:	1c73      	adds	r3, r6, #1
 8006116:	d02a      	beq.n	800616e <sqrt+0x7a>
 8006118:	4622      	mov	r2, r4
 800611a:	462b      	mov	r3, r5
 800611c:	4620      	mov	r0, r4
 800611e:	4629      	mov	r1, r5
 8006120:	f7fa fd14 	bl	8000b4c <__aeabi_dcmpun>
 8006124:	4607      	mov	r7, r0
 8006126:	bb10      	cbnz	r0, 800616e <sqrt+0x7a>
 8006128:	f04f 0800 	mov.w	r8, #0
 800612c:	f04f 0900 	mov.w	r9, #0
 8006130:	4642      	mov	r2, r8
 8006132:	464b      	mov	r3, r9
 8006134:	4620      	mov	r0, r4
 8006136:	4629      	mov	r1, r5
 8006138:	f7fa fce0 	bl	8000afc <__aeabi_dcmplt>
 800613c:	b1b8      	cbz	r0, 800616e <sqrt+0x7a>
 800613e:	2301      	movs	r3, #1
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	4b18      	ldr	r3, [pc, #96]	; (80061a4 <sqrt+0xb0>)
 8006144:	9301      	str	r3, [sp, #4]
 8006146:	9708      	str	r7, [sp, #32]
 8006148:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800614c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8006150:	b9b6      	cbnz	r6, 8006180 <sqrt+0x8c>
 8006152:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8006156:	4668      	mov	r0, sp
 8006158:	f000 fa88 	bl	800666c <matherr>
 800615c:	b1d0      	cbz	r0, 8006194 <sqrt+0xa0>
 800615e:	9b08      	ldr	r3, [sp, #32]
 8006160:	b11b      	cbz	r3, 800616a <sqrt+0x76>
 8006162:	f7ff fb0f 	bl	8005784 <__errno>
 8006166:	9b08      	ldr	r3, [sp, #32]
 8006168:	6003      	str	r3, [r0, #0]
 800616a:	ed9d 8b06 	vldr	d8, [sp, #24]
 800616e:	eeb0 0a48 	vmov.f32	s0, s16
 8006172:	eef0 0a68 	vmov.f32	s1, s17
 8006176:	b00b      	add	sp, #44	; 0x2c
 8006178:	ecbd 8b02 	vpop	{d8}
 800617c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006180:	4642      	mov	r2, r8
 8006182:	464b      	mov	r3, r9
 8006184:	4640      	mov	r0, r8
 8006186:	4649      	mov	r1, r9
 8006188:	f7fa fb70 	bl	800086c <__aeabi_ddiv>
 800618c:	2e02      	cmp	r6, #2
 800618e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006192:	d1e0      	bne.n	8006156 <sqrt+0x62>
 8006194:	f7ff faf6 	bl	8005784 <__errno>
 8006198:	2321      	movs	r3, #33	; 0x21
 800619a:	6003      	str	r3, [r0, #0]
 800619c:	e7df      	b.n	800615e <sqrt+0x6a>
 800619e:	bf00      	nop
 80061a0:	20000074 	.word	0x20000074
 80061a4:	0800690b 	.word	0x0800690b

080061a8 <__ieee754_log>:
 80061a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ac:	ec51 0b10 	vmov	r0, r1, d0
 80061b0:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80061b4:	b087      	sub	sp, #28
 80061b6:	460d      	mov	r5, r1
 80061b8:	da27      	bge.n	800620a <__ieee754_log+0x62>
 80061ba:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80061be:	4303      	orrs	r3, r0
 80061c0:	ee10 2a10 	vmov	r2, s0
 80061c4:	d10a      	bne.n	80061dc <__ieee754_log+0x34>
 80061c6:	49cc      	ldr	r1, [pc, #816]	; (80064f8 <__ieee754_log+0x350>)
 80061c8:	2200      	movs	r2, #0
 80061ca:	2300      	movs	r3, #0
 80061cc:	2000      	movs	r0, #0
 80061ce:	f7fa fb4d 	bl	800086c <__aeabi_ddiv>
 80061d2:	ec41 0b10 	vmov	d0, r0, r1
 80061d6:	b007      	add	sp, #28
 80061d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061dc:	2900      	cmp	r1, #0
 80061de:	da05      	bge.n	80061ec <__ieee754_log+0x44>
 80061e0:	460b      	mov	r3, r1
 80061e2:	f7fa f861 	bl	80002a8 <__aeabi_dsub>
 80061e6:	2200      	movs	r2, #0
 80061e8:	2300      	movs	r3, #0
 80061ea:	e7f0      	b.n	80061ce <__ieee754_log+0x26>
 80061ec:	4bc3      	ldr	r3, [pc, #780]	; (80064fc <__ieee754_log+0x354>)
 80061ee:	2200      	movs	r2, #0
 80061f0:	f7fa fa12 	bl	8000618 <__aeabi_dmul>
 80061f4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80061f8:	460d      	mov	r5, r1
 80061fa:	4ac1      	ldr	r2, [pc, #772]	; (8006500 <__ieee754_log+0x358>)
 80061fc:	4295      	cmp	r5, r2
 80061fe:	dd06      	ble.n	800620e <__ieee754_log+0x66>
 8006200:	4602      	mov	r2, r0
 8006202:	460b      	mov	r3, r1
 8006204:	f7fa f852 	bl	80002ac <__adddf3>
 8006208:	e7e3      	b.n	80061d2 <__ieee754_log+0x2a>
 800620a:	2300      	movs	r3, #0
 800620c:	e7f5      	b.n	80061fa <__ieee754_log+0x52>
 800620e:	152c      	asrs	r4, r5, #20
 8006210:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006214:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8006218:	441c      	add	r4, r3
 800621a:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800621e:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 8006222:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006226:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800622a:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800622e:	ea42 0105 	orr.w	r1, r2, r5
 8006232:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 8006236:	2200      	movs	r2, #0
 8006238:	4bb2      	ldr	r3, [pc, #712]	; (8006504 <__ieee754_log+0x35c>)
 800623a:	f7fa f835 	bl	80002a8 <__aeabi_dsub>
 800623e:	1cab      	adds	r3, r5, #2
 8006240:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006244:	2b02      	cmp	r3, #2
 8006246:	4682      	mov	sl, r0
 8006248:	468b      	mov	fp, r1
 800624a:	f04f 0200 	mov.w	r2, #0
 800624e:	dc53      	bgt.n	80062f8 <__ieee754_log+0x150>
 8006250:	2300      	movs	r3, #0
 8006252:	f7fa fc49 	bl	8000ae8 <__aeabi_dcmpeq>
 8006256:	b1d0      	cbz	r0, 800628e <__ieee754_log+0xe6>
 8006258:	2c00      	cmp	r4, #0
 800625a:	f000 8120 	beq.w	800649e <__ieee754_log+0x2f6>
 800625e:	4620      	mov	r0, r4
 8006260:	f7fa f970 	bl	8000544 <__aeabi_i2d>
 8006264:	a390      	add	r3, pc, #576	; (adr r3, 80064a8 <__ieee754_log+0x300>)
 8006266:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626a:	4606      	mov	r6, r0
 800626c:	460f      	mov	r7, r1
 800626e:	f7fa f9d3 	bl	8000618 <__aeabi_dmul>
 8006272:	a38f      	add	r3, pc, #572	; (adr r3, 80064b0 <__ieee754_log+0x308>)
 8006274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006278:	4604      	mov	r4, r0
 800627a:	460d      	mov	r5, r1
 800627c:	4630      	mov	r0, r6
 800627e:	4639      	mov	r1, r7
 8006280:	f7fa f9ca 	bl	8000618 <__aeabi_dmul>
 8006284:	4602      	mov	r2, r0
 8006286:	460b      	mov	r3, r1
 8006288:	4620      	mov	r0, r4
 800628a:	4629      	mov	r1, r5
 800628c:	e7ba      	b.n	8006204 <__ieee754_log+0x5c>
 800628e:	a38a      	add	r3, pc, #552	; (adr r3, 80064b8 <__ieee754_log+0x310>)
 8006290:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006294:	4650      	mov	r0, sl
 8006296:	4659      	mov	r1, fp
 8006298:	f7fa f9be 	bl	8000618 <__aeabi_dmul>
 800629c:	4602      	mov	r2, r0
 800629e:	460b      	mov	r3, r1
 80062a0:	2000      	movs	r0, #0
 80062a2:	4999      	ldr	r1, [pc, #612]	; (8006508 <__ieee754_log+0x360>)
 80062a4:	f7fa f800 	bl	80002a8 <__aeabi_dsub>
 80062a8:	4652      	mov	r2, sl
 80062aa:	4606      	mov	r6, r0
 80062ac:	460f      	mov	r7, r1
 80062ae:	465b      	mov	r3, fp
 80062b0:	4650      	mov	r0, sl
 80062b2:	4659      	mov	r1, fp
 80062b4:	f7fa f9b0 	bl	8000618 <__aeabi_dmul>
 80062b8:	4602      	mov	r2, r0
 80062ba:	460b      	mov	r3, r1
 80062bc:	4630      	mov	r0, r6
 80062be:	4639      	mov	r1, r7
 80062c0:	f7fa f9aa 	bl	8000618 <__aeabi_dmul>
 80062c4:	4606      	mov	r6, r0
 80062c6:	460f      	mov	r7, r1
 80062c8:	b914      	cbnz	r4, 80062d0 <__ieee754_log+0x128>
 80062ca:	4632      	mov	r2, r6
 80062cc:	463b      	mov	r3, r7
 80062ce:	e0a0      	b.n	8006412 <__ieee754_log+0x26a>
 80062d0:	4620      	mov	r0, r4
 80062d2:	f7fa f937 	bl	8000544 <__aeabi_i2d>
 80062d6:	a374      	add	r3, pc, #464	; (adr r3, 80064a8 <__ieee754_log+0x300>)
 80062d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062dc:	4680      	mov	r8, r0
 80062de:	4689      	mov	r9, r1
 80062e0:	f7fa f99a 	bl	8000618 <__aeabi_dmul>
 80062e4:	a372      	add	r3, pc, #456	; (adr r3, 80064b0 <__ieee754_log+0x308>)
 80062e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ea:	4604      	mov	r4, r0
 80062ec:	460d      	mov	r5, r1
 80062ee:	4640      	mov	r0, r8
 80062f0:	4649      	mov	r1, r9
 80062f2:	f7fa f991 	bl	8000618 <__aeabi_dmul>
 80062f6:	e0a5      	b.n	8006444 <__ieee754_log+0x29c>
 80062f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80062fc:	f7f9 ffd6 	bl	80002ac <__adddf3>
 8006300:	4602      	mov	r2, r0
 8006302:	460b      	mov	r3, r1
 8006304:	4650      	mov	r0, sl
 8006306:	4659      	mov	r1, fp
 8006308:	f7fa fab0 	bl	800086c <__aeabi_ddiv>
 800630c:	e9cd 0100 	strd	r0, r1, [sp]
 8006310:	4620      	mov	r0, r4
 8006312:	f7fa f917 	bl	8000544 <__aeabi_i2d>
 8006316:	e9dd 2300 	ldrd	r2, r3, [sp]
 800631a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800631e:	4610      	mov	r0, r2
 8006320:	4619      	mov	r1, r3
 8006322:	f7fa f979 	bl	8000618 <__aeabi_dmul>
 8006326:	4602      	mov	r2, r0
 8006328:	460b      	mov	r3, r1
 800632a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800632e:	f7fa f973 	bl	8000618 <__aeabi_dmul>
 8006332:	a363      	add	r3, pc, #396	; (adr r3, 80064c0 <__ieee754_log+0x318>)
 8006334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006338:	4680      	mov	r8, r0
 800633a:	4689      	mov	r9, r1
 800633c:	f7fa f96c 	bl	8000618 <__aeabi_dmul>
 8006340:	a361      	add	r3, pc, #388	; (adr r3, 80064c8 <__ieee754_log+0x320>)
 8006342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006346:	f7f9 ffb1 	bl	80002ac <__adddf3>
 800634a:	4642      	mov	r2, r8
 800634c:	464b      	mov	r3, r9
 800634e:	f7fa f963 	bl	8000618 <__aeabi_dmul>
 8006352:	a35f      	add	r3, pc, #380	; (adr r3, 80064d0 <__ieee754_log+0x328>)
 8006354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006358:	f7f9 ffa8 	bl	80002ac <__adddf3>
 800635c:	4642      	mov	r2, r8
 800635e:	464b      	mov	r3, r9
 8006360:	f7fa f95a 	bl	8000618 <__aeabi_dmul>
 8006364:	a35c      	add	r3, pc, #368	; (adr r3, 80064d8 <__ieee754_log+0x330>)
 8006366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800636a:	f7f9 ff9f 	bl	80002ac <__adddf3>
 800636e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006372:	f7fa f951 	bl	8000618 <__aeabi_dmul>
 8006376:	a35a      	add	r3, pc, #360	; (adr r3, 80064e0 <__ieee754_log+0x338>)
 8006378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800637c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006380:	4640      	mov	r0, r8
 8006382:	4649      	mov	r1, r9
 8006384:	f7fa f948 	bl	8000618 <__aeabi_dmul>
 8006388:	a357      	add	r3, pc, #348	; (adr r3, 80064e8 <__ieee754_log+0x340>)
 800638a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800638e:	f7f9 ff8d 	bl	80002ac <__adddf3>
 8006392:	4642      	mov	r2, r8
 8006394:	464b      	mov	r3, r9
 8006396:	f7fa f93f 	bl	8000618 <__aeabi_dmul>
 800639a:	a355      	add	r3, pc, #340	; (adr r3, 80064f0 <__ieee754_log+0x348>)
 800639c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a0:	f7f9 ff84 	bl	80002ac <__adddf3>
 80063a4:	4642      	mov	r2, r8
 80063a6:	464b      	mov	r3, r9
 80063a8:	f7fa f936 	bl	8000618 <__aeabi_dmul>
 80063ac:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 80063b0:	4602      	mov	r2, r0
 80063b2:	460b      	mov	r3, r1
 80063b4:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80063b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80063bc:	f7f9 ff76 	bl	80002ac <__adddf3>
 80063c0:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 80063c4:	3551      	adds	r5, #81	; 0x51
 80063c6:	4335      	orrs	r5, r6
 80063c8:	2d00      	cmp	r5, #0
 80063ca:	4680      	mov	r8, r0
 80063cc:	4689      	mov	r9, r1
 80063ce:	dd48      	ble.n	8006462 <__ieee754_log+0x2ba>
 80063d0:	2200      	movs	r2, #0
 80063d2:	4b4d      	ldr	r3, [pc, #308]	; (8006508 <__ieee754_log+0x360>)
 80063d4:	4650      	mov	r0, sl
 80063d6:	4659      	mov	r1, fp
 80063d8:	f7fa f91e 	bl	8000618 <__aeabi_dmul>
 80063dc:	4652      	mov	r2, sl
 80063de:	465b      	mov	r3, fp
 80063e0:	f7fa f91a 	bl	8000618 <__aeabi_dmul>
 80063e4:	4602      	mov	r2, r0
 80063e6:	460b      	mov	r3, r1
 80063e8:	4606      	mov	r6, r0
 80063ea:	460f      	mov	r7, r1
 80063ec:	4640      	mov	r0, r8
 80063ee:	4649      	mov	r1, r9
 80063f0:	f7f9 ff5c 	bl	80002ac <__adddf3>
 80063f4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80063f8:	f7fa f90e 	bl	8000618 <__aeabi_dmul>
 80063fc:	4680      	mov	r8, r0
 80063fe:	4689      	mov	r9, r1
 8006400:	b964      	cbnz	r4, 800641c <__ieee754_log+0x274>
 8006402:	4602      	mov	r2, r0
 8006404:	460b      	mov	r3, r1
 8006406:	4630      	mov	r0, r6
 8006408:	4639      	mov	r1, r7
 800640a:	f7f9 ff4d 	bl	80002a8 <__aeabi_dsub>
 800640e:	4602      	mov	r2, r0
 8006410:	460b      	mov	r3, r1
 8006412:	4650      	mov	r0, sl
 8006414:	4659      	mov	r1, fp
 8006416:	f7f9 ff47 	bl	80002a8 <__aeabi_dsub>
 800641a:	e6da      	b.n	80061d2 <__ieee754_log+0x2a>
 800641c:	a322      	add	r3, pc, #136	; (adr r3, 80064a8 <__ieee754_log+0x300>)
 800641e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006422:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006426:	f7fa f8f7 	bl	8000618 <__aeabi_dmul>
 800642a:	a321      	add	r3, pc, #132	; (adr r3, 80064b0 <__ieee754_log+0x308>)
 800642c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006430:	4604      	mov	r4, r0
 8006432:	460d      	mov	r5, r1
 8006434:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006438:	f7fa f8ee 	bl	8000618 <__aeabi_dmul>
 800643c:	4642      	mov	r2, r8
 800643e:	464b      	mov	r3, r9
 8006440:	f7f9 ff34 	bl	80002ac <__adddf3>
 8006444:	4602      	mov	r2, r0
 8006446:	460b      	mov	r3, r1
 8006448:	4630      	mov	r0, r6
 800644a:	4639      	mov	r1, r7
 800644c:	f7f9 ff2c 	bl	80002a8 <__aeabi_dsub>
 8006450:	4652      	mov	r2, sl
 8006452:	465b      	mov	r3, fp
 8006454:	f7f9 ff28 	bl	80002a8 <__aeabi_dsub>
 8006458:	4602      	mov	r2, r0
 800645a:	460b      	mov	r3, r1
 800645c:	4620      	mov	r0, r4
 800645e:	4629      	mov	r1, r5
 8006460:	e7d9      	b.n	8006416 <__ieee754_log+0x26e>
 8006462:	4602      	mov	r2, r0
 8006464:	460b      	mov	r3, r1
 8006466:	4650      	mov	r0, sl
 8006468:	4659      	mov	r1, fp
 800646a:	f7f9 ff1d 	bl	80002a8 <__aeabi_dsub>
 800646e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006472:	f7fa f8d1 	bl	8000618 <__aeabi_dmul>
 8006476:	4606      	mov	r6, r0
 8006478:	460f      	mov	r7, r1
 800647a:	2c00      	cmp	r4, #0
 800647c:	f43f af25 	beq.w	80062ca <__ieee754_log+0x122>
 8006480:	a309      	add	r3, pc, #36	; (adr r3, 80064a8 <__ieee754_log+0x300>)
 8006482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006486:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800648a:	f7fa f8c5 	bl	8000618 <__aeabi_dmul>
 800648e:	a308      	add	r3, pc, #32	; (adr r3, 80064b0 <__ieee754_log+0x308>)
 8006490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006494:	4604      	mov	r4, r0
 8006496:	460d      	mov	r5, r1
 8006498:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800649c:	e729      	b.n	80062f2 <__ieee754_log+0x14a>
 800649e:	2000      	movs	r0, #0
 80064a0:	2100      	movs	r1, #0
 80064a2:	e696      	b.n	80061d2 <__ieee754_log+0x2a>
 80064a4:	f3af 8000 	nop.w
 80064a8:	fee00000 	.word	0xfee00000
 80064ac:	3fe62e42 	.word	0x3fe62e42
 80064b0:	35793c76 	.word	0x35793c76
 80064b4:	3dea39ef 	.word	0x3dea39ef
 80064b8:	55555555 	.word	0x55555555
 80064bc:	3fd55555 	.word	0x3fd55555
 80064c0:	df3e5244 	.word	0xdf3e5244
 80064c4:	3fc2f112 	.word	0x3fc2f112
 80064c8:	96cb03de 	.word	0x96cb03de
 80064cc:	3fc74664 	.word	0x3fc74664
 80064d0:	94229359 	.word	0x94229359
 80064d4:	3fd24924 	.word	0x3fd24924
 80064d8:	55555593 	.word	0x55555593
 80064dc:	3fe55555 	.word	0x3fe55555
 80064e0:	d078c69f 	.word	0xd078c69f
 80064e4:	3fc39a09 	.word	0x3fc39a09
 80064e8:	1d8e78af 	.word	0x1d8e78af
 80064ec:	3fcc71c5 	.word	0x3fcc71c5
 80064f0:	9997fa04 	.word	0x9997fa04
 80064f4:	3fd99999 	.word	0x3fd99999
 80064f8:	c3500000 	.word	0xc3500000
 80064fc:	43500000 	.word	0x43500000
 8006500:	7fefffff 	.word	0x7fefffff
 8006504:	3ff00000 	.word	0x3ff00000
 8006508:	3fe00000 	.word	0x3fe00000

0800650c <__ieee754_sqrt>:
 800650c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006510:	4955      	ldr	r1, [pc, #340]	; (8006668 <__ieee754_sqrt+0x15c>)
 8006512:	ec55 4b10 	vmov	r4, r5, d0
 8006516:	43a9      	bics	r1, r5
 8006518:	462b      	mov	r3, r5
 800651a:	462a      	mov	r2, r5
 800651c:	d112      	bne.n	8006544 <__ieee754_sqrt+0x38>
 800651e:	ee10 2a10 	vmov	r2, s0
 8006522:	ee10 0a10 	vmov	r0, s0
 8006526:	4629      	mov	r1, r5
 8006528:	f7fa f876 	bl	8000618 <__aeabi_dmul>
 800652c:	4602      	mov	r2, r0
 800652e:	460b      	mov	r3, r1
 8006530:	4620      	mov	r0, r4
 8006532:	4629      	mov	r1, r5
 8006534:	f7f9 feba 	bl	80002ac <__adddf3>
 8006538:	4604      	mov	r4, r0
 800653a:	460d      	mov	r5, r1
 800653c:	ec45 4b10 	vmov	d0, r4, r5
 8006540:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006544:	2d00      	cmp	r5, #0
 8006546:	ee10 0a10 	vmov	r0, s0
 800654a:	4621      	mov	r1, r4
 800654c:	dc0f      	bgt.n	800656e <__ieee754_sqrt+0x62>
 800654e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8006552:	4330      	orrs	r0, r6
 8006554:	d0f2      	beq.n	800653c <__ieee754_sqrt+0x30>
 8006556:	b155      	cbz	r5, 800656e <__ieee754_sqrt+0x62>
 8006558:	ee10 2a10 	vmov	r2, s0
 800655c:	4620      	mov	r0, r4
 800655e:	4629      	mov	r1, r5
 8006560:	f7f9 fea2 	bl	80002a8 <__aeabi_dsub>
 8006564:	4602      	mov	r2, r0
 8006566:	460b      	mov	r3, r1
 8006568:	f7fa f980 	bl	800086c <__aeabi_ddiv>
 800656c:	e7e4      	b.n	8006538 <__ieee754_sqrt+0x2c>
 800656e:	151b      	asrs	r3, r3, #20
 8006570:	d073      	beq.n	800665a <__ieee754_sqrt+0x14e>
 8006572:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8006576:	07dd      	lsls	r5, r3, #31
 8006578:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800657c:	bf48      	it	mi
 800657e:	0fc8      	lsrmi	r0, r1, #31
 8006580:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006584:	bf44      	itt	mi
 8006586:	0049      	lslmi	r1, r1, #1
 8006588:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800658c:	2500      	movs	r5, #0
 800658e:	1058      	asrs	r0, r3, #1
 8006590:	0fcb      	lsrs	r3, r1, #31
 8006592:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8006596:	0049      	lsls	r1, r1, #1
 8006598:	2316      	movs	r3, #22
 800659a:	462c      	mov	r4, r5
 800659c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 80065a0:	19a7      	adds	r7, r4, r6
 80065a2:	4297      	cmp	r7, r2
 80065a4:	bfde      	ittt	le
 80065a6:	19bc      	addle	r4, r7, r6
 80065a8:	1bd2      	suble	r2, r2, r7
 80065aa:	19ad      	addle	r5, r5, r6
 80065ac:	0fcf      	lsrs	r7, r1, #31
 80065ae:	3b01      	subs	r3, #1
 80065b0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80065b4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80065b8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80065bc:	d1f0      	bne.n	80065a0 <__ieee754_sqrt+0x94>
 80065be:	f04f 0c20 	mov.w	ip, #32
 80065c2:	469e      	mov	lr, r3
 80065c4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80065c8:	42a2      	cmp	r2, r4
 80065ca:	eb06 070e 	add.w	r7, r6, lr
 80065ce:	dc02      	bgt.n	80065d6 <__ieee754_sqrt+0xca>
 80065d0:	d112      	bne.n	80065f8 <__ieee754_sqrt+0xec>
 80065d2:	428f      	cmp	r7, r1
 80065d4:	d810      	bhi.n	80065f8 <__ieee754_sqrt+0xec>
 80065d6:	2f00      	cmp	r7, #0
 80065d8:	eb07 0e06 	add.w	lr, r7, r6
 80065dc:	da42      	bge.n	8006664 <__ieee754_sqrt+0x158>
 80065de:	f1be 0f00 	cmp.w	lr, #0
 80065e2:	db3f      	blt.n	8006664 <__ieee754_sqrt+0x158>
 80065e4:	f104 0801 	add.w	r8, r4, #1
 80065e8:	1b12      	subs	r2, r2, r4
 80065ea:	428f      	cmp	r7, r1
 80065ec:	bf88      	it	hi
 80065ee:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80065f2:	1bc9      	subs	r1, r1, r7
 80065f4:	4433      	add	r3, r6
 80065f6:	4644      	mov	r4, r8
 80065f8:	0052      	lsls	r2, r2, #1
 80065fa:	f1bc 0c01 	subs.w	ip, ip, #1
 80065fe:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8006602:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8006606:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800660a:	d1dd      	bne.n	80065c8 <__ieee754_sqrt+0xbc>
 800660c:	430a      	orrs	r2, r1
 800660e:	d006      	beq.n	800661e <__ieee754_sqrt+0x112>
 8006610:	1c5c      	adds	r4, r3, #1
 8006612:	bf13      	iteet	ne
 8006614:	3301      	addne	r3, #1
 8006616:	3501      	addeq	r5, #1
 8006618:	4663      	moveq	r3, ip
 800661a:	f023 0301 	bicne.w	r3, r3, #1
 800661e:	106a      	asrs	r2, r5, #1
 8006620:	085b      	lsrs	r3, r3, #1
 8006622:	07e9      	lsls	r1, r5, #31
 8006624:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8006628:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800662c:	bf48      	it	mi
 800662e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8006632:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8006636:	461c      	mov	r4, r3
 8006638:	e780      	b.n	800653c <__ieee754_sqrt+0x30>
 800663a:	0aca      	lsrs	r2, r1, #11
 800663c:	3815      	subs	r0, #21
 800663e:	0549      	lsls	r1, r1, #21
 8006640:	2a00      	cmp	r2, #0
 8006642:	d0fa      	beq.n	800663a <__ieee754_sqrt+0x12e>
 8006644:	02d6      	lsls	r6, r2, #11
 8006646:	d50a      	bpl.n	800665e <__ieee754_sqrt+0x152>
 8006648:	f1c3 0420 	rsb	r4, r3, #32
 800664c:	fa21 f404 	lsr.w	r4, r1, r4
 8006650:	1e5d      	subs	r5, r3, #1
 8006652:	4099      	lsls	r1, r3
 8006654:	4322      	orrs	r2, r4
 8006656:	1b43      	subs	r3, r0, r5
 8006658:	e78b      	b.n	8006572 <__ieee754_sqrt+0x66>
 800665a:	4618      	mov	r0, r3
 800665c:	e7f0      	b.n	8006640 <__ieee754_sqrt+0x134>
 800665e:	0052      	lsls	r2, r2, #1
 8006660:	3301      	adds	r3, #1
 8006662:	e7ef      	b.n	8006644 <__ieee754_sqrt+0x138>
 8006664:	46a0      	mov	r8, r4
 8006666:	e7bf      	b.n	80065e8 <__ieee754_sqrt+0xdc>
 8006668:	7ff00000 	.word	0x7ff00000

0800666c <matherr>:
 800666c:	2000      	movs	r0, #0
 800666e:	4770      	bx	lr

08006670 <nan>:
 8006670:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8006678 <nan+0x8>
 8006674:	4770      	bx	lr
 8006676:	bf00      	nop
 8006678:	00000000 	.word	0x00000000
 800667c:	7ff80000 	.word	0x7ff80000

08006680 <_init>:
 8006680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006682:	bf00      	nop
 8006684:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006686:	bc08      	pop	{r3}
 8006688:	469e      	mov	lr, r3
 800668a:	4770      	bx	lr

0800668c <_fini>:
 800668c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800668e:	bf00      	nop
 8006690:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006692:	bc08      	pop	{r3}
 8006694:	469e      	mov	lr, r3
 8006696:	4770      	bx	lr
