	component l_tile_xcvr_fpll_prod is
		port (
			pll_refclk0     : in  std_logic := 'X'; -- clk
			tx_serial_clk   : out std_logic;        -- clk
			pll_locked      : out std_logic;        -- pll_locked
			pll_cal_busy    : out std_logic;        -- pll_cal_busy
			mcgb_serial_clk : out std_logic         -- clk
		);
	end component l_tile_xcvr_fpll_prod;

