
`timescale 1ns / 10ps

module test;


wire  cout;

reg  cin;

wire [15:0]  s;

reg [15:0]  a;
reg [15:0]  b;



adder_16bit top(cout, s, a, b, cin); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/mbax3jp2/Cadence/COMP12111/adder_16bit_run1/testfixture.verilog file
`include 
     "/home/mbax3jp2/Cadence/COMP12111/adder_16bit_run1/testfixture.verilog"
`endif

endmodule 
