Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu Mar 15 13:04:10 2018
| Host         : alex-warc running 64-bit Ubuntu 16.04.4 LTS
| Command      : report_control_sets -verbose -file qam_mod_v1_0_control_sets_placed.rpt
| Design       : qam_mod_v1_0
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    27 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               7 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             177 |           34 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|       Clock Signal       |                  Enable Signal                 |                    Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+--------------------------+------------------------------------------------+-------------------------------------------------------+------------------+----------------+
|  s00_axis_aclk_IBUF_BUFG |                                                | s00_axis_aresetn_IBUF                                 |                1 |              1 |
|  s00_axis_aclk_IBUF_BUFG |                                                |                                                       |                1 |              1 |
|  m00_axis_aclk_IBUF_BUFG |                                                | qam_mod_v1_0_M00_AXIS_inst/clear                      |                1 |              1 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/axi_arready_i_1_n_0  | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              2 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/axi_awready0         | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              2 |
|  m00_axis_aclk_IBUF_BUFG |                                                |                                                       |                1 |              3 |
|  s00_axis_aclk_IBUF_BUFG | qam_mod_v1_0_S00_AXIS_inst/qam/bit_counter     | qam_mod_v1_0_S00_AXIS_inst/qam/bit_counter[4]_i_1_n_0 |                1 |              4 |
|  m00_axis_aclk_IBUF_BUFG | qam_mod_v1_0_M00_AXIS_inst/read_pointer        | qam_mod_v1_0_M00_AXIS_inst/clear                      |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG  |                                                | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                4 |              5 |
|  m00_axis_aclk_IBUF_BUFG | qam_mod_v1_0_M00_AXIS_inst/count0              | qam_mod_v1_0_M00_AXIS_inst/clear                      |                2 |              5 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0  | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0  | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0 | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0 | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0 | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0 | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0 | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0 | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/p_1_in[31]           | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/p_1_in[23]           | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/p_1_in[15]           | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/p_1_in[7]            | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG  | qam_mod_v1_0_S00_AXI_inst/slv_reg_rden__0      | qam_mod_v1_0_S00_AXI_inst/axi_awready_i_1_n_0         |               10 |             32 |
+--------------------------+------------------------------------------------+-------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                     2 |
| 5      |                     2 |
| 8      |                    16 |
| 16+    |                     1 |
+--------+-----------------------+


