{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677510147004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677510147008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 27 15:02:26 2023 " "Processing started: Mon Feb 27 15:02:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677510147008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677510147008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mux2_1Demo -c Mux2_1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mux2_1Demo -c Mux2_1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677510147008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677510147400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677510147400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Behavioral " "Found design unit 1: Mux2_1-Behavioral" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux2_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677510155068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677510155068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677510155068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1Demo " "Found entity 1: Mux2_1Demo" {  } { { "Mux2_1Demo.bdf" "" { Schematic "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux2_1Demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677510155070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677510155070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4_1-Behavioral " "Found design unit 1: Mux4_1-Behavioral" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux4_1.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677510155072 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux4_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677510155072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677510155072 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_logic Mux4_1.vhd(36) " "VHDL type mismatch error at Mux4_1.vhd(36): std_logic type does not match string literal" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux4_1.vhd" 36 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1677510155072 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_logic Mux4_1.vhd(35) " "VHDL type mismatch error at Mux4_1.vhd(35): std_logic type does not match string literal" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux4_1.vhd" 35 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1677510155072 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_logic Mux4_1.vhd(34) " "VHDL type mismatch error at Mux4_1.vhd(34): std_logic type does not match string literal" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux4_1.vhd" 34 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1677510155072 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_logic Mux4_1.vhd(33) " "VHDL type mismatch error at Mux4_1.vhd(33): std_logic type does not match string literal" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux4_1.vhd" 33 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1677510155072 ""}
{ "Error" "EVRFX_VHDL_STRING_TYPE_MISMATCH" "std_logic Mux4_1.vhd(32) " "VHDL type mismatch error at Mux4_1.vhd(32): std_logic type does not match string literal" {  } { { "Mux4_1.vhd" "" { Text "C:/Users/funhe/Documents/UA/LECI/Ano1/LSD/Pratica/Aula02/Part2/Mux4_1.vhd" 32 0 0 } }  } 0 10515 "VHDL type mismatch error at %2!s!: %1!s! type does not match string literal" 0 0 "Analysis & Synthesis" 0 -1 1677510155072 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677510155172 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 27 15:02:35 2023 " "Processing ended: Mon Feb 27 15:02:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677510155172 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677510155172 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677510155172 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677510155172 ""}
