
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 13.3 Build EDK_O.76xd
# Thu May 31 15:33:38 2012
# Target Board:  Xilinx XUPV5-LX110T Evaluation Platform Rev A
# Family:    virtex5
# Device:    xc5vlx110t
# Package:   ff1136
# Speed Grade:  -1
# Processor number: 1
# Processor 1: microblaze_0
# System clock frequency: 125.0
# Debug Interface: On-Chip HW Debug Module
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT fpga_0_PCIe_Bridge_RXN_pin = fpga_0_PCIe_Bridge_RXN_pin, DIR = I
 PORT fpga_0_PCIe_Bridge_RXP_pin = fpga_0_PCIe_Bridge_RXP_pin, DIR = I
 PORT fpga_0_PCIe_Bridge_TXN_pin = fpga_0_PCIe_Bridge_TXN_pin, DIR = O
 PORT fpga_0_PCIe_Bridge_TXP_pin = fpga_0_PCIe_Bridge_TXP_pin, DIR = O
 PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT fpga_0_PCIe_Diff_Clk_IBUF_DS_P_pin = PCIe_Diff_Clk, DIR = I, DIFFERENTIAL_POLARITY = P, SIGIS = CLK
 PORT fpga_0_PCIe_Diff_Clk_IBUF_DS_N_pin = PCIe_Diff_Clk, DIR = I, DIFFERENTIAL_POLARITY = N, SIGIS = CLK


BEGIN plb_v46
 PARAMETER INSTANCE = mb_plb
 PARAMETER HW_VER = 1.05.a
 PORT PLB_Clk = clk_125_0000MHz
 PORT SYS_Rst = sys_bus_reset
END

BEGIN plbv46_pcie
 PARAMETER INSTANCE = PCIe_Bridge
 PARAMETER C_IPIFBAR_NUM = 6
 PARAMETER C_PCIBAR_NUM = 1
 PARAMETER C_DEVICE_ID = 0x0509
 PARAMETER C_VENDOR_ID = 0x10EE
 PARAMETER C_CLASS_CODE = 0x058000
 PARAMETER C_REV_ID = 0x00
 PARAMETER C_SUBSYSTEM_ID = 0x0000
 PARAMETER C_SUBSYSTEM_VENDOR_ID = 0x0000
 PARAMETER C_COMP_TIMEOUT = 1
 PARAMETER C_IPIFBAR2PCIBAR_0 = 0x00000000
 PARAMETER C_PCIBAR2IPIFBAR_0 = 0x80000000
 PARAMETER C_PCIBAR_LEN_0 = 13
 PARAMETER C_BOARD = none
 PARAMETER HW_VER = 4.07.a
 PARAMETER C_BASEADDR = 0x85c00000
 PARAMETER C_HIGHADDR = 0x85c0ffff
 PARAMETER C_IPIFBAR_0 = 0xA0000000
 PARAMETER C_IPIFBAR_HIGHADDR_0 = 0xA03FFFFF
 PARAMETER C_IPIFBAR_1 = 0xA0400000
 PARAMETER C_IPIFBAR2PCIBAR_1 = 0x00000000
 PARAMETER C_IPIFBAR_HIGHADDR_1 = 0xA07FFFFF
 PARAMETER C_INCLUDE_BAROFFSET_REG = 1
 PARAMETER C_IPIFBAR_2 = 0xA0800000
 PARAMETER C_IPIFBAR_HIGHADDR_2 = 0xA0BFFFFF
 PARAMETER C_IPIFBAR2PCIBAR_2 = 0x00000000
 PARAMETER C_IPIFBAR_3 = 0xA0C00000
 PARAMETER C_IPIFBAR_HIGHADDR_3 = 0xA0FFFFFF
 PARAMETER C_IPIFBAR2PCIBAR_3 = 0x00000000
 PARAMETER C_IPIFBAR_4 = 0xA1000000
 PARAMETER C_IPIFBAR_HIGHADDR_4 = 0xA13FFFFF
 PARAMETER C_IPIFBAR2PCIBAR_4 = 0x00000000
 PARAMETER C_IPIFBAR_5 = 0xA1400000
 PARAMETER C_IPIFBAR_HIGHADDR_5 = 0xA17FFFFF
 PARAMETER C_IPIFBAR2PCIBAR_5 = 0x00000000
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE MPLB = mb_plb
 PORT REFCLK = PCIe_Diff_Clk
 PORT RXN = fpga_0_PCIe_Bridge_RXN_pin
 PORT RXP = fpga_0_PCIe_Bridge_RXP_pin
 PORT TXN = fpga_0_PCIe_Bridge_TXN_pin
 PORT TXP = fpga_0_PCIe_Bridge_TXP_pin
 PORT MSI_request = PCIe_Bridge_MSI_request_0
END

BEGIN xps_central_dma
 PARAMETER INSTANCE = xps_central_dma_0
 PARAMETER HW_VER = 2.03.a
 PARAMETER C_FIFO_DEPTH = 32
 PARAMETER C_RD_BURST_SIZE = 16
 PARAMETER C_WR_BURST_SIZE = 16
 PARAMETER C_BASEADDR = 0x80200000
 PARAMETER C_HIGHADDR = 0x8020ffff
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SPLB = mb_plb
 PORT IP2INTC_Irpt = xps_central_dma_0_IP2INTC_Irpt
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 125000000
 PARAMETER C_CLKOUT0_PHASE = 90
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = TRUE
 PARAMETER C_CLKOUT1_FREQ = 115000000
 PARAMETER C_CLKOUT1_PHASE = 0
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = TRUE
 PARAMETER C_CLKOUT2_FREQ = 200000000
 PARAMETER C_CLKOUT2_PHASE = 0
 PARAMETER C_CLKOUT2_GROUP = NONE
 PARAMETER C_CLKOUT2_BUF = TRUE
 PARAMETER C_CLKOUT3_FREQ = 62500000
 PARAMETER C_CLKOUT3_PHASE = 0
 PARAMETER C_CLKOUT3_GROUP = PLL0
 PARAMETER C_CLKOUT3_BUF = TRUE
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 4.03.a
 PORT CLKIN = CLK_S
 PORT CLKOUT1 = clk_125_0000MHz
 PORT RST = sys_rst_s
 PORT LOCKED = Dcm_all_locked
END

BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER HW_VER = 3.00.a
 PORT Slowest_sync_clk = clk_125_0000MHz
 PORT Ext_Reset_In = sys_rst_s
 PORT Dcm_locked = Dcm_all_locked
 PORT Bus_Struct_Reset = sys_bus_reset
END

BEGIN central_notifier
 PARAMETER INSTANCE = central_notifier_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_DMA_BASE_ADDR = 0x80200000
 PARAMETER C_PCIE_BASE_ADDR = 0x85C00000
 PARAMETER C_PCIE_IPIF2PCI_LEN = 4194304
 PARAMETER C_NUM_CHANNELS = 1
 BUS_INTERFACE SIMPBUS_SLV = simpbus_slv_plbv46_adapter_0_SIMPBUS
 BUS_INTERFACE SIMPBUS_MST = central_notifier_0_SIMPBUS_MST
 BUS_INTERFACE CHANNEL_00 = riffa_0_CHANNEL
 PORT SYS_RST = sys_bus_reset
 PORT SYS_CLK = clk_125_0000MHz
 PORT INTR_PCI = PCIe_Bridge_MSI_request_0
 PORT INTR_DMA = xps_central_dma_0_IP2INTC_Irpt
END

BEGIN bram_block
 PARAMETER INSTANCE = bram_block_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_0_PORTA
 BUS_INTERFACE PORTB = riffa_0_BRAMPORT
END

BEGIN xps_bram_if_cntlr
 PARAMETER INSTANCE = xps_bram_if_cntlr_0
 PARAMETER HW_VER = 1.00.b
 PARAMETER C_BASEADDR = 0x90000000
 PARAMETER C_HIGHADDR = 0x9000FFFF
 PARAMETER C_SPLB_NATIVE_DWIDTH = 32
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE PORTA = xps_bram_if_cntlr_0_PORTA
END

BEGIN simpbus_slv_plbv46_adapter
 PARAMETER INSTANCE = simpbus_slv_plbv46_adapter_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BASEADDR = 0x80000000
 PARAMETER C_HIGHADDR = 0x80001FFF
 BUS_INTERFACE SPLB = mb_plb
 BUS_INTERFACE SIMPBUS = simpbus_slv_plbv46_adapter_0_SIMPBUS
END

BEGIN simpbus_mst_plbv46_adapter
 PARAMETER INSTANCE = simpbus_mst_plbv46_adapter_0
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE MPLB = mb_plb
 BUS_INTERFACE SIMPBUS = central_notifier_0_SIMPBUS_MST
END

BEGIN riffa
 PARAMETER INSTANCE = riffa_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_BRAM_ADDR = 0x90000000
 PARAMETER C_BRAM_SIZE = 65536
 BUS_INTERFACE CHANNEL = riffa_0_CHANNEL
 BUS_INTERFACE BRAMPORT = riffa_0_BRAMPORT
 PORT SYS_RST = sys_bus_reset
 PORT SYS_CLK = clk_125_0000MHz
END

