This is a single cycle implementation of MIPS architecture in Verilog, we made for our COMP2004 class
Tested on : M1 MacBook Air




