#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Oct 30 17:30:01 2024
# Process ID: 7076
# Current directory: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22092 C:\Users\coal\Documents\coalarchive\USU\FALL24\ece2700\DFF_dataflow\DFF_dataflow.xpr
# Log file: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/vivado.log
# Journal file: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow\vivado.jou
# Running On: DESKTOP-751E0DS, OS: Windows, CPU Frequency: 4292 MHz, CPU Physical cores: 12, Host memory: 24899 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DFF_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DFF_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DFF_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <latch_dataflow> not found while processing module instance <d1> [C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/DFF_dataflow.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DFF_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DFF_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DFF_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/DFFDataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFFDataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/latchDataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latchDataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sim_1/new/DFF_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latchDataflow
Compiling module xil_defaultlib.DFFDataflow
Compiling module xil_defaultlib.DFF_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DFF_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DFF_test_behav -key {Behavioral:sim_1:Functional:DFF_test} -tclbatch {DFF_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DFF_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DFF_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1659.992 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DFF_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DFF_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DFF_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DFF_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.992 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DFF_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DFF_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DFF_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1659.992 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/dLatch.v w ]
add_files C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/dLatch.v
update_compile_order -fileset sources_1
set_property top dLatch [current_fileset]
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 12
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Oct 30 17:42:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Oct 30 17:43:41 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/dLatch.dcp to C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs synth_1 -jobs 12
[Wed Oct 30 17:45:42 2024] Launched synth_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Oct 30 17:46:42 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Oct 30 17:47:55 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:02:36
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 12 2022-13:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2024 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1659.992 ; gain = 0.000
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183BB3D76A
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3666.477 ; gain = 2006.484
set_property PROGRAM.FILE {C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/dLatch.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/dLatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DFF_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'DFF_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DFF_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/latchDataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module latchDataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sim_1/new/DFF_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.latchDataflow
Compiling module xil_defaultlib.DFF_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot DFF_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DFF_test_behav -key {Behavioral:sim_1:Functional:DFF_test} -tclbatch {DFF_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source DFF_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DFF_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3723.578 ; gain = 28.652
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DFF_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DFF_test_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'DFF_test'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DFF_test_behav xil_defaultlib.DFF_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3724.047 ; gain = 0.000
open_project C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DoubleSevenSegment/DoubleSevenSegment.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
current_project DFF_dataflow
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_hw_manager
set_property top DFFDataflow [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/utils_1/imports/synth_1/dLatch.dcp with file C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/dLatch.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Oct 30 17:59:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/runme.log
launch_runs impl_1 -jobs 12
[Wed Oct 30 18:00:49 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Oct 30 18:02:02 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Oct 30 18:05:27 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
current_project DoubleSevenSegment
close_project
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/utils_1/imports/synth_1/dLatch.dcp with file C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/DFFDataflow.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Oct 30 18:08:19 2024] Launched synth_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/runme.log
[Wed Oct 30 18:08:19 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/utils_1/imports/synth_1/dLatch.dcp with file C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/DFFDataflow.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Oct 30 18:18:17 2024] Launched synth_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/runme.log
[Wed Oct 30 18:18:17 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
close [ open C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/newLatch.v w ]
add_files C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/sources_1/new/newLatch.v
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.srcs/utils_1/imports/synth_1/dLatch.dcp with file C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/DFFDataflow.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Oct 30 18:24:38 2024] Launched synth_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/runme.log
[Wed Oct 30 18:24:38 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Wed Oct 30 18:25:24 2024] Launched synth_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/runme.log
[Wed Oct 30 18:25:25 2024] Launched impl_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1

launch_runs synth_1 -jobs 12
[Wed Oct 30 18:27:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/coal/Documents/coalarchive/USU/FALL24/ece2700/DFF_dataflow/DFF_dataflow.runs/synth_1

exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 30 18:28:23 2024...
