.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000001111000000010
000100001000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000100
000001110000010000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001000000000000100
000011010000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000100
000000110000000001
000000000000000010
000000000000000000

.io_tile 8 0
000010000000000010
000110110000011000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000001010000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
010000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000001000000010100000001010000001110000000000
000000000000000001000110000101011001000010110000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
100000000000000000100011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000010000001000000000010011100000001100110000000000
000000010000001011000011011011101100110011000000000000
000000010000000000000110000111011101111000110100000000
000000010000000000000010000000111111111000110000000001
000000010000000000000110100001001010000001010000000000
000000010000000000000000001001110000000011110000000000
010000010000000000000000010001011101111001010110000000
100000010000000000000010000000011010111001010000000011

.logic_tile 2 14
000000000000000000000010100000000000000000001000000000
000000000000000000000100000000001010000000000000001000
000000000000000101100000000101100000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000001000000000001001000001100111000000000
000000000000000000100000000000101110110011000000000000
000000000000000000000110100111001001001100111000000000
000000000000000000000000000000101000110011000000000000
000000010000000011100000000011101000001100111000000000
000000010000000000100000000000101110110011000000000001
000000010000000011100111000111101000001100111000000100
000000010000000000100000000000101100110011000000000000
000000010000000011100111000011001001001100111000000001
000000010000000000100000000000001110110011000000000000
000000010000000011100111000111001001001100111000000100
000000010000000000000100000000001100110011000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000010000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000001010001100000000001100000000000001000000000
100000000000100000000010110000100000000000000000000000
010010100000000000000111001000001000000100101110000011
110000000000000000000010110111001101001000011010000100
000000000000000000000000001111001000010100001110000011
000000001110000000000000000011100000000001011010000101
000000010000000000000000011111101000010100001110000101
000000010000000000000010000111000000000001011010000001
000010010000000101000000001000001001000100101110000101
000001010000000000100000000011001000001000011011000001
000000010000000000000110001111101000010100001100000101
000000010000000000000000000111100000000001011011100011
010000010000001101000110011111101000010100001100000101
100000011110000001100010000011100000000001011010100011

.ramt_tile 6 14
000001000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000001010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000001000000001000000000
000000100000000000000000000000001010000000000000001000
000000000000000001000000000001100000000000001000000000
000000000000101001100000000000001111000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000001000111100000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000001000000000010000000000000000001000000000
000000010000000111000011100000001100000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000001111000011110000100000000000000000000000
000000010000000000000000000111100000000000001000000000
000000010000000000000010000000000000000000000000000000
000000010000001000000000010000000001000000001000000000
000000010000000111000011100000001111000000000000000000

.logic_tile 8 14
000000001000000111000111110011000000000000001000000000
000000000000000000100011100000101100000000000000001000
000000000001001000000000010001000000000000001000000000
000000001000001111000011110000101100000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000001111000011110000001110000000000000000000
000000000000001000000000010111000001000000001000000000
000000000010000111000011100000101011000000000000000000
000000010000000111000011100101000001000000001000000000
000000010000001111100100000000001110000000000000000000
000000010001000000000000000111100000000000001000000000
000000010000000000000000000000101011000000000000000000
000000010000000111100111100001000001000000001000000000
000000110001010000100100000000001000000000000000000000
000000010000000111100111100001100000000000001000000000
000000010000000000100100000000101001000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000001000000000101100000000000001000000000
000000000000000000100000000000100000000000000000001000
000000000000000000000000000011111000110011001000000000
000000000000000000000010110000011000001100110001000000
000000000000001000000000000111001000110011001000000000
000000000000001111000000000000101101001100110001000000
000001000000000000000000000011001000110011001000000000
000010100000000000000010110000101100001100110001000000
000000010000001011100111000111101000110011001010000000
000010010000000111100010010000001101001100110000000000
000000010000000000000000000011101000110011001010000000
000000010000000101000011110000101101001100110000000000
000000010000000000000000010001001000110011001000000000
000000010000000000000010100000001100001100110001000000
000000010000000000000000000011001000110011001000000000
000000010000001111000000000000101010001100110001000000

.logic_tile 11 14
000000000000000000000110000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111011000000011111000000001
000001000000001101000010010000000000000011110000000001
000001000000000000000011100111011010000011111000000000
000000000000000000000100000000111101000011110000000000
000000000000000000000000000000011110000011111000000000
000000000000000000000011110000001001000011110000000000
000000010000000000000000010111111101000011111000000000
000010010000000000000010000000011001000011110000000000
000000010000000001100111010000001011000011111000000000
000000010000000000000110000000011100000011110000000000
000000010000000001100011110000001111000011111000000000
000000010000001001000011010000001101000011110000000000
000000010000001111000110000111101110000011111000000000
000000010000000001000010000000110000000011110000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000100000000000000000000000000000000000000000
000000110001000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000010110100100000000
000000000001010000000000001011000000101001010000000000
000000010000000000000111000000011110000011110100000000
000000010000000000000100000000000000000011110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000000000010100101000000000000001000000000
000000000000000000000111100000000000000000000000001000
000000000000000000000010100101101000001100111000000000
000000000000000000000110110000110000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000111000010110000001111110011000000000000
000000000000000101000010100101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000010000000000000000000001001000001100111000000000
000000010010000000000000000000100000110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001001110011000000000000
000000010000000000000110100101001000001100111000000000
000000010000000000000000000000100000110011000000000000
000000010000000000000000000001101000001100111000000000
000000010000000000000000000000100000110011000000000000

.logic_tile 2 15
000000000000000000000011100111101001001100111000000000
000000000000000000000110100000001001110011000000010000
001000000000000000000110010101101001100000110000000000
100000000000000000000011010011001011110000010000000000
010000000000000101000110010011011101000000000000000000
100001000000000000100010101101111110010000000000000000
000000000001001001100000000001000001111001110100000000
000000000000100001000010001001101001110000110000000101
000000010000000101000010111111101110000010000000000000
000000010000000000100110001111011110000000000000000000
000000010000000001100110001011011101000000000000000000
000000010000000001100100001111101010000000010010000000
000000010000000101000010100011111100000000100000000000
000000010000000000100110111101101111000000000000000000
010000010000000001100010100000001011001101000000000000
100000010110001101100110111101001011001110000000000000

.logic_tile 3 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101000001001001000000000000
000000010000000000000000000000101000001001000010100000

.logic_tile 4 15
000000000000000000000000000001100000000000001000000000
000000000000000111000000000000000000000000000000001000
000000000000000001100000010001100000000000001000000000
000000000000000000100010010000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000110000011000000000000001000000000
000000000000000000000100000000000000000000000000000000
000000010000001000000000000000001000111100001000000000
000000010000000101000000000000001000111100000000000100
000000010000000000000000000111101000010100000000000000
000000010000000000000000000000100000010100000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000111000000000000000000000000000000
000000010000100000000100000000000000000000000000000000

.logic_tile 5 15
000000000000000000000010100001101000010100000110000011
000000000000000111000010100011000000000010101010010101
001000000000100101100111000000000000000000000000000000
100000000101000000000100000000000000000000000000000000
110000000000000000000110000111011000111110100100000011
010000000000000000000010110000100000111110101010000101
000000000000000001000111101001011010001100110000000000
000000000000000000000100001011000000110011000000000000
000000010000001000000000000000000000000000000000000000
000000011010000001000011110000000000000000000000000000
000010110000000000000010010000011011111111000010000100
000001010000000000000010000000011001111111000000000000
000000010000000000000000011001101110010100000100000101
000000010000000000000010001011010000000010101010100001
010000010001010000000000000101001000100010000000000000
100000010000000000000000001001111011001000100000000001

.ramb_tile 6 15
000001000000100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000100000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010001000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010001000000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 15
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 15
000000000000001000000000000011100000000000001000000000
000000000000000111000000000000001000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000110000000000000010101100000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000100111000000000000001010000000000000000000
000000010000000000000000000101100000000000001000000000
000000011110000000000000000000000000000000000000000000
000000110000000111100000000000000001000000001000000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001010000000000000000000

.logic_tile 9 15
000000000000001111100000000001111110000011111010000000
000000000000000001100000000000111000000011110000001000
000000000000000001100011110101000000000000001000000000
000001000000000000000110000000101000000000000000000000
000000000000000000000111100011000000000000001000000000
000000000000000000000100000000001101000000000000000000
000000000000000000000000000111000000000000001000000000
000000001000000000000000000000001101000000000000000000
000000010110000111000010110111100001000000001000000000
000000010000000000000011100000001100000000000000000000
000010110000001111100111110011111111000011111000000000
000001010000001011000011010000101000000011110000000000
000000010000000111100000000011101111000011111000000000
000000010000000111100000000000001001000011110000000000
000010010000000111000010110111100001000000001000000000
000001010000000101100010100000101101000000000000000000

.logic_tile 10 15
000000000000001000000000000011001001110011001000000000
000000000000000101000000000000001001001100110001010000
001000000000000000000000010111101000110011001000000000
100000000010000000000011010000101101001100110001000000
010000000000000000000110100000001000111100001010000001
110000000000000000000100000000000000111100000001000000
000000100000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000010000000111000011100000000000000000000000000000
000000010000000000100100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000100000101
000000010000000000000000000001000000000010000010000100
010000010000000000000010000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000001100000000101001110000011111000000000
000000000000000000000000000000010000000011110000010000
001000000000001000000000010000001000111100001000000000
100000000000001111000010100000000000111100000000000000
010000000000001000000010011000001111001100110000000000
110000000000000001000010000011001001110011000000000000
000000000000100001100000001011000000010110100000000000
000000000001011111000011111101101000010000100000000000
000000010000000000000110001101011010101001010110000000
000000010000000000000011100101101111100101010000000100
000000010000001000000000000001111100001100110000000000
000000010000000001000000000000100000110011000000000000
000000010000000000000111010011000001010110100001000000
000000010000000001000011011111101000110110110001000100
010000011110000000000000000000000000000000000000000000
100000011110000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000011100000000001000000001000000000
000000000000000000000000000000001100000000000000001000
000000001100001000000000000001100000000000001000000000
000000000000000101000000000000001001000000000000000000
000010100000000000000011100011101000001100111000000000
000001000000000000000000000000001011110011000000000100
000001000000000000000011100111001000001100111000000000
000000100000000000000100000000001001110011000000000100
000000010100000000000111000011001000001100111000000000
000000010000000000000000000000101011110011000000000100
000001010000001011100000000101101000001100111000000100
000000010000000111100000000000101001110011000000000000
000000010001010011100000000001001001001100111000000100
000000010000100000100000000000101110110011000000000000
000000010000000011100111000111101000001100111000000100
000000010010000000000000000000101001110011000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000011010000001010110000001
000000010000000000000000001101010000000010100001000000
010000010000000000000000000001111100000001010110000000
110000010000000000000000000000000000000001010000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000001100000000111101000001100111000000000
000000000000000000100000000000000000110011000000010000
001000000000000101000010100101101000110001110100000000
100000000000000000000000000011001000111000111000000001
010000000001001000000000001000011010111000110100000000
100000000000101001000000000101011101110100111000000010
000000000000000001100000000111111011111001010100000000
000000000000000101000010100000001010111001011000000010
000000000000011001100000010101001111111001010100000000
000000000100000101000010101111001010110000000000000000
000000000000000000000000000111101110000010100000000000
000000000000000000000000000000100000000010100000000000
000000000000001101100011100111111001111001010100000000
000000000110000001000100001111111010110000000000000010
010000000000001101100111000011011011111001010100000000
100000000000000001000110000000001000111001011000000010

.logic_tile 2 16
000000000000000101100010100000011001110000010000000000
000000000000000000000011101001001101110000100000000000
000000000000001101000011101001101011000001000010100000
000000000000000101000010101111101011000000000000000000
000010000000000001000000011001100001100000010000000000
000000000000000000000010100101001101110000110000000000
000000000000000001000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000001011101110101001010000000000
000000000000000000000010010001100000101000000000000000
000000000000000001000000001001001011000000000000000000
000001000000000000000000000001011011100000000000000000
000000000000000000000000010011000001001100110000000100
000000000000000000000010001001001001110011000000000000

.logic_tile 3 16
000000000100100111100110000101001111000011111000000000
000010001010001111000000000000001111000011110000001000
000000000000001111000110100101000001000000001000000000
000000000000000001000011100000101111000000000000000000
000000000000001111000111100111011000000011111000000000
000000000000000001100011110000111010000011110000000000
000001000000000001100110010001001100000011111000000000
000000000000000000000010000000011001000011110000000000
000000000000000000000010100001001101000011111000000000
000000000000000000000110110000011000000011110000000000
000000000000000101000000000101111100000011111000000000
000000000000001101100010110000001011000011110000000000
000001000000101000000000010101111101000011111000000000
000000000000001111000010000000101001000011110000000000
000000000000000000000011110101111101000011111000000000
000000000000000000000011000000111000000011110000000000

.logic_tile 4 16
000000000000000000000110010101000000000000001000000000
000000000000000001000110000000101000000000000000001000
000000000000001000000000010011000001000000001000000000
000000000000000001000010000000001011000000000000000000
000000000000000000000110010011001000000011111000000000
000000000000100000000010010000011001000011110000000000
000000000000100001100000010101001101000011111000000000
000000000001010000000010010000111101000011110000000000
000000000000000011100110110111001101000011111000000000
000000000000001111100010100000011000000011110000000000
000000000000101101100010010101111100000011111000000000
000000000000010101000010100000001111000011110000000000
000000000000000000000000000111111101000011111000000000
000000000000000001000010000000001001000011110000000000
000000000000000000000110000111111101000011111000000000
000000000000000001000010000000111111000011110000000000

.logic_tile 5 16
000000001101011000000000000011100000000000001000000000
000000000000001111000000000000100000000000000000001000
000000100000001001000000010011000000000000001000000000
000000000000000111100011100000101010000000000000000000
000000000001011000000000000101101000001100111000000000
000000000000001111000000000000101000110011000000000000
000000000000000000000000000001101000001100111000000000
000000001010000000000010010000101010110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000011100000101000110011000000000000
000000000000000000000010000111001000001100111000000000
000000000000001111000100000000101010110011000000000000
000000000000000000000010000001101001001100111000000000
000000000000000000000110000000001000110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001010110011000000000000

.ramt_tile 6 16
000010101111000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001001100100000000000000000000000000000
000000100001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000

.logic_tile 7 16
000000000000001111100000010000000000000000001000000000
000000000000001111100011110000001110000000000000001000
000000000000001000000000010000000000000000001000000000
000000000000000111000011100000001011000000000000000000
000000000000000000000000000101100001000000001000000000
000000000000000000000010010000001010000000000000000000
000000000110000001000000000001000000000000001000000000
000000000000001001000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000001000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 8 16
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000010000
000000001100000111100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000110000000000000001100000000000001000000000
000000001010000000000000000000000000000000000000000000
000001000000100000000000000000000001000000001000000000
000010100001000000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 9 16
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001110000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001101000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000100000000000100000000000000000000000

.logic_tile 10 16
000000000000000000000000000001100000000000001000000000
000000000000000000000010000000101100000000000000001000
000000000000000000000111000111000000000000001000000000
000000000010000000000100000000101101000000000000000000
000000100000000000000110000111100001000000001000000000
000001000000000000000000000000101011000000000000000000
000000000000000001000010000101001000000011111000000000
000001000000001001100000000000111111000011110000000000
000000000000001111000011100111111011000011111000000000
000000000000001001000010010000001100000011110000000000
000000000001001001100000010101100001000000001000000000
000000000000000001100010010000001100000000000000000000
000000100000001000000111110011000001000000001000000000
000000000000001011000011000000001101000000000000000000
000001000000000000000110000111101100000011111000000000
000000100010000001000010100000111110000011110000000000

.logic_tile 11 16
000000000000000000000010100111100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000001100000000000010100000000001000000001000000000
000000000000001101000100000000001010000000000000000000
000000000000000101000000000101101000001100111000000000
000000000000000000100010110000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000101000010110000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000001010000000000000000000001010110011000000000000
000000000000100000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000001010000000000000000000100000110011000000000000
000000001110000000000000010000001000001100111000000000
000000000000000000000010010000001001110011000000000000

.logic_tile 12 16
000000000000000000000000001000001000001100110000000000
000000000000000000000000000111001011110011000000010000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011100000000000000000000000000000
000010000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000011111001100110010000100
000000000000000000000000000000011100110011000000000000
000000000000110101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001101000000000000001000
000000000000000000000000000011100000000000001000000000
000000000000000000000010100000100000000000000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000000000000100000110011000000000001
000000000000000000000010100101001000001100111000000000
000000000000000101000010000000100000110011000000000001
000000000000000000000000000000001001001100111000000001
000000000000000000000010000000001011110011000000000000
000000000000000000000000000001001000001100111000000001
000000000000000000000010000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000001
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000001

.logic_tile 2 17
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001001000000000000001000
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000011000000001101110011000000000000
000000000000000111100110000011001001001100111000000000
000000000000000000000100000000001111110011000000000000
000000000000001000000010000111001000001100111000000000
000000000000001001000000000000001111110011000000000001
000000000000000111100000010111101000001100111000000000
000000000000000000000010010000101110110011000000000001
000000000000000000000110010011101000001100111000000000
000000000000000000000110010000001100110011000000000000

.logic_tile 3 17
000000000000001111100000000001011000000011111000000000
000000000000000001000000000000011000000011110000010000
000000000000000000000110100101001100000011111000000000
000000000000000000000000000000101100000011110000000000
000001000000000000000011100000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001000001100000000000000000000000001000000000
000000000000101101000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000001000101000000000000000000000000001000000000
000010000000100000100000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000101011000000011111000000000
000000000000000000000000000000011100000011110000010000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001110000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000000111000000000000001000000000
000000000000000101000000000000000000000000000000000000
000001000000000000000000000000000000000000001000000000
000000100000000000000000000000001110000000000000000000

.logic_tile 5 17
000000001111100011100000000000001000111100001000000000
000000000001010000100010000000000000111100000000010100
000000000000001011100010100001111011100010000000000000
000000000000001011000010100001001111000100010000000000
000000000000101000000010100101111001100010000000000000
000000000001011011000000001101001011000100010000000000
000000000001010101000111001011001100100000000000000000
000000001010000101000010000011011010000000000010100000
000000000000000001100000000011101111110111110000000100
000000000000000001000010001001111110011111110000000000
000000000000010001100110011111111001000000010000000000
000000000100000000000010001101001000000000000000000000
000001000100101000000000011001101010100010000000000000
000010100001010001000010001001101101001000100000000000
000000000001010001000010000111111100100000000000000000
000000000000000000000010000011111110000000000000000000

.ramb_tile 6 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110100000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000001000000100000000000000000000000000000
000000100011010000000000000000000000000000
000010100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000001000000000001101001000010100000100000000
000000000000001111000000001011101000000100000000010100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 8 17
000000000000000000000000000011000000000000001000000000
000000001010000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000001000000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 9 17
000000000000000000000011100001000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000010000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000001000010000000000000000000001001000000000000000000

.logic_tile 10 17
000000000001011000000010000001011110000011111000000000
000000000000000001000000000000111000000011110000010000
000010100000100000000000000000000001000000001000000000
000000000001000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000001000010000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000100000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000100001000000000000000000000001000000001000000000
000000001000000000000010100000001101000000000000000000

.logic_tile 11 17
000000000000001000000010111000001000001100110000000000
000000000000001001000011100111000000110011000000010000
001010000000000000000111100001111111101001010100100000
100000000000000101000100000101011001010110011000000010
010000000000000000000000001111111010111001010100000000
010001000000000001000010101111011101101001001000100010
000000000001000101000010101111111011110000110100100000
000000000000100000000010101001111111110100011000000110
000000000000000000000000011001011001101001010100000000
000000000000000000000011011011111111011010100000100110
000000000001000000000000000001011111101001010100000010
000000000000100001000010000111011001101001100000100000
000010101110001000000000001101011001101001010100000101
000000000000000001000010000011111111011010100000100111
010000000000000001100110101101111110110001110100000001
100000000000000001000010001001011111110000011000100000

.logic_tile 12 17
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000110100001100000000000001000000000
000000000000000101000000000000000000000000000000000000
000000000000000101100110110011100000000000001000000000
000000000000000000000010100000101010000000000000000000
000000000000000101100000010111100001000000001000000000
000000000000000000000010100000101001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000011100101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000011100000001000111100001000000000
000000000000000000000000000000000000111100000010000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000010001
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000001000000010100011001000001100111000000000
000000000000000001000010100000001011110011000000010000
000000000000000000000010100000001000111100001000000000
000000000000000101000000000000001100111100000000000000
000000000000000000000111000111101001100100000000000000
000000000000000111000110000000101000100100000000000000
000000000000000000000010001001011111100010000000000000
000000000000000000000111100011011001001000100000000000
000000000000000011100010010101001010001100110000000000
000000000000000000000110000000100000110011000000000000
000000000000001011100111000111011100100001000000000001
000000000000000011100000000000101001100001000000000000
000000000000000000000110000101111100100000100000000001
000000000000000000000000000000111101100000100000000000
000000000000000000000011110001011010001000100000000100
000000000000000000000011001011111010100010000000000000

.logic_tile 3 18
000000000000000101100000000001000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 4 18
000000000000010000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001001000000000000000000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000001000000000
000001000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000000000
000010100000010000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000000000

.logic_tile 5 18
000000000000001011100000010001011110000011111000100000
000000000000000001000011010000011000000011110000001000
000010100001000001000000010101000001000000001000000000
000000000000100000100011000000001110000000000000000000
000000000000000011100000010111000000000000001000000000
000000000000000000100011000000101001000000000000000000
000000000001011000000010000001100001000000001000000000
000000000000000011000111100000101000000000000000000000
000000001110001001000000010101000001000000001000000000
000000000000001011000011010000101011000000000000000000
000000000000001000000000000011000001000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000000010011000000000000001000000000
000000000000000000000011000000001101000000000000000000
000010100000000000000000000011100001000000001000000000
000000000110001111000011110000001011000000000000000000

.ramt_tile 6 18
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000010101100001000000001000000000
000000000000000000000011000000101111000000000000001000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000000000010000000101101000000000000000000
000000001100010011100111100111000001000000001000000000
000000000000000001000010000000101010000000000000000000
000000000010000000000110100111100001000000001000000000
000000000000000001000010100000001010000000000000000000
000000000000000101000010100001000001000000001000000000
000010100000000000000000000000101100000000000000000000
000000000000000000000010100111100000000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000011100011000001000000001000000000
000000000110000101000110100000001101000000000000000000

.logic_tile 8 18
000000000000000000000011100011001000000001010100000000
000000000000000000000100000011101110000010110000010100
001010100000000000000000000000000000000000000000000000
100000000100000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010010000000000000000000000000000000000000000000000000
000000000001000000000000000000011110110011000000000000
000000000110100000000000000111001001001100110000000000
000010100000000000000010110000000000000000000000000000
000000000000000101000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000010000
000010000000010000000000000000000001000000001000000000
000001000000100000000000000000001011000000000000000000
000000000001000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000011110000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000

.logic_tile 10 18
000000000001010000000000000000000001000000001000000000
000000000110000000000000000000001111000000000000010000
000001000000000000000000000111100000000000001000000000
000000100000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000001000000000000000000000111100000000000001000000000
000000100000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000100000000110100111100000000000001000000000
000000000001000000000000000000100000000000000000000000

.logic_tile 11 18
000000000000000101000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000010000000000000000010100111111001001100111000100001
000000000000000000000010100000111010110011000000000100
000000000001010000000010100001001000001100111000100001
000000000000000000000010100000000000110011000000000000
000010000001010101000000000111101001001100111000000000
000000000000000101000010100000101001110011000000100100
000000000000000000000000000101001001001100111010000000
000000001100000000000000000000101111110011000000000000
000000000000000000000111000101001001001100111010000000
000000000000000000000000000000101101110011000000100000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000101010110011000000000010
000000001100000000000111000111101000111100001010000000
000000000000000000000000000000100000111100000000000000

.logic_tile 12 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000010000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011001000001100111000100000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000100000
000000000000000000000000000000001101110011000000000000
000000000000000001100110010111001000001100111000000001
000000000000000000100111010000100000110011000000100000
000000000000001001100110010000001000001100111000000001
000000000000001001100110010000001101110011000000000010
000000000000000000000000010011101000001100111000000100
000000000000000000000010010000000000110011000000100000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000100100

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000001000000000000000001000000001000000000
000000000000100000100000000000001101000000000000001000
001000000000000111000000000111000001000000001000000000
100000000000000000000000000000101000000000000000000000
110000000000000000000010000011000001000000001000000000
010000000000001001000100000000001010000000000000000000
000000000000000111000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000001000000010101000001000000001000000000
000000000000000000100011110000001010000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010010000001000000000000000000000
000000000000000000000010000000001001111100001000000000
000000000000000000000000000000001010111100000000000001
010000000000000000000000000000001000000011110100000000
100000000000000000000000000000000000000011111010000000

.logic_tile 2 19
000000000000000011100000010011100000000000001000000000
000000000000000000000011010000000000000000000000001000
000000000000000111000111010001101000000011111000000000
000000000000000101000111010000111100000011110000000000
000000000000000000000111000101101001110011001000000000
000000000000000000000000000000001000001100110000000000
000000000000001011100000010101101001110011001000000000
000000000000001011100011010000001011001100110000000000
000000000000000001100000000001101001110011001000000000
000000000000000000000000000000101001001100110000000000
000000001110000101000000000001101000110011001000000000
000000000000000000000000000000101000001100110000000000
000000000000000000000000000101101000110011001000000000
000000000000000000000000000000101011001100110000000000
000000000000000000000000000001101001110011001000000000
000000000000000000000000000000101000001100110000000000

.logic_tile 3 19
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000100000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000001100000000011000000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000010000
000000000001000000000000000011000000000000001000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000001000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000010000000000000001100001000000001000000000
000000000000000000000000000000101001000000000000010000
000000000000100000000010110111001100000011111000000000
000000000101000000000111000000000000000011110000000000
000000000000000000000010000000001000111100001000000000
000000000110000000000000000000000000111100000000000000
000000000000000000000000000101001100101000000010000001
000000000000000000000000000000110000101000000000000001
000000000000001000000000010000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 19
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000111000001000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001000000000011000000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000010100000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000000000000000000000000001000000000
000000000000000101000000000000001101000000000000000000
000000001100000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 19
000000000100100000000000000000000001000000001000000000
000000000000010111000000000000001111000000000000001000
000000000000000111000000000111100001000000001000000000
000000000000001111100000000000001100000000000000000000
000000000100000111000000000101001001110011001000000000
000000000000010111100000000000001101001100110000000000
000000000000011000000000000001001001110011001000000000
000000000000001011000011100000001111001100110000000000
000001000000000000000000000001101000110011001000000000
000000100000000000000000000000001000001100110000000000
000000000000000011100000010001001001110011001000000000
000000000000000000000011110000001011001100110000000000
000000000000000000000000000101001001110011001000000000
000000000000000000000000000000001000001100110000000000
000000100000000011000011110101001001110011001000000000
000001000000100000100011000000001010001100110000000000

.logic_tile 9 19
000000000000001000000000000000001000111100001000000000
000000000000000111000000000000000000111100000000010000
000010000000000111100111111000001101100000100000000000
000000000000000000100111111011011111010000010000000000
000000000000001001000111111101111111100001000000000000
000000000000000011000110001101001101000000000000000000
000000000000001111100110010001011000100001000000000000
000000000000000001000011001101011100000000000000000000
000000000000000011100000011101101010100010010000000000
000000000000000000100011010101101011000110010000000000
000000000000001011100111000111111011100010110000000000
000000000000000011100110000101101100010110110000000000
000000001110000000000000001000011001101001000000000000
000000000000000000000000000111001100010110000000000000
000000000000100001100010011111101011000111010000000000
000000000001011111000010001001101100101011010000000000

.logic_tile 10 19
000000000100000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000010000
000000001100000000000110000000000001000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000001100000000000001000000000
000000001011000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001010000000000000000000001001000000000000000000
000000100000000000000000000001100000000000001000000000
000011000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000001010000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000001010000000000000000000001000000001000000000
000010100000000000000000000000001001000000000000000000

.logic_tile 11 19
000000000000100000000110000111001001110000000000000000
000000000000000000000110100011101000000000000001010000
000010000000001101000110011101011011110011000000000000
000000000000000001100110010101101110000000000000000000
000010100000001001100111111001011001000000110000000000
000000000000001111000110010011101111000000000000000000
000000000010000101000010101101101011001000000000000000
000000000000000101000010101111101000000000000000000000
000000000000001001000000001101011100101001000000000000
000000000000001011000011100111001001111111000000000000
000000000000001011100111001011001110000100000000000000
000000000000000011100100001001111100100000000000000000
000000000100000011100010110011111010100010000000000000
000010000000000000000111101001111110001000100000000000
000000000000001001000110011111011000100010000000000000
000000000000001011000010001011011011000100010000000000

.logic_tile 12 19
000000000000000000000000010011000000000000001000000000
000000000000000000000011010000101001000000000000001000
000001000000001011100111110101100001000000001000000000
000000000000001111000110000000101011000000000000000000
000000000000000011100010100001100000000000001000000000
000000000000000000100010100000001101000000000000000000
000000000000000101000111100111001011000011111000000000
000000000000000101000011100000101001000011110000000000
000000000000000111000010000111101011000011111000000000
000000000000000000100110110000111100000011110000000000
000000000000101011100110000111101011000011111000000000
000000000010000001000000000000011100000011110000000000
000000000000000000000110000011011011000011111000000000
000000000000000000000000000000001001000011110000000000
000000000010000001100000000001111011000011111000000000
000000000000010000000010110000001101000011110000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000000000000010101000000000000001000000000
000000000000100000000010010000101100000000000000001000
000000000000001001100110010011100001000000001000000000
000000000000001001100110010000101100000000000000000000
000000000000000000000110000011000000000000001000000000
000000000000000000000111110000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000001001111100111100011100001000000001000000000
000000000010001011100100000000101000000000000000000000
000000000000010111100111110111100001000000001000000000
000000000000100000100010100000101000000000000000000000
000000000000000000000010000111100001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000111100111000001000000001000000000
000000000000000001000100000000101001000000000000000000

.logic_tile 2 20
000000000000000011100111000101001000110011001000000000
000000001000000000100100000000101101001100110000010000
000000000000100000000000010011001000110011001000000000
000000000001010000000011010000101000001100110000000000
000010000000000101000010010001001000110011001000000000
000000000110000000000011010000101101001100110000000000
000000001100001001000000000000001000111100001000000000
000000000000000001000011100000000000111100000000000100
000010100000000000000000000011111101100010000000000000
000010001010000001000011110011011001001000100000000000
000001000000100101100010001101101011100000000000000000
000000100001010000000100000101011011000000000000000000
000000000000000000000000001000001110110011000000000000
000000000000000000000011110111011010001100110000000000
000000001100000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000001000000000000000101101001000011000000000000
000000000110100000000000000011101010000011110001010000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000010000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000100001011000000000000000000000000000000000000
000000000000000000000000000000011110000000110110000000
000000000000000000000000000000001011000000110000100010
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000010111101001000000000000000000
000000000000000000000010011001101010100000000010010000
001010000000100001100000011000011000110100110000000000
100001000001010000000011011101011101111000110000000010
010000000000000000000010000011011011000010000010000000
110000000000000001000000000000111001000010000010000100
000000000000000001000000000000001110111000000000000001
000000000000000000000010001011001111110100000000000000
000000000000000000000111000000001010001100000010000001
000000000000000000000011100000001101001100000010000101
000000000000000000000000010000000000000000100100000000
000000000000000000000011010000001111000000001000000000
000000000000000001100000010000011001000011000010000000
000000000000000000000011000000001101000011000000000001
010000000000000000000000000000000000000000000000000000
100000001110000000000011110000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000001000000000000000001101110011001000100000
000000000000001111000000000000001010110011000000000000
000000000000000000000000000000001001110011001000000000
000000000000000000000000000000001111110011000000000010
000001000000001000000000000001101000101010101000000000
000010100000000111000010000000000000101010100000000010
000010100000001000000000000111101000101010101000000000
000000000000001011000000000000000000101010100000100000
000000000000000000000011100000001000110011001000000000
000000001010000000000100000000001110110011000000100000
000010000000001000000000000111101000101010101000000000
000000000000000111000000000000100000101010100000100000
000000000000000000000111000000001001110011001000000000
000000000000000001000011110000001101110011000000000000

.ramt_tile 6 20
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000101100000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000001000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000001000110100000000000000000000000000000001000000000
000010000000010000000000000000001111000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000010100000100000000000000000000000
000000001010000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000

.logic_tile 8 20
000000000000101000000000000101001001110011001000000000
000000000110000111000000000000101001001100110000010000
000000001000000000000000000001001000110011001000000000
000000000000000000000011110000001011001100110000000000
000000000001000000000000000000001000111100001000000000
000000000000100000000011110000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000110000000000000000000000000000000000000000
000001001110010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000101100000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000010000000000000000110000000001000111100001000000000
000000000000010000000100000000000000111100000000010000
000000000000000000000010001000001100010110000000000000
000000000100000000000111110101001011101001000001000001
000000000000000000000010110001101001001111110000000000
000000000000000000000110001011111011111111110000000000
000000000001001011100110001101011011100010000000000000
000000000000000111100000001111101100001000100000000000
000000000000001000000111101011011111010111100000000000
000010100000000001000010000101101001000111010000000000
000001000000010001000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000001000000000010011101110100100000000000000
000000000100000011000011010000111111100100000000000000

.logic_tile 11 20
000000000000000011100111111011001000000110100000000000
000000001010010111100110001011111000001111110000000000
001000000000101000000110010101001000101011110000000000
100000000001010001000010000101110000000001010000000000
010000000000101001000010100001101100010110110110100001
100000000000000111100100000000101010010110110001000001
000001001110100000000111100000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000001100111100101000001101111010000000000
000000000100010000000000001111001001000110000000000000
000000100000000000000000010000001000101010100000000000
000001000000000000000011110001010000010101010000000000
000000000000001000000110101111000000010110100110000100
000000000000000001000000000001001010110110111001100011
010000000000000000000000000011111010010111100000000000
100000000000000000000000001001111000000111010000000000

.logic_tile 12 20
000000000010001111000000000011011010000011111000000000
000000000000000001100000000000101000000011110000010000
000000000001000000000111110111011000000011111000000000
000000000000001101000011000000010000000011110000000000
000000000000001001000010000011101001011100000000000000
000000000000001111000000001011001111111100000001000000
000000000000000000000000001001101110010110100000000000
000000000010000111000000001111011000101000010000000000
000000000000000000000111010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000001100011000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000110010101001011110011000000000000
000000000000000000000011000101011001000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000001001100000010011100000000000001000000000
000000000000001001100010010000001000000000000000010000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000110000000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111100000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000111100000000101000000000000001000000000
000000000000000000100000000000100000000000000000000000

.logic_tile 2 21
000010000100001111000000000001100000000000001000000000
000000000000000111100000000000100000000000000000001000
000001000000000000000010100011000001000000001000000000
000000100000000000000100000000101101000000000000000000
000010000000000000000000000111000000000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000100000000000000011100000000001000000001000000000
000001000000010000000011100000001110000000000000000000
000000000000100000000111000111100000000000001000000000
000000000001010000000111100000100000000000000000000000
000010100000000111000000000001000000000000001000000000
000000000110000000000011100000000000000000000000000000
000000000000000111000011100001000001000000001000000000
000000000000000000000011110000001111000000000000000000

.logic_tile 3 21
000000000000100000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001111000000000000000000
000010000001000000000000000000000000000000001000000000
000000001010110000000011110000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000001010000000000000000000001000000001000000000
000000000000000111000000000000001100000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000111000011100000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000011100000000000000000000000000000
000000000000000001000010110111100000000000001000000000
000000000000000000100111010000001011000000000000000000

.logic_tile 4 21
000000000000000111000000000000000001000000001000000000
000000000000000000100000000000001000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000001101000000000000001100000000000000000000
000000000000000000000000000111011010000011111000000000
000000000000000000000000000000100000000011110000000001
000000000000000000000000000111000000000000001000000000
000000000000000001000000000000101000000000000000000000
000000000000000101000000000111100001000000001000000000
000000000000000000000000000000001110000000000000000000
000001000000000101000010100111100001000000001000000000
000000100000000000000010100000001100000000000000000000
000000100000000000000010110001000001000000001000000000
000001000000000000000010000000001101000000000000000000
000000000000000111000111000111100001000000001000000000
000000000000000101000100000000101101000000000000000000

.logic_tile 5 21
000000000000000000000111000000001000111100001000100000
000000000000000000000100000000000000111100000000010000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000001000001010000100000000000
000000000000000000000000000000101000010000100000000110
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 8 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100100000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000011111100000000111100000000000001000000000
000000000000000111100000000000100000000000000000000000
000001000000000000000000010001100000000000001000000000
000000000000000000000011110000000000000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000101000000000000001010000000000000000000
000010000000000000000000000001100000000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000000000000110100111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000010100011000000000000001000000000
000000000100100000000010100000000000000000000000000000

.logic_tile 10 21
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100001000000000000001011011010000110100000000000
100000000010100101000000001101011010001111110000000000
010000000100000000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000001010000000111010000011001110011110110100001
000000000000000000000111100000001100110011110010100101
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000101100000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000001000000000000000000000000000000000000000000
100001100100100000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000111100110101011111001010010100000000000
000000000000001101100000000101111110101001010000000000
001000000000000000000111101000001100100010110000000000
100000000100000000000000001111011010010001110000000000
010000000000001001100010000101100000011111100110100000
100000000000000001000000000001001010010110101001100111
000000000000001101000010010111101011001111000000000000
000000000000000001100111011111011100001101000000000000
000000000000000000000000010001011011000110100000000000
000000000000000000000010000111011011001111110000000000
000000000000000101000011111001011100000001000000000000
000000000000000000000110001111011001100000010000000000
000000000000000001000000010000000001010000100000000000
000000000000000000100010101101001110100000010000000000
010000000000000001000000010000000000000000000000000000
100000000000000000100011010000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
000001000000000111000000000111111101001100111000000000
000000000000000000000000000000111110110011000000000100
000000100000000000000000010011101000001100111000000000
000001000000000000000010100000101101110011000000000000
000000000000000000000000000111101000001100111000000000
000000000110000000000000000000101110110011000000000000
000000000000000000000000010111101001001100111000000000
000000000000000000000010010000101111110011000000000000
000000000000100000000011100111101000001100111010000000
000000000000000000000011110000101011110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000001000010000000101111110011000000000001
000000000000000000000011110111101001001100111000000000
000000000000000001000010010000101000110011000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000010000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000010000000000000000000000011100000000000001000000000
000001000000000000000000000000100000000000000000000000
000000000001000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 22
000000000000100000000000000011000001000000001000000000
000000000001010000000000000000101110000000000000010000
001000000000001000000110000000000001000000001000000000
100000000000000001000000000000001101000000000000000000
000000100000001000000000000000001000111100001000000000
000001000000001011000000000000000000111100000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000111100111001101000001100000010000000100
000000000000000000000100001011001011000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000001011001011101001010000000000
000000000000000000000000001011001011111011110000100000
010000000000000011100000001000011000111110100100000110
100000000000000000100000001001000000111101011010000010

.logic_tile 3 22
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000001100000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000001011101000000001110000000001
000000000000000000000000001011101001000000110010000001
000000000000000000000110101111111111000000000000000000
000000001100000000000000001111101110000100000000000000
000000000001000000000110001000000000001001000000000001
000000000000101001000000001101001111000110000000000000
000000000000001000000110010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000100000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001011100111010011100000101001010000000000
000000000000001011100111011011000000000000000000000000

.logic_tile 4 22
000000000000000011100110010111000000000000001000000000
000000000000000000100010010000001100000000000000010000
000000100001000011100111110101001001110100000000100000
000001000110100000000111001101101000111100000000000000
000010000000000000000111000000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000001000111000001001100000001010010000000
000000000000000000000100000000110000000001010000000000
000001000000001001000000000000001100000011110000000000
000010100000001011000010000000000000000011110000000000
000010000000000000000000000111000001110110110000000000
000000000000000000000000001111101001111111110000000000
000000000000000000000111001001001101000000010000000000
000000000000000101000011111111101010000000000000000100
000001000000000000000110000001111010000000100000000000
000010100000000000000000000101111000000000000000000000

.logic_tile 5 22
000000001100000001100000000000000001000000001000000000
000000000000000000000011100000001000000000000000001000
000000000000001000000000000000011010000011111000000000
000000000000000101000000000000001000000011110000000000
000000000000000000000010010111000000000000001000000000
000000000000000000000011010000101110000000000000000000
000000000000001011100110010111011100000011111000000000
000000000000001011000010000000110000000011110000000000
000000000001000011100000000011001011000011111000000000
000000001000000000100000000000011100000011110000000000
000000000001011001100000010000001011000011111000000000
000000000000000001000010110000011100000011110000000000
000000000000000011100110010101111010000011111000000000
000000000000000000100010010000100000000011110000000000
000010000000000000000000000101101000000011111000000000
000000000100000000000000000000110000000011110000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 7 22
000000000000010000000000001101101001000001010100000000
000000000000000000000000001011101001000010110000010100
001000000000000000000000000000000000000000000000000000
100000001010000000000010010000000000000000000000000000
110000000000000111000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000000010000000000011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000101000000010110100010000000
000001001110000000000000000000000000010110100000000000

.logic_tile 8 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000010000000000000000000000000000000000000000
000001001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000010000001000111100001010000001
000000001100000000000011100000000000111100000010000000
000000000000000000000110010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000001001101011100010000010000000
000000100000000000000000001011111111001000100000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000110100000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000010000000000000000000000000000
000000001100100000000011010000000000000000000000000000

.logic_tile 10 22
000000000001010001100000001001000000010110100100100001
000000000000100000000000001111001100110110111001000011
001000000000000001100000001101011001010111100000000000
100000001110000000000010011011111010000111010000000000
010000000001000101000111100000000000000000000000000000
100000000110100000000000000000000000000000000000000000
000000000000001001000000000011011101001111010110100001
000000000000001111000000000000011110001111010000000011
000000000000001101000000000011111010000110100000000000
000000000000000101000000001101001111001111110000000000
000000000000000001000111011101011011010111100000000000
000000000000000000000010101111101010000111010000000000
000000000000100000000111001000011000010011110110000001
000000000000010000000100000111001100100011111010100000
010000000000001101000110110101001100011110100110000000
100000000000000001000011010000001100011110100011100111

.logic_tile 11 22
000000000000001000000110110000001110000011000000000000
000000000000000101000010000000011110000011000011000110
001010000000000000000010100000001110001111110110100000
100001000000000000000100000000011010001111110001100111
010000000000000000000110000011111010000011110000000000
100000000000001101000100001101001100000001110000000000
000001000010001000000000000111011110010111100000000000
000010000000000001000000000011011111000111010000000000
000000000000000101100010100011011100000000000000000000
000000000000001001100011111011100000101000000000000000
000000000000000001000000000111101101000000010000000000
000000000000000000100000000000011100000000010000000000
000000000000000111100110000001011000110010100000000000
000000000000000000000010000000111001110010100000000000
010010000000000101000011111001000001110110110000000000
100000000000000000000110101001001111010000100000000000

.logic_tile 12 22
000000000000000000000000000111001000001100110000000000
000000000000000000000010110000101010110011000000010000
000000100000010000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010101001100001000000000000100000
000000000000000000000000001011001100100000010000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000011100111101000001001001000000000000000
000000000000000000100000000011011101000100000000000000
000000000000001000000000011111011101001111000000000000
000000000000001011000011011101001111001101000000000000
000000100001000011100110001111100001001001000000000000
000000000000000000100000001001001101000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 2 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000000000001000000001000000000
000000000000000000100011100000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000011100000100000000000000000000000
000000000000000000000010100101100000000000001000000000
000000000000001101000110110000100000000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000010011000000000000101100000000000000000000
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010000001001111100001000000000
000000000000000000000011000000001001111100000010000000
000000000000000000000000000000001001001100000000000000
000000000000000000000000000000001101001100000000000000

.logic_tile 3 23
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000000000000000000000010000011100000000000001000000000
000001000000000000000100000000101011000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000001101000000000000001101000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000100000000000001101000000000000000000
000000000000001000000010010111100000000000001000000000
000000000000000011000011000000001100000000000000000000
000000000000000000000000010111000000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000001001000000000111100001000000001000000000
000000000000001011000000000000001110000000000000000000

.logic_tile 4 23
000000001100000001100000000000000001000000001000000000
000000000000000000100000000000001000000000000000001000
000000000000000001100000000101100000000000001000000000
000000000000000101100000000000001000000000000000000000
000000000000000000000110000011100001000000001000000000
000000000000000000000100000000001010000000000000000000
000000000000001111000110010101000000000000001000000000
000000000110001001000110010000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000001000000000000000000000000000000000000000000000
000000000000000001000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000010000000000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 5 23
000000000000000000000000000101001110000011111000000000
000000000000100000000000000000000000000011110000010000
001000000000000000000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
000000001100001111100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000100000000000000000000000010110100100000001
000000000001000000000000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000010100000001101000000000000000000000000000000000000
110000000000000001100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.ramb_tile 6 23
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110001000000000000000000000000000000000000000000000000
000001000000000000000111100000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000001000000000000111011100111110100000000000
000000000000001011000000000000000000111110100000000000
000000000000000111000110001111011011111101110110000000
000000000000000000000000001011011000111110101001100000
000000000000001001000000000000011100111100110000000000
000000000000000111100000000000001100111100110001000000
010000000000000000000010001000011110101000000000000000
100000000000001111000000000111010000010100000000000000

.logic_tile 8 23
000010100000000001100000010000000000000000001000000000
000000001010000111000010000000001100000000000000001000
000000000001000000000000000000001110000011111000000000
000000000000100000000000000000001000000011110001000100
000010100000000000000000000101011100000011111000000000
000001000110000111000000000000001001000011110000000010
000000000000010001000110010000011110000011111000000000
000000000000001001100010000000011101000011110000000000
000000000000001000000110000111111110000011111000000000
000000000000000011000000000000011000000011110000000000
000000100000000001000000000111111010000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000011100010000101111010000011111000000000
000000000000000000100000000000100000000011110000000000
000010000001011001100010000101101110000011111000000000
000000000000100001000010000000110000000011110000000000

.logic_tile 9 23
000000000000001101100000000011000001000000001000000000
000000000000001001000010010000001101000000000000001000
000000000000000000000000010101100000000000001000000000
000000000000000000000010010000101000000000000000000000
000000000000000111000110000101100001000000001000000000
000000000000000000000100000000101010000000000000000000
000000100000000111100110010101000000000000001000000000
000001000000000000000111010000101101000000000000000000
000000000000000011100010100111100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000101000010100001000001000000001000000000
000000000000000000000010000000101100000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000101001000000000000000000
000010100000000000000000000001000001000000001000000000
000001000000000101000010100000001101000000000000000000

.logic_tile 10 23
000000001100000001100010111111101101110011000000000000
000000000000000101100010001001011100000000000000000000
000010100000000011100000000011001000110011000000000000
000000000000000000100010100011111001000000000000000000
000000000000000111000111000001111010001100110000000000
000000000000001001000100000101010000110011000000000000
000000100000000000000000000101011100100000000000000000
000000000000000000000011100101111111000100000001000000
000001000000000001000010100000000000000000000000000000
000000100000000000000010100000000000000000000000000000
000000000000000001100000000001011111100010000000000000
000000000000000001000011100001001111001000100000000000
000000000000001001100110010000000000000000000000000000
000000000000000001000110000000000000000000000000000000
000000000000000101000000001111001110100000000000000000
000000000000000101000010100011101110000000000010000000

.logic_tile 11 23
000000000000000000000111100101011010011111100000000000
000000000000000101000100000101101000011111010000000000
000000000000000000000000000101111110101011110000000000
000000000000000000000000001011110000000010100000000000
000001001100001101000011111111001010110100010000000000
000000000000001001000110000011001100100000010000000000
000000000000001000000110000111001101010010100000000000
000000000000000001000000000111111110010110100000000000
000000000000100000000110000111001000010000110000000000
000000000001010101000010000000011011010000110000000000
000000000000000000000010101101100001110110110000000000
000000000000000101000000001111101101100000010000000000
000000001100000000000010100000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000110010000001010011100000000000000
000000000000000101000110011001011110101100000000100000

.logic_tile 12 23
000000000000001000000000000000000001000000001000000000
000000000000001011000000000000001000000000000000001000
000001000000000011100111100101100000000000001000000000
000000000000001001100100000000000000000000000000000000
000000000000001111100000000101001000001100111000000000
000000000000000011100000000000000000110011000000000000
000000000000000111100000000000001001001100111000000000
000000000000010000100000000000001001110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000111000000000000001000001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000000000101001000000010100100000000
000000000000000000000000000000000000000010100000010010
001000000000001000000000000000000000000000000000000000
100000001100000111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000010000000000000000000000000000000000000000
010001000000100000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000110000000000001000000001000000000
000000000000000111000000000000001001000000000000001000
001000000001010001100000000111011000010100001100100000
100000000000100000000011100101010000000001011010000111
000010000000000000000000000000001000000100101110100001
000000000000000111000000000001001101001000011010000110
000000000001010000000000000000001000000100101110100000
000000001110100000000000000101001001001000011010000011
000000000000000000000000010000001001000100101100000010
000000000110000000000010000001001100001000011010100110
000010000001011000000000010000001001000100101100000000
000001000000100001000010000101001000001000011010100010
000000000000010001100000000000001001000100101100000111
000000000000000000000000000001001101001000011010100010
010000000000000000000110000111101000010100001100000100
100000001110000000000000000101100000000001011010100010

.logic_tile 3 24
000000000000000101100110100001100000000000001000000000
000000000000100000000000000000100000000000000000010000
001000000001001000000010110111101000010100000000000000
100000000000100101000110101111000000111100000000000001
000000000000000001000000011111001101000000000000000000
000000000000000000000010101101001001000000010000100001
000000000001010101100110100001111010000000000010100000
000000000000000000000000001001001011001000000000000000
000000000000000101000000000001000000010110100010000100
000000000000000000100010110000000000010110100000000000
000000000000001001000000000101001100000000000000000000
000000000000001011000000001101011001100000000000000000
000000000000000000000000010011100000000000000100000000
000000000000011101000010000000000000000001000010000000
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000001000000000000000000000000000001000000000
000000000000101001000000000000001000000000000000010000
001000001010001111100110010001101000010100000000000000
100000000000000011100011111111001101010000000000000000
000000000000001001000110000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
000000000000000111000010000000011000000100000100000000
000000000000000000100000000000010000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000001000110101000001011100000000000000000
000000000000000000000000001001001101010000000000000000
000000000000000000000000011001101010000010100000000000
000000000000000000000011011111001011000001000010000000
010000000000000000000111001101100001000110000000000000
110000000100000000000110001111101100000000000000000000

.logic_tile 5 24
000000000000000101110011100111000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000111000000000000000000001000000000
000000000000000000000100000000001001000000000000000000
000100000000000101000000000001100000000000001000000000
000100100000000111000011100000100000000000000000000000
000000000000000101100111100101100000000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000000000000000111100001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000111101000010100000010000000
000000000000000000000000000000100000010100000000100000
000000000001000001000010001001011110000001010000000000
000001000000100001000010000101011010000001000010000000
000000000000000000000010010111001110000000000000000001
000000000000000001000111010101011011000001000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000111100000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000000000000000111000000000000001000000000
100000000000000101000000000000001011000000000000000000
000000000000000111100000000000000000000000001000000000
000000000000000000100010000000001111000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001011111100000001000100
000000100000000000000011100111001000111101010000000000
000000000000000001000100000000100000111101010001000100
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000010010000000000000000000000000000
000010100000000000000011000000000000000000000000000000
010000000000001000000000000011001011111110110110000000
010000000000000111000000000001001110111001110010100010

.logic_tile 8 24
000000000000010111000011100111001010000011111000000000
000000000100001001100100000000010000000011110000010000
000010100000101000000011100000001000111100001000000010
000000000001000001000100000000000000111100000000000000
000010000001000111100010000101101101100010000000000000
000000000000100000000010010001001011001000100000000001
000000000000000001100110000111111001100100000000100000
000000000000000001000000000000101001100100000000000000
000000000000000111000000000001001111100000110000000000
000000000000000000000000000000011010100000110000000000
000000000000100000000010000101001111100010110000000000
000000000001010000000000001001011101010110110000000000
000000000000011000000010000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000111000010000101011110001100110000000000
000000000000000000100000000000100000110011000000100000

.logic_tile 9 24
000010000000000000000000000111000000000000001000000000
000000000000000000000000000000001010000000000000010000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000001100000000111100000000101100000000000001000000000
000001000000000000100000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000001100000000000011110000001011000000000000000000
000010000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000001000001000000000000000101100000000000001000000000
000010000100100101000000000000100000000000000000000000
000001000001000000000000000000000001000000001000000000
000010100000000000000000000000001011000000000000000000

.logic_tile 10 24
000010100100000011100011000001000001000000001000000000
000010000000010111000010100000001010000000000000001000
000000000000001011100011100011100001000000001000000000
000000000000001011100000000000101000000000000000000000
000000000000000111000110000001000000000000001000000000
000000001010000000100000000000101010000000000000000000
000000000000100111000111000101001001000011111000000000
000000000001010000000111100000111011000011110000000000
000000000000000000000000000001101111000011111000000000
000000000100000000000000000000111100000011110000000000
000000000000011001100110010101101111000011111000000000
000000000000000001000011010000111100000011110000000000
000010100010110000000110110111111111000011111000000000
000000000000000000000010100000101000000011110000000000
000000000000001101100000010001011111000011111000000000
000000000100000101000010000000001101000011110000000000

.logic_tile 11 24
000000000000000000000111100000000001000000001000000000
000000000000000000000000000000001000000000000000001000
000000001100001111100111100111000001000000001000000000
000000000000000111000100000000101011000000000000000000
000001000000000111100000000000001001001100111000000000
000010100000000000000000000000001011110011000001000000
000000000000000000000111110111001001001100111000000000
000000000000000000000011110000101001110011000001000001
000000000000100000000011100011001000001100111000000000
000000000101010000000100000000101010110011000000000001
000000000000000000000000000111001001001100111000000000
000000000000000000000000000000101000110011000001000000
000000000000000000000011100001001000001100111010000000
000010000000010000000100000000101111110011000001000000
000000000000000000000000000111001000111100001010000101
000000000000000000000000000000100000111100000000000110

.logic_tile 12 24
000000000000000101000111010001001000001100110000000000
000000000000001101100111000000100000110011000000010000
000000000000000111100000000001011000000000000000000000
000000000000000000100010100111010000101000000000000000
000000000000001111000000010101101001000000100000000000
000000000000000011000010000111111010000000000000000000
000000000010000001100000010001000000000000000000000000
000000000000001001000011100111001000100000010000000000
000000000000000001100000000101101010010100000000000000
000000000000000001000000001001010000000000000000100000
000000000000000000000000000111001011000010000000000000
000000000000000000000000000101101000000000000000000000
000000000000001011100111000000000000000000000000000000
000000000110000011100100000000000000000000000000000000
000000000000001000000000001001001100001011000000000000
000000000000000001000000000111001100001111000000000000

.logic_tile 13 24
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000111100000000000000000000000001000000000
000000000000000000100011110000001111000000000000001000
000000000000001000000000010011000000000000001000000000
000000000000000111000011100000100000000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000001111000011100000100000000000000000000000
000000000000001000000000000001100000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000000000000011000000101001000000000000000000
000000000000000000000000000000000000000000001000000000
000000001100000000000010010000001010000000000000000000
000000000000000000000011100000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000010010000101010000000000000000000

.logic_tile 2 25
000000000000000000000000001000001000000100101100100000
000000000000000000000000000101001100001000011011010011
001010000000010101000000000101101000010100000110100000
100001000000100101000000000011000000000010101011000110
000000000010000000000000001001100000000000000000000000
000000000000000000000000000001000000010110100000000100
000010100001010011100000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000111100000010001000000000000001000000000
000000000000000000100010000000000000000000000000001000
000010100000000001100110000111001110000011111000000000
000001000000000000000000000000010000000011110011000111
000000000000001101100000000101111110000011111010100000
000000000000000101000000000000101001000011110011000101
000000000000001000000000000000011110000011111010100000
000000000110000001000010000000001101000011110011000101
000000000000000000000110000101111110000011111010000011
000000000000000000000000000000010000000011110010000010
000000000000000000000000010000011111000011111010000011
000000000000000000000010000000011000000011110010100001
000000000000000001100110000101101011000011111000000011
000000000000000000000100000000101101000011110011100001
000010000000001001100110010000001011000011111000000111
000000001110001001100110010000001001000011110010100000

.logic_tile 4 25
000000000000000101100110110000000001000000001000000000
000000000000000000000010100000001100000000000000001000
000000000000000000000011110101000001000000001000000000
000000000000000000000110100000001110000000000000000000
000000001010000111000000000001000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000110001101100000000001000001000000001000000000
000000000000000101000000000000101001000000000000000000
000000100000000000000000000001000000000000001000000000
000010100000000000000000000000101010000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001001000000000000001010000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001100001000000001000000000
000000000000001111000000000000101001000000000000000000

.logic_tile 5 25
000000000000010000000000000111000000000000001000000000
000000000000100000000000000000000000000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000100000000000000000001111000000000000000000
000100000000000000000000000111100000000000001000000000
000100000000000000000000000000000000000000000000000000
000000000001001000000000000011100000000000001000000000
000000000000000111000000000000100000000000000000000000
000010100000001000000000010101100000000000001000000000
000001000000000111000011100000001100000000000000000000
000000000000001000000000000011000000000000001000000000
000000000000000111000011110000100000000000000000000000
000000000000001000000000000101100001000000001000000000
000000000000001011000011110000001100000000000000000000
000000000000000000000000010000000001000000001000000000
000000000000001111000011100000001111000000000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000001000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111100000001101101101001001000000000000
000000000000000000000000001001011111001001010000000000
000000000000010000000000011101001110000001010000000000
000000000000000000000011010101110000000000000000000001
000000000000000000000000000000001010101000010000000000
000000000000000000000010001101011111010100100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011111001101001010000000000
000000000000000000000010001001101000101011010000000010

.logic_tile 8 25
000000000000001011100110010011011000000011111000100000
000000000000001011000011110000101100000011110001001010
000000001110001101000000010101000000000000001000000000
000000000000000111100010000000101011000000000000000000
000000000000000000000011110011100000000000001000000000
000000001100000000000011010000001000000000000000000000
000000000000001111000010100001011010000011111000000000
000000000000000001000000000000111001000011110000000000
000010000000101000000010010101111111000011111000000000
000001000101010001000011010000001000000011110000000000
000000001100000001000110000111111100000011111000000000
000000000000000000100011100000011000000011110000000000
000000100000001000000000000111001111000011111000000000
000001000000001011000010000000101001000011110000000000
000000000000001001100000000101101101000011111000000000
000000000110000011000000000000011101000011110000000000

.logic_tile 9 25
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000010000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000010100001010000000000000000000001000000001000000000
000000001010000000000000000000001011000000000000000000
000000000000000000000111100101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 10 25
000000000000000000000000000111011011000011111000000000
000000000000000000000000000000011001000011110000010000
000001000000000000000000010101100000000000001000000000
000010100000000000000011000000100000000000000000000000
000000100100000000000000000000000001000000001000000000
000001000110000000000000000000001011000000000000000000
000000000000000000000110010101100000000000001000000000
000000000000000000000110010000100000000000000000000000
000000000000010000000000000000000001000000001000000000
000000000000100000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000001100001000000000000000000001000000001000000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000

.logic_tile 11 25
000000000000000000000000001111001000100000000000100000
000000000000000000000010100001101110001000000000010000
000000000100000011100111101111101010101001010000000001
000000000000000011100100000001010000111101010000000000
000000001110000111100010100011111000111000100000000000
000000000000000000100100001001111010111001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000010101001001011010101100100100100
000000000000000000000100001111101110100101011000100010
001000000000100000000000000000001011001100110000000000
100000000000000101000000000000001010110011000000000000
010000001010001111100000000000000000000000000000000000
100000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000001000110001011011000110110110000000000
100000000000000000000000001011001111000010100000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000001001100000010011000000000000001000000000
000000000000001001100010000000100000000000000000010000
000000000000000001000000001101001001010100000010000000
000000000000000000100000000001001100000100000001000000
000000000000000111000111000111100000010000100000000000
000000000000000000000000001011101000000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000001100000000001001011000000000000000000
000000010000000000000000000001111110001000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000010000000000000000000000000000000

.logic_tile 2 26
000000000000000001100110010111000000000000001000000000
000000000000000000100110010000000000000000000000001000
000000000000001000000000000111000000000000001000000000
000000000000001001000000000000101100000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000001100000010001000000000000001000000000
000000000000000000100010010000101101000000000000000000
000000010000000101000111000001000000000000001000000000
000000010000000000100000000000100000000000000000000000
000000010000000000000000000001100000000000001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000000001000000001000000000
000000010000000001000100000000001010000000000000000000
000000010000000000000000000111000001000000001000000000
000000010000000000000000000000101011000000000000000000

.logic_tile 3 26
000000000000101000000000010000001000111100001000000000
000000000000000001000011100000000000111100000000010000
001000000000000111100000011101011100000000000100000000
100000000000000000000010000001001011000100000000000001
110000000000001001000000001101100000101001010000000000
010000000000000111000010001001000000111111110000000010
000001000000001111000000001001001010000001000110000000
000000000000000011100000001011101011000000000010000001
000000010000001000000011101000000000001001000000000001
000000010000001011000010011111001110000110000000000010
000000010000000001000110111001001110110100000000000000
000000010000001111000011000111001101010100000000000000
000000010000000101000011101000000001111001110000000000
000000010110000000100000001011001010110110110000100000
000000010000010000000010101011001110010000110000000000
000000011000001101000000000011011010110000110000000010

.logic_tile 4 26
000000000000001111000000000011100000000000001000000000
000000000000001111000000000000100000000000000000010000
001000100001000101100000010000001000111100001000000000
100000000000100000000010000000000000111100000000000000
000011000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000001011100000010000000000000000000000000000
000000000110000101000011000000000000000000000000000000
000000010000000000000000000101100001111001110000000100
000000010000010001000010000000001001111001110000100000
000000010000000000000110001000000000000000000100000000
000000010000000000000100000001000000000010000000100000
000001010000000000000000000001011001111101110000000001
000000110000000000000000000001001111111111110000000000
010000010000000000000111000011001101000000000000000000
110000010000000000000000000101101011001000000000000000

.logic_tile 5 26
000000000000000000000010010000001000000100000000000000
000000000000000000000011010101001001001000000001010000
001000000000001000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000001000000000101100000011001001111000110000000000000
000010100000000000000010000011111011001000000000000000
000000001000000101100011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000010010000000000000000000000001000000100100000000
000000010000000000000000000000001000000000000000000000
000000010000011000000000000000000000000000000000000000
000000010000100001000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
110000010000001011100000001011111010000010000000000000
110000010000000011000000000111001011000011000000100000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000001011100000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011110000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000

.logic_tile 7 26
000000000000011011100010110101011100100000000100000000
000000000000101111000011111001001010000000000001000100
001000000000001011100111111111101101100010000000000000
100000000000000011000110001111001010001000100000000000
110000000000000001000111101000000001100000010110000000
110000000000000001000100000001001111010000100000000000
000000000000001101000010000101011111000000000110000000
000000000000010111000000000101011000010000000000000000
000010010001010001000011101001000001101001010000000000
000000010000100001000100001011101010011111100000000001
000000010000000001100000011101000000000000000000000000
000000010000000000000011101001101110001001000010000000
000000010000000000000010000111001100000000000010000000
000000010000000001000000000001010000010100000000000000
000000011001000101000110000101111000010000000000000000
000000010000000000000010100011111000000000000000000000

.logic_tile 8 26
000000000000100101100010100111011010000011111000000000
000000000001000101000110010000011101000011110000010000
001000000000001000000010100111011010000011111000000000
100000000000001111000111100000010000000011110000000000
010010000000000001000111100011101001000111010000100000
010001000000001001000100000011101101010111100000000000
000000000000000011100010101101011000110011000000000000
000000000000001101000110110101001001000000000000000000
000000010000000000000000001101011001000000000000000000
000000010001000101000010001001011010000000110000000000
000000010000001001000110010001000000000000000110000000
000000010000000001000010000000000000000001000010100001
000000010000001001100110001111101010111111100000000000
000000010000000001000000001001001011011111110000000000
010000010000000000000000001011101110011111110000000000
100000010000000001000000000011011000111111110000000000

.logic_tile 9 26
000000000001010000000000010000000000000000001000000000
000000000000000000000011110000001001000000000000010000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001001000000000000000000
000000110000000000000000000001000000000000001000000000
000001010000000000000000000000100000000000000000000000

.logic_tile 10 26
000000000001000000000000000101100000000000001000000000
000000000000100000000000000000100000000000000000010000
000000000100000000000000000000000001000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001011000000000000000000
000000010001010000000000000101100000000000001000000000
000000010000100000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010001000000000000000101100000000000001000000000
000000010000100000000000000000100000000000000000000000
000000010000000000000000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000

.logic_tile 11 26
000000000000000000000000010000000001000000001000000000
000000000000000000000010000000001000000000000000001000
001000000000001000000000011000011000000100101100000000
100000000000000001000010000011001100001000010000000000
110000000000000000000000000011101000000100100100000000
110000000000000000000000000000001001000100100000000000
000000000000000000000000001111001100111000000000000000
000000000000000000000000001111011111111100000000000000
000000010000000001100000001011100000010110100100000000
000000010000000000000011100001000000000000000000000000
000001010000000001100000010001011000100100000000000000
000000010000000000000010100000111111100100000000000000
000000010000000101100111110111101101100010000000000000
000000010000000000000110100111101000000100010000000000
010001010000000000000000011011101110101001010000000000
100000010000000000000010100011101111010100100000100000

.logic_tile 12 26
000000000000000000000000000111100000000000001000000000
000000000001000000000011110000100000000000000000001000
001000000000000000000000000111011100001100111100000000
100000000000000000000000000000011111110011000000000000
010000000000000000000000000000001000001100111100000000
010000001110000000000000000000001101110011000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000010000010000000000010000000000000000000000000000
000000010000100000000010000000000000000000000000000000
000001010100000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000001100000010000000001001111000100000000
000000010000000000000011000000001101001111001000000000
010000010000000000000000010000000000000000000000000000
100000010000000000000010000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000010000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000000000000000111110111001011000011111000100000
000000000000000000000111100000001111000011110010000011
000000000000000001000011100011000001000000001000000000
000000000010000000000000000000101101000000000000000000
000000000000001001000000000000000000000000001000000000
000000000000000111100000000000001001000000000000000000
000000010000000000000011100111100001000000001000000000
000000010000000000000100000000101010000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000000000000010000000101010000000000000000000
000000010000000001100000000000000001000000001000000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000011100001000000001000000000
000000010000000000000010000000101001000000000000000000

.logic_tile 2 27
000000000000000011100000010111100000000000001000000000
000000000000000000100011010000100000000000000000010000
000000000000000000000110001011001000011100000000000000
000000000000000000000010110101101101111100000000000000
000000000000000011100111000001001100000100000000000000
000000000000000000000110001101001001000000000010000000
000000000000001111000000001101101010000000000000000000
000000000000001011000000000011001011010000000000000000
000000010000000001000110010101100000100000010000000000
000000010000000000000010000000001101100000010000000000
000000010000000101100000001001101001100000000000000000
000000010000000000100000001001111010000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000101000000010000100000000000
000000010000000000000010000001101100000000000000000000

.logic_tile 3 27
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000001000000000000000000000000000001000000000
000000000000001011000000000000001111000000000000000000
000000000000000001000000010101000001000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000011100000010001100000000000001000000000
000010000000000000000011010000000000000000000000000000
000000010000000000000000000101100000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000010000000000000000000001000000000
000000010000000000000011110000001111000000000000000000
000000010000000001000000000111100000000000001000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000011100011100000000000000000001000000000
000000000000000000000000000000001011000000000000001000
000000000100000011100111000000000001000000001000000000
000000000000000000100000000000001000000000000000000000
000001000000100000000111000101100001000000001000000000
000000100001000000000100000000101011000000000000000000
000001000000000111000111010000000000000000001000000000
000000000000000000000111010000001000000000000000000000
000000011100000000000000000001000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000101100001000000001000000000
000000010000001111000000000000001011000000000000000000
000000110000100000000000000001100000000000001000000000
000001010001000000000000000000100000000000000000000000
000000010010000000000000000011101001011100000000000000
000000010000000000000010000000001111011100000001000000

.logic_tile 5 27
000000000000000000000000000001100000000000001000000000
000000000000000000000010000000000000000000000000001000
000000000000000111000000010001100000000000001000000000
000000000000000000100011110000100000000000000000000000
000000001100101000000000010000000000000000001000000000
000000000000011111000011110000001001000000000000000000
000000000000000000000000010111100001000000001000000000
000000000000001001000011100000101010000000000000000000
000000010001010000000000000011100001000000001000000000
000000010000100000000000000000001111000000000000000000
000000010000000011100000000000000001000000001000000000
000000010000000000000000000000001011000000000000000000
000000010000000000000000000101000001000000001000000000
000000010000000000000000000000001111000000000000000000
000000010000000000000010000000000000000000001000000000
000000010000000000000000000000001011000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000110001101011100010100100000000000
000000000000000101000000001011011011010110100000100000
000000000000000101000000000101101001000000110000000000
000000000000000000100010111001011011000010000000100000
000000010000001000000000000011111110000000000000000000
000000010000001011000000000011000000010100000000000000
000000010000000001000110010001111010100000000000000000
000000010000000000000010000000101001100000000000100000
000000010000000000000000001001000001100000010000000000
000000010000000000000000000101101001001001000000000000
000000010000000000000000000000001001000000010000000000
000000010000001111000011101001011111000000100000000000

.logic_tile 8 27
000000000000000101000000000000000000000000001000000000
000000000000000000100000000000001100000000000000001000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000001001001001100111000100000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000100000
000000010000000000000000000000001001001100111000000000
000000010000000101000000000000001101110011000000100000
000000010000000101000000000111001000001100111000000000
000000010000000101000010100000100000110011000000100000
000001010000000000000010100000001001001100111000000000
000000110000000000000010100000001111110011000000100000
000000010000000000000010100000001000111100001000000000
000000010000000000000000000000000000111100000000100000

.logic_tile 9 27
000000000000000111100000000000001000111100001000000000
000000000000001101100000000000000000111100000000010000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000111000101111100101010000000000000
000000000000000001000000000101011011001010100000000000
000000000000001000000000000001011111010110000000000000
000000000000001111000000000101001001111111000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000110010001001111100000000000000000
000000010000000000000010001111011111000100000000000001
000000010000000001000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000010000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000010000000000000010000011000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001101000000000000000000
000000010000000000000000000011000000000000001000000000
000000010000000000000000000000100000000000000000000000
000000010000000000000000000000000000000000001000000000
000000010000000000000000000000001101000000000000000000

.logic_tile 11 27
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000001100000010101011110001100111100000000
100000000000000000000010000000000000110011000000000000
000000000000000001100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000010000000000000000000000001001001100111100000000
000000010000000000000000000000001100110011000000000000
000000010000001101100000000000001001001100111100000000
000000010000000001000000000000001000110011000000000000
000000010000000000000110000000001001001100111100000000
000000010000000000000000000000001001110011000000000000
110000010000000101100000000101101000001100111100000000
000000010000000000000000000000100000110011000000000000

.logic_tile 12 27
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000101001100000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000110100001111011000010000000000001
000000000000000000000000001001011000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001000000000010110100100000000
000000010000000000000000000001000000101001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000011100000000000000000000000001000000000
000000000000000000000011100000001111000000000000010000
001000000000001000000110001001101001010100000110000000
100000000000001011000000000111001001001000000000000000
000000000000000011100111000000000000000000000000000000
000000000000000000100110000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101001000000001000000000000
000000000000000000000000001111111011000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000001000000000101101011100000000000000000
110000000000001111000000000001001010000000000000000000

.logic_tile 2 28
000000000000000000000011101011100001100000010000000000
000000000000000000000000000001001001000000000000000000
000000000000001000000000010011011000000001000000000001
000000000000000001000011000101111011000000000000000000
000000100000001000000000010000000000000000000000000000
000000000000001011000011010000000000000000000000000000
000000000000001011100111001111111000000000010010000000
000000000000000011100100000101111011000000000000000000
000000000000000000000000011111011010000000100000000000
000000000000000000000010111101001101000000000000000000
000010000000000001100000000101100001000110000000000000
000001000000000000000000001001001110000000000000000000
000000000001001000000000001101001010100000000000000000
000000000000001101000000001001011101000000000000000000
000000000000001000000110000011000000000000000000000000
000000000000001101000000000111101010100000010000000000

.logic_tile 3 28
000000000000000001100000010000000000000000001000000000
000000000000000000000011000000001011000000000000010000
001000000000000011100000000000001000111100001000000000
100000000000001001000010110000000000111100000000000000
000000000000001101100111000000000000000000000110000000
000000000000000101000100001011000000000010000000000000
000000001010000000000010110001111010110000000000100000
000000000000000111000110100001111010111001000000000010
000000000000000000000000010000011000000010100000000000
000000000000000000000011011001000000000001010000100000
000000000000001000000000001011100001100000010000000000
000000000000000001000000001101001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000001101001001001000000000000000
010000000000000000000000000101011000000000000010000000

.logic_tile 4 28
000000000000000111100000000001101111111101110000000000
000000000000000000000000000101001010111111110000000100
001000000001001101000011100101000001000000000000000000
100000000000100111100100000001101001001001000000000000
000000100000100011100011101001011100000010000000000000
000000000001010111000100000001011110001001000000000000
000000000000000001000000000000000000111001110000000000
000000000000000000000000000111001010110110110000000010
000000000000000000000000001001011000110011000000000000
000000000000000000000000000001011011110111000000000000
000000000000000000000010100000000001000000100100000000
000000001000000000000000000000001000000000000000000000
000000000000001001100000000001011000000000000000000000
000000000000000011000000001101010000000001010000000000
110000000000000111100000000101011001110000000000000000
110000000000000000000000000001101001101000000000000000

.logic_tile 5 28
000000000000000101100000011000001000010100000000000000
000000000000000000000010101011000000101000000001010000
001000000001011000000010110001101000011101000100100000
100010000000000101000111100101011000101111010000000000
110000000000001101100010011101011010010001110100100000
110000000000001111000111110111011010010111110000000000
000000000000001001000110110101111110101011110000100000
000000000000001111100010101011010000111111110000000000
000000000000001111000010000111001011010110000100000000
000000000000001011100100000101101011101010000000100000
000000000000000000000000011011101101000010000000000000
000000000000001111000011101001001111000000000000000000
000000000000010000000110000101011011100000000000000000
000000000000100000000011111101101001000010100000000000
000000000000000001100110010101000000000110000000000000
000000000000000000000010000011101010000000000000000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000001100110000000000000000000001000000000
000000000000000000000000000000001011000000000000001000
001000000010000000000111100000001011001100111000000000
100000000000010101000000000000011100110011000000000000
000000000000000000000110001111101001110100010000000000
000000000000000000000000000101101011010001110000000000
000000000010000101000111100101111001110100010100000000
000000000000000000000000001001001001101000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110001101111001110001010100000000
000000000000000000000000000011101101110000000001000000
000000000000000000000000011111101111111001000100000000
000000000000000000000010001101111000110000000001000000
010000000000000000000000010101111010101001010000000000
100000000000000000000010000001100000101010100000000000

.logic_tile 8 28
000000000000000001100010100000000000000000001000000000
000000000000000000000100000000001111000000000000001000
000000000000000000000000000111000000000010101010100100
000000000000000000000000000000001001000001010011100110
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000000000000000000111001001001100111010000000
000000000100000000000000000000001100110011000000000000
000000000000000000000110100001001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001101100000000111001000001100111000000000
000000000000000101000000000000001111110011000000000000
000000000000001001100010010111101000001100111000000000
000000000000000101000010100000101110110011000010000000
000000001010000000000000010111001000001100111000000000
000000000000000000000010100000001101110011000000000000

.logic_tile 9 28
000000000000001000000010101101001010111001010100100001
000000000000000111000110111111101001100001010000000110
001000000000001101000010110000000000000000000000000000
100000000000000101100111010000000000000000000000000000
010000000000001001000111111011111000111001010100000001
110000000000000111100010100101101000010110001000100110
000000000000000101100110101001111011111101000100100000
000000000000001101000010111001111101110100001000000110
000000000000000000000111101011111010111001010100000000
000000000000001101000000000001101000010110001000100110
000000000000000000000111000111111000111001010100000100
000000000110000000000100001011111001010010100000100010
000000100000000111000000000011111010111001010110000000
000001000000010000100000000111111000010110001000100110
010000000000000000000111001011001010111001010110000000
100000000000000000000100001011001010101001000000000100

.logic_tile 10 28
000000000000000000000000000000001000111100001000000000
000000000000000001000000000000000000111100000000010010
000000000000100001100000000000000000000000000000000000
000000000000010000100000000000000000000000000000000000
000000000000000001100000010101011001000010000000000000
000000001110000000100010010101101101000000000000000000
000000000000000000000000010001011111000000100000000000
000000000000000000000011101011001011000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001101011100000000000000000
000000000000000000000000000101011101000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000001100000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
001000000000001000000000000000001000001100111100000000
100000000000000001000000000000001000110011000000000000
000000000000001000000000000000001000001100111100000000
000000001100000001000000000000001101110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000010000000000000000000010000001001001100111100000000
000001001100000000000010000000001000110011000000000000
000000000000000000000000000101101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000
110000000000000000000110010111101000001100111100000000
000000000000000000000010000000100000110011000000000000

.logic_tile 12 28
000000000000010000000000010000000000000000000000000000
000000000000100000000010100000000000000000000000000000
000000000000000000000110100001001011000010000000000000
000000001110000000000000000101101111000000000000000000
000000000000001101100000000111101010100000000000000000
000000000000000101000000000101101001000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101111000000010000000000000
000000000000001101000000000011011110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000101000000000001111010100000000000000000
000000000000000000100000000111101100000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001110000011110010100000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000000011000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001101100000000000011100000011110000000000
000000000000000101000000000000000000000011110000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001101001111000000000000
000000000000000000000000001011101100100000000000000000
000000000000000000000000000011011101000000000000000000

.logic_tile 2 29
000000000000000000000000010111100000000000001000000000
000000000000000000000010100000000000000000000000001000
001000000000000000000000000101111100110011001100000000
100000000000000000000010110000101101001100110000000000
010000000000000101100011100101101000110011001100000000
110000000000000000000010110000101111001100110000000000
000000000000000101100010110001001000110011001100000000
000000000000000000000110100000101101001100110000000000
000000000000000000000011100011001001110011001100000000
000000000000100000000000000000101010001100110000000000
000000000000000000000000000101001000110011001100000000
000000000000001101000000000000001101001100110000000000
000000000000000000000011100101001000110011001100000000
000000000000000000000000000000101111001100110000000000
000000000000000000000000000001101000110011001100000000
000000000000001101000000000000101101001100110000000000

.logic_tile 3 29
000000000000001101000000000101000000000000001000000000
000000000000000011000000000000100000000000000000001000
000000000000001000000000000001000000000000001000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000001000011010000001100000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000011100000001111000000000000000000
000000000000001000000000000000000001000000001000000000
000000000000001101000000000000001100000000000000000000
000000000000001000000000010011100000000000001000000000
000000000000001101000010110000100000000000000000000000
000000000000000000000000010101001000111100001000000000
000000000000000000000010110000000000111100000000000000
000000000000000000000000001001101000010100000000000000
000000000000000000000000001101001000001100000000000000

.logic_tile 4 29
000000000000101000000000000101001010111101010000000000
000001000001001001000010110000100000111101010001000000
001000000000000101000111000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000101000000010001100000010000100000000000
000000000000000101100010000000101000010000100000000000
000000000000000111000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000111000000011000011111101001000000000000
000000000000000000000010001001001111010110000000000000
000000000000000000000000000011001110100000010000000000
000000000000000000000011100101111001110100010000000000
010000000000000001100000011011011101010010100000000000
110000000000000000100010100011111000000010000000000010

.logic_tile 5 29
000000000000000000000000010101000000000000001000000000
000000000000000000000011000000100000000000000000001000
000000000000000111100000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001000000000001100001000000001000000000
000000000000000000000010000000001010000000000000000000
000000000000000011100111100001000000000000001000000000
000000000000000001000000000000100000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000101111100000001010000000000
000000000000000000000000000000110000000001010000000000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000001000000000010110100000000000
000000000000000000000000001001000000101001010000000001
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 29
000000000000000101000110011001001000001100110000000000
000000000000000000000011101101000000110011000000010000
001000000000000000000010110000000000000000000000000000
100010001010000000000111110000000000000000000000000000
010000000000000101000010000001011010001100110000000000
010000000000000000000000000000110000110011000000000000
000000000000001000000110001011001011101001010100100000
000000000000001111000110000111111001011010100000000010
000000000000000000000000010101101000001100110000000000
000000000000000000000010000101110000110011000000000000
000000000000000000000000000111111001011110100000000000
000000001010000001000000000000111001011110100010000001
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000110001011101110010110100000000000
100000000000000001000000000101000000010100000000000000

.logic_tile 9 29
000000000000000000000110100000000001000000001000000000
000000000000000000000000000000001001000000000000001000
000000000000000101000000010000000000000000001000000000
000000000000000000000011000000001001000000000000000000
000000000000000000000010100101001000001100111000000000
000001000000000101000010100000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000101000010100000001000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 10 29
000000000000001000000010100000000000000000000000000000
000000000000001111000010100000000000000000000000000000
000000000000000000000000010001011101100000000000000000
000000000000000000000011111001011011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101001100000000000100000
000000000000000000000010101001111111000000000011100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000110110111000000000110000000000000
000000000000000000000010100000101111000110000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 11 29
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001000110011000000010000
001000000000001000000000010111001000001100111100000000
100000000000000001000010000000000000110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000101001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
110000000000000000000000000101101000001100111100000000
000000100001000000000000000000100000110011000000000000

.logic_tile 12 29
000000000000000101000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000111100110110000000000000000000000000000
100000000000000101000010100000000000000000000000000000
000000000000000000000000001000001100010100000110000000
000000000000000000000000001111000000101000000000000000
000000000000001101100000000000001101001100000110000000
000000000000000101000010100000011000001100000001000001
000000000000000101100000010101111100101000000000000000
000000000000000000000010101001100000000000000001000000
000000000000001001100000001001111011000010000000000000
000000000000001011000000000101101001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000011100000011001100000000000000000
010000000000000000000100000001001100010000000001000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000010110100100000000
100000000000000000000000000111000000101001010000000000
110000000000000000000000000000000000001111000100000000
110000000000000000000000000000001100001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000000000000000101000000100000010000100000
000000000000000000000010010000101110100000010000000011
001000000000001000000010100111000000101001010000000000
100000000000000001000000000000000000101001010010000000
010000000000000001100000010011011000011111110000000000
010000000000000000100010000101111111111111110010000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000001000000000000000110100000000000001111000000000000
000010100000000000000000000000001111001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000001100000001100000000111101001110011001100000000
000000000000000000000000000000101010001100110000010000
001000000000000000000000001000001000001100110100000000
100000000000000000000010101111001000110011000000000000
010000000000000101000111100000000001001111000000000000
110000000000000000000100000000001001001111000000000000
000000000000000001100010100001111010100000000000000000
000000000000000000000000000111111000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000101001010000000000
000000000000001000000000000000000001001111000000000000
000000000000000001000000000000001011001111000000000000
000000000000000000000000010000001010000011110000000000
000000000000000000000011000000000000000011110000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100000100000100100001
100000000000000000000000000000000000000000000011000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000111100000000000011001010001110100000000
000000000000000000000010001011001101100010110000000100
001000000000001001100011101111101100010101110100000000
100000000000000001000100001111011101010110110000000000
010000000000000000000111100111011001011101000100000000
010000000000000000000000001011101000101111010000000000
000000000000000000000110000101101101000011000000000000
000000000000000000000100000001101000000010000000000000
000000000000000000000110010001011000000001000000000000
000000000000000001000011000000011011000001000000000000
000000000000000000000000011000001010000100000000000000
000000000000000000000010101001011000001000000000000000
000000000000000000000000010001011000111010100000000000
000000000000000000000010101101011100010101010000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 5 30
000000000110000001100000010101011011000100100000000000
000000000000000000000011111101111000100000000000000000
000000000000001000000000001001011000010111100000000000
000000000000001111000000001101101010111101000000000000
000000000000001000000010011101011100000010000000000000
000000000000001011000011111101001100000000000000000000
000000000000000000000010100011001011101001010000000000
000000000000000000000011111011011011101001110000000000
000000000000001000000010000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000001101011000100001000000000000
000000000000000000000000001101101011000001000000000000
000000001010000000000110000001001010101000000000000000
000000000000000000000000001111000000101001010000000000
000000000000000000000000001000011000100000000010000000
000000000000000000000000001101001011010000000010000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000001100000010000000001000000001000000000
000000000000000000000011110000001011000000000000001000
001000000000000000000000010000011011001100111000000000
100000000000000000000010000000011100110011000000000000
000000000000100000000110011101001001010010000000000000
000000000000010000000011111011101001110111100000000000
000000000000000000000110000011100000000110000000000000
000000000000001001000000001101101000101111010000000000
000010000000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000001100000011001001011000001010100000000
000000000000000000000011100101111100100010110001000000
000000000000000000000000001101011010001101010100000000
000000000000000000000000001001101101001100000001000000
010000000000000000000000000011111011101000110110000000
100000000000000000000000001101111010000100110001000000

.logic_tile 8 30
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001100000000000000001000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000010101000000000000001000000000
000000000000000001000011010000001001000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000010000000001011000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000001000010000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000010000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010

.logic_tile 9 30
000000000000000000000000001000001000001100110000000000
000000001100000000000000001001000000110011000000010010
000000100000000000000000010000000000000000000000000000
000001000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000001000000000000111001000001100110100100000
000000000000000111000000000000000000110011000000010000
001000000000000000000000000001001110111101010000000000
100000000000000000000000000000000000111101010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000001110000000010
000100001000000000
000000000000100000
000000000000000001
000000000000100010
000000000000010000
001000000000000100
000000000000000000
000000111000000000
000000001000000000
000000000000000010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 9 31
000000000000000010
000100000000000000
000000000000000000
000001110000000001
000001111000000010
000000000000110000
001000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
010000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
001000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000100010
000000000000010000
000000000000000100
000000000000000001
000000000000000010
000011010000000000

.io_tile 14 31
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000010
000100000000000000
000000000000000000
000011010000000001
000000000000001110
000000000000111100
001001110000000100
000000001000001000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000100
000000000000000001
000010000000000010
000010110000000000

.io_tile 17 31
000000000000000010
000100000000000000
000010000000000000
000011110000000001
000000000000000010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
100000000000000000
000100000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001100000000000100
000000000000000000
010000000000000000
000100000000000000
000000000000000000
100000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 31
000001111000000000
000100001000000000
000000000000000000
000000000000000001
000000000000000100
000000000000000000
001000000000000100
000000000000000000
010000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 6 P1B9$SB_IO_OUT_$glb_clk
.sym 7 rst_$glb_sr
.sym 8 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 9 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_sr
.sym 2706 vga.ball_motion_l
.sym 2813 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 2817 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 2818 vga.ball_pos_h[3]
.sym 2819 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 2820 vga.ball_pos_h[1]
.sym 2913 vga.ball_pos_h[0]
.sym 2915 vga.ball_pos_h[0]
.sym 2918 $PACKER_VCC_NET
.sym 2920 vga.ball_pos_h[0]
.sym 3026 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 3027 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 3028 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 3029 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 3030 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 3031 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 3032 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 3099 vga.ball_pos_h[1]
.sym 3250 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 3251 vga.ball_pos_h[9]
.sym 3252 vga.ball_pos_h[6]
.sym 3253 vga.ball_pos_h[4]
.sym 3254 vga.ball_pos_h[8]
.sym 3255 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 3256 vga.ball_pos_h[7]
.sym 3257 vga.ball_pos_h[5]
.sym 3458 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 3459 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 3460 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 3461 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 3462 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 3463 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 3510 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 3547 vga.ball_pos_h[0]
.sym 3550 $PACKER_VCC_NET
.sym 3555 vga.ball_motion_l
.sym 3664 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 3665 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 3759 $PACKER_VCC_NET
.sym 3763 vga.ball_pos_h[0]
.sym 3766 vga.ball_pos_h[0]
.sym 3769 $PACKER_VCC_NET
.sym 3879 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 3880 vga.blank_h
.sym 4171 vga.blank_h
.sym 4173 vga.blank_h_SB_DFFESS_Q_E
.sym 4205 vga.count_h[0]
.sym 4387 $PACKER_VCC_NET
.sym 4394 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 4396 vga.count_h[2]
.sym 4399 vga.count_h[3]
.sym 4401 vga.count_h[1]
.sym 4403 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 4619 vga.count_h[8]
.sym 4628 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 4646 $PACKER_VCC_NET
.sym 4659 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 4876 rst
.sym 4991 vga.count_h_ball
.sym 5089 vga.count_h[0]
.sym 5246 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 5296 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 5298 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 5406 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 5407 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5410 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 5454 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 5455 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 5476 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 5487 $PACKER_VCC_NET
.sym 5499 vga.count_h[8]
.sym 5500 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 5501 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 5508 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 5509 vga.count_h[2]
.sym 5511 vga.count_h[3]
.sym 5615 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 5668 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 5678 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 5707 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 5710 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 5716 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 5827 vga.count_h_score_r_2
.sym 5831 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 5833 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 5890 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 5891 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 5895 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 5912 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 5938 locked_SB_LUT4_I3_O
.sym 6054 rst_counter[4]
.sym 6055 rst_counter[6]
.sym 6058 rst_counter[5]
.sym 6059 rst_counter[7]
.sym 6060 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 6125 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 6131 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 6161 vga.count_h_score_r_2
.sym 6280 locked_SB_LUT4_I3_O
.sym 6281 pll_PLL$nextnr_LOCK_lut_through_net
.sym 6282 rst_SB_DFF_Q_D[0]
.sym 6283 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 6284 rst_counter[9]
.sym 8504 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 8505 vga.ball_pos_h[1]
.sym 8627 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 8628 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8629 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 8630 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8631 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 8632 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8651 $PACKER_VCC_NET
.sym 8652 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8653 vga.ball_pos_h[6]
.sym 8655 vga.ball_pos_h[4]
.sym 8657 $PACKER_VCC_NET
.sym 8666 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 8668 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8669 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 8675 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 8676 vga.ball_motion_l
.sym 8678 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 8682 $PACKER_VCC_NET
.sym 8684 vga.ball_pos_h[0]
.sym 8688 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 8689 vga.ball_pos_h[1]
.sym 8693 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8696 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 8699 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 8701 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8702 vga.ball_motion_l
.sym 8723 vga.ball_pos_h[0]
.sym 8724 vga.ball_pos_h[1]
.sym 8725 $PACKER_VCC_NET
.sym 8730 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 8731 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 8732 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 8735 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8736 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 8738 vga.ball_motion_l
.sym 8742 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 8743 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 8744 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 8745 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 8746 P1B9$SB_IO_OUT_$glb_clk
.sym 8747 rst_$glb_sr
.sym 8772 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8773 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 8774 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8775 vga.ball_pos_h[2]
.sym 8776 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8777 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 8778 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 8779 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 8797 vga.ball_pos_h[7]
.sym 8799 vga.ball_pos_h[5]
.sym 8802 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 8803 vga.ball_pos_h[3]
.sym 8806 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8807 vga.ball_pos_h[1]
.sym 8815 vga.ball_pos_h[0]
.sym 8816 vga.ball_pos_h[4]
.sym 8819 vga.ball_pos_h[7]
.sym 8820 vga.ball_pos_h[5]
.sym 8821 vga.ball_pos_h[0]
.sym 8823 vga.ball_pos_h[6]
.sym 8826 vga.ball_pos_h[3]
.sym 8828 vga.ball_pos_h[1]
.sym 8840 vga.ball_pos_h[2]
.sym 8845 $nextpnr_ICESTORM_LC_83$O
.sym 8847 vga.ball_pos_h[0]
.sym 8851 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 8853 vga.ball_pos_h[1]
.sym 8855 vga.ball_pos_h[0]
.sym 8857 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 8860 vga.ball_pos_h[2]
.sym 8861 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 8863 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 8865 vga.ball_pos_h[3]
.sym 8867 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 8869 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 8871 vga.ball_pos_h[4]
.sym 8873 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 8875 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 8878 vga.ball_pos_h[5]
.sym 8879 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 8881 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 8883 vga.ball_pos_h[6]
.sym 8885 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 8887 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 8889 vga.ball_pos_h[7]
.sym 8891 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 8919 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 8920 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8921 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 8924 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 8925 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 8926 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 8935 vga.ball_motion_l
.sym 8945 vga.ball_pos_h[2]
.sym 8953 vga.ball_pos_h[9]
.sym 8955 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 8961 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 8965 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 8967 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 8968 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 8972 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 8973 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 8974 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 8976 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 8977 vga.ball_pos_h[9]
.sym 8978 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 8984 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 8985 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 8987 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 8988 vga.ball_pos_h[8]
.sym 8989 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 8990 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 8991 vga.ball_motion_l
.sym 8992 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 8994 vga.ball_pos_h[8]
.sym 8996 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 8999 vga.ball_pos_h[9]
.sym 9000 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9001 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 9002 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 9005 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9007 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 9008 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 9012 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 9013 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 9014 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9017 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 9018 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 9019 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9020 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 9024 vga.ball_motion_l
.sym 9026 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9029 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 9030 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 9031 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9032 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 9036 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 9037 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 9038 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 9039 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 9040 P1B9$SB_IO_OUT_$glb_clk
.sym 9041 rst_$glb_sr
.sym 9068 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 9069 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 9070 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 9071 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 9072 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 9073 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 9087 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 9090 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 9092 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 9094 vga.ball_pos_h[1]
.sym 9100 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 9101 vga.ball_pos_h[1]
.sym 9109 vga.ball_pos_h[6]
.sym 9113 vga.ball_pos_h[7]
.sym 9118 vga.ball_pos_h[4]
.sym 9119 vga.ball_pos_h[8]
.sym 9121 vga.ball_pos_h[3]
.sym 9122 vga.ball_pos_h[5]
.sym 9125 vga.ball_pos_h[1]
.sym 9129 vga.ball_pos_h[2]
.sym 9139 $nextpnr_ICESTORM_LC_45$O
.sym 9142 vga.ball_pos_h[1]
.sym 9145 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 9147 vga.ball_pos_h[2]
.sym 9151 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 9153 vga.ball_pos_h[3]
.sym 9155 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 9157 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 9159 vga.ball_pos_h[4]
.sym 9161 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 9163 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 9166 vga.ball_pos_h[5]
.sym 9167 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 9169 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 9171 vga.ball_pos_h[6]
.sym 9173 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 9175 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 9178 vga.ball_pos_h[7]
.sym 9179 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 9181 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 9184 vga.ball_pos_h[8]
.sym 9185 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 9213 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 9214 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 9215 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 9216 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 9217 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 9218 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 9219 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 9220 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9237 $PACKER_VCC_NET
.sym 9238 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 9239 $PACKER_VCC_NET
.sym 9240 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 9242 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 9243 vga.count_h[2]
.sym 9244 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 9245 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 9246 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 9247 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 9248 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 9249 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 9273 vga.ball_pos_h[9]
.sym 9286 $nextpnr_ICESTORM_LC_46$I3
.sym 9288 vga.ball_pos_h[9]
.sym 9290 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 9296 $nextpnr_ICESTORM_LC_46$I3
.sym 9361 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 9362 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 9363 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 9364 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[4]
.sym 9365 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[5]
.sym 9366 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[6]
.sym 9367 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[7]
.sym 9385 vga.count_h[8]
.sym 9386 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9391 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9392 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9394 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 9395 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 9402 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 9406 $PACKER_VCC_NET
.sym 9409 vga.count_h[8]
.sym 9412 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9414 $PACKER_VCC_NET
.sym 9418 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9419 vga.blank_h_SB_DFFESS_Q_E
.sym 9423 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 9428 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 9433 $nextpnr_ICESTORM_LC_28$O
.sym 9436 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 9439 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[1]
.sym 9441 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 9442 $PACKER_VCC_NET
.sym 9445 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[2]
.sym 9447 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9448 $PACKER_VCC_NET
.sym 9451 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[3]
.sym 9453 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9457 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3[4]
.sym 9459 vga.count_h[8]
.sym 9460 $PACKER_VCC_NET
.sym 9463 $nextpnr_ICESTORM_LC_29$I3
.sym 9466 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 9469 $nextpnr_ICESTORM_LC_29$COUT
.sym 9472 $PACKER_VCC_NET
.sym 9473 $nextpnr_ICESTORM_LC_29$I3
.sym 9479 $nextpnr_ICESTORM_LC_29$COUT
.sym 9480 vga.blank_h_SB_DFFESS_Q_E
.sym 9481 P1B9$SB_IO_OUT_$glb_clk
.sym 9482 rst_$glb_sr
.sym 9507 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[8]
.sym 9508 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[9]
.sym 9509 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[10]
.sym 9510 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9511 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 9512 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 9513 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 9523 vga.ball_motion_l
.sym 9533 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 9540 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 9550 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 9552 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[4]
.sym 9553 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[5]
.sym 9554 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[6]
.sym 9555 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[7]
.sym 9558 vga.ball_pos_h[0]
.sym 9559 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 9564 vga.count_h[0]
.sym 9565 vga.count_h[2]
.sym 9567 vga.count_h[3]
.sym 9569 vga.count_h[1]
.sym 9570 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 9571 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 9575 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9576 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9579 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 9580 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 9582 vga.ball_pos_h[0]
.sym 9583 vga.count_h[0]
.sym 9586 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 9588 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 9589 vga.count_h[1]
.sym 9592 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 9594 vga.count_h[2]
.sym 9595 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 9598 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 9600 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 9601 vga.count_h[3]
.sym 9604 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 9606 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 9607 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[4]
.sym 9610 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 9612 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 9613 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[5]
.sym 9616 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 9618 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9619 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[6]
.sym 9622 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 9624 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9625 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[7]
.sym 9670 vga.ball_pos_h[0]
.sym 9671 $PACKER_VCC_NET
.sym 9676 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 9678 vga.blank_h_SB_DFFESS_Q_E
.sym 9680 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9690 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 9695 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[8]
.sym 9696 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[9]
.sym 9697 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[10]
.sym 9706 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9716 vga.count_h[8]
.sym 9724 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 9727 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 9729 vga.count_h[8]
.sym 9730 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[8]
.sym 9733 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 9735 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 9736 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[9]
.sym 9739 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 9742 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[10]
.sym 9745 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 9747 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9751 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 9754 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9757 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 9759 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9763 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 9766 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9769 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 9771 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9803 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 9805 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 9807 vga.blank_h_SB_DFFESS_Q_E
.sym 9808 vga.count_h[0]
.sym 9825 vga.count_h_ball
.sym 9827 $PACKER_VCC_NET
.sym 9828 vga.count_h[1]
.sym 9830 vga.count_h[2]
.sym 9831 $PACKER_VCC_NET
.sym 9832 vga.count_h[3]
.sym 9834 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 9835 $PACKER_VCC_NET
.sym 9836 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 9837 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 9864 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9874 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 9877 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 9882 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9886 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 9889 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9892 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 9894 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9898 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 9901 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9904 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 9906 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9910 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 9913 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 9918 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 9954 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 9955 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 9965 vga.count_h[0]
.sym 9972 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 9973 vga.count_h[8]
.sym 9974 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 9975 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 9976 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 9982 vga.count_h[0]
.sym 9984 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 10000 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 10021 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 10024 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 10027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[25]
.sym 10029 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 10033 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[26]
.sym 10036 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 10039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[27]
.sym 10041 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 10045 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[28]
.sym 10048 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 10051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[29]
.sym 10053 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 10057 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I3[30]
.sym 10060 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 10063 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 10065 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 10096 vga.count_h[1]
.sym 10097 vga.count_h[2]
.sym 10098 vga.count_h[3]
.sym 10099 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 10100 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 10101 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10102 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10108 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 10120 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 10130 vga.count_h[1]
.sym 10131 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 10140 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 10144 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 10170 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 10172 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 10216 P1B9$SB_IO_OUT_$glb_clk
.sym 10217 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 10242 vga.count_h[8]
.sym 10243 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10244 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 10254 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10255 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10257 vga.count_h[3]
.sym 10259 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10265 vga.count_h[2]
.sym 10266 vga.count_h[2]
.sym 10268 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10274 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10276 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10277 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10284 $PACKER_VCC_NET
.sym 10285 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10287 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 10289 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10291 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10293 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10295 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 10301 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10305 $PACKER_VCC_NET
.sym 10310 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10313 $PACKER_VCC_NET
.sym 10315 $nextpnr_ICESTORM_LC_36$O
.sym 10318 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10321 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[1]
.sym 10323 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10327 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[2]
.sym 10329 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10333 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[3]
.sym 10335 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 10336 $PACKER_VCC_NET
.sym 10339 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[4]
.sym 10341 $PACKER_VCC_NET
.sym 10342 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10345 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[5]
.sym 10348 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10351 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[6]
.sym 10354 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10357 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[7]
.sym 10359 $PACKER_VCC_NET
.sym 10360 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 10401 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10403 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10405 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10410 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10413 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 10415 $PACKER_VCC_NET
.sym 10416 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 10417 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 10418 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 10420 vga.count_h[3]
.sym 10422 vga.count_h[1]
.sym 10423 $PACKER_VCC_NET
.sym 10424 vga.count_h[2]
.sym 10425 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I3[7]
.sym 10430 vga.count_h[8]
.sym 10431 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10432 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10435 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 10439 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 10441 vga.count_h[0]
.sym 10448 vga.count_h[1]
.sym 10449 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10451 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10458 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10460 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10462 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 10464 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10469 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 10470 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 10471 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 10472 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 10475 vga.count_h[1]
.sym 10476 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10477 vga.count_h[8]
.sym 10493 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10494 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10495 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10496 vga.count_h[0]
.sym 10537 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 10538 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 10539 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 10540 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 10541 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 10543 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 10554 vga.count_v_score_0_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 10561 vga.count_h[8]
.sym 10562 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 10563 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10564 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10566 vga.count_h[0]
.sym 10567 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 10569 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 10570 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10580 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 10583 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10584 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 10586 vga.count_h[2]
.sym 10588 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10589 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10590 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10596 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10599 $PACKER_VCC_NET
.sym 10602 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10607 $PACKER_VCC_NET
.sym 10609 $nextpnr_ICESTORM_LC_16$O
.sym 10612 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 10615 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 10617 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10618 $PACKER_VCC_NET
.sym 10619 vga.count_h[2]
.sym 10621 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10623 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 10624 $PACKER_VCC_NET
.sym 10627 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 10630 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 10633 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 10635 $PACKER_VCC_NET
.sym 10636 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 10639 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 10641 $PACKER_VCC_NET
.sym 10642 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 10645 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 10648 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 10651 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10653 $PACKER_VCC_NET
.sym 10654 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 10683 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 10684 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 10686 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 10687 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 10688 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 10689 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 10690 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 10698 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 10699 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 10707 locked_SB_LUT4_I3_O
.sym 10714 locked_SB_LUT4_I3_O
.sym 10719 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 10725 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10726 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10728 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10731 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 10733 vga.count_h[2]
.sym 10734 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 10735 vga.count_h[3]
.sym 10736 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 10737 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10750 vga.count_h[0]
.sym 10751 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10752 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 10753 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 10756 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 10759 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 10763 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 10764 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 10765 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 10766 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 10787 vga.count_h[0]
.sym 10788 vga.count_h[3]
.sym 10789 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 10790 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 10799 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 10800 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 10801 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 10802 vga.count_h[2]
.sym 10804 P1B9$SB_IO_OUT_$glb_clk
.sym 10805 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 10831 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 10832 rst_counter_SB_LUT4_O_5_I3[0]
.sym 10833 rst_counter_SB_LUT4_O_5_I3[1]
.sym 10834 rst_counter_SB_LUT4_O_4_I3
.sym 10835 rst_counter_SB_LUT4_O_3_I3
.sym 10836 rst_counter_SB_LUT4_O_2_I3
.sym 10837 rst_counter_SB_LUT4_O_1_I3
.sym 10842 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 10845 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 10889 rst_counter_SB_LUT4_O_5_I3[0]
.sym 10890 rst_counter_SB_LUT4_O_5_I3[1]
.sym 10891 rst_counter_SB_LUT4_O_4_I3
.sym 10892 rst_counter_SB_LUT4_O_3_I3
.sym 10910 rst_counter_SB_LUT4_O_3_I3
.sym 10917 rst_counter_SB_LUT4_O_5_I3[1]
.sym 10937 rst_counter_SB_LUT4_O_4_I3
.sym 10942 rst_counter_SB_LUT4_O_5_I3[0]
.sym 10946 rst_counter_SB_LUT4_O_3_I3
.sym 10947 rst_counter_SB_LUT4_O_4_I3
.sym 10948 rst_counter_SB_LUT4_O_5_I3[1]
.sym 10949 rst_counter_SB_LUT4_O_5_I3[0]
.sym 10977 rst_counter_SB_LUT4_O_I3
.sym 10978 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 10979 rst_counter[3]
.sym 10980 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 10982 rst_counter[1]
.sym 10983 rst_counter[2]
.sym 10984 rst_counter[8]
.sym 11008 $PACKER_VCC_NET
.sym 11009 locked_SB_LUT4_I3_O
.sym 11020 locked_SB_LUT4_I3_O
.sym 11022 rst_counter[9]
.sym 11025 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 11027 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 11028 rst_SB_DFF_Q_D[0]
.sym 11037 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 11043 P1B10$SB_IO_OUT
.sym 11045 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11052 rst_SB_DFF_Q_D[0]
.sym 11053 P1B10$SB_IO_OUT
.sym 11058 P1B10$SB_IO_OUT
.sym 11063 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 11064 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 11065 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11066 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 11070 rst_counter[9]
.sym 11077 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 11097 locked_SB_LUT4_I3_O
.sym 11098 P1B9$SB_IO_OUT_$glb_clk
.sym 11117 P1B10$SB_IO_OUT
.sym 11138 rst
.sym 11140 pll_PLL$nextnr_LOCK_lut_through_net
.sym 11142 rst_SB_DFF_Q_D[0]
.sym 11144 locked_SB_LUT4_I3_O
.sym 12777 vga.ball_motion_l
.sym 12893 vga.ball_pos_h[0]
.sym 12895 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 12897 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 12913 vga.ball_pos_h[2]
.sym 12915 vga.ball_pos_h[3]
.sym 12919 vga.ball_pos_h[0]
.sym 12925 vga.ball_pos_h[1]
.sym 12927 $PACKER_VCC_NET
.sym 12931 vga.ball_pos_h[7]
.sym 12933 vga.ball_pos_h[4]
.sym 12935 $PACKER_VCC_NET
.sym 12937 $PACKER_VCC_NET
.sym 12939 vga.ball_pos_h[6]
.sym 12941 vga.ball_pos_h[5]
.sym 12942 $nextpnr_ICESTORM_LC_9$O
.sym 12945 vga.ball_pos_h[0]
.sym 12948 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12950 vga.ball_pos_h[1]
.sym 12951 $PACKER_VCC_NET
.sym 12954 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12956 vga.ball_pos_h[2]
.sym 12957 $PACKER_VCC_NET
.sym 12958 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 12960 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 12962 $PACKER_VCC_NET
.sym 12963 vga.ball_pos_h[3]
.sym 12964 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 12966 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 12968 vga.ball_pos_h[4]
.sym 12969 $PACKER_VCC_NET
.sym 12970 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 12972 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 12974 vga.ball_pos_h[5]
.sym 12975 $PACKER_VCC_NET
.sym 12976 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 12978 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 12980 $PACKER_VCC_NET
.sym 12981 vga.ball_pos_h[6]
.sym 12982 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 12984 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 12986 $PACKER_VCC_NET
.sym 12987 vga.ball_pos_h[7]
.sym 12988 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 12999 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 13013 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 13015 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 13021 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13025 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13026 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13028 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 13035 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 13036 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 13039 $PACKER_VCC_NET
.sym 13040 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13042 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13043 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13044 vga.ball_pos_h[2]
.sym 13045 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13046 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13047 vga.ball_motion_l
.sym 13050 vga.ball_pos_h[9]
.sym 13051 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13052 vga.ball_pos_h[4]
.sym 13053 vga.ball_pos_h[0]
.sym 13054 vga.ball_pos_h[3]
.sym 13056 vga.ball_pos_h[1]
.sym 13058 vga.ball_pos_h[9]
.sym 13059 vga.ball_pos_h[6]
.sym 13060 vga.ball_pos_h[4]
.sym 13061 vga.ball_pos_h[8]
.sym 13062 vga.ball_pos_h[3]
.sym 13063 vga.ball_pos_h[7]
.sym 13064 vga.ball_pos_h[5]
.sym 13065 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 13067 vga.ball_pos_h[8]
.sym 13068 $PACKER_VCC_NET
.sym 13069 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 13072 vga.ball_pos_h[9]
.sym 13073 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13074 vga.ball_motion_l
.sym 13075 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 13078 vga.ball_pos_h[2]
.sym 13079 vga.ball_pos_h[4]
.sym 13080 vga.ball_pos_h[3]
.sym 13081 vga.ball_pos_h[1]
.sym 13084 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 13085 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 13086 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 13090 vga.ball_pos_h[5]
.sym 13091 vga.ball_pos_h[8]
.sym 13092 vga.ball_pos_h[9]
.sym 13093 vga.ball_pos_h[6]
.sym 13096 vga.ball_pos_h[7]
.sym 13097 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13098 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13099 vga.ball_pos_h[0]
.sym 13102 vga.ball_pos_h[2]
.sym 13103 vga.ball_pos_h[1]
.sym 13104 vga.ball_pos_h[4]
.sym 13105 vga.ball_pos_h[3]
.sym 13108 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 13110 vga.ball_motion_l
.sym 13111 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 13112 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 13113 P1B9$SB_IO_OUT_$glb_clk
.sym 13114 rst_$glb_sr
.sym 13115 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 13117 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 13118 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 13119 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 13120 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 13121 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 13122 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 13129 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13132 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 13142 vga.ball_pos_h[2]
.sym 13146 vga.ball_pos_h[1]
.sym 13157 vga.ball_pos_h[9]
.sym 13158 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 13159 vga.ball_pos_h[2]
.sym 13160 vga.ball_pos_h[8]
.sym 13161 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13162 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13163 vga.ball_pos_h[1]
.sym 13165 vga.ball_pos_h[0]
.sym 13166 vga.ball_pos_h[6]
.sym 13169 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 13170 vga.ball_pos_h[7]
.sym 13171 vga.ball_pos_h[5]
.sym 13172 $PACKER_VCC_NET
.sym 13178 vga.ball_motion_l
.sym 13181 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13186 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13189 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 13191 vga.ball_motion_l
.sym 13192 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13195 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 13196 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13197 vga.ball_pos_h[7]
.sym 13198 vga.ball_pos_h[0]
.sym 13201 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 13202 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13203 vga.ball_motion_l
.sym 13219 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 13220 vga.ball_motion_l
.sym 13222 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 13225 vga.ball_pos_h[8]
.sym 13226 vga.ball_pos_h[9]
.sym 13227 vga.ball_pos_h[5]
.sym 13228 vga.ball_pos_h[6]
.sym 13231 vga.ball_pos_h[2]
.sym 13232 $PACKER_VCC_NET
.sym 13233 vga.ball_pos_h[1]
.sym 13238 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 13239 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 13249 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 13250 vga.ball_pos_v[1]
.sym 13261 $PACKER_VCC_NET
.sym 13264 vga.ball_motion_l
.sym 13273 vga.count_h[0]
.sym 13281 vga.ball_pos_h[1]
.sym 13293 vga.ball_pos_h[3]
.sym 13296 $PACKER_VCC_NET
.sym 13298 vga.ball_pos_h[4]
.sym 13299 vga.ball_pos_h[8]
.sym 13302 vga.ball_pos_h[2]
.sym 13304 $PACKER_VCC_NET
.sym 13305 vga.ball_pos_h[6]
.sym 13309 vga.ball_pos_h[7]
.sym 13310 vga.ball_pos_h[5]
.sym 13311 $nextpnr_ICESTORM_LC_23$O
.sym 13314 vga.ball_pos_h[1]
.sym 13317 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 13319 $PACKER_VCC_NET
.sym 13320 vga.ball_pos_h[2]
.sym 13323 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13325 vga.ball_pos_h[3]
.sym 13326 $PACKER_VCC_NET
.sym 13327 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 13329 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 13331 $PACKER_VCC_NET
.sym 13332 vga.ball_pos_h[4]
.sym 13333 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 13335 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 13337 $PACKER_VCC_NET
.sym 13338 vga.ball_pos_h[5]
.sym 13339 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 13341 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 13343 $PACKER_VCC_NET
.sym 13344 vga.ball_pos_h[6]
.sym 13345 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 13347 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 13349 vga.ball_pos_h[7]
.sym 13350 $PACKER_VCC_NET
.sym 13351 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 13353 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 13355 vga.ball_pos_h[8]
.sym 13356 $PACKER_VCC_NET
.sym 13357 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 13371 vga.count_h[0]
.sym 13385 vga.count_h[2]
.sym 13387 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13388 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 13389 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13391 vga.count_h[3]
.sym 13392 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 13393 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 13394 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 13395 vga.count_h[1]
.sym 13396 vga.ball_pos_h[0]
.sym 13397 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 13402 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 13404 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13405 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 13406 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 13409 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 13410 vga.ball_pos_h[1]
.sym 13412 vga.ball_pos_h[2]
.sym 13413 vga.ball_pos_h[9]
.sym 13416 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 13417 vga.count_h[3]
.sym 13419 $PACKER_VCC_NET
.sym 13420 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13421 vga.count_h[1]
.sym 13422 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 13423 vga.count_h[8]
.sym 13425 vga.count_h[2]
.sym 13429 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 13432 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 13433 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 13434 $nextpnr_ICESTORM_LC_24$I3
.sym 13436 $PACKER_VCC_NET
.sym 13437 vga.ball_pos_h[9]
.sym 13438 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 13440 $nextpnr_ICESTORM_LC_24$COUT
.sym 13443 $PACKER_VCC_NET
.sym 13444 $nextpnr_ICESTORM_LC_24$I3
.sym 13448 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 13449 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 13450 $nextpnr_ICESTORM_LC_24$COUT
.sym 13453 vga.count_h[8]
.sym 13454 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 13455 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 13456 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 13460 vga.ball_pos_h[2]
.sym 13462 vga.ball_pos_h[1]
.sym 13466 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 13467 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 13468 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 13472 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 13473 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 13474 vga.count_h[2]
.sym 13477 vga.count_h[1]
.sym 13478 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 13479 vga.ball_pos_h[1]
.sym 13480 vga.count_h[3]
.sym 13495 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13510 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 13512 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13513 vga.count_h[8]
.sym 13517 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13526 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 13527 vga.ball_pos_h[1]
.sym 13529 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13530 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 13531 $PACKER_VCC_NET
.sym 13532 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 13536 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 13537 $PACKER_VCC_NET
.sym 13538 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13539 $PACKER_VCC_NET
.sym 13542 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13546 vga.ball_pos_h[0]
.sym 13557 $nextpnr_ICESTORM_LC_42$O
.sym 13559 vga.ball_pos_h[0]
.sym 13563 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[2]
.sym 13565 $PACKER_VCC_NET
.sym 13566 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13567 vga.ball_pos_h[1]
.sym 13569 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[3]
.sym 13571 $PACKER_VCC_NET
.sym 13572 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 13573 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[2]
.sym 13575 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[4]
.sym 13577 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 13578 $PACKER_VCC_NET
.sym 13579 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[3]
.sym 13581 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[5]
.sym 13583 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 13584 $PACKER_VCC_NET
.sym 13585 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[4]
.sym 13587 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[6]
.sym 13589 $PACKER_VCC_NET
.sym 13590 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 13591 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[5]
.sym 13593 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[7]
.sym 13595 $PACKER_VCC_NET
.sym 13596 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 13597 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[6]
.sym 13599 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[8]
.sym 13601 $PACKER_VCC_NET
.sym 13602 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 13603 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[7]
.sym 13607 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 13612 vga.ball_pos_h[0]
.sym 13640 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13643 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[8]
.sym 13649 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 13651 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 13654 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13657 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13658 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 13659 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13660 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13661 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13662 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 13664 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 13666 $PACKER_VCC_NET
.sym 13669 vga.ball_pos_h[0]
.sym 13671 vga.count_h[0]
.sym 13674 $PACKER_VCC_NET
.sym 13677 vga.ball_pos_h[0]
.sym 13680 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[9]
.sym 13682 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 13683 $PACKER_VCC_NET
.sym 13684 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[8]
.sym 13686 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[10]
.sym 13688 $PACKER_VCC_NET
.sym 13689 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 13690 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[9]
.sym 13692 $nextpnr_ICESTORM_LC_43$I3
.sym 13694 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 13695 $PACKER_VCC_NET
.sym 13696 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[10]
.sym 13702 $nextpnr_ICESTORM_LC_43$I3
.sym 13705 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 13706 vga.ball_pos_h[0]
.sym 13707 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13708 vga.count_h[0]
.sym 13711 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 13712 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 13713 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 13714 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 13717 vga.ball_pos_h[0]
.sym 13719 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 13720 $PACKER_VCC_NET
.sym 13742 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 13743 $PACKER_VCC_NET
.sym 13748 P1A9$SB_IO_OUT
.sym 13750 vga.count_h_ball
.sym 13756 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13757 vga.count_h[0]
.sym 13771 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13772 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13778 vga.count_h[0]
.sym 13789 $PACKER_VCC_NET
.sym 13790 vga.count_h[3]
.sym 13793 $PACKER_VCC_NET
.sym 13794 vga.count_h[1]
.sym 13796 vga.count_h[2]
.sym 13797 $PACKER_VCC_NET
.sym 13800 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 13801 $PACKER_VCC_NET
.sym 13802 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 13803 $nextpnr_ICESTORM_LC_14$O
.sym 13805 vga.count_h[0]
.sym 13809 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]
.sym 13811 $PACKER_VCC_NET
.sym 13812 vga.count_h[1]
.sym 13815 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[2]
.sym 13817 $PACKER_VCC_NET
.sym 13818 vga.count_h[2]
.sym 13821 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[3]
.sym 13823 $PACKER_VCC_NET
.sym 13824 vga.count_h[3]
.sym 13827 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[4]
.sym 13830 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 13833 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[5]
.sym 13835 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 13839 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[6]
.sym 13841 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13845 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[7]
.sym 13847 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13848 $PACKER_VCC_NET
.sym 13855 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 13856 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 13857 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 13860 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 13866 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 13875 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 13879 vga.count_h[1]
.sym 13880 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 13881 vga.count_h[2]
.sym 13883 vga.count_h[3]
.sym 13884 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 13885 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 13887 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 13889 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[7]
.sym 13898 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 13901 vga.count_h[0]
.sym 13902 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 13909 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 13911 rst
.sym 13913 $PACKER_VCC_NET
.sym 13916 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13917 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 13923 vga.count_h[8]
.sym 13926 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I2[8]
.sym 13928 $PACKER_VCC_NET
.sym 13929 vga.count_h[8]
.sym 13932 $nextpnr_ICESTORM_LC_15$I3
.sym 13935 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 13942 $nextpnr_ICESTORM_LC_15$I3
.sym 13951 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13952 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 13953 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 13963 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 13964 rst
.sym 13965 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 13966 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 13969 vga.count_h[0]
.sym 13972 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 13974 P1B9$SB_IO_OUT_$glb_clk
.sym 13975 rst_$glb_sr
.sym 13992 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 14000 vga.count_h[8]
.sym 14001 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14002 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14003 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14005 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14007 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14008 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14009 vga.count_h[2]
.sym 14011 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14022 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14023 $PACKER_VCC_NET
.sym 14027 $PACKER_VCC_NET
.sym 14029 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14031 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14032 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14033 vga.count_h[8]
.sym 14040 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 14043 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14049 $nextpnr_ICESTORM_LC_5$O
.sym 14051 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14055 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 14058 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14061 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14063 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14067 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14069 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14073 vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 14075 $PACKER_VCC_NET
.sym 14076 vga.count_h[8]
.sym 14079 $nextpnr_ICESTORM_LC_6$I3
.sym 14082 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14085 $nextpnr_ICESTORM_LC_6$COUT
.sym 14088 $PACKER_VCC_NET
.sym 14089 $nextpnr_ICESTORM_LC_6$I3
.sym 14094 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 14095 $nextpnr_ICESTORM_LC_6$COUT
.sym 14100 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 14101 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14102 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 14103 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14104 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2[1]
.sym 14105 vga.count_h_paddle_r
.sym 14121 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14123 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14125 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14127 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14128 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 14133 vga.count_h[1]
.sym 14134 rst
.sym 14140 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14143 vga.count_h[3]
.sym 14145 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14146 vga.count_h[0]
.sym 14148 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14158 vga.count_h[2]
.sym 14160 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14162 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14165 vga.count_h[1]
.sym 14171 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14172 $nextpnr_ICESTORM_LC_79$O
.sym 14175 vga.count_h[0]
.sym 14178 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 14179 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14180 vga.count_h[1]
.sym 14182 vga.count_h[0]
.sym 14184 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 14185 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14187 vga.count_h[2]
.sym 14188 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 14190 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 14191 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14193 vga.count_h[3]
.sym 14194 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 14196 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 14197 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14199 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14200 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 14202 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14203 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14205 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14206 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 14208 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 14209 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14211 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14212 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 14214 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 14215 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14216 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14218 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 14220 P1B9$SB_IO_OUT_$glb_clk
.sym 14221 rst_$glb_sr
.sym 14223 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14224 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14225 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14226 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14227 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14228 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14229 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14235 vga.count_h_paddle_r
.sym 14236 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14237 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 14238 vga.count_h[1]
.sym 14240 vga.count_h[2]
.sym 14242 vga.count_h[3]
.sym 14244 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14246 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 14249 vga.count_h[3]
.sym 14250 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14254 vga.count_h[8]
.sym 14257 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14258 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 14267 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14268 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14276 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14279 vga.count_h[8]
.sym 14280 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14295 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 14296 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14298 vga.count_h[8]
.sym 14299 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 14302 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14303 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 14305 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 14308 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14309 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14343 P1B9$SB_IO_OUT_$glb_clk
.sym 14344 rst_$glb_sr
.sym 14345 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 14346 vga.count_v_score_0
.sym 14347 vga.count_h_score_l_0_SB_DFFSR_Q_R
.sym 14348 vga.count_v_score_3
.sym 14349 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 14350 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 14351 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 14352 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 14357 vga.count_h[8]
.sym 14358 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14360 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14361 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14362 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14363 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14368 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14369 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14371 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14372 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14373 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14376 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 14378 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 14379 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14387 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14388 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14389 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14390 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14399 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14400 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14403 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14405 $PACKER_VCC_NET
.sym 14410 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14413 $PACKER_VCC_NET
.sym 14418 $nextpnr_ICESTORM_LC_37$O
.sym 14420 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 14424 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]
.sym 14426 $PACKER_VCC_NET
.sym 14427 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 14430 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]
.sym 14432 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 14433 $PACKER_VCC_NET
.sym 14436 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]
.sym 14438 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14439 $PACKER_VCC_NET
.sym 14442 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[4]
.sym 14444 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14448 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[5]
.sym 14450 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 14454 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[6]
.sym 14457 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 14460 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 14462 $PACKER_VCC_NET
.sym 14463 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 14480 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 14483 vga.count_v_score_3
.sym 14493 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 14497 vga.count_h[2]
.sym 14499 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14500 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 14503 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 14504 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[7]
.sym 14510 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14511 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14515 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 14516 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 14518 vga.count_h[2]
.sym 14519 vga.count_h[3]
.sym 14520 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14521 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 14522 vga.count_h[1]
.sym 14526 vga.count_h[8]
.sym 14527 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14528 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14530 vga.count_h[0]
.sym 14539 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14541 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 14543 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 14548 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 14549 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14550 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 14551 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 14554 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14555 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14556 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14557 vga.count_h[8]
.sym 14560 vga.count_h[0]
.sym 14561 vga.count_h[1]
.sym 14562 vga.count_h[3]
.sym 14563 vga.count_h[2]
.sym 14567 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 14568 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14572 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 14573 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 14574 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 14575 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14584 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14585 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14586 vga.count_h[8]
.sym 14592 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 14593 vga.count_h_score_l_2
.sym 14594 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 14595 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 14596 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 14598 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14605 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14609 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 14618 rst
.sym 14625 vga.count_h[1]
.sym 14626 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 14635 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14636 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 14638 vga.count_h[3]
.sym 14640 vga.count_h[1]
.sym 14642 vga.count_h[2]
.sym 14644 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14645 vga.count_h[8]
.sym 14647 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14650 vga.count_h[0]
.sym 14653 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 14656 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14660 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14663 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14665 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 14666 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 14667 vga.count_h[3]
.sym 14671 vga.count_h[1]
.sym 14672 vga.count_h[0]
.sym 14673 vga.count_h[2]
.sym 14674 vga.count_h[3]
.sym 14683 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14684 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 14685 vga.count_h[2]
.sym 14686 vga.count_h[3]
.sym 14689 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 14690 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14691 vga.count_h[0]
.sym 14692 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 14695 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 14696 vga.count_h[8]
.sym 14697 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 14701 vga.count_h[3]
.sym 14702 vga.count_h[1]
.sym 14703 vga.count_h[0]
.sym 14704 vga.count_h[2]
.sym 14707 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 14708 vga.count_h[0]
.sym 14709 vga.count_h[1]
.sym 14720 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 14721 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 14728 $PACKER_VCC_NET
.sym 14731 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 14734 $PACKER_VCC_NET
.sym 14737 vga.count_h_score_l_2
.sym 14757 rst_counter[6]
.sym 14761 rst_counter[2]
.sym 14764 rst_counter[4]
.sym 14765 rst_counter[3]
.sym 14766 locked_SB_LUT4_I3_O
.sym 14768 rst_counter[5]
.sym 14769 rst_counter[7]
.sym 14770 rst_counter[8]
.sym 14774 $PACKER_VCC_NET
.sym 14775 rst_counter[9]
.sym 14782 $PACKER_VCC_NET
.sym 14783 rst_counter[9]
.sym 14787 $nextpnr_ICESTORM_LC_86$O
.sym 14789 rst_counter[9]
.sym 14793 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14795 rst_counter[8]
.sym 14796 $PACKER_VCC_NET
.sym 14797 rst_counter[9]
.sym 14799 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 14801 rst_counter[7]
.sym 14802 $PACKER_VCC_NET
.sym 14803 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 14805 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 14807 rst_counter[6]
.sym 14808 $PACKER_VCC_NET
.sym 14809 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 14811 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 14813 $PACKER_VCC_NET
.sym 14814 rst_counter[5]
.sym 14815 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 14817 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 14819 rst_counter[4]
.sym 14820 $PACKER_VCC_NET
.sym 14821 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 14823 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 14825 rst_counter[3]
.sym 14826 $PACKER_VCC_NET
.sym 14827 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 14829 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14831 rst_counter[2]
.sym 14832 $PACKER_VCC_NET
.sym 14833 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 14834 locked_SB_LUT4_I3_O
.sym 14835 P1B9$SB_IO_OUT_$glb_clk
.sym 14838 rst
.sym 14859 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 14873 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14879 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 14884 rst_counter_SB_LUT4_O_2_I3
.sym 14887 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14889 locked_SB_LUT4_I3_O
.sym 14891 rst_counter[1]
.sym 14893 rst_counter_SB_LUT4_O_1_I3
.sym 14902 rst_counter_SB_LUT4_O_I3
.sym 14908 $PACKER_VCC_NET
.sym 14910 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 14912 $PACKER_VCC_NET
.sym 14913 rst_counter[1]
.sym 14914 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 14917 $PACKER_VCC_NET
.sym 14919 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 14920 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 14925 rst_counter_SB_LUT4_O_2_I3
.sym 14929 rst_counter_SB_LUT4_O_I3
.sym 14930 rst_counter_SB_LUT4_O_2_I3
.sym 14931 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 14932 rst_counter_SB_LUT4_O_1_I3
.sym 14941 rst_counter_SB_LUT4_O_I3
.sym 14949 rst_counter_SB_LUT4_O_1_I3
.sym 14956 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 14957 locked_SB_LUT4_I3_O
.sym 14958 P1B9$SB_IO_OUT_$glb_clk
.sym 14969 locked_SB_LUT4_I3_O
.sym 16728 $PACKER_VCC_NET
.sym 16827 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 16828 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 16835 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 16839 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 16848 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 16869 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 16875 vga.ball_motion_l
.sym 16940 vga.ball_motion_l
.sym 16941 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 16948 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 16949 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 16950 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 16951 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 16952 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 16953 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 16962 vga.count_v_SB_DFFESS_Q_E
.sym 16963 vga.ball_motion_l
.sym 16970 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 16972 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 16973 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 16978 vga.count_v[2]
.sym 16980 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 16987 vga.count_h[3]
.sym 16988 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 16990 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 16991 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 16992 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 16993 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 16994 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 16995 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 16996 vga.count_h[2]
.sym 16997 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 16998 vga.count_h[1]
.sym 17000 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 17001 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 17002 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 17005 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 17006 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 17008 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17009 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 17011 vga.ball_pos_h[0]
.sym 17013 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17017 vga.ball_pos_h[1]
.sym 17018 vga.count_h[0]
.sym 17019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17021 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 17022 vga.count_h[0]
.sym 17023 vga.ball_pos_h[0]
.sym 17025 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 17027 vga.count_h[1]
.sym 17028 vga.ball_pos_h[1]
.sym 17031 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 17033 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 17034 vga.count_h[2]
.sym 17035 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 17037 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 17039 vga.count_h[3]
.sym 17040 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 17041 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 17043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 17045 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 17046 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 17047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 17049 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 17051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 17052 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 17053 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 17055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 17057 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 17058 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17061 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 17063 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 17064 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 17065 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 17069 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 17081 vga.count_h[3]
.sym 17082 vga.count_h[2]
.sym 17083 vga.ball_pos_v[2]
.sym 17084 vga.count_h[1]
.sym 17085 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 17087 vga.ball_pos_v[8]
.sym 17092 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 17097 rst
.sym 17103 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17105 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 17110 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 17111 vga.count_h[8]
.sym 17117 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 17121 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 17126 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 17127 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 17135 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17142 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 17144 vga.count_h[8]
.sym 17145 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 17146 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 17148 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[9]
.sym 17150 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 17151 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 17152 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 17154 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[10]
.sym 17157 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17160 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[11]
.sym 17162 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17166 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[12]
.sym 17169 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17172 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[13]
.sym 17174 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17178 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[14]
.sym 17181 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17184 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 17186 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17203 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17209 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 17215 vga.count_h[8]
.sym 17226 vga.ball_pos_h[0]
.sym 17228 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[15]
.sym 17234 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17265 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[16]
.sym 17267 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17271 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[17]
.sym 17274 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17277 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[18]
.sym 17279 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17283 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[19]
.sym 17286 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17289 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[20]
.sym 17291 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17295 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[21]
.sym 17298 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17301 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[22]
.sym 17303 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17307 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 17310 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17325 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17333 vga.ball_pos_v[1]
.sym 17335 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 17341 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 17347 $PACKER_VCC_NET
.sym 17351 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[23]
.sym 17373 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17388 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[24]
.sym 17390 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17394 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[25]
.sym 17397 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17400 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[26]
.sym 17402 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17406 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[27]
.sym 17409 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17412 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[28]
.sym 17414 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17418 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[29]
.sym 17421 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17424 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[30]
.sym 17426 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17430 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17433 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 17438 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 17439 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 17440 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 17441 vga.vs_out_SB_DFFESR_Q_E
.sym 17442 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 17443 vga.blank_v
.sym 17444 P1A9$SB_IO_OUT
.sym 17449 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 17452 vga.ball_motion_l
.sym 17463 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 17464 rst
.sym 17465 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17466 vga.count_v[2]
.sym 17469 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17470 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17472 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17474 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17489 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17492 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17493 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17495 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17508 vga.ball_pos_h[0]
.sym 17512 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17513 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 17514 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 17515 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 17544 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17545 vga.ball_pos_h[0]
.sym 17558 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 17559 P1B9$SB_IO_OUT_$glb_clk
.sym 17560 rst_$glb_sr
.sym 17563 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 17571 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17575 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 17581 vga.ball_pos_v[7]
.sym 17582 vga.ball_pos_v[8]
.sym 17583 vga.ball_pos_v[6]
.sym 17584 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 17585 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 17587 vga.blank_h
.sym 17588 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 17591 vga.ball_motion_l
.sym 17593 rst
.sym 17594 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 17607 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17612 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 17618 vga.count_h[2]
.sym 17622 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 17624 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 17628 vga.count_h[3]
.sym 17631 $PACKER_VCC_NET
.sym 17632 vga.count_h[1]
.sym 17633 vga.count_h[0]
.sym 17634 $nextpnr_ICESTORM_LC_19$O
.sym 17637 vga.count_h[0]
.sym 17640 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[1]
.sym 17643 vga.count_h[1]
.sym 17646 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2]
.sym 17649 vga.count_h[2]
.sym 17652 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]
.sym 17654 $PACKER_VCC_NET
.sym 17655 vga.count_h[3]
.sym 17658 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[4]
.sym 17661 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 17664 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[5]
.sym 17666 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 17670 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[6]
.sym 17672 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17676 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[7]
.sym 17678 $PACKER_VCC_NET
.sym 17679 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 17685 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 17687 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17688 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 17689 vga.hs_out_SB_DFFSR_Q_R
.sym 17690 vga.count_h_score_l_0_SB_LUT4_I1_I2[2]
.sym 17691 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 17700 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 17703 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17708 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 17709 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 17710 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 17711 $PACKER_VCC_NET
.sym 17713 vga.count_h_score_l_0_SB_LUT4_I1_I2[2]
.sym 17717 $PACKER_VCC_NET
.sym 17719 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 17720 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[7]
.sym 17727 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 17740 vga.count_h[0]
.sym 17741 $PACKER_VCC_NET
.sym 17744 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 17745 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 17747 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17748 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 17752 vga.count_h[1]
.sym 17753 vga.count_h[8]
.sym 17754 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17755 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 17756 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 17757 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3[8]
.sym 17759 vga.count_h[8]
.sym 17760 $PACKER_VCC_NET
.sym 17763 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 17766 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 17770 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 17771 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 17772 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 17773 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 17776 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 17777 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 17778 vga.count_h[8]
.sym 17779 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17782 vga.count_h[0]
.sym 17784 vga.count_h[1]
.sym 17800 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 17801 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 17821 rst
.sym 17822 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 17825 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 17832 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 17833 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17838 $PACKER_VCC_NET
.sym 17839 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17853 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17859 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17860 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17865 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17868 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 17870 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17871 $PACKER_VCC_NET
.sym 17874 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17876 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 17877 $PACKER_VCC_NET
.sym 17880 $nextpnr_ICESTORM_LC_27$O
.sym 17882 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 17886 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I3[1]
.sym 17889 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 17892 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I3[2]
.sym 17894 $PACKER_VCC_NET
.sym 17895 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 17898 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I3[3]
.sym 17900 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 17901 $PACKER_VCC_NET
.sym 17904 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I3[4]
.sym 17907 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 17910 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I3[5]
.sym 17912 $PACKER_VCC_NET
.sym 17913 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 17916 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I3[6]
.sym 17918 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 17922 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I3[7]
.sym 17924 $PACKER_VCC_NET
.sym 17925 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 17931 vga.count_h_score_l_1_SB_LUT4_I1_O[3]
.sym 17933 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 17935 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 17936 vga.count_v_paddle_l_SB_LUT4_I0_O[3]
.sym 17937 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 17947 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 17954 vga.count_v[2]
.sym 17955 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 17956 rst
.sym 17957 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 17958 vga.count_h_score_l_0_SB_DFFSR_Q_R
.sym 17961 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 17962 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 17963 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 17964 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 17965 vga.count_h_score_l_0
.sym 17966 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I3[7]
.sym 17972 vga.count_h[1]
.sym 17974 vga.count_h[3]
.sym 17975 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 17977 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 17978 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 17980 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 17981 vga.count_h[2]
.sym 17984 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 17986 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 17988 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 17989 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 17991 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 17992 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 17995 vga.count_h[8]
.sym 17997 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18000 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2[1]
.sym 18003 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2[2]
.sym 18005 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18010 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18011 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2[1]
.sym 18013 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2[2]
.sym 18016 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18017 vga.count_h[8]
.sym 18018 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18019 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 18022 vga.count_h[3]
.sym 18023 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 18024 vga.count_h[2]
.sym 18025 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18029 vga.count_h[1]
.sym 18034 vga.count_h[2]
.sym 18035 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 18036 vga.count_h[3]
.sym 18037 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 18041 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 18051 P1B9$SB_IO_OUT_$glb_clk
.sym 18052 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 18066 vga.count_v_paddle_l_SB_LUT4_I0_O[3]
.sym 18068 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 18069 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 18075 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 18077 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18078 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18079 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18080 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 18081 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18082 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 18083 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18085 rst
.sym 18087 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18095 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18096 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18099 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18101 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18102 vga.count_h[8]
.sym 18103 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 18106 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18108 $PACKER_VCC_NET
.sym 18113 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18116 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18119 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18121 vga.count_h[3]
.sym 18122 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 18123 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18124 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18125 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18126 $nextpnr_ICESTORM_LC_12$O
.sym 18128 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18132 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]
.sym 18134 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18136 vga.count_h[3]
.sym 18138 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]
.sym 18140 $PACKER_VCC_NET
.sym 18141 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18142 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 18144 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]
.sym 18147 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18148 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18150 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[4]
.sym 18152 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18154 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 18156 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[5]
.sym 18159 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18160 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 18162 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I2[6]
.sym 18164 $PACKER_VCC_NET
.sym 18165 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18166 vga.count_h[8]
.sym 18168 $nextpnr_ICESTORM_LC_13$I3
.sym 18171 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18172 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 18177 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 18180 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 18181 vga.count_h_score_l_0
.sym 18182 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 18183 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18190 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18192 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18194 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18196 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18198 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18200 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 18201 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18202 $PACKER_VCC_NET
.sym 18203 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18206 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 18207 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18209 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18210 vga.count_v_score_0
.sym 18211 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18212 $nextpnr_ICESTORM_LC_13$I3
.sym 18217 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 18219 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18222 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 18223 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 18225 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 18226 vga.count_v[2]
.sym 18227 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 18229 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 18230 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 18233 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 18235 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18236 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18237 vga.count_v_score_0_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18238 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18239 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 18240 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18242 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 18244 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18245 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 18248 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 18253 $nextpnr_ICESTORM_LC_13$I3
.sym 18256 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 18257 vga.count_v[2]
.sym 18258 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 18259 vga.count_v_score_0_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18262 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 18263 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 18268 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 18269 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18270 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 18271 vga.count_v[2]
.sym 18274 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 18276 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 18280 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 18281 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 18282 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18283 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 18286 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 18288 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 18292 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18293 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 18294 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 18295 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18296 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 18297 P1B9$SB_IO_OUT_$glb_clk
.sym 18306 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 18313 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 18315 rst
.sym 18318 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 18319 vga.count_v_score_3
.sym 18321 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 18324 $PACKER_VCC_NET
.sym 18326 vga.count_v_score_3
.sym 18327 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 18344 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18349 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18350 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18353 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18354 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18362 $PACKER_VCC_NET
.sym 18366 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18367 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18369 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18372 $nextpnr_ICESTORM_LC_21$O
.sym 18375 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 18378 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 18381 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 18384 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 18386 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 18387 $PACKER_VCC_NET
.sym 18390 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 18392 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18396 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[4]
.sym 18398 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18402 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[5]
.sym 18404 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18408 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[6]
.sym 18411 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18414 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 18416 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18422 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 18423 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 18424 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 18425 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 18426 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 18427 vga.count_h_score_r_0
.sym 18428 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18429 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 18447 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 18448 rst
.sym 18449 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 18451 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 18455 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 18458 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[7]
.sym 18464 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 18465 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18467 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 18468 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 18469 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 18471 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 18472 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18474 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18475 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18477 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 18478 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 18481 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 18483 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 18495 $nextpnr_ICESTORM_LC_22$I3
.sym 18498 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18505 $nextpnr_ICESTORM_LC_22$I3
.sym 18508 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 18514 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 18515 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 18516 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 18517 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 18520 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18523 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 18526 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 18527 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 18528 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18538 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 18539 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18540 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 18541 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 18543 P1B9$SB_IO_OUT_$glb_clk
.sym 18544 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 18545 vga.count_h_score_r_2_SB_DFFSR_Q_R
.sym 18547 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 18548 vga.count_h_score_r_1
.sym 18550 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 18551 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 18552 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 18558 vga.count_v_score_1
.sym 18561 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 18563 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 18567 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 18576 rst
.sym 18586 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18587 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 18590 vga.count_h[2]
.sym 18594 $PACKER_VCC_NET
.sym 18596 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18600 vga.count_h[1]
.sym 18602 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18606 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18608 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18612 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18618 $nextpnr_ICESTORM_LC_25$O
.sym 18620 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 18624 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 18626 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 18630 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 18633 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 18636 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 18639 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 18642 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 18645 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 18648 $nextpnr_ICESTORM_LC_26$I3
.sym 18650 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 18654 $nextpnr_ICESTORM_LC_26$COUT
.sym 18656 $PACKER_VCC_NET
.sym 18658 $nextpnr_ICESTORM_LC_26$I3
.sym 18661 vga.count_h[1]
.sym 18662 vga.count_h[2]
.sym 18663 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 18664 $nextpnr_ICESTORM_LC_26$COUT
.sym 18668 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 18669 vga.score_r_pixels[0]
.sym 18670 vga.score_r_pixels[1]
.sym 18671 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 18672 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 18673 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 18674 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 18695 vga.count_v_score_0
.sym 18698 vga.count_h_score_r_2
.sym 18701 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 18729 rst_SB_DFF_Q_D[0]
.sym 18751 rst_SB_DFF_Q_D[0]
.sym 18789 P1B9$SB_IO_OUT_$glb_clk
.sym 18803 rst
.sym 18807 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 19063 P1A9$SB_IO_OUT
.sym 19454 P1A9$SB_IO_OUT
.sym 19946 P1A9$SB_IO_OUT
.sym 20311 vga.count_v_SB_DFFESS_Q_E
.sym 20432 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20434 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20438 P1A9$SB_IO_OUT
.sym 20533 vga.count_v[2]
.sym 20534 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 20535 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 20536 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 20537 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20538 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20555 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 20558 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 20559 $PACKER_VCC_NET
.sym 20654 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 20656 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 20657 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 20659 vga.count_v_SB_DFFESS_Q_E
.sym 20660 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 20661 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 20667 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20669 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 20671 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20677 vga.count_v[2]
.sym 20678 vga.count_v[2]
.sym 20680 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 20681 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 20682 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 20684 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 20686 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20687 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 20688 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20695 $PACKER_VCC_NET
.sym 20700 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 20701 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20710 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20711 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 20726 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 20727 $nextpnr_ICESTORM_LC_51$O
.sym 20729 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 20733 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 20735 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20739 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 20742 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20745 $nextpnr_ICESTORM_LC_52$I3
.sym 20747 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 20751 $nextpnr_ICESTORM_LC_52$COUT
.sym 20754 $PACKER_VCC_NET
.sym 20755 $nextpnr_ICESTORM_LC_52$I3
.sym 20759 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 20761 $nextpnr_ICESTORM_LC_52$COUT
.sym 20779 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 20780 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 20781 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 20782 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 20783 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 20784 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 20790 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 20791 rst
.sym 20796 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 20801 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 20802 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20804 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 20806 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 20807 vga.count_v_SB_DFFESS_Q_E
.sym 20808 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 20809 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 20811 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 20812 vga.count_v[2]
.sym 20818 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20820 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 20821 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 20822 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 20824 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 20828 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 20829 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 20831 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 20832 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 20834 vga.ball_pos_v[1]
.sym 20835 vga.count_v[2]
.sym 20836 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 20837 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 20838 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 20839 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 20840 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 20841 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 20842 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 20844 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 20846 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20848 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20849 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 20850 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[1]
.sym 20852 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 20853 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 20856 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[2]
.sym 20858 vga.ball_pos_v[1]
.sym 20859 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 20862 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[3]
.sym 20864 vga.count_v[2]
.sym 20865 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 20866 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 20868 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[4]
.sym 20870 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 20871 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 20872 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 20874 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[5]
.sym 20876 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 20877 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 20878 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 20880 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[6]
.sym 20882 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 20883 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 20884 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 20886 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[7]
.sym 20888 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20889 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 20890 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 20892 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 20894 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 20895 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20896 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 20900 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 20901 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 20902 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 20903 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 20904 vga.count_h_ball_SB_LUT4_I1_I2[2]
.sym 20905 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 20906 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 20907 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 20913 $PACKER_VCC_NET
.sym 20917 vga.ball_pos_v[4]
.sym 20919 $PACKER_VCC_NET
.sym 20924 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 20927 vga.ball_motion_l
.sym 20929 P1A9$SB_IO_OUT
.sym 20931 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 20933 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 20934 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 20936 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[8]
.sym 20948 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 20949 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 20957 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 20965 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 20973 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[9]
.sym 20975 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 20976 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 20977 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 20979 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[10]
.sym 20982 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 20985 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[11]
.sym 20987 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 20991 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[12]
.sym 20994 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 20997 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[13]
.sym 20999 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21003 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[14]
.sym 21006 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21009 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[15]
.sym 21011 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21015 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 21018 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21023 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 21048 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21049 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 21050 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 21051 vga.count_h_ball_SB_LUT4_I1_I2[2]
.sym 21052 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21054 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 21055 $PACKER_VCC_NET
.sym 21056 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 21058 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 21059 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[16]
.sym 21072 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21096 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[17]
.sym 21098 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21102 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[18]
.sym 21105 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21108 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[19]
.sym 21110 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21114 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[20]
.sym 21117 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21120 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[21]
.sym 21122 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21126 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[22]
.sym 21129 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21132 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[23]
.sym 21134 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21138 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 21141 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21147 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 21148 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 21149 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 21170 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 21171 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 21174 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21175 vga.count_v[2]
.sym 21176 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21179 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21180 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21181 vga.vs_out_SB_DFFESR_Q_E
.sym 21182 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[24]
.sym 21203 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21219 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[25]
.sym 21222 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21225 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[26]
.sym 21227 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21231 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[27]
.sym 21234 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21237 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[28]
.sym 21239 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21243 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[29]
.sym 21246 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21249 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[30]
.sym 21251 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21255 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_9_I1_SB_CARRY_I1_CO[31]
.sym 21258 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21261 vga.count_h_ball_SB_LUT4_I1_I2[3]
.sym 21263 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 21270 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 21271 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 21272 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 21273 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 21274 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 21275 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 21276 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 21284 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 21293 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21294 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21296 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21297 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21299 vga.ball_pos_v[3]
.sym 21301 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21302 vga.ball_pos_v[1]
.sym 21304 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21305 vga.count_h_ball_SB_LUT4_I1_I2[3]
.sym 21312 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 21315 vga.blank_v
.sym 21316 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 21318 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21321 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 21323 vga.count_h_ball_SB_LUT4_I1_I2[2]
.sym 21324 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 21328 vga.ball_motion_l
.sym 21329 rst
.sym 21332 vga.blank_h
.sym 21335 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 21336 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 21340 vga.count_h_ball
.sym 21343 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 21344 vga.count_h_ball
.sym 21345 vga.count_h_ball_SB_LUT4_I1_I2[2]
.sym 21346 vga.count_h_ball_SB_LUT4_I1_I2[3]
.sym 21349 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 21351 rst
.sym 21352 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 21356 rst
.sym 21357 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 21358 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 21361 rst
.sym 21363 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 21364 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 21369 vga.ball_motion_l
.sym 21370 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21375 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 21381 vga.blank_h
.sym 21382 vga.blank_v
.sym 21389 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 21390 P1B9$SB_IO_OUT_$glb_clk
.sym 21391 rst_$glb_sr
.sym 21392 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 21394 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21404 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 21405 vga.ball_pos_v[2]
.sym 21410 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 21414 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21415 vga.ball_pos_v[4]
.sym 21416 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21419 vga.ball_motion_l
.sym 21421 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21422 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21425 P1A9$SB_IO_OUT
.sym 21434 $PACKER_VCC_NET
.sym 21437 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 21445 vga.count_v[2]
.sym 21450 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21454 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 21455 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 21456 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 21459 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21460 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 21461 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21462 $PACKER_VCC_NET
.sym 21464 $PACKER_VCC_NET
.sym 21465 $nextpnr_ICESTORM_LC_31$O
.sym 21468 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 21471 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[1]
.sym 21473 $PACKER_VCC_NET
.sym 21474 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21477 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[2]
.sym 21479 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21481 vga.count_v[2]
.sym 21483 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[3]
.sym 21485 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 21486 $PACKER_VCC_NET
.sym 21489 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[4]
.sym 21491 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21492 $PACKER_VCC_NET
.sym 21495 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[5]
.sym 21497 $PACKER_VCC_NET
.sym 21498 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 21501 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[6]
.sym 21503 $PACKER_VCC_NET
.sym 21504 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 21507 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[7]
.sym 21509 $PACKER_VCC_NET
.sym 21510 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 21516 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21518 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 21519 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21520 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 21521 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 21522 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 21528 $PACKER_VCC_NET
.sym 21539 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21540 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21545 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21547 $PACKER_VCC_NET
.sym 21549 vga.count_h_score_l_0_SB_LUT4_I1_I2[0]
.sym 21550 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 21551 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_I3[7]
.sym 21557 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21558 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21559 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 21561 vga.count_v[2]
.sym 21562 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21563 rst
.sym 21564 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21566 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21567 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21569 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21571 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21572 $PACKER_VCC_NET
.sym 21573 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21574 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21580 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 21582 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 21583 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 21587 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 21588 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21590 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 21591 $PACKER_VCC_NET
.sym 21595 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 21596 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 21597 vga.count_v[2]
.sym 21598 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 21608 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21610 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21616 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21619 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 21620 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 21621 rst
.sym 21625 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 21626 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 21627 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21628 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21631 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21632 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 21633 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21634 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21638 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 21639 vga.count_h_score_l_1_SB_LUT4_I1_O[0]
.sym 21642 vga.hs_out
.sym 21658 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21663 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21665 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21666 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 21668 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21669 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21672 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21680 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21683 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 21684 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 21690 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 21691 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21692 $PACKER_VCC_NET
.sym 21693 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 21694 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 21700 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21711 $nextpnr_ICESTORM_LC_44$O
.sym 21714 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 21717 vga.count_h_score_l_0_SB_LUT4_I1_I3[1]
.sym 21719 $PACKER_VCC_NET
.sym 21720 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 21723 vga.count_h_score_l_0_SB_LUT4_I1_I3[2]
.sym 21725 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 21726 $PACKER_VCC_NET
.sym 21729 vga.count_h_score_l_0_SB_LUT4_I1_I3[3]
.sym 21731 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 21735 vga.count_h_score_l_0_SB_LUT4_I1_I3[4]
.sym 21737 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 21741 vga.count_h_score_l_0_SB_LUT4_I1_I3[5]
.sym 21744 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 21747 vga.count_h_score_l_0_SB_LUT4_I1_I3[6]
.sym 21749 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 21750 $PACKER_VCC_NET
.sym 21753 vga.count_h_score_l_0_SB_LUT4_I1_I3[7]
.sym 21755 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 21766 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 21767 vga.count_v_paddle_l_SB_LUT4_I0_O[2]
.sym 21768 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21774 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 21782 vga.ball_motion_l
.sym 21784 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 21793 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21794 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 21796 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 21797 vga.count_h_score_l_0_SB_LUT4_I1_I3[7]
.sym 21802 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 21806 vga.count_h_score_l_0_SB_LUT4_I1_I2[2]
.sym 21807 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 21808 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21809 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 21810 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 21811 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21813 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 21815 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 21817 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21821 vga.count_h_score_l_0_SB_LUT4_I1_I2[0]
.sym 21823 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21825 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21828 vga.count_h_score_l_0
.sym 21832 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21833 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 21834 vga.count_h_score_l_0_SB_LUT4_I1_I2[3]
.sym 21837 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 21841 vga.count_h_score_l_0
.sym 21842 vga.count_h_score_l_0_SB_LUT4_I1_I2[2]
.sym 21843 vga.count_h_score_l_0_SB_LUT4_I1_I2[0]
.sym 21844 vga.count_h_score_l_0_SB_LUT4_I1_I2[3]
.sym 21856 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21865 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 21867 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 21868 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 21871 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 21872 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 21873 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 21874 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 21877 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 21878 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 21879 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 21882 P1B9$SB_IO_OUT_$glb_clk
.sym 21883 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 21897 vga.count_v_paddle_l_SB_LUT4_I0_O[2]
.sym 21900 $PACKER_VCC_NET
.sym 21901 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 21903 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 21906 $PACKER_VCC_NET
.sym 21910 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 21913 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 21917 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21926 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21927 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21928 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21931 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 21932 $PACKER_VCC_NET
.sym 21934 $PACKER_VCC_NET
.sym 21937 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21938 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21945 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21953 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21957 $nextpnr_ICESTORM_LC_49$O
.sym 21960 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 21963 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 21965 $PACKER_VCC_NET
.sym 21966 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 21969 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21971 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 21972 $PACKER_VCC_NET
.sym 21975 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 21977 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 21978 $PACKER_VCC_NET
.sym 21981 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[4]
.sym 21983 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 21984 $PACKER_VCC_NET
.sym 21987 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[5]
.sym 21990 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 21993 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[6]
.sym 21996 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 21999 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 22001 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22002 $PACKER_VCC_NET
.sym 22007 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 22009 vga.count_h_score_l_2_SB_LUT4_I1_O[3]
.sym 22011 vga.count_h_score_l_1
.sym 22014 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 22020 $PACKER_VCC_NET
.sym 22025 vga.count_h[8]
.sym 22027 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 22028 $PACKER_VCC_NET
.sym 22034 vga.count_h_score_r_0_SB_LUT4_I3_O[0]
.sym 22035 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22036 vga.count_h_score_l_2_SB_LUT4_I1_O[0]
.sym 22037 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 22038 vga.count_v_score_4_SB_LUT4_I1_O
.sym 22040 vga.count_h_score_l_0_SB_LUT4_I1_I2[0]
.sym 22041 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22043 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[7]
.sym 22048 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 22049 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 22053 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22054 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22056 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 22060 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22061 vga.count_h_score_l_0_SB_DFFSR_Q_R
.sym 22062 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 22064 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 22066 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 22071 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22079 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 22080 $nextpnr_ICESTORM_LC_50$I3
.sym 22082 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22090 $nextpnr_ICESTORM_LC_50$I3
.sym 22106 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22107 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22111 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22117 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 22118 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 22119 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 22120 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 22123 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 22124 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 22125 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 22126 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 22128 P1B9$SB_IO_OUT_$glb_clk
.sym 22129 vga.count_h_score_l_0_SB_DFFSR_Q_R
.sym 22147 rst
.sym 22152 rst
.sym 22153 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22157 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22158 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22172 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22174 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22176 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 22178 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22182 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22184 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22185 $PACKER_VCC_NET
.sym 22186 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22191 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 22201 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22203 $nextpnr_ICESTORM_LC_32$O
.sym 22206 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22209 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[1]
.sym 22212 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 22215 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[2]
.sym 22217 $PACKER_VCC_NET
.sym 22218 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 22221 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[3]
.sym 22224 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 22227 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[4]
.sym 22229 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22233 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[5]
.sym 22235 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22236 $PACKER_VCC_NET
.sym 22239 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22241 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22247 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 22248 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 22249 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 22253 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22254 vga.count_h_score_r_0_SB_LUT4_I3_O[0]
.sym 22255 vga.count_h_score_l_2_SB_LUT4_I1_O[0]
.sym 22256 vga.count_v_score_4_SB_LUT4_I1_O
.sym 22257 vga.count_h_score_l_0_SB_LUT4_I1_I2[0]
.sym 22258 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 22259 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 22260 vga.count_v_score_4_SB_LUT4_I1_I3[2]
.sym 22268 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 22270 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 22272 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 22274 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 22280 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 22286 vga.count_v_score_1
.sym 22295 vga.score_l[2]
.sym 22298 vga.count_v_score_1
.sym 22299 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 22301 vga.score_l[1]
.sym 22302 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 22303 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22305 vga.score_l[0]
.sym 22307 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22317 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 22318 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 22319 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22323 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 22327 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 22328 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 22329 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 22330 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 22333 vga.score_l[2]
.sym 22334 vga.score_l[0]
.sym 22335 vga.score_l[1]
.sym 22339 vga.count_v_score_1
.sym 22340 vga.score_l[2]
.sym 22341 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22342 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 22345 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 22347 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 22351 vga.count_v_score_1
.sym 22352 vga.score_l[2]
.sym 22353 vga.score_l[0]
.sym 22354 vga.score_l[1]
.sym 22359 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 22363 vga.score_l[0]
.sym 22364 vga.score_l[2]
.sym 22366 vga.score_l[1]
.sym 22369 vga.score_l[2]
.sym 22370 vga.score_l[0]
.sym 22371 vga.score_l[1]
.sym 22372 vga.count_v_score_1
.sym 22374 P1B9$SB_IO_OUT_$glb_clk
.sym 22375 vga.count_h_score_r_0_SB_DFFSR_Q_R
.sym 22382 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 22383 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 22390 $PACKER_VCC_NET
.sym 22393 vga.score_l[0]
.sym 22395 vga.count_v_score_0
.sym 22397 vga.score_l[1]
.sym 22399 vga.score_l[2]
.sym 22417 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22419 vga.score_r_pixels[1]
.sym 22422 vga.count_h_score_r_0
.sym 22424 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22425 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 22426 vga.score_r_pixels[0]
.sym 22427 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 22430 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 22435 vga.count_h_score_l_2
.sym 22436 vga.count_h_score_r_1
.sym 22438 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 22439 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 22443 vga.count_h_score_r_2
.sym 22446 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 22447 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 22451 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 22453 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 22463 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22464 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22468 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 22480 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 22482 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 22483 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 22486 vga.score_r_pixels[0]
.sym 22487 vga.count_h_score_r_1
.sym 22488 vga.score_r_pixels[1]
.sym 22489 vga.count_h_score_r_2
.sym 22492 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 22493 vga.count_h_score_l_2
.sym 22494 vga.count_h_score_r_0
.sym 22495 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 22497 P1B9$SB_IO_OUT_$glb_clk
.sym 22498 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 22499 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 22500 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 22501 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 22502 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 22504 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 22505 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22506 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 22511 $PACKER_VCC_NET
.sym 22515 vga.count_v_score_3
.sym 22526 vga.count_v_score_4_SB_LUT4_I1_O
.sym 22541 vga.score_r[2]
.sym 22542 vga.count_v_score_4_SB_LUT4_I1_O
.sym 22544 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 22545 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22547 vga.score_r[1]
.sym 22551 vga.score_r[0]
.sym 22555 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 22556 vga.count_v_score_1
.sym 22558 vga.count_v_score_0
.sym 22559 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 22562 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22566 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 22569 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22570 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 22573 vga.count_v_score_0
.sym 22575 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 22576 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22579 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 22580 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22581 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 22582 vga.count_v_score_0
.sym 22585 vga.count_v_score_0
.sym 22586 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 22587 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 22588 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22591 vga.score_r[2]
.sym 22592 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 22593 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 22594 vga.count_v_score_1
.sym 22598 vga.score_r[2]
.sym 22599 vga.score_r[0]
.sym 22600 vga.score_r[1]
.sym 22603 vga.score_r[1]
.sym 22605 vga.score_r[2]
.sym 22606 vga.score_r[0]
.sym 22609 vga.score_r[0]
.sym 22610 vga.score_r[2]
.sym 22611 vga.count_v_score_1
.sym 22612 vga.score_r[1]
.sym 22619 vga.count_v_score_4_SB_LUT4_I1_O
.sym 22620 P1B9$SB_IO_OUT_$glb_clk
.sym 22633 vga.score_r[0]
.sym 22635 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 22639 vga.score_r[1]
.sym 22641 vga.score_r[2]
.sym 22693 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 22697 P1A9$SB_IO_OUT
.sym 22717 P1A9$SB_IO_OUT
.sym 22905 P1A9$SB_IO_OUT
.sym 22906 P1B4$SB_IO_OUT
.sym 22910 P1A9$SB_IO_OUT
.sym 23404 P1B4$SB_IO_OUT
.sym 23407 P1A9$SB_IO_OUT
.sym 23411 P1A9$SB_IO_OUT
.sym 23900 P1B4$SB_IO_OUT
.sym 23903 P1A9$SB_IO_OUT
.sym 24127 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24250 vga.count_v[2]
.sym 24264 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24266 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24267 vga.ball_pos_v[1]
.sym 24272 vga.count_v[2]
.sym 24274 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24372 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24373 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24386 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24387 P1A9$SB_IO_OUT
.sym 24388 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24389 vga.ball_pos_v[2]
.sym 24390 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24391 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24392 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24395 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24396 P1B4$SB_IO_OUT
.sym 24408 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24409 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24413 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24414 vga.count_v_SB_DFFESS_Q_E
.sym 24421 vga.count_v[2]
.sym 24424 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24430 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24431 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24432 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24433 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24434 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24435 $nextpnr_ICESTORM_LC_0$O
.sym 24437 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24441 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 24443 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24447 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 24448 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24450 vga.count_v[2]
.sym 24451 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 24453 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 24454 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24455 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24457 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 24459 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 24460 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24461 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24463 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 24465 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 24466 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24468 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24469 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 24471 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 24472 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24473 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24475 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 24477 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 24478 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24479 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24481 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 24482 vga.count_v_SB_DFFESS_Q_E
.sym 24483 P1B9$SB_IO_OUT_$glb_clk
.sym 24484 rst_$glb_sr
.sym 24499 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24503 vga.count_v[2]
.sym 24505 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24507 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24512 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24513 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24514 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24515 vga.ball_pos_v[5]
.sym 24516 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24517 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24518 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24520 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24521 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 24526 $PACKER_VCC_NET
.sym 24528 vga.count_v[2]
.sym 24529 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24531 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24533 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 24536 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 24537 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 24539 vga.ball_pos_v[1]
.sym 24541 rst
.sym 24542 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24544 vga.count_v_SB_DFFESS_Q_E
.sym 24548 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24549 vga.ball_pos_v[2]
.sym 24552 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24559 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24560 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24562 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 24572 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24574 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24577 vga.ball_pos_v[2]
.sym 24578 $PACKER_VCC_NET
.sym 24580 vga.ball_pos_v[1]
.sym 24591 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 24592 rst
.sym 24595 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24596 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 24598 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24601 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24602 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 24603 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 24604 vga.count_v[2]
.sym 24605 vga.count_v_SB_DFFESS_Q_E
.sym 24606 P1B9$SB_IO_OUT_$glb_clk
.sym 24607 rst_$glb_sr
.sym 24620 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24626 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24633 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24636 vga.ball_pos_v[7]
.sym 24638 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24639 vga.ball_pos_v[3]
.sym 24640 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24641 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24642 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24643 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 24649 $PACKER_VCC_NET
.sym 24653 $PACKER_VCC_NET
.sym 24654 vga.ball_pos_v[7]
.sym 24655 vga.ball_pos_v[4]
.sym 24657 $PACKER_VCC_NET
.sym 24663 vga.ball_pos_v[3]
.sym 24667 vga.ball_pos_v[2]
.sym 24669 vga.ball_pos_v[8]
.sym 24672 vga.ball_pos_v[1]
.sym 24675 vga.ball_pos_v[5]
.sym 24676 vga.ball_pos_v[6]
.sym 24681 $nextpnr_ICESTORM_LC_61$O
.sym 24683 vga.ball_pos_v[1]
.sym 24687 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 24689 vga.ball_pos_v[2]
.sym 24690 $PACKER_VCC_NET
.sym 24693 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 24695 vga.ball_pos_v[3]
.sym 24696 $PACKER_VCC_NET
.sym 24697 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 24699 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 24701 vga.ball_pos_v[4]
.sym 24702 $PACKER_VCC_NET
.sym 24703 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 24705 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 24707 vga.ball_pos_v[5]
.sym 24708 $PACKER_VCC_NET
.sym 24709 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 24711 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 24713 vga.ball_pos_v[6]
.sym 24714 $PACKER_VCC_NET
.sym 24715 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 24717 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 24719 vga.ball_pos_v[7]
.sym 24720 $PACKER_VCC_NET
.sym 24721 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 24723 $nextpnr_ICESTORM_LC_62$I3
.sym 24725 vga.ball_pos_v[8]
.sym 24726 $PACKER_VCC_NET
.sym 24727 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 24744 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24757 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 24758 vga.ball_pos_v[1]
.sym 24762 vga.ball_pos_v[6]
.sym 24764 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 24765 vga.count_v[2]
.sym 24767 $nextpnr_ICESTORM_LC_62$I3
.sym 24773 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24774 vga.ball_pos_v[1]
.sym 24776 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24777 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24778 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 24779 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 24780 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24783 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 24784 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 24785 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 24786 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24787 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24788 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24789 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 24790 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24793 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24794 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24795 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 24796 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 24798 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 24801 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24802 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24803 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 24808 $nextpnr_ICESTORM_LC_62$I3
.sym 24811 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24812 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24813 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24814 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 24817 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 24818 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 24819 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24820 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24823 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 24824 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24825 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24826 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24829 vga.ball_pos_v[1]
.sym 24830 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 24831 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24832 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 24835 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24836 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24837 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24838 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24841 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 24842 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 24843 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24844 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24847 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 24848 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 24849 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 24850 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 24867 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24868 vga.vs_out_SB_DFFESR_Q_E
.sym 24869 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24870 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 24873 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24874 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 24877 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24880 P1B4$SB_IO_OUT
.sym 24882 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 24883 P1A9$SB_IO_OUT
.sym 24884 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 24885 vga.ball_pos_v[1]
.sym 24886 $PACKER_VCC_NET
.sym 24889 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 24895 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24896 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24897 vga.count_v[2]
.sym 24900 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 24901 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24904 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24905 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24907 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24909 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24910 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 24911 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 24912 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24913 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 24915 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 24921 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 24923 vga.ball_pos_v[1]
.sym 24925 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24927 vga.count_h_ball_SB_LUT4_I1_I0[1]
.sym 24929 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 24930 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 24931 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 24933 vga.count_h_ball_SB_LUT4_I1_I0[2]
.sym 24935 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 24936 vga.ball_pos_v[1]
.sym 24939 vga.count_h_ball_SB_LUT4_I1_I0[3]
.sym 24941 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 24942 vga.count_v[2]
.sym 24945 vga.count_h_ball_SB_LUT4_I1_I0[4]
.sym 24947 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 24948 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 24951 vga.count_h_ball_SB_LUT4_I1_I0[5]
.sym 24953 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 24954 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 24957 vga.count_h_ball_SB_LUT4_I1_I0[6]
.sym 24959 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 24960 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 24963 vga.count_h_ball_SB_LUT4_I1_I0[7]
.sym 24965 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 24966 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 24969 vga.count_h_ball_SB_LUT4_I1_I0[8]
.sym 24971 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 24972 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 24998 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25005 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 25006 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25008 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25009 vga.ball_pos_v[5]
.sym 25010 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25013 vga.count_h_ball_SB_LUT4_I1_I0[8]
.sym 25024 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25025 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 25029 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25034 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 25036 vga.ball_motion_l
.sym 25043 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 25050 vga.count_h_ball_SB_LUT4_I1_I0[9]
.sym 25052 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 25053 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25056 $nextpnr_ICESTORM_LC_35$I3
.sym 25058 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 25060 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 25066 $nextpnr_ICESTORM_LC_35$I3
.sym 25070 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 25072 vga.ball_motion_l
.sym 25115 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 25125 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25126 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25127 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 25133 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 25145 vga.ball_pos_v[4]
.sym 25153 vga.ball_pos_v[2]
.sym 25155 vga.ball_pos_v[1]
.sym 25157 vga.ball_pos_v[1]
.sym 25164 vga.ball_pos_v[8]
.sym 25165 vga.ball_pos_v[6]
.sym 25169 vga.ball_pos_v[5]
.sym 25171 vga.ball_pos_v[7]
.sym 25172 vga.ball_pos_v[3]
.sym 25173 $nextpnr_ICESTORM_LC_72$O
.sym 25175 vga.ball_pos_v[1]
.sym 25179 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 25182 vga.ball_pos_v[2]
.sym 25183 vga.ball_pos_v[1]
.sym 25185 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 25188 vga.ball_pos_v[3]
.sym 25189 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 25191 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 25193 vga.ball_pos_v[4]
.sym 25195 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 25197 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 25199 vga.ball_pos_v[5]
.sym 25201 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 25203 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 25206 vga.ball_pos_v[6]
.sym 25207 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 25209 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 25211 vga.ball_pos_v[7]
.sym 25213 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 25215 $nextpnr_ICESTORM_LC_73$I3
.sym 25218 vga.ball_pos_v[8]
.sym 25219 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 25256 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 25259 $nextpnr_ICESTORM_LC_73$I3
.sym 25267 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25268 vga.count_v[2]
.sym 25300 $nextpnr_ICESTORM_LC_73$I3
.sym 25310 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25311 vga.count_v[2]
.sym 25370 $PACKER_VCC_NET
.sym 25372 P1B4$SB_IO_OUT
.sym 25377 $PACKER_VCC_NET
.sym 25388 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25389 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25391 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 25397 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25398 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25399 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25400 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 25401 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 25402 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 25404 $PACKER_VCC_NET
.sym 25407 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 25408 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 25409 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25412 $PACKER_VCC_NET
.sym 25413 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25414 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 25419 $nextpnr_ICESTORM_LC_55$O
.sym 25422 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 25425 vga.count_v_paddle_l_SB_LUT4_I0_O_SB_LUT4_O_I0[1]
.sym 25428 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 25429 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 25431 vga.count_v_paddle_l_SB_LUT4_I0_O_SB_LUT4_O_I0[2]
.sym 25433 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 25434 $PACKER_VCC_NET
.sym 25437 vga.count_v_paddle_l_SB_LUT4_I0_O_SB_LUT4_O_I0[3]
.sym 25439 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 25441 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 25443 vga.count_v_paddle_l_SB_LUT4_I0_O_SB_LUT4_O_I0[4]
.sym 25445 $PACKER_VCC_NET
.sym 25446 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 25447 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25449 vga.count_v_paddle_l_SB_LUT4_I0_O_SB_LUT4_O_I0[5]
.sym 25452 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 25453 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25455 vga.count_v_paddle_l_SB_LUT4_I0_O_SB_LUT4_O_I0[6]
.sym 25457 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 25459 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25461 vga.count_v_paddle_l_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 25463 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 25465 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25482 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25486 vga.ball_pos_v[1]
.sym 25489 P1B8$SB_IO_OUT
.sym 25490 vga.ball_pos_v[3]
.sym 25493 vga.hs_out
.sym 25497 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25498 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25499 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25500 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25501 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25505 vga.count_v_paddle_l_SB_LUT4_I0_O_SB_LUT4_O_I0[7]
.sym 25518 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 25519 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25534 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25539 vga.hs_out_SB_DFFSR_Q_R
.sym 25542 $nextpnr_ICESTORM_LC_56$I3
.sym 25544 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 25546 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 25552 $nextpnr_ICESTORM_LC_56$I3
.sym 25567 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25590 P1B9$SB_IO_OUT_$glb_clk
.sym 25591 vga.hs_out_SB_DFFSR_Q_R
.sym 25608 vga.ball_motion_l
.sym 25610 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 25614 P1A9$SB_IO_OUT
.sym 25615 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 25617 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25621 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 25622 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 25626 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 25634 vga.count_h_score_l_1_SB_LUT4_I1_O[3]
.sym 25636 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25640 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25641 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25642 vga.count_h_score_l_1_SB_LUT4_I1_O[0]
.sym 25643 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25646 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 25648 $PACKER_VCC_NET
.sym 25657 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25658 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25659 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25660 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25661 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25663 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 25664 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25665 $nextpnr_ICESTORM_LC_38$O
.sym 25667 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25671 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 25674 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25677 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 25679 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25683 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 25685 $PACKER_VCC_NET
.sym 25686 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25689 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25691 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25692 $PACKER_VCC_NET
.sym 25697 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25699 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 25702 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 25703 vga.count_h_score_l_1_SB_LUT4_I1_O[3]
.sym 25704 vga.count_h_score_l_1_SB_LUT4_I1_O[0]
.sym 25705 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 25708 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 25709 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25710 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 25711 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 25723 vga.count_v[2]
.sym 25732 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 25735 P1B4$SB_IO_OUT
.sym 25738 $PACKER_VCC_NET
.sym 25750 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 25768 $PACKER_VCC_NET
.sym 25772 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25774 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25776 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25778 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25780 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25782 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25784 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 25786 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25788 $nextpnr_ICESTORM_LC_48$O
.sym 25790 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 25794 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 25797 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 25800 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[2]
.sym 25802 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 25806 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 25808 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25812 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[4]
.sym 25814 $PACKER_VCC_NET
.sym 25815 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 25818 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[5]
.sym 25820 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 25824 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[6]
.sym 25826 $PACKER_VCC_NET
.sym 25827 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25830 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25833 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 25846 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25864 vga.count_h_score_l_2
.sym 25873 $PACKER_VCC_NET
.sym 25874 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25881 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25882 vga.count_h_score_l_2
.sym 25883 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 25888 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 25889 vga.count_h_score_l_2_SB_LUT4_I1_O[3]
.sym 25892 vga.count_h_score_l_0
.sym 25894 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 25899 vga.count_h_score_l_1
.sym 25905 vga.count_h_score_r_0_SB_LUT4_I3_O[0]
.sym 25907 vga.count_h_score_l_2_SB_LUT4_I1_O[0]
.sym 25908 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 25912 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 25914 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 25915 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 25924 vga.count_h_score_l_1
.sym 25925 vga.count_h_score_l_2
.sym 25926 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 25927 vga.count_h_score_r_0_SB_LUT4_I3_O[0]
.sym 25938 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 25954 vga.count_h_score_l_2_SB_LUT4_I1_O[0]
.sym 25955 vga.count_h_score_l_1
.sym 25956 vga.count_h_score_l_2_SB_LUT4_I1_O[3]
.sym 25957 vga.count_h_score_l_0
.sym 25959 P1B9$SB_IO_OUT_$glb_clk
.sym 25960 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 25978 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 25979 vga.count_v_score_0_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 25982 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 25983 vga.count_v_score_1
.sym 25985 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 25988 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 25990 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 25993 vga.hs_out
.sym 25994 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26004 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 26007 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26008 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26010 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26012 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26014 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26016 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26023 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26033 $PACKER_VCC_NET
.sym 26034 $nextpnr_ICESTORM_LC_20$O
.sym 26036 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26040 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 26042 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 26046 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 26049 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 26052 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 26054 $PACKER_VCC_NET
.sym 26055 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26058 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 26060 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26061 $PACKER_VCC_NET
.sym 26064 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 26067 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26070 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 26072 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26073 $PACKER_VCC_NET
.sym 26076 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26079 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26102 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 26103 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 26110 vga.count_v_score_2
.sym 26112 vga.count_v_score_4
.sym 26118 vga.count_v_score_3
.sym 26120 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26126 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 26127 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 26129 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 26131 vga.score_l[0]
.sym 26132 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 26133 vga.count_v_score_0
.sym 26134 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 26135 vga.score_l[1]
.sym 26136 vga.count_v_score_2
.sym 26137 vga.score_l[2]
.sym 26138 vga.count_v_score_4
.sym 26139 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26140 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 26141 vga.count_v_score_1
.sym 26142 vga.count_v_score_1
.sym 26144 vga.count_v_score_3
.sym 26145 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 26147 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 26151 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26152 vga.count_v_score_4_SB_LUT4_I1_O
.sym 26154 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 26155 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 26156 vga.count_v_score_4_SB_LUT4_I1_I3[2]
.sym 26158 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 26161 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26164 vga.count_v_score_0
.sym 26165 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 26166 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 26167 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 26170 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 26171 vga.count_v_score_0
.sym 26172 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 26173 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 26176 vga.count_v_score_3
.sym 26177 vga.count_v_score_4
.sym 26179 vga.count_v_score_4_SB_LUT4_I1_I3[2]
.sym 26182 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 26183 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 26184 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 26185 vga.count_v_score_0
.sym 26188 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 26189 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 26190 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 26191 vga.count_v_score_1
.sym 26194 vga.count_v_score_2
.sym 26195 vga.score_l[1]
.sym 26196 vga.score_l[0]
.sym 26197 vga.score_l[2]
.sym 26200 vga.count_v_score_1
.sym 26201 vga.count_v_score_2
.sym 26202 vga.count_v_score_0
.sym 26204 vga.count_v_score_4_SB_LUT4_I1_O
.sym 26205 P1B9$SB_IO_OUT_$glb_clk
.sym 26250 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26253 $PACKER_VCC_NET
.sym 26257 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26258 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 26260 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26261 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26263 vga.count_v_score_3
.sym 26264 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26270 vga.count_v_score_2
.sym 26280 $nextpnr_ICESTORM_LC_33$O
.sym 26282 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 26286 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 26289 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 26292 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 26294 $PACKER_VCC_NET
.sym 26295 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 26298 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 26300 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 26304 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 26306 $PACKER_VCC_NET
.sym 26307 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 26310 $nextpnr_ICESTORM_LC_34$I3
.sym 26312 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 26320 $nextpnr_ICESTORM_LC_34$I3
.sym 26324 vga.count_v_score_3
.sym 26326 vga.count_v_score_2
.sym 26372 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 26373 vga.score_r[1]
.sym 26375 vga.score_r[2]
.sym 26379 vga.count_v_score_1
.sym 26381 vga.score_r[1]
.sym 26382 vga.count_v_score_2
.sym 26385 vga.score_r[0]
.sym 26386 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 26387 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 26390 vga.count_v_score_3
.sym 26392 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 26398 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26404 vga.count_v_score_2
.sym 26405 vga.score_r[1]
.sym 26406 vga.score_r[2]
.sym 26407 vga.score_r[0]
.sym 26410 vga.score_r[0]
.sym 26411 vga.score_r[1]
.sym 26412 vga.count_v_score_1
.sym 26413 vga.score_r[2]
.sym 26416 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 26417 vga.count_v_score_1
.sym 26418 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 26419 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 26422 vga.count_v_score_3
.sym 26423 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 26424 vga.score_r[0]
.sym 26425 vga.count_v_score_2
.sym 26434 vga.score_r[0]
.sym 26435 vga.count_v_score_2
.sym 26436 vga.score_r[1]
.sym 26437 vga.score_r[2]
.sym 26440 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 26441 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 26443 vga.count_v_score_1
.sym 26446 vga.score_r[0]
.sym 26448 vga.score_r[1]
.sym 26449 vga.score_r[2]
.sym 26462 rst
.sym 26463 pll_PLL$nextnr_LOCK_lut_through_net
.sym 26469 vga.score_r[0]
.sym 26528 P1B4$SB_IO_OUT
.sym 26531 P1A9$SB_IO_OUT
.sym 26538 P1A9$SB_IO_OUT
.sym 26543 P1B4$SB_IO_OUT
.sym 26587 P1A9$SB_IO_OUT
.sym 26717 P1B4$SB_IO_OUT
.sym 26821 P1B4$SB_IO_OUT
.sym 27240 P1B4$SB_IO_OUT
.sym 27643 P1B4$SB_IO_OUT
.sym 27992 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 28033 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 28034 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 28038 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 28055 P1B4$SB_IO_OUT
.sym 28056 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 28135 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28137 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28139 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28141 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28142 vga.ball_pos_v[1]
.sym 28145 vga.count_v[2]
.sym 28150 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28151 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28195 vga.vs_out
.sym 28238 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28242 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28243 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 28244 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28246 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28247 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 28248 vga.ball_pos_v[2]
.sym 28258 vga.vs_out
.sym 28341 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28342 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 28343 vga.ball_pos_v[5]
.sym 28344 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 28345 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 28346 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 28347 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28349 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 28441 vga.ball_pos_v[7]
.sym 28444 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 28445 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 28449 vga.ball_pos_v[3]
.sym 28463 P1B4$SB_IO_OUT
.sym 28544 vga.ball_pos_v[6]
.sym 28550 vga.count_v[2]
.sym 28554 vga.ball_pos_v[1]
.sym 28558 rst
.sym 28559 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28560 vga.ball_pos_v[1]
.sym 28566 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28645 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 28647 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 28653 vga.ball_pos_v[1]
.sym 28659 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 28662 vga.vs_out
.sym 28668 vga.ball_motion_l
.sym 28705 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 28712 P1B8$SB_IO_OUT
.sym 28757 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 28758 vga.ball_pos_v[5]
.sym 28762 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 28766 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 28768 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 28811 vga.red_SB_DFFSR_Q_R
.sym 28812 vga.ball_motion_l
.sym 28813 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 28814 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 28859 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 28863 P1B4$SB_IO_OUT
.sym 28870 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 28912 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 28913 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 28916 P1B4$SB_IO_OUT
.sym 28953 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 28955 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 28963 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 28964 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 28966 rst
.sym 28967 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 28968 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 28970 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 28971 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 28972 rst
.sym 28974 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 29014 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 29015 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 29016 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 29018 vga.ball_angle_SB_DFFESR_Q_E
.sym 29058 P1B4$SB_IO_OUT
.sym 29059 vga.count_h_paddle_r
.sym 29060 vga.paddle_l_pos_v[3]
.sym 29067 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 29076 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 29113 vga.count_v_score_1
.sym 29114 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 29115 vga.count_v_score_2
.sym 29116 vga.count_v_score_4
.sym 29117 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29118 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 29119 vga.count_v_score_0_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 29120 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 29155 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 29165 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 29175 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29176 vga.count_v_score_1
.sym 29177 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29217 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 29218 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 29219 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 29220 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 29221 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 29222 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 29258 vga.ball_pos_v[8]
.sym 29259 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 29260 vga.count_v_score_4
.sym 29261 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 29264 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 29265 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 29266 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 29268 vga.count_v_score_2
.sym 29278 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 29318 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 29319 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 29320 vga.score_l[0]
.sym 29322 vga.score_l[1]
.sym 29323 vga.score_l[2]
.sym 29324 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 29378 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 29381 vga.count_v_score_3
.sym 29419 P1B7$SB_IO_OUT
.sym 29463 $PACKER_VCC_NET
.sym 29465 P2_7$SB_IO_IN
.sym 29522 P2_7_SB_LUT4_I2_I1[1]
.sym 29523 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 29524 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29526 vga.score_r[1]
.sym 29527 vga.score_r[2]
.sym 29528 vga.score_r[0]
.sym 29568 vga.hs_out
.sym 29670 P2_7$SB_IO_IN
.sym 29697 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29708 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 29728 P1A9$SB_IO_OUT
.sym 29731 P1B4$SB_IO_OUT
.sym 29743 P1A9$SB_IO_OUT
.sym 29749 P1B4$SB_IO_OUT
.sym 29906 P1B4$SB_IO_OUT
.sym 29951 P1B4$SB_IO_OUT
.sym 30064 P1B4$SB_IO_OUT
.sym 30073 P1B4$SB_IO_OUT
.sym 30560 P1B4$SB_IO_OUT
.sym 31056 P1B4$SB_IO_OUT
.sym 31300 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 31421 $PACKER_VCC_NET
.sym 31422 $PACKER_VCC_NET
.sym 31438 $PACKER_VCC_NET
.sym 31439 $PACKER_VCC_NET
.sym 31447 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 31450 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31452 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31454 vga.count_v[2]
.sym 31456 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31460 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 31462 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31464 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31466 $nextpnr_ICESTORM_LC_63$O
.sym 31469 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 31472 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 31474 $PACKER_VCC_NET
.sym 31475 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 31478 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 31480 $PACKER_VCC_NET
.sym 31481 vga.count_v[2]
.sym 31484 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[3]
.sym 31486 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31490 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[4]
.sym 31493 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31496 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[5]
.sym 31498 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31502 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[6]
.sym 31504 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31508 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 31511 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31528 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31529 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 31531 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 31533 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 31539 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 31540 P1B4$SB_IO_OUT
.sym 31552 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[7]
.sym 31581 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 31589 $nextpnr_ICESTORM_LC_64$I3
.sym 31591 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 31599 $nextpnr_ICESTORM_LC_64$I3
.sym 31652 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 31653 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 31658 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 31663 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31666 vga.count_v[2]
.sym 31668 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31670 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 31672 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31680 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31681 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 31682 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31684 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31686 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31690 vga.count_v[2]
.sym 31692 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31693 $PACKER_VCC_NET
.sym 31705 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 31712 $nextpnr_ICESTORM_LC_66$O
.sym 31715 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 31718 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 31721 vga.count_v[2]
.sym 31724 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31726 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31727 $PACKER_VCC_NET
.sym 31730 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 31732 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31736 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 31739 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31742 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 31744 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31748 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 31751 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31754 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 31757 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 31775 vga.ball_pos_v[8]
.sym 31776 vga.ball_pos_v[2]
.sym 31784 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 31790 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 31793 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 31798 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 31803 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31813 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 31821 vga.vs_out_SB_DFFESR_Q_E
.sym 31825 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31836 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31837 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 31838 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 31839 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 31882 vga.vs_out_SB_DFFESR_Q_E
.sym 31883 P1B9$SB_IO_OUT_$glb_clk
.sym 31884 rst_$glb_sr
.sym 31885 vga.count_v_paddle_l_SB_LUT4_I0_O[0]
.sym 31888 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 31909 $PACKER_VCC_NET
.sym 31913 $PACKER_VCC_NET
.sym 31917 vga.ball_pos_v[4]
.sym 31918 vga.count_v_paddle_l_SB_LUT4_I0_O[0]
.sym 31919 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 31920 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 31928 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31935 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 31936 vga.count_v[2]
.sym 31938 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31939 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31940 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 31941 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 31942 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 31944 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 31945 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 31947 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 31949 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 31953 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 31954 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 31956 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 31957 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 31958 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 31960 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 31961 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 31964 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 31966 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 31967 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 31970 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31972 vga.count_v[2]
.sym 31973 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 31976 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 31978 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 31979 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 31982 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 31984 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 31985 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 31988 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 31990 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 31991 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 31994 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 31996 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 31997 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32000 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 32002 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32003 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 32010 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 32011 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 32012 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 32013 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 32014 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 32015 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 32022 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 32029 rst
.sym 32036 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32039 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32043 P1B4$SB_IO_OUT
.sym 32044 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 32062 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32067 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32073 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 32074 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 32081 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 32083 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 32084 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32087 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 32089 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 32093 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 32096 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32099 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 32101 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32105 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 32108 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32111 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 32113 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32117 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 32120 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32123 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 32125 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32131 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 32132 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 32133 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32149 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32155 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32156 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32159 vga.count_v[2]
.sym 32160 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32166 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32167 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 32198 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32204 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 32206 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32210 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 32213 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32216 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 32218 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32222 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 32225 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32228 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 32230 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32234 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 32237 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32240 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 32242 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32246 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 32249 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32270 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 32271 vga.ball_pos_v[7]
.sym 32272 vga.ball_pos_v[8]
.sym 32273 vga.ball_pos_v[6]
.sym 32278 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32279 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32280 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 32282 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32283 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32286 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 32288 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32290 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 32297 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32327 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 32330 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32333 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 32335 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32339 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 32342 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32345 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 32347 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32351 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 32354 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32357 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 32359 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32363 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 32366 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32369 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32371 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 32401 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32403 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 32404 $PACKER_VCC_NET
.sym 32405 $PACKER_VCC_NET
.sym 32406 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32408 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32410 vga.count_v_paddle_l_SB_LUT4_I0_O[0]
.sym 32411 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32412 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32413 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32424 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32427 vga.vs_out
.sym 32432 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32436 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 32440 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32451 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32452 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32453 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32454 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 32494 vga.vs_out
.sym 32497 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 32498 P1B9$SB_IO_OUT_$glb_clk
.sym 32501 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32502 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32503 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 32504 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 32505 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 32506 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 32507 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 32515 vga.ball_pos_v[1]
.sym 32517 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 32518 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32524 vga.ball_pos_v[5]
.sym 32525 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32526 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32527 P1B4$SB_IO_OUT
.sym 32529 vga.count_h[8]
.sym 32530 $PACKER_VCC_NET
.sym 32531 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 32532 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32533 vga.ball_pos_v[2]
.sym 32535 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 32546 vga.ball_motion_l
.sym 32552 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 32556 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 32557 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 32562 rst
.sym 32564 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 32565 P1A9$SB_IO_OUT
.sym 32566 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 32569 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32572 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32599 P1A9$SB_IO_OUT
.sym 32601 rst
.sym 32604 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 32605 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 32606 vga.ball_motion_l
.sym 32607 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 32612 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 32613 rst
.sym 32616 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32619 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32620 vga.ball_motion_l_SB_DFFESS_Q_E
.sym 32621 P1B9$SB_IO_OUT_$glb_clk
.sym 32622 rst_$glb_sr
.sym 32623 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 32624 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 32625 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 32626 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 32627 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 32628 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 32630 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 32640 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 32647 vga.count_v[2]
.sym 32648 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32649 rst
.sym 32650 vga.ball_angle_SB_DFFESR_Q_E
.sym 32651 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 32652 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 32653 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32654 vga.ball_pos_v[1]
.sym 32655 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32656 vga.ball_pos_v[7]
.sym 32657 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32658 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32665 vga.count_v_paddle_l_SB_LUT4_I0_O[3]
.sym 32668 vga.red_SB_DFFSR_Q_R
.sym 32673 vga.count_h_paddle_r
.sym 32674 $PACKER_VCC_NET
.sym 32680 vga.count_v_paddle_l_SB_LUT4_I0_O[0]
.sym 32683 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 32689 vga.count_h[8]
.sym 32690 rst
.sym 32691 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 32692 vga.count_v_paddle_l_SB_LUT4_I0_O[2]
.sym 32696 $nextpnr_ICESTORM_LC_7$O
.sym 32698 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 32702 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2[1]
.sym 32704 vga.count_h[8]
.sym 32705 $PACKER_VCC_NET
.sym 32708 $nextpnr_ICESTORM_LC_8$I3
.sym 32711 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 32714 $nextpnr_ICESTORM_LC_8$COUT
.sym 32717 $PACKER_VCC_NET
.sym 32718 $nextpnr_ICESTORM_LC_8$I3
.sym 32722 rst
.sym 32724 $nextpnr_ICESTORM_LC_8$COUT
.sym 32739 vga.count_v_paddle_l_SB_LUT4_I0_O[3]
.sym 32740 vga.count_v_paddle_l_SB_LUT4_I0_O[0]
.sym 32741 vga.count_v_paddle_l_SB_LUT4_I0_O[2]
.sym 32742 vga.count_h_paddle_r
.sym 32744 P1B9$SB_IO_OUT_$glb_clk
.sym 32745 vga.red_SB_DFFSR_Q_R
.sym 32746 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 32749 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 32750 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 32751 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 32752 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 32753 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 32759 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 32769 vga.count_v_paddle_l_SB_LUT4_I0_O[3]
.sym 32773 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32774 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32775 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32777 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 32778 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 32779 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32780 vga.ball_pos_v[2]
.sym 32781 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32790 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32791 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 32792 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 32794 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32797 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32798 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32800 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 32805 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 32809 rst
.sym 32813 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 32817 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32838 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32839 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 32840 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 32841 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 32844 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 32845 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32847 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 32850 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 32852 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 32853 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32862 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32863 rst
.sym 32864 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 32865 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 32869 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 32870 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 32871 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 32872 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 32873 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 32874 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 32875 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 32876 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 32882 vga.ball_pos_v[4]
.sym 32890 vga.ball_pos_v[3]
.sym 32893 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32894 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 32895 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 32896 $PACKER_VCC_NET
.sym 32898 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 32903 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32910 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 32911 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32912 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 32913 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32914 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 32915 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32916 vga.count_v_score_0_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32917 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 32918 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32919 vga.count_v[2]
.sym 32921 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32922 vga.ball_pos_v[8]
.sym 32923 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 32925 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32926 vga.ball_pos_v[7]
.sym 32927 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32929 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32931 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32932 rst
.sym 32934 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32937 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 32939 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32940 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32941 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32943 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 32944 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32945 vga.count_v[2]
.sym 32946 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32949 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32950 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32951 vga.ball_pos_v[8]
.sym 32952 vga.ball_pos_v[7]
.sym 32955 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 32957 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32961 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 32962 vga.count_v[2]
.sym 32963 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 32964 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32967 rst
.sym 32968 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 32969 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 32973 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 32974 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32975 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32979 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 32980 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 32982 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 32985 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 32986 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 32987 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 32988 vga.count_v_score_0_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 32989 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 32990 P1B9$SB_IO_OUT_$glb_clk
.sym 32994 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 32995 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 32996 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 32997 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 32998 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 32999 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 33006 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 33012 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 33015 vga.ball_pos_v[5]
.sym 33021 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 33022 $PACKER_VCC_NET
.sym 33023 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 33027 P1B4$SB_IO_OUT
.sym 33035 vga.count_v_score_2
.sym 33036 vga.score_l[0]
.sym 33039 vga.score_l[2]
.sym 33041 vga.count_v_score_1
.sym 33044 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 33046 vga.score_l[1]
.sym 33047 vga.score_l[2]
.sym 33049 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 33054 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 33055 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 33056 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 33061 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33063 vga.count_v_score_3
.sym 33078 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 33079 vga.count_v_score_1
.sym 33080 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 33081 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 33084 vga.score_l[0]
.sym 33085 vga.score_l[1]
.sym 33086 vga.score_l[2]
.sym 33087 vga.count_v_score_2
.sym 33090 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 33091 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 33093 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 33097 vga.score_l[2]
.sym 33098 vga.score_l[0]
.sym 33099 vga.score_l[1]
.sym 33102 vga.score_l[1]
.sym 33103 vga.score_l[0]
.sym 33104 vga.score_l[2]
.sym 33108 vga.score_l[0]
.sym 33110 vga.count_v_score_3
.sym 33111 vga.count_v_score_2
.sym 33116 $PACKER_VCC_NET
.sym 33117 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 33118 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 33119 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 33120 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 33121 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 33122 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 33150 $PACKER_VCC_NET
.sym 33157 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33159 vga.score_l[0]
.sym 33160 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33163 P2_7$SB_IO_IN
.sym 33167 vga.score_l[0]
.sym 33169 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 33171 P2_7$SB_IO_IN
.sym 33177 vga.score_l[1]
.sym 33179 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33182 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33186 vga.score_l[2]
.sym 33188 $nextpnr_ICESTORM_LC_75$O
.sym 33191 vga.score_l[0]
.sym 33194 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 33197 vga.score_l[1]
.sym 33198 vga.score_l[0]
.sym 33201 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 33202 vga.score_l[2]
.sym 33203 P2_7$SB_IO_IN
.sym 33204 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 33207 vga.score_l[0]
.sym 33208 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 33209 P2_7$SB_IO_IN
.sym 33210 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33219 vga.score_l[1]
.sym 33220 P2_7$SB_IO_IN
.sym 33221 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33222 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33225 P2_7$SB_IO_IN
.sym 33226 vga.score_l[2]
.sym 33227 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33228 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33231 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 33232 P2_7$SB_IO_IN
.sym 33234 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 33236 P1B9$SB_IO_OUT_$glb_clk
.sym 33237 rst_$glb_sr
.sym 33238 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 33240 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 33241 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 33242 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 33243 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 33245 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 33251 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 33253 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 33256 vga.paddle_l_pos_v[6]
.sym 33258 vga.paddle_l_pos_v[8]
.sym 33259 $PACKER_VCC_NET
.sym 33270 P1B7$SB_IO_OUT
.sym 33285 vga.hs_out
.sym 33312 vga.hs_out
.sym 33368 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 33376 vga.left_down_pressed
.sym 33378 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 33384 vga.left_up_pressed
.sym 33390 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33403 P2_7_SB_LUT4_I2_I1[1]
.sym 33404 P2_7$SB_IO_IN
.sym 33408 vga.score_r[2]
.sym 33412 P2_7$SB_IO_IN
.sym 33413 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 33414 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33417 vga.score_r[0]
.sym 33420 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33423 vga.score_r[1]
.sym 33424 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 33434 $nextpnr_ICESTORM_LC_89$O
.sym 33437 vga.score_r[0]
.sym 33440 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 33443 vga.score_r[1]
.sym 33444 vga.score_r[0]
.sym 33447 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 33448 P2_7$SB_IO_IN
.sym 33449 vga.score_r[2]
.sym 33450 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 33453 P2_7$SB_IO_IN
.sym 33454 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 33455 P2_7_SB_LUT4_I2_I1[1]
.sym 33465 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33466 P2_7$SB_IO_IN
.sym 33467 vga.score_r[1]
.sym 33468 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 33471 vga.score_r[2]
.sym 33472 P2_7$SB_IO_IN
.sym 33473 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 33474 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33477 P2_7$SB_IO_IN
.sym 33478 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 33479 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 33480 vga.score_r[0]
.sym 33482 P1B9$SB_IO_OUT_$glb_clk
.sym 33483 rst_$glb_sr
.sym 33499 rst
.sym 33504 P1B4$SB_IO_OUT
.sym 33510 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O
.sym 33559 P1B4$SB_IO_OUT
.sym 33568 P1B4$SB_IO_OUT
.sym 33616 P1B4$SB_IO_OUT
.sym 35266 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 35267 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 35268 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 35269 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 35271 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 35273 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 35275 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 35277 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 35279 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 35281 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 35282 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 35284 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35290 vga.count_v[2]
.sym 35292 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 35294 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35296 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 35297 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[0]
.sym 35299 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35300 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 35303 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[1]
.sym 35305 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 35306 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 35309 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 35311 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 35312 vga.count_v[2]
.sym 35315 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 35317 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 35318 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 35321 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 35323 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 35324 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35327 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 35329 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 35330 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 35333 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 35335 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 35336 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 35339 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 35341 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 35342 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 35347 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 35352 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 35353 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 35359 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 35360 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 35361 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 35362 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 35363 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 35365 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 35367 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35369 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 35370 vga.count_v[2]
.sym 35383 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 35388 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 35398 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 35400 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35409 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 35420 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 35422 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 35423 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 35426 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 35429 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 35432 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[10]
.sym 35434 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35438 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[11]
.sym 35441 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35444 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[12]
.sym 35446 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35450 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[13]
.sym 35453 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35456 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[14]
.sym 35458 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35462 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 35465 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35483 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 35484 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 35487 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 35488 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 35489 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 35490 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 35492 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 35493 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 35494 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35496 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 35498 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35499 vga.count_v[2]
.sym 35501 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 35506 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[15]
.sym 35516 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35543 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[16]
.sym 35545 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35549 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[17]
.sym 35552 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35555 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[18]
.sym 35557 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35561 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[19]
.sym 35564 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[20]
.sym 35569 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35573 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[21]
.sym 35576 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35579 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[22]
.sym 35581 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35585 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 35588 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35608 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 35612 $PACKER_VCC_NET
.sym 35618 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 35622 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 35624 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35625 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35629 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[23]
.sym 35651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35666 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[24]
.sym 35668 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35672 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[25]
.sym 35675 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35678 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[26]
.sym 35680 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35684 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[27]
.sym 35687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35690 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[28]
.sym 35692 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35696 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[29]
.sym 35699 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35702 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I3[30]
.sym 35704 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35708 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 35711 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 35726 $PACKER_VCC_NET
.sym 35752 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 35760 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35773 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 35775 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 35776 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35781 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35782 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35786 $PACKER_VCC_NET
.sym 35790 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 35791 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35792 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35793 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 35808 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35810 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35811 $PACKER_VCC_NET
.sym 35836 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O
.sym 35837 P1B9$SB_IO_OUT_$glb_clk
.sym 35839 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 35840 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 35841 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 35842 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 35843 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 35844 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 35845 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 35846 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 35856 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35866 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 35868 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 35870 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 35871 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 35874 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 35880 $PACKER_VCC_NET
.sym 35884 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35885 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 35888 $PACKER_VCC_NET
.sym 35889 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 35892 $PACKER_VCC_NET
.sym 35894 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 35901 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35902 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35909 $PACKER_VCC_NET
.sym 35910 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 35911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35912 $nextpnr_ICESTORM_LC_39$O
.sym 35915 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 35918 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 35920 $PACKER_VCC_NET
.sym 35921 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 35924 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 35926 $PACKER_VCC_NET
.sym 35927 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 35928 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 35930 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 35932 $PACKER_VCC_NET
.sym 35933 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 35934 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 35936 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 35938 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 35939 $PACKER_VCC_NET
.sym 35940 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 35942 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 35944 $PACKER_VCC_NET
.sym 35945 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 35946 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 35948 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 35950 $PACKER_VCC_NET
.sym 35951 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35952 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 35954 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 35956 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 35957 $PACKER_VCC_NET
.sym 35958 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 35974 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 35975 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 35976 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 35977 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 35978 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 35980 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35981 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 35982 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 35984 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 35987 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 35989 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 35998 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 36003 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 36009 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36013 $PACKER_VCC_NET
.sym 36035 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 36037 $PACKER_VCC_NET
.sym 36038 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36039 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 36041 $nextpnr_ICESTORM_LC_40$I3
.sym 36043 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 36044 $PACKER_VCC_NET
.sym 36045 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 36051 $nextpnr_ICESTORM_LC_40$I3
.sym 36098 vga.ball_pos_v[2]
.sym 36099 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 36100 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 36101 $PACKER_VCC_NET
.sym 36105 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36107 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 36108 vga.ball_pos_v[4]
.sym 36110 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36113 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36209 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 36211 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36218 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 36220 vga.ball_pos_v[4]
.sym 36221 vga.ball_pos_v[5]
.sym 36229 $PACKER_VCC_NET
.sym 36230 vga.ball_pos_v[2]
.sym 36233 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36234 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36237 vga.ball_pos_v[4]
.sym 36239 vga.paddle_l_pos_v[7]
.sym 36242 vga.paddle_l_pos_v[4]
.sym 36243 vga.paddle_l_pos_v[3]
.sym 36346 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36348 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36349 vga.ball_pos_v[6]
.sym 36351 vga.ball_pos_v[1]
.sym 36352 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 36353 vga.ball_pos_v[7]
.sym 36355 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36357 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36358 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36359 vga.paddle_l_pos_v[5]
.sym 36360 vga.paddle_l_pos_v[6]
.sym 36361 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36362 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36365 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36366 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36372 $PACKER_VCC_NET
.sym 36373 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36374 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36380 $PACKER_VCC_NET
.sym 36384 vga.paddle_l_pos_v[6]
.sym 36385 vga.paddle_l_pos_v[5]
.sym 36386 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 36387 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 36388 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36391 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 36393 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36397 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36399 vga.paddle_l_pos_v[7]
.sym 36400 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 36401 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 36402 vga.paddle_l_pos_v[4]
.sym 36403 vga.paddle_l_pos_v[3]
.sym 36404 $nextpnr_ICESTORM_LC_17$O
.sym 36407 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36410 vga.left_up_pressed_SB_LUT4_I2_I1[1]
.sym 36413 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36414 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36416 vga.left_up_pressed_SB_LUT4_I2_I1[2]
.sym 36418 $PACKER_VCC_NET
.sym 36419 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36420 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36422 vga.left_up_pressed_SB_LUT4_I2_I1[3]
.sym 36425 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 36426 vga.paddle_l_pos_v[3]
.sym 36428 vga.left_up_pressed_SB_LUT4_I2_I1[4]
.sym 36430 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 36431 $PACKER_VCC_NET
.sym 36432 vga.paddle_l_pos_v[4]
.sym 36434 vga.left_up_pressed_SB_LUT4_I2_I1[5]
.sym 36436 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 36438 vga.paddle_l_pos_v[5]
.sym 36440 vga.left_up_pressed_SB_LUT4_I2_I1[6]
.sym 36442 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 36444 vga.paddle_l_pos_v[6]
.sym 36446 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 36448 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 36450 vga.paddle_l_pos_v[7]
.sym 36466 vga.ball_pos_v[2]
.sym 36473 vga.ball_pos_v[2]
.sym 36478 vga.ball_pos_v[6]
.sym 36481 vga.paddle_l_pos_v[8]
.sym 36484 vga.ball_pos_v[6]
.sym 36485 P1B8$SB_IO_OUT
.sym 36488 vga.ball_pos_v[3]
.sym 36489 vga.ball_pos_v[8]
.sym 36490 vga.left_up_pressed_SB_LUT4_I2_I1[7]
.sym 36495 vga.ball_pos_v[3]
.sym 36496 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36498 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36499 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36502 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36504 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36505 vga.paddle_l_pos_v[8]
.sym 36506 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36507 vga.ball_pos_v[4]
.sym 36508 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36510 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36512 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36518 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36519 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 36521 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36522 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36524 vga.paddle_l_pos_v[3]
.sym 36526 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36527 $nextpnr_ICESTORM_LC_18$I3
.sym 36529 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 36531 vga.paddle_l_pos_v[8]
.sym 36537 $nextpnr_ICESTORM_LC_18$I3
.sym 36540 vga.ball_pos_v[3]
.sym 36541 vga.ball_pos_v[4]
.sym 36542 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36543 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36547 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 36548 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36549 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 36553 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36554 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 36555 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 36558 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36559 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36560 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36561 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 36571 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36573 vga.paddle_l_pos_v[3]
.sym 36590 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 36594 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36595 vga.ball_pos_v[8]
.sym 36598 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 36600 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36602 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 36603 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 36609 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 36618 vga.ball_pos_v[2]
.sym 36619 vga.ball_pos_v[5]
.sym 36620 vga.ball_pos_v[3]
.sym 36621 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 36622 vga.ball_pos_v[4]
.sym 36623 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36624 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 36628 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36629 vga.ball_pos_v[1]
.sym 36630 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 36631 vga.ball_pos_v[7]
.sym 36633 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36634 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36636 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36637 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36639 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36640 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36641 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 36642 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36644 vga.ball_pos_v[6]
.sym 36646 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36647 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 36650 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 36652 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 36653 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36654 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36656 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 36658 vga.ball_pos_v[1]
.sym 36659 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 36662 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 36664 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36665 vga.ball_pos_v[2]
.sym 36668 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 36670 vga.ball_pos_v[3]
.sym 36671 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 36672 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 36674 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 36676 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 36677 vga.ball_pos_v[4]
.sym 36678 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 36680 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 36682 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 36683 vga.ball_pos_v[5]
.sym 36684 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36686 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 36688 vga.ball_pos_v[6]
.sym 36689 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 36690 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36692 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 36694 vga.ball_pos_v[7]
.sym 36695 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 36696 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 36716 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36722 P1B4$SB_IO_OUT
.sym 36725 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36726 $PACKER_VCC_NET
.sym 36729 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36731 vga.paddle_l_pos_v[7]
.sym 36732 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36733 vga.paddle_l_pos_v[4]
.sym 36734 P1B4$SB_IO_OUT
.sym 36735 vga.paddle_l_pos_v[3]
.sym 36736 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 36741 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36742 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36743 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36744 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36745 vga.ball_pos_v[5]
.sym 36747 vga.ball_pos_v[2]
.sym 36748 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 36749 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36750 vga.ball_pos_v[6]
.sym 36752 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36753 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36754 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36755 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36756 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 36757 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[31]
.sym 36759 vga.ball_pos_v[8]
.sym 36761 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36762 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 36763 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36764 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36765 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 36766 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 36768 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36769 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 36773 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 36775 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 36776 vga.ball_pos_v[8]
.sym 36777 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 36779 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 36781 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 36783 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 36786 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[31]
.sym 36787 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 36788 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36789 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 36792 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36793 vga.ball_pos_v[6]
.sym 36794 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36795 vga.ball_pos_v[5]
.sym 36798 vga.ball_pos_v[2]
.sym 36799 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36800 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 36801 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 36805 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 36810 vga.ball_pos_v[2]
.sym 36811 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 36812 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36813 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36816 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 36817 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 36818 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 36819 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 36820 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 36821 P1B9$SB_IO_OUT_$glb_clk
.sym 36822 rst_$glb_sr
.sym 36823 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[31]
.sym 36825 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 36826 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 36829 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 36837 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36839 vga.ball_angle_SB_DFFESR_Q_E
.sym 36843 vga.ball_ratio_SB_DFFESR_Q_E
.sym 36844 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 36845 rst
.sym 36847 vga.paddle_l_pos_v[6]
.sym 36849 vga.left_down_pressed
.sym 36853 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 36854 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 36855 vga.paddle_l_pos_v[5]
.sym 36865 $PACKER_VCC_NET
.sym 36880 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36884 vga.paddle_l_pos_v[4]
.sym 36885 vga.paddle_l_pos_v[3]
.sym 36886 vga.paddle_l_pos_v[6]
.sym 36890 vga.paddle_l_pos_v[5]
.sym 36891 vga.paddle_l_pos_v[7]
.sym 36895 vga.paddle_l_pos_v[8]
.sym 36896 $nextpnr_ICESTORM_LC_57$O
.sym 36899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36902 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36905 vga.paddle_l_pos_v[3]
.sym 36908 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36910 $PACKER_VCC_NET
.sym 36911 vga.paddle_l_pos_v[4]
.sym 36912 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 36914 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36917 vga.paddle_l_pos_v[5]
.sym 36918 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 36920 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36923 vga.paddle_l_pos_v[6]
.sym 36924 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 36926 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36928 vga.paddle_l_pos_v[7]
.sym 36930 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 36932 $nextpnr_ICESTORM_LC_58$I3
.sym 36935 vga.paddle_l_pos_v[8]
.sym 36936 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 36942 $nextpnr_ICESTORM_LC_58$I3
.sym 36946 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36948 vga.paddle_l_pos_v[5]
.sym 36949 vga.paddle_l_pos_v[7]
.sym 36950 vga.paddle_l_pos_v[4]
.sym 36951 vga.paddle_l_pos_v[3]
.sym 36952 vga.paddle_l_pos_v[6]
.sym 36953 vga.paddle_l_pos_v[8]
.sym 36962 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 36964 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 36969 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 36970 rst
.sym 36971 vga.paddle_l_pos_v[4]
.sym 36975 vga.paddle_l_pos_v[6]
.sym 36977 vga.paddle_l_pos_v[8]
.sym 36978 P1B8$SB_IO_OUT
.sym 36979 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 36988 $PACKER_VCC_NET
.sym 36990 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 37006 vga.paddle_l_pos_v[7]
.sym 37007 vga.paddle_l_pos_v[4]
.sym 37008 vga.paddle_l_pos_v[3]
.sym 37011 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 37012 $PACKER_VCC_NET
.sym 37013 vga.paddle_l_pos_v[5]
.sym 37014 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 37017 vga.paddle_l_pos_v[6]
.sym 37019 $nextpnr_ICESTORM_LC_71$O
.sym 37022 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 37025 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 37027 $PACKER_VCC_NET
.sym 37028 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 37031 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37033 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 37034 $PACKER_VCC_NET
.sym 37035 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 37037 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 37039 $PACKER_VCC_NET
.sym 37040 vga.paddle_l_pos_v[3]
.sym 37041 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 37043 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 37045 $PACKER_VCC_NET
.sym 37046 vga.paddle_l_pos_v[4]
.sym 37047 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 37049 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 37051 $PACKER_VCC_NET
.sym 37052 vga.paddle_l_pos_v[5]
.sym 37053 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 37055 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 37057 vga.paddle_l_pos_v[6]
.sym 37058 $PACKER_VCC_NET
.sym 37059 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 37061 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 37063 $PACKER_VCC_NET
.sym 37064 vga.paddle_l_pos_v[7]
.sym 37065 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 37071 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 37072 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 37073 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 37074 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 37075 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 37076 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 37085 $PACKER_VCC_NET
.sym 37093 vga.paddle_l_pos_v[5]
.sym 37095 vga.paddle_l_pos_v[7]
.sym 37096 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 37099 vga.paddle_l_pos_v[3]
.sym 37105 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 37111 $PACKER_VCC_NET
.sym 37112 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37113 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 37116 vga.left_down_pressed
.sym 37117 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 37119 $PACKER_VCC_NET
.sym 37121 vga.left_down_pressed
.sym 37122 vga.left_up_pressed
.sym 37124 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 37125 vga.paddle_l_pos_v[8]
.sym 37128 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 37130 rst
.sym 37135 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 37138 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 37141 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 37143 vga.paddle_l_pos_v[8]
.sym 37144 $PACKER_VCC_NET
.sym 37146 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 37156 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 37158 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 37161 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 37162 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 37163 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 37164 vga.left_down_pressed
.sym 37167 $PACKER_VCC_NET
.sym 37168 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 37170 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 37174 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 37175 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 37176 vga.left_down_pressed
.sym 37185 vga.left_up_pressed
.sym 37186 rst
.sym 37188 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 37189 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37190 P1B9$SB_IO_OUT_$glb_clk
.sym 37191 rst_$glb_sr
.sym 37192 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 37206 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37222 P1B4$SB_IO_OUT
.sym 37223 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 37235 $PACKER_VCC_NET
.sym 37241 vga.paddle_l_pos_v[4]
.sym 37243 $PACKER_VCC_NET
.sym 37245 vga.paddle_l_pos_v[6]
.sym 37247 vga.paddle_l_pos_v[8]
.sym 37249 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 37253 vga.paddle_l_pos_v[5]
.sym 37255 vga.paddle_l_pos_v[7]
.sym 37259 vga.paddle_l_pos_v[3]
.sym 37265 $nextpnr_ICESTORM_LC_69$O
.sym 37268 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 37271 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 37274 vga.paddle_l_pos_v[3]
.sym 37277 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 37279 vga.paddle_l_pos_v[4]
.sym 37280 $PACKER_VCC_NET
.sym 37283 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 37285 vga.paddle_l_pos_v[5]
.sym 37286 $PACKER_VCC_NET
.sym 37289 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 37291 vga.paddle_l_pos_v[6]
.sym 37295 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 37297 vga.paddle_l_pos_v[7]
.sym 37301 $nextpnr_ICESTORM_LC_70$I3
.sym 37303 vga.paddle_l_pos_v[8]
.sym 37311 $nextpnr_ICESTORM_LC_70$I3
.sym 37360 P1B7$SB_IO_OUT
.sym 37363 P1B4$SB_IO_OUT
.sym 37370 P1B4$SB_IO_OUT
.sym 37378 P1B7$SB_IO_OUT
.sym 37390 P1B4$SB_IO_OUT
.sym 37393 P1A9$SB_IO_OUT
.sym 37403 P1B4$SB_IO_OUT
.sym 37413 P1A9$SB_IO_OUT
.sym 39056 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 39057 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 39058 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 39059 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 39060 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 39061 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 39062 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 39081 $PACKER_VCC_NET
.sym 39087 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 39178 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 39179 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 39180 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 39184 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39197 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 39205 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39207 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39219 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 39220 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 39224 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 39225 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 39226 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39230 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39236 vga.count_v[2]
.sym 39237 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 39238 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 39239 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39240 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39241 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39242 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39243 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39244 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39247 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 39248 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 39249 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39250 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 39251 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 39253 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39254 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 39255 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39257 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 39259 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 39260 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 39263 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 39265 vga.count_v[2]
.sym 39266 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 39269 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 39271 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39272 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 39275 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 39277 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 39278 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39281 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 39283 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39284 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 39285 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 39287 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 39289 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39290 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 39291 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39293 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 39295 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 39296 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39304 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 39305 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 39308 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 39309 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 39313 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39314 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39322 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39324 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 39325 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 39328 vga.ball_pos_v[3]
.sym 39333 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39334 vga.ball_pos_v[7]
.sym 39337 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 39364 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39366 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 39371 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39374 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 39376 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 39377 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39380 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 39382 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39386 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 39389 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39392 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 39394 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39398 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 39401 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39404 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 39406 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39410 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 39413 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39416 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 39418 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39424 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 39448 vga.count_v[2]
.sym 39450 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39453 vga.ball_pos_v[6]
.sym 39455 vga.ball_pos_v[1]
.sym 39458 vga.ball_pos_v[1]
.sym 39460 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 39468 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39497 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 39499 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39503 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 39506 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39509 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 39511 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39515 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 39518 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39521 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 39523 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39527 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 39530 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39533 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 39535 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39539 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 39542 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39571 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39572 $PACKER_VCC_NET
.sym 39573 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39579 vga.ball_pos_v[2]
.sym 39580 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39582 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 39602 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39620 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 39622 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39626 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 39629 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39632 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 39634 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39638 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 39641 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39644 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 39646 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39650 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 39653 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39656 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 39658 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39662 $nextpnr_ICESTORM_LC_53$I3
.sym 39665 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39682 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39686 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39690 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 39695 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39696 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39697 vga.ball_pos_v[5]
.sym 39699 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 39701 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39702 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39703 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39704 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39705 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39706 $nextpnr_ICESTORM_LC_53$I3
.sym 39711 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39716 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39717 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 39718 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 39719 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39720 vga.count_v[2]
.sym 39721 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39722 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 39723 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39724 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 39725 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39726 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 39728 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39729 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39731 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39732 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39733 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39734 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39739 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 39740 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 39741 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 39742 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39747 $nextpnr_ICESTORM_LC_53$I3
.sym 39750 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 39752 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 39753 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 39756 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 39757 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 39758 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 39759 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 39762 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39763 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39764 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39765 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 39768 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 39769 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 39770 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 39771 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39774 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 39775 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39776 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39777 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 39780 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 39782 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 39783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 39786 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 39787 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 39788 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 39789 vga.count_v[2]
.sym 39793 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[31]
.sym 39794 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 39795 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 39796 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 39797 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 39800 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 39807 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 39815 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 39818 vga.ball_pos_v[7]
.sym 39820 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 39821 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 39822 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 39824 vga.ball_pos_v[3]
.sym 39827 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39917 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 39919 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39929 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 39931 vga.paddle_l_pos_v[4]
.sym 39934 vga.ball_pos_v[4]
.sym 39940 vga.ball_pos_v[6]
.sym 39942 vga.ball_pos_v[1]
.sym 39945 vga.count_v[2]
.sym 39947 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 39950 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 39961 vga.ball_pos_v[5]
.sym 39962 vga.ball_pos_v[2]
.sym 39967 $PACKER_VCC_NET
.sym 39970 vga.ball_pos_v[4]
.sym 39973 vga.ball_pos_v[7]
.sym 39976 vga.ball_pos_v[3]
.sym 39984 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39987 vga.ball_pos_v[6]
.sym 39988 vga.ball_pos_v[1]
.sym 39989 $nextpnr_ICESTORM_LC_1$O
.sym 39992 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 39995 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 39997 vga.ball_pos_v[1]
.sym 40001 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 40003 vga.ball_pos_v[2]
.sym 40007 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 40010 vga.ball_pos_v[3]
.sym 40013 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 40016 vga.ball_pos_v[4]
.sym 40019 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[5]
.sym 40021 vga.ball_pos_v[5]
.sym 40022 $PACKER_VCC_NET
.sym 40025 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 40027 vga.ball_pos_v[6]
.sym 40031 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 40033 vga.ball_pos_v[7]
.sym 40039 vga.ball_pos_v[7]
.sym 40040 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40042 vga.ball_pos_v[3]
.sym 40043 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 40044 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 40045 vga.ball_pos_v[6]
.sym 40046 vga.ball_pos_v[1]
.sym 40054 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40056 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40060 vga.ball_angle[3]
.sym 40063 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 40064 $PACKER_VCC_NET
.sym 40065 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40067 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40068 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40069 vga.paddle_l_pos_v[7]
.sym 40070 vga.ball_pos_v[1]
.sym 40071 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40072 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40073 vga.paddle_l_pos_v[3]
.sym 40074 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40075 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 40086 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40090 vga.ball_pos_v[8]
.sym 40091 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40103 vga.ball_pos_v[1]
.sym 40110 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40112 $nextpnr_ICESTORM_LC_2$I3
.sym 40114 vga.ball_pos_v[8]
.sym 40122 $nextpnr_ICESTORM_LC_2$I3
.sym 40131 vga.ball_pos_v[1]
.sym 40132 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40133 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40134 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40162 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 40163 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 40164 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 40165 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 40167 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 40169 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 40175 vga.ball_pos_v[6]
.sym 40176 vga.ball_pos_v[8]
.sym 40177 vga.ball_pos_v[3]
.sym 40178 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 40179 vga.ball_pos_v[1]
.sym 40183 vga.paddle_l_pos_v[8]
.sym 40184 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 40185 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 40186 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40187 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 40188 vga.paddle_l_pos_v[6]
.sym 40189 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40190 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 40191 vga.paddle_l_pos_v[5]
.sym 40193 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40194 vga.ball_pos_v[5]
.sym 40195 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40196 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 40197 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 40203 vga.ball_pos_v[7]
.sym 40204 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40205 vga.ball_pos_v[5]
.sym 40209 vga.ball_pos_v[6]
.sym 40212 vga.ball_pos_v[4]
.sym 40214 vga.ball_pos_v[3]
.sym 40216 vga.ball_pos_v[2]
.sym 40217 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40218 vga.ball_pos_v[1]
.sym 40220 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40222 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40224 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40225 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40226 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40231 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40233 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40235 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[1]
.sym 40237 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 40238 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 40241 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[2]
.sym 40243 vga.ball_pos_v[1]
.sym 40244 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40247 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[3]
.sym 40249 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40250 vga.ball_pos_v[2]
.sym 40253 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[4]
.sym 40255 vga.ball_pos_v[3]
.sym 40256 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40259 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[5]
.sym 40261 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40262 vga.ball_pos_v[4]
.sym 40265 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[6]
.sym 40267 vga.ball_pos_v[5]
.sym 40268 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40271 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[7]
.sym 40273 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40274 vga.ball_pos_v[6]
.sym 40277 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 40279 vga.ball_pos_v[7]
.sym 40280 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40288 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 40289 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 40290 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 40291 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 40292 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 40302 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 40309 vga.ball_pos_v[8]
.sym 40312 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 40318 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40319 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40321 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 40335 vga.ball_pos_v[8]
.sym 40340 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40350 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40358 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[9]
.sym 40360 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40361 vga.ball_pos_v[8]
.sym 40364 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[10]
.sym 40367 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40370 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[11]
.sym 40372 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40376 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[12]
.sym 40379 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40382 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[13]
.sym 40384 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40388 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[14]
.sym 40391 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40394 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[15]
.sym 40396 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40400 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 40403 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40408 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 40425 $PACKER_VCC_NET
.sym 40426 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40428 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40431 P1B4$SB_IO_OUT
.sym 40433 vga.count_v[2]
.sym 40434 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 40444 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 40464 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40481 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[17]
.sym 40484 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40487 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[18]
.sym 40489 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40493 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[19]
.sym 40496 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40499 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[20]
.sym 40501 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40505 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[21]
.sym 40508 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40511 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[22]
.sym 40513 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40517 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[23]
.sym 40520 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40523 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 40525 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40555 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40559 vga.paddle_l_pos_v[5]
.sym 40560 $PACKER_VCC_NET
.sym 40561 vga.paddle_l_pos_v[7]
.sym 40563 vga.paddle_l_pos_v[4]
.sym 40564 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40565 vga.paddle_l_pos_v[3]
.sym 40566 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40567 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 40574 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40604 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[25]
.sym 40607 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40610 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[26]
.sym 40612 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40616 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[27]
.sym 40619 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40622 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[28]
.sym 40624 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40628 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[29]
.sym 40631 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40634 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[30]
.sym 40636 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40640 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[31]
.sym 40643 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40646 $nextpnr_ICESTORM_LC_41$I3
.sym 40648 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 40679 vga.paddle_l_pos_v[6]
.sym 40683 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40685 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 40687 vga.paddle_l_pos_v[5]
.sym 40690 $nextpnr_ICESTORM_LC_41$I3
.sym 40695 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40696 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40702 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40703 vga.count_v[2]
.sym 40704 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40706 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40707 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 40718 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40721 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40722 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40724 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40726 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40731 $nextpnr_ICESTORM_LC_41$I3
.sym 40740 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 40741 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 40742 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 40743 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40746 vga.count_v[2]
.sym 40747 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40748 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 40749 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 40764 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40765 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 40766 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 40767 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40777 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 40779 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 40780 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 40783 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 40801 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 40810 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 40811 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 40818 vga.left_down_pressed
.sym 40820 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 40821 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40822 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 40823 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 40824 vga.left_down_pressed
.sym 40825 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 40826 vga.left_down_pressed
.sym 40827 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 40828 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40829 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40830 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 40831 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 40832 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 40833 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 40834 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 40837 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 40841 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40843 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 40849 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40851 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40852 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 40853 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 40854 vga.left_down_pressed
.sym 40863 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 40864 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40865 vga.left_down_pressed
.sym 40866 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 40869 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 40870 vga.left_down_pressed
.sym 40871 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40872 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 40875 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 40876 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40877 vga.left_down_pressed
.sym 40878 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 40881 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 40882 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40883 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 40884 vga.left_down_pressed
.sym 40887 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 40888 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40889 vga.left_down_pressed
.sym 40890 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 40893 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 40894 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 40895 vga.left_down_pressed
.sym 40896 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 40897 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40898 P1B9$SB_IO_OUT_$glb_clk
.sym 40899 rst_$glb_sr
.sym 40901 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 40903 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 40906 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 40915 vga.left_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 40917 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 40922 vga.left_down_pressed
.sym 40944 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40946 vga.paddle_l_pos_v[3]
.sym 40947 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40949 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40951 vga.paddle_l_pos_v[5]
.sym 40952 vga.paddle_l_pos_v[7]
.sym 40953 vga.paddle_l_pos_v[4]
.sym 40955 vga.paddle_l_pos_v[6]
.sym 40973 $nextpnr_ICESTORM_LC_54$O
.sym 40976 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 40979 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40982 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 40985 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40987 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 40989 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 40991 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 40994 vga.paddle_l_pos_v[3]
.sym 40995 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 40997 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 40999 vga.paddle_l_pos_v[4]
.sym 41001 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 41003 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 41006 vga.paddle_l_pos_v[5]
.sym 41007 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 41009 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 41011 vga.paddle_l_pos_v[6]
.sym 41013 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 41015 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 41017 vga.paddle_l_pos_v[7]
.sym 41019 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 41038 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 41040 vga.left_down_pressed
.sym 41042 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 41059 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 41070 vga.paddle_l_pos_v[8]
.sym 41097 vga.paddle_l_pos_v[8]
.sym 41100 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 41162 pll_PLL$nextnr_LOCK_lut_through_net
.sym 41179 P1B8$SB_IO_OUT
.sym 41191 P1B4$SB_IO_OUT
.sym 41194 P1B8$SB_IO_OUT
.sym 41202 P1B4$SB_IO_OUT
.sym 41205 P1B8$SB_IO_OUT
.sym 42887 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 42888 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42889 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 42890 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[2]
.sym 42891 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[3]
.sym 42892 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 42893 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 42916 vga.ball_pos_v[2]
.sym 42919 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 42921 $PACKER_VCC_NET
.sym 42928 $PACKER_VCC_NET
.sym 42933 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 42935 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 42941 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 42943 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 42944 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 42945 $PACKER_VCC_NET
.sym 42946 $PACKER_VCC_NET
.sym 42947 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 42949 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 42953 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42955 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 42959 $nextpnr_ICESTORM_LC_76$O
.sym 42961 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 42965 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 42967 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 42968 $PACKER_VCC_NET
.sym 42969 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 42971 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 42973 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 42974 $PACKER_VCC_NET
.sym 42975 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 42977 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 42979 $PACKER_VCC_NET
.sym 42980 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 42981 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 42983 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 42985 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 42986 $PACKER_VCC_NET
.sym 42987 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 42989 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 42991 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 42992 $PACKER_VCC_NET
.sym 42993 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 42995 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 42997 $PACKER_VCC_NET
.sym 42998 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 42999 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 43001 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 43003 $PACKER_VCC_NET
.sym 43004 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 43005 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 43009 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 43010 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 43011 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 43012 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 43013 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43014 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 43015 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43029 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 43034 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43035 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 43036 vga.paddle_r_pos_v[4]
.sym 43037 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43038 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43040 vga.paddle_r_pos_v[7]
.sym 43041 vga.ball_pos_v[4]
.sym 43042 vga.paddle_r_pos_v[3]
.sym 43044 vga.paddle_r_pos_v[8]
.sym 43045 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 43050 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43056 $PACKER_VCC_NET
.sym 43061 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43067 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 43069 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 43081 $PACKER_VCC_NET
.sym 43082 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 43084 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 43085 $PACKER_VCC_NET
.sym 43086 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 43088 $nextpnr_ICESTORM_LC_77$I3
.sym 43090 $PACKER_VCC_NET
.sym 43091 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 43092 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 43098 $nextpnr_ICESTORM_LC_77$I3
.sym 43119 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43129 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 43130 P1B9$SB_IO_OUT_$glb_clk
.sym 43131 rst_$glb_sr
.sym 43134 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 43135 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 43136 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 43137 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 43138 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 43139 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 43155 vga.right_down_pressed
.sym 43156 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43157 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43158 vga.paddle_r_pos_v[5]
.sym 43159 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43160 vga.ball_pos_v[5]
.sym 43161 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43162 rst
.sym 43164 vga.paddle_r_pos_v[6]
.sym 43167 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43175 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43180 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43184 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43185 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43186 vga.ball_pos_v[5]
.sym 43188 vga.ball_pos_v[2]
.sym 43189 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43190 vga.ball_pos_v[6]
.sym 43191 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43192 vga.ball_pos_v[1]
.sym 43193 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 43194 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 43195 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 43197 vga.ball_pos_v[7]
.sym 43199 vga.ball_pos_v[3]
.sym 43200 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43201 vga.ball_pos_v[4]
.sym 43203 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43204 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 43205 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[1]
.sym 43207 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43208 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 43211 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[2]
.sym 43213 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 43214 vga.ball_pos_v[1]
.sym 43217 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[3]
.sym 43219 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43220 vga.ball_pos_v[2]
.sym 43223 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[4]
.sym 43225 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 43226 vga.ball_pos_v[3]
.sym 43227 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43229 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[5]
.sym 43231 vga.ball_pos_v[4]
.sym 43232 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 43233 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43235 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[6]
.sym 43237 vga.ball_pos_v[5]
.sym 43238 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 43241 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[7]
.sym 43243 vga.ball_pos_v[6]
.sym 43244 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 43247 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 43249 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 43250 vga.ball_pos_v[7]
.sym 43251 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43255 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 43256 vga.paddle_r_pos_v[4]
.sym 43257 vga.paddle_r_pos_v[6]
.sym 43258 vga.paddle_r_pos_v[7]
.sym 43259 vga.paddle_r_pos_v[3]
.sym 43260 vga.paddle_r_pos_v[8]
.sym 43261 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43262 vga.paddle_r_pos_v[5]
.sym 43273 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 43280 vga.paddle_r_pos_v[3]
.sym 43281 vga.ball_pos_v[8]
.sym 43284 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43289 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43290 vga.right_down_pressed
.sym 43291 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[8]
.sym 43296 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 43299 vga.ball_pos_v[8]
.sym 43319 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43326 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43328 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[9]
.sym 43330 vga.ball_pos_v[8]
.sym 43331 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 43332 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43334 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[10]
.sym 43337 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43340 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[11]
.sym 43342 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43346 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[12]
.sym 43349 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43352 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[13]
.sym 43354 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43358 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[14]
.sym 43361 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43364 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[15]
.sym 43366 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43370 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 43373 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43379 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43380 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 43381 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43382 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 43383 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 43384 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 43385 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43392 vga.right_down_pressed
.sym 43402 vga.ball_pos_v[8]
.sym 43404 vga.paddle_r_pos_v[7]
.sym 43407 vga.ball_pos_v[2]
.sym 43408 $PACKER_VCC_NET
.sym 43410 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43413 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43414 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[16]
.sym 43450 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43451 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[17]
.sym 43454 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43457 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[18]
.sym 43459 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43463 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[19]
.sym 43466 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43469 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[20]
.sym 43471 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43475 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[21]
.sym 43478 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43481 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[22]
.sym 43483 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43487 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[23]
.sym 43490 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43493 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 43495 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43501 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 43502 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 43503 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 43504 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 43505 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 43506 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 43507 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 43508 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 43525 vga.ball_pos_v[4]
.sym 43526 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43527 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43529 vga.paddle_r_pos_v[4]
.sym 43530 vga.ball_pos_v[5]
.sym 43534 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43537 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[24]
.sym 43549 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43574 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[25]
.sym 43576 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43580 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[26]
.sym 43583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43586 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[27]
.sym 43588 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43592 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[28]
.sym 43595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43598 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[29]
.sym 43600 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43604 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[30]
.sym 43607 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43610 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_1_CO[31]
.sym 43612 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43616 $nextpnr_ICESTORM_LC_65$I3
.sym 43619 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 43624 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 43625 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 43626 vga.ball_pos_v[2]
.sym 43628 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 43629 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 43630 vga.ball_pos_v[4]
.sym 43631 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 43637 vga.ball_pos_v[6]
.sym 43643 vga.count_v[2]
.sym 43644 vga.ball_pos_v[6]
.sym 43648 vga.ball_pos_v[7]
.sym 43649 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 43650 vga.paddle_r_pos_v[5]
.sym 43651 vga.ball_pos_v[8]
.sym 43652 vga.paddle_r_pos_v[6]
.sym 43654 vga.ball_pos_v[3]
.sym 43656 vga.ball_pos_v[5]
.sym 43658 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 43659 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43660 $nextpnr_ICESTORM_LC_65$I3
.sym 43668 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 43671 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43672 vga.ball_pos_v[3]
.sym 43675 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43676 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43677 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 43678 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43680 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 43681 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[31]
.sym 43683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43684 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43686 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43687 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43691 vga.ball_pos_v[5]
.sym 43692 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 43693 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43695 vga.ball_pos_v[1]
.sym 43701 $nextpnr_ICESTORM_LC_65$I3
.sym 43704 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 43706 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 43707 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[31]
.sym 43710 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 43711 vga.ball_pos_v[3]
.sym 43712 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 43713 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 43716 vga.ball_pos_v[1]
.sym 43717 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43718 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43719 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43722 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43723 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43724 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43725 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 43741 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43742 vga.ball_pos_v[5]
.sym 43743 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 43747 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43748 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 43749 vga.ball_pos_v[5]
.sym 43750 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 43751 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 43752 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 43753 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 43763 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 43767 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43770 vga.ball_pos_v[2]
.sym 43772 vga.paddle_r_pos_v[3]
.sym 43774 vga.ball_pos_v[1]
.sym 43776 vga.ball_pos_v[7]
.sym 43777 vga.ball_pos_v[8]
.sym 43779 vga.ball_pos_v[4]
.sym 43782 vga.ball_pos_v[3]
.sym 43792 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 43796 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43802 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43803 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43804 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43809 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 43827 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43828 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43829 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 43830 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43841 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 43842 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 43867 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 43868 P1B9$SB_IO_OUT_$glb_clk
.sym 43869 rst_$glb_sr
.sym 43870 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 43871 vga.ball_pos_v[8]
.sym 43872 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43873 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 43874 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 43875 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 43876 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 43877 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 43886 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 43888 vga.paddle_l_pos_v[5]
.sym 43890 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43893 vga.ball_pos_v[5]
.sym 43894 vga.ball_pos_v[5]
.sym 43896 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 43897 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 43898 vga.ball_pos_v[6]
.sym 43900 $PACKER_VCC_NET
.sym 43901 vga.paddle_r_pos_v[7]
.sym 43902 vga.ball_pos_v[7]
.sym 43903 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 43905 vga.ball_pos_v[8]
.sym 43912 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43916 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 43917 vga.paddle_r_pos_v[7]
.sym 43920 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 43922 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43923 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43924 vga.paddle_r_pos_v[6]
.sym 43927 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 43928 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 43932 vga.paddle_r_pos_v[3]
.sym 43933 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 43934 vga.paddle_l_pos_v[7]
.sym 43938 vga.paddle_l_pos_v[3]
.sym 43939 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 43940 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 43941 vga.paddle_l_pos_v[6]
.sym 43942 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 43944 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 43945 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 43946 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 43950 vga.paddle_l_pos_v[7]
.sym 43951 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43952 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43953 vga.paddle_r_pos_v[7]
.sym 43963 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 43964 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 43965 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 43968 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43969 vga.paddle_r_pos_v[3]
.sym 43970 vga.paddle_l_pos_v[3]
.sym 43971 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43974 vga.paddle_l_pos_v[6]
.sym 43975 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 43976 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 43977 vga.paddle_r_pos_v[6]
.sym 43980 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 43982 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 43983 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 43987 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 43988 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 43989 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 43990 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 43991 P1B9$SB_IO_OUT_$glb_clk
.sym 43992 rst_$glb_sr
.sym 43993 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 43994 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 43995 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 43996 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 43997 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 43998 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 44000 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 44008 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 44014 vga.ball_pos_v[8]
.sym 44017 vga.ball_pos_v[4]
.sym 44018 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44020 vga.ball_pos_v[3]
.sym 44028 vga.ball_pos_v[1]
.sym 44034 vga.ball_pos_v[7]
.sym 44035 vga.ball_pos_v[8]
.sym 44036 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44037 vga.ball_pos_v[3]
.sym 44039 $PACKER_VCC_NET
.sym 44040 vga.ball_pos_v[6]
.sym 44042 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44043 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44045 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44048 vga.paddle_l_pos_v[3]
.sym 44051 vga.ball_pos_v[4]
.sym 44052 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44053 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44054 vga.ball_pos_v[5]
.sym 44055 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 44056 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44058 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 44059 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 44060 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44061 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 44062 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44063 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44064 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44067 vga.ball_pos_v[6]
.sym 44068 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44069 vga.ball_pos_v[5]
.sym 44070 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44073 vga.ball_pos_v[4]
.sym 44074 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44075 vga.ball_pos_v[3]
.sym 44076 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44079 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44080 $PACKER_VCC_NET
.sym 44082 vga.paddle_l_pos_v[3]
.sym 44085 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44086 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44087 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44088 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 44097 vga.ball_pos_v[8]
.sym 44098 vga.ball_pos_v[7]
.sym 44099 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44100 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44109 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 44110 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 44111 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 44112 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 44118 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44119 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44120 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44121 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44122 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44123 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44129 vga.ball_pos_v[6]
.sym 44136 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 44141 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 44147 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44148 vga.ball_pos_v[5]
.sym 44157 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44158 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44159 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44160 vga.count_v[2]
.sym 44161 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44162 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 44164 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44166 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44168 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44170 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44171 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44172 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44177 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44178 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44179 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44180 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 44183 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44184 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44185 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44186 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44187 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 44189 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[0]
.sym 44191 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 44192 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 44195 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 44197 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 44198 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 44201 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 44203 vga.count_v[2]
.sym 44204 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44207 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 44209 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 44210 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 44211 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 44213 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[4]
.sym 44215 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44216 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 44217 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 44219 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[5]
.sym 44221 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 44222 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 44223 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 44225 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[6]
.sym 44227 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 44228 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 44229 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 44231 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 44233 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 44234 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 44235 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 44239 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 44240 vga.ball_ratio_SB_DFFESR_Q_E
.sym 44241 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 44251 vga.paddle_l_pos_v[7]
.sym 44252 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44253 vga.paddle_l_pos_v[5]
.sym 44254 vga.paddle_l_pos_v[3]
.sym 44255 vga.paddle_l_pos_v[4]
.sym 44265 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 44273 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44275 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[7]
.sym 44286 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44294 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44295 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44304 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44312 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[8]
.sym 44314 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 44315 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 44316 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 44318 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[9]
.sym 44320 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44324 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[10]
.sym 44327 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44330 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[11]
.sym 44332 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44336 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[12]
.sym 44339 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44342 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[13]
.sym 44344 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44348 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[14]
.sym 44351 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44354 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 44356 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44363 vga.ball_ratio[1]
.sym 44364 vga.ball_ratio[2]
.sym 44365 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 44366 vga.ball_ratio[0]
.sym 44367 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 44368 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 44369 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 44376 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 44380 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 44386 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 44391 vga.paddle_l_pos_v[6]
.sym 44392 $PACKER_VCC_NET
.sym 44393 vga.paddle_l_pos_v[8]
.sym 44398 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[15]
.sym 44417 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44435 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[16]
.sym 44437 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44441 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[17]
.sym 44444 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44447 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[18]
.sym 44449 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44453 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[19]
.sym 44456 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44459 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[20]
.sym 44461 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44465 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[21]
.sym 44468 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44471 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[22]
.sym 44473 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44477 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 44480 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44486 vga.interval_counter[1]
.sym 44487 vga.interval_counter[2]
.sym 44488 vga.interval_counter[3]
.sym 44489 vga.interval_counter[4]
.sym 44490 vga.interval_counter[5]
.sym 44491 vga.interval_counter[6]
.sym 44492 vga.interval_counter[7]
.sym 44515 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 44521 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[23]
.sym 44545 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44558 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[24]
.sym 44560 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44564 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[25]
.sym 44567 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44570 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[26]
.sym 44572 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44576 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[27]
.sym 44579 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44582 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[28]
.sym 44584 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44588 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[29]
.sym 44591 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44594 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I2[30]
.sym 44596 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44600 $nextpnr_ICESTORM_LC_47$I3
.sym 44603 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 44608 vga.interval_counter[8]
.sym 44609 vga.interval_counter[9]
.sym 44610 vga.interval_counter[10]
.sym 44611 vga.interval_counter[11]
.sym 44612 vga.interval_counter[12]
.sym 44613 vga.interval_counter[13]
.sym 44614 vga.interval_counter[14]
.sym 44615 vga.interval_counter[15]
.sym 44633 vga.interval_counter[24]
.sym 44644 $nextpnr_ICESTORM_LC_47$I3
.sym 44649 vga.interval_counter[24]
.sym 44654 vga.interval_counter[5]
.sym 44658 vga.interval_counter[1]
.sym 44659 vga.interval_counter[2]
.sym 44663 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 44668 vga.interval_counter[11]
.sym 44671 vga.interval_counter[14]
.sym 44678 vga.interval_counter[13]
.sym 44685 $nextpnr_ICESTORM_LC_47$I3
.sym 44694 vga.interval_counter[1]
.sym 44695 vga.interval_counter[2]
.sym 44696 vga.interval_counter[14]
.sym 44697 vga.interval_counter[5]
.sym 44700 vga.interval_counter[11]
.sym 44701 vga.interval_counter[24]
.sym 44702 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 44703 vga.interval_counter[13]
.sym 44718 vga.interval_counter[1]
.sym 44719 vga.interval_counter[5]
.sym 44720 vga.interval_counter[14]
.sym 44721 vga.interval_counter[2]
.sym 44731 vga.interval_counter[16]
.sym 44732 vga.interval_counter[17]
.sym 44733 vga.interval_counter[18]
.sym 44734 vga.interval_counter[19]
.sym 44735 vga.interval_counter[20]
.sym 44736 vga.interval_counter[21]
.sym 44737 vga.interval_counter[22]
.sym 44738 vga.interval_counter[23]
.sym 44746 P2_7$SB_IO_IN
.sym 44772 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 44774 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 44775 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 44778 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 44786 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 44794 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 44798 vga.interval_counter[18]
.sym 44799 vga.interval_counter[19]
.sym 44802 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 44811 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 44812 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 44813 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 44814 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 44823 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 44824 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 44825 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 44826 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 44842 vga.interval_counter[18]
.sym 44843 vga.interval_counter[19]
.sym 44854 vga.interval_counter[24]
.sym 44855 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 44874 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 44875 P2_1$SB_IO_IN
.sym 44994 P2_7$SB_IO_IN
.sym 46358 vga.paddle_r_pos_v[8]
.sym 46620 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46625 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 46628 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 46745 $PACKER_VCC_NET
.sym 46748 $PACKER_VCC_NET
.sym 46751 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 46761 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 46762 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 46764 $PACKER_VCC_NET
.sym 46769 vga.paddle_r_pos_v[5]
.sym 46772 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 46776 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 46779 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[3]
.sym 46780 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 46781 vga.paddle_r_pos_v[4]
.sym 46782 vga.paddle_r_pos_v[6]
.sym 46783 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 46784 $PACKER_VCC_NET
.sym 46785 vga.paddle_r_pos_v[7]
.sym 46786 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[2]
.sym 46787 vga.paddle_r_pos_v[3]
.sym 46788 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 46789 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 46790 $nextpnr_ICESTORM_LC_59$O
.sym 46792 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 46796 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[2]
.sym 46798 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 46800 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 46802 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[3]
.sym 46804 $PACKER_VCC_NET
.sym 46805 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 46806 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 46808 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[4]
.sym 46811 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 46812 vga.paddle_r_pos_v[3]
.sym 46814 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[5]
.sym 46816 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[2]
.sym 46817 $PACKER_VCC_NET
.sym 46818 vga.paddle_r_pos_v[4]
.sym 46820 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[6]
.sym 46823 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[3]
.sym 46824 vga.paddle_r_pos_v[5]
.sym 46826 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[7]
.sym 46829 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 46830 vga.paddle_r_pos_v[6]
.sym 46832 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 46834 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 46836 vga.paddle_r_pos_v[7]
.sym 46842 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 46843 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 46844 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 46845 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 46846 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 46847 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 46857 vga.paddle_r_pos_v[5]
.sym 46860 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 46865 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 46866 vga.paddle_r_pos_v[4]
.sym 46868 vga.paddle_r_pos_v[6]
.sym 46870 vga.paddle_r_pos_v[7]
.sym 46872 vga.paddle_r_pos_v[3]
.sym 46876 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO[8]
.sym 46882 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 46885 vga.right_down_pressed
.sym 46887 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 46889 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 46891 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 46892 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46893 vga.right_down_pressed
.sym 46894 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 46895 vga.right_up_pressed
.sym 46899 rst
.sym 46900 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 46901 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 46905 $PACKER_VCC_NET
.sym 46907 vga.paddle_r_pos_v[8]
.sym 46908 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 46913 $nextpnr_ICESTORM_LC_60$I3
.sym 46915 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 46917 vga.paddle_r_pos_v[8]
.sym 46923 $nextpnr_ICESTORM_LC_60$I3
.sym 46926 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 46928 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 46929 $PACKER_VCC_NET
.sym 46932 vga.right_up_pressed
.sym 46933 rst
.sym 46934 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 46938 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 46939 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 46940 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 46941 vga.right_down_pressed
.sym 46945 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 46947 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 46950 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 46951 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 46952 vga.right_down_pressed
.sym 46960 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 46961 P1B9$SB_IO_OUT_$glb_clk
.sym 46962 rst_$glb_sr
.sym 46963 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 46969 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 46981 vga.right_down_pressed
.sym 46983 vga.right_up_pressed
.sym 46987 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 46988 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 46989 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 46990 vga.count_v[2]
.sym 46992 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 46993 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 46994 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 46995 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 46996 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 46997 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 47007 vga.paddle_r_pos_v[7]
.sym 47008 vga.paddle_r_pos_v[3]
.sym 47011 vga.paddle_r_pos_v[5]
.sym 47013 vga.paddle_r_pos_v[4]
.sym 47014 vga.paddle_r_pos_v[6]
.sym 47016 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47018 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47034 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47036 $nextpnr_ICESTORM_LC_74$O
.sym 47038 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47042 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47045 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 47048 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47050 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47052 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 47054 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 47056 vga.paddle_r_pos_v[3]
.sym 47058 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 47060 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 47063 vga.paddle_r_pos_v[4]
.sym 47064 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 47066 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 47069 vga.paddle_r_pos_v[5]
.sym 47070 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 47072 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47074 vga.paddle_r_pos_v[6]
.sym 47076 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 47078 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 47081 vga.paddle_r_pos_v[7]
.sym 47082 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 47093 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47110 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47111 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47112 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 47114 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47116 vga.paddle_r_pos_v[5]
.sym 47117 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 47118 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 47119 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47121 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 47122 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 47127 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 47129 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47130 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 47131 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 47134 vga.right_down_pressed
.sym 47135 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 47137 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 47140 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 47141 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 47142 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 47145 vga.right_down_pressed
.sym 47147 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47149 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 47151 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 47153 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 47155 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 47156 vga.paddle_r_pos_v[8]
.sym 47157 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 47158 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47160 vga.paddle_r_pos_v[8]
.sym 47163 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 47166 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 47167 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 47168 vga.right_down_pressed
.sym 47169 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47172 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47173 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 47174 vga.right_down_pressed
.sym 47175 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 47178 vga.right_down_pressed
.sym 47179 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47180 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 47181 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 47184 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 47185 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 47186 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47187 vga.right_down_pressed
.sym 47190 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 47191 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 47192 vga.right_down_pressed
.sym 47193 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47196 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 47197 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 47198 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47199 vga.right_down_pressed
.sym 47202 vga.right_down_pressed
.sym 47203 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 47204 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 47205 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47206 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47207 P1B9$SB_IO_OUT_$glb_clk
.sym 47208 rst_$glb_sr
.sym 47211 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 47212 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47213 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 47214 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 47215 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47216 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 47223 vga.right_up_pressed_SB_LUT4_I2_O_SB_LUT4_I3_O
.sym 47226 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 47240 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 47242 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47243 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 47244 $PACKER_VCC_NET
.sym 47251 vga.paddle_r_pos_v[4]
.sym 47256 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47257 vga.paddle_r_pos_v[5]
.sym 47260 vga.paddle_r_pos_v[6]
.sym 47261 vga.paddle_r_pos_v[7]
.sym 47262 vga.paddle_r_pos_v[3]
.sym 47263 vga.paddle_r_pos_v[8]
.sym 47264 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47273 $PACKER_VCC_NET
.sym 47281 $PACKER_VCC_NET
.sym 47282 $nextpnr_ICESTORM_LC_87$O
.sym 47284 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47288 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47290 $PACKER_VCC_NET
.sym 47291 vga.paddle_r_pos_v[3]
.sym 47292 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47294 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47296 vga.paddle_r_pos_v[4]
.sym 47298 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 47300 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47302 $PACKER_VCC_NET
.sym 47303 vga.paddle_r_pos_v[5]
.sym 47304 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 47306 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47308 vga.paddle_r_pos_v[6]
.sym 47309 $PACKER_VCC_NET
.sym 47310 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 47312 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47314 vga.paddle_r_pos_v[7]
.sym 47315 $PACKER_VCC_NET
.sym 47316 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 47318 $nextpnr_ICESTORM_LC_88$I3
.sym 47320 $PACKER_VCC_NET
.sym 47321 vga.paddle_r_pos_v[8]
.sym 47322 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 47324 $nextpnr_ICESTORM_LC_88$COUT
.sym 47326 $PACKER_VCC_NET
.sym 47328 $nextpnr_ICESTORM_LC_88$I3
.sym 47335 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 47336 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 47337 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 47338 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 47339 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 47357 vga.ball_pos_v[4]
.sym 47358 vga.ball_angle[3]
.sym 47360 vga.ball_pos_v[5]
.sym 47364 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47365 vga.ball_pos_v[2]
.sym 47368 $nextpnr_ICESTORM_LC_88$COUT
.sym 47375 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47376 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47377 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47378 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 47379 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47380 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 47381 vga.count_v[2]
.sym 47382 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 47383 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 47384 vga.ball_pos_v[6]
.sym 47385 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47386 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47387 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47388 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 47389 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47390 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 47391 vga.ball_pos_v[3]
.sym 47393 vga.ball_pos_v[5]
.sym 47394 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 47396 vga.ball_pos_v[8]
.sym 47398 vga.ball_pos_v[4]
.sym 47399 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 47400 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 47401 vga.ball_pos_v[7]
.sym 47402 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47403 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 47404 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47406 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47407 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 47408 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47409 $nextpnr_ICESTORM_LC_88$COUT
.sym 47412 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47413 vga.ball_pos_v[6]
.sym 47414 vga.ball_pos_v[7]
.sym 47415 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47418 vga.ball_pos_v[5]
.sym 47419 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 47420 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 47421 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 47424 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 47425 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 47426 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 47427 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 47430 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47431 vga.count_v[2]
.sym 47432 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47433 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 47436 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 47437 vga.ball_pos_v[3]
.sym 47438 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 47439 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 47442 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 47443 vga.ball_pos_v[8]
.sym 47444 vga.ball_pos_v[4]
.sym 47445 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47448 vga.ball_pos_v[8]
.sym 47449 vga.ball_pos_v[4]
.sym 47450 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 47451 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47455 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 47456 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 47457 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 47458 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47462 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47469 vga.ball_pos_v[3]
.sym 47471 vga.ball_pos_v[1]
.sym 47478 vga.ball_pos_v[7]
.sym 47479 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47481 vga.ball_pos_v[8]
.sym 47482 vga.count_v[2]
.sym 47486 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47488 vga.ball_pos_v[7]
.sym 47496 vga.paddle_r_pos_v[4]
.sym 47497 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47498 vga.ball_pos_v[2]
.sym 47499 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47500 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 47502 vga.ball_pos_v[4]
.sym 47503 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 47504 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47505 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47507 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47511 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47513 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 47515 vga.paddle_l_pos_v[4]
.sym 47518 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47520 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 47523 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47529 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47530 vga.paddle_l_pos_v[4]
.sym 47531 vga.paddle_r_pos_v[4]
.sym 47532 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47535 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47536 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 47538 vga.ball_pos_v[2]
.sym 47542 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 47543 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47544 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 47553 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47554 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47555 vga.ball_pos_v[4]
.sym 47559 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47562 vga.ball_pos_v[2]
.sym 47565 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 47566 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 47567 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47571 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47572 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47573 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47574 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47575 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 47576 P1B9$SB_IO_OUT_$glb_clk
.sym 47577 rst_$glb_sr
.sym 47579 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47580 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47581 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47582 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 47583 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47584 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 47585 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 47594 vga.ball_pos_v[7]
.sym 47597 vga.ball_pos_v[6]
.sym 47600 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47603 vga.ball_pos_v[2]
.sym 47608 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47611 vga.ball_pos_v[4]
.sym 47613 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47619 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47620 vga.paddle_l_pos_v[5]
.sym 47622 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47626 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47627 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47628 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 47630 vga.ball_angle[3]
.sym 47631 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 47632 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47633 vga.paddle_r_pos_v[5]
.sym 47634 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47637 vga.ball_pos_v[5]
.sym 47640 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 47641 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 47642 vga.ball_angle[3]
.sym 47644 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47645 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47648 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47649 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47652 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47653 vga.ball_angle[3]
.sym 47654 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47655 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 47658 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47660 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47661 vga.ball_pos_v[5]
.sym 47664 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47665 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 47666 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 47670 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 47671 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47672 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 47673 vga.ball_angle[3]
.sym 47676 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47677 vga.paddle_l_pos_v[5]
.sym 47678 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47679 vga.paddle_r_pos_v[5]
.sym 47682 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47683 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47684 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 47685 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 47688 vga.ball_angle[3]
.sym 47690 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47698 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 47699 P1B9$SB_IO_OUT_$glb_clk
.sym 47700 rst_$glb_sr
.sym 47701 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47704 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47706 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 47707 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47708 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47726 vga.ball_pos_v[5]
.sym 47728 vga.ball_pos_v[4]
.sym 47730 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47734 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47735 vga.ball_pos_v[8]
.sym 47736 $PACKER_VCC_NET
.sym 47742 vga.ball_pos_v[7]
.sym 47744 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47745 vga.ball_pos_v[3]
.sym 47749 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47750 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 47753 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47754 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47758 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47759 vga.paddle_r_pos_v[8]
.sym 47760 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47761 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 47763 vga.ball_angle[3]
.sym 47767 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47768 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47769 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 47771 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 47772 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47773 vga.paddle_l_pos_v[8]
.sym 47777 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47778 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47783 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 47784 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 47787 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47788 vga.ball_angle[3]
.sym 47789 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47790 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47793 vga.paddle_r_pos_v[8]
.sym 47794 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 47795 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 47796 vga.paddle_l_pos_v[8]
.sym 47799 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47800 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 47802 vga.ball_angle[3]
.sym 47806 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 47807 vga.ball_angle[3]
.sym 47808 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47812 vga.ball_pos_v[3]
.sym 47813 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47814 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47817 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47818 vga.ball_pos_v[7]
.sym 47819 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47821 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 47822 P1B9$SB_IO_OUT_$glb_clk
.sym 47823 rst_$glb_sr
.sym 47826 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 47827 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 47828 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 47829 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 47830 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 47831 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 47836 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47849 vga.ball_angle[3]
.sym 47851 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 47853 vga.ball_pos_v[2]
.sym 47865 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47868 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47873 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47874 vga.ball_pos_v[8]
.sym 47875 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47876 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47877 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 47880 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47881 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 47883 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47884 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47885 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47888 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47889 vga.ball_angle[3]
.sym 47892 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47893 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47895 vga.ball_pos_v[6]
.sym 47896 vga.ball_pos_v[1]
.sym 47898 vga.ball_pos_v[8]
.sym 47899 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 47900 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 47901 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 47904 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47905 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47907 vga.ball_pos_v[1]
.sym 47910 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47911 vga.ball_angle[3]
.sym 47912 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 47913 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 47916 vga.ball_angle[3]
.sym 47917 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47918 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47919 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 47923 vga.ball_angle[3]
.sym 47924 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47925 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47928 vga.ball_pos_v[6]
.sym 47929 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 47930 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47940 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47942 vga.ball_angle[3]
.sym 47943 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47947 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 47948 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47949 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 47950 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 47951 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 47952 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 47954 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 47961 vga.ball_pos_v[3]
.sym 47964 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 47965 vga.ball_pos_v[7]
.sym 47969 vga.ball_pos_v[1]
.sym 47972 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 47974 vga.count_v[2]
.sym 47975 vga.ball_angle[3]
.sym 47976 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 47977 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 47978 vga.ball_ratio_SB_DFFESR_Q_E
.sym 47979 vga.ball_pos_v[6]
.sym 47980 rst
.sym 47981 vga.ball_pos_v[1]
.sym 47991 vga.paddle_l_pos_v[8]
.sym 47992 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 47993 vga.paddle_l_pos_v[7]
.sym 47995 vga.paddle_l_pos_v[5]
.sym 47997 vga.paddle_l_pos_v[6]
.sym 48002 vga.paddle_l_pos_v[3]
.sym 48003 vga.paddle_l_pos_v[4]
.sym 48007 $PACKER_VCC_NET
.sym 48015 $PACKER_VCC_NET
.sym 48020 $nextpnr_ICESTORM_LC_67$O
.sym 48023 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48026 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48028 $PACKER_VCC_NET
.sym 48029 vga.paddle_l_pos_v[3]
.sym 48032 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 48035 vga.paddle_l_pos_v[4]
.sym 48036 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 48038 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 48040 $PACKER_VCC_NET
.sym 48041 vga.paddle_l_pos_v[5]
.sym 48042 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 48044 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 48046 $PACKER_VCC_NET
.sym 48047 vga.paddle_l_pos_v[6]
.sym 48048 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 48050 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 48052 $PACKER_VCC_NET
.sym 48053 vga.paddle_l_pos_v[7]
.sym 48054 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 48056 $nextpnr_ICESTORM_LC_68$I3
.sym 48058 vga.paddle_l_pos_v[8]
.sym 48059 $PACKER_VCC_NET
.sym 48060 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 48062 $nextpnr_ICESTORM_LC_68$COUT
.sym 48064 $PACKER_VCC_NET
.sym 48066 $nextpnr_ICESTORM_LC_68$I3
.sym 48070 vga.ball_angle[3]
.sym 48071 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 48077 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 48085 vga.paddle_l_pos_v[8]
.sym 48087 vga.ball_pos_v[7]
.sym 48092 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 48093 vga.paddle_l_pos_v[6]
.sym 48097 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 48099 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 48106 $nextpnr_ICESTORM_LC_68$COUT
.sym 48113 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48115 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 48116 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 48118 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 48120 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48122 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 48134 vga.count_v[2]
.sym 48136 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48137 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48140 rst
.sym 48144 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 48145 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48146 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 48147 $nextpnr_ICESTORM_LC_68$COUT
.sym 48150 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 48151 rst
.sym 48153 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 48156 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 48157 vga.count_v[2]
.sym 48158 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 48159 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 48194 vga.ball_angle[1]
.sym 48195 vga.ball_angle[2]
.sym 48196 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 48199 vga.ball_angle[0]
.sym 48211 vga.ball_pos_v[1]
.sym 48220 $PACKER_VCC_NET
.sym 48236 vga.ball_ratio[2]
.sym 48238 vga.ball_ratio[0]
.sym 48240 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48251 vga.ball_ratio[1]
.sym 48252 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 48255 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48256 vga.ball_angle[0]
.sym 48259 vga.ball_angle[1]
.sym 48260 vga.ball_angle[2]
.sym 48261 vga.ball_ratio_SB_DFFESR_Q_E
.sym 48264 vga.ball_angle[0]
.sym 48266 $nextpnr_ICESTORM_LC_81$O
.sym 48269 vga.ball_ratio[0]
.sym 48272 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48273 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48275 vga.ball_ratio[1]
.sym 48276 vga.ball_ratio[0]
.sym 48280 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48281 vga.ball_ratio[2]
.sym 48282 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 48285 vga.ball_angle[0]
.sym 48286 vga.ball_angle[1]
.sym 48287 vga.ball_angle[2]
.sym 48288 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 48291 vga.ball_ratio[0]
.sym 48292 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48298 vga.ball_ratio[2]
.sym 48299 vga.ball_angle[2]
.sym 48300 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 48303 vga.ball_angle[1]
.sym 48304 vga.ball_angle[0]
.sym 48305 vga.ball_ratio[0]
.sym 48306 vga.ball_ratio[1]
.sym 48309 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 48310 vga.ball_angle[0]
.sym 48311 vga.ball_angle[2]
.sym 48312 vga.ball_angle[1]
.sym 48313 vga.ball_ratio_SB_DFFESR_Q_E
.sym 48314 P1B9$SB_IO_OUT_$glb_clk
.sym 48315 rst_$glb_sr
.sym 48319 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 48321 vga.interval_counter[0]
.sym 48362 vga.interval_counter[5]
.sym 48363 vga.interval_counter[6]
.sym 48366 vga.interval_counter[1]
.sym 48367 vga.interval_counter[2]
.sym 48372 vga.interval_counter[7]
.sym 48377 vga.interval_counter[4]
.sym 48378 vga.interval_counter[0]
.sym 48384 vga.interval_counter[3]
.sym 48386 vga.interval_counter[0]
.sym 48389 $nextpnr_ICESTORM_LC_78$O
.sym 48391 vga.interval_counter[0]
.sym 48395 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 48397 vga.interval_counter[1]
.sym 48399 vga.interval_counter[0]
.sym 48401 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 48403 vga.interval_counter[2]
.sym 48405 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 48407 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 48409 vga.interval_counter[3]
.sym 48411 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 48413 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 48416 vga.interval_counter[4]
.sym 48417 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 48419 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 48422 vga.interval_counter[5]
.sym 48423 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 48425 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 48428 vga.interval_counter[6]
.sym 48429 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 48431 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 48433 vga.interval_counter[7]
.sym 48435 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 48437 P1B9$SB_IO_OUT_$glb_clk
.sym 48438 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_sr
.sym 48440 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 48441 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 48443 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 48445 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 48475 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 48481 vga.interval_counter[9]
.sym 48484 vga.interval_counter[12]
.sym 48488 vga.interval_counter[8]
.sym 48493 vga.interval_counter[13]
.sym 48498 vga.interval_counter[10]
.sym 48507 vga.interval_counter[11]
.sym 48510 vga.interval_counter[14]
.sym 48511 vga.interval_counter[15]
.sym 48512 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 48514 vga.interval_counter[8]
.sym 48516 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 48518 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 48521 vga.interval_counter[9]
.sym 48522 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 48524 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 48527 vga.interval_counter[10]
.sym 48528 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 48530 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 48532 vga.interval_counter[11]
.sym 48534 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 48536 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 48539 vga.interval_counter[12]
.sym 48540 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 48542 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 48544 vga.interval_counter[13]
.sym 48546 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 48548 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 48550 vga.interval_counter[14]
.sym 48552 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 48554 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 48556 vga.interval_counter[15]
.sym 48558 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 48560 P1B9$SB_IO_OUT_$glb_clk
.sym 48561 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_sr
.sym 48564 vga.left_up_pressed
.sym 48565 vga.left_down_pressed
.sym 48566 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 48567 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 48569 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 48598 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 48603 vga.interval_counter[16]
.sym 48607 vga.interval_counter[20]
.sym 48609 vga.interval_counter[22]
.sym 48614 vga.interval_counter[19]
.sym 48618 vga.interval_counter[23]
.sym 48621 vga.interval_counter[18]
.sym 48624 vga.interval_counter[21]
.sym 48628 vga.interval_counter[17]
.sym 48635 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 48638 vga.interval_counter[16]
.sym 48639 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 48641 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 48643 vga.interval_counter[17]
.sym 48645 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 48647 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 48650 vga.interval_counter[18]
.sym 48651 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 48653 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 48655 vga.interval_counter[19]
.sym 48657 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 48659 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 48662 vga.interval_counter[20]
.sym 48663 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 48665 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 48668 vga.interval_counter[21]
.sym 48669 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 48671 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 48674 vga.interval_counter[22]
.sym 48675 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 48677 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 48679 vga.interval_counter[23]
.sym 48681 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 48683 P1B9$SB_IO_OUT_$glb_clk
.sym 48684 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_sr
.sym 48687 $PACKER_GND_NET
.sym 48697 P2_2$SB_IO_IN
.sym 48700 vga.left_down_pressed
.sym 48708 vga.left_up_pressed
.sym 48709 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 48721 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 48726 rst
.sym 48750 vga.interval_counter[24]
.sym 48751 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 48760 vga.interval_counter[24]
.sym 48762 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 48766 rst
.sym 48768 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 48806 P1B9$SB_IO_OUT_$glb_clk
.sym 48807 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_sr
.sym 48810 P1B9$SB_IO_OUT
.sym 48826 rst
.sym 48827 $PACKER_GND_NET
.sym 49589 P2_4$SB_IO_IN
.sym 50089 P2_4$SB_IO_IN
.sym 50551 vga.right_down_1d
.sym 50552 vga.right_up_1d
.sym 50559 vga.ball_angle[3]
.sym 50581 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 50582 P2_4$SB_IO_IN
.sym 50677 vga.right_down_pressed
.sym 50678 vga.right_up_pressed
.sym 50715 $PACKER_VCC_NET
.sym 50716 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 50723 $PACKER_VCC_NET
.sym 50727 vga.paddle_r_pos_v[5]
.sym 50731 vga.paddle_r_pos_v[4]
.sym 50732 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50733 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 50737 vga.paddle_r_pos_v[3]
.sym 50741 vga.paddle_r_pos_v[6]
.sym 50743 vga.paddle_r_pos_v[7]
.sym 50744 $nextpnr_ICESTORM_LC_80$O
.sym 50747 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 50750 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 50752 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 50753 $PACKER_VCC_NET
.sym 50756 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 50758 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 50759 $PACKER_VCC_NET
.sym 50760 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 50762 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 50764 vga.paddle_r_pos_v[3]
.sym 50765 $PACKER_VCC_NET
.sym 50766 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 50768 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 50770 vga.paddle_r_pos_v[4]
.sym 50771 $PACKER_VCC_NET
.sym 50772 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 50774 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 50776 vga.paddle_r_pos_v[5]
.sym 50777 $PACKER_VCC_NET
.sym 50778 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 50780 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 50782 $PACKER_VCC_NET
.sym 50783 vga.paddle_r_pos_v[6]
.sym 50784 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 50786 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 50788 vga.paddle_r_pos_v[7]
.sym 50789 $PACKER_VCC_NET
.sym 50790 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 50815 vga.paddle_r_pos_v[5]
.sym 50828 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 50830 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 50846 $PACKER_VCC_NET
.sym 50855 vga.paddle_r_pos_v[3]
.sym 50864 vga.paddle_r_pos_v[8]
.sym 50865 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 50868 vga.paddle_r_pos_v[8]
.sym 50870 $PACKER_VCC_NET
.sym 50871 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 50906 vga.paddle_r_pos_v[3]
.sym 50907 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 50934 $PACKER_VCC_NET
.sym 50962 vga.paddle_r_pos_v[3]
.sym 50965 vga.paddle_r_pos_v[5]
.sym 50967 vga.paddle_r_pos_v[4]
.sym 50968 vga.paddle_r_pos_v[6]
.sym 50969 vga.paddle_r_pos_v[7]
.sym 50971 vga.paddle_r_pos_v[8]
.sym 50972 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 50981 $PACKER_VCC_NET
.sym 50989 $PACKER_VCC_NET
.sym 50990 $nextpnr_ICESTORM_LC_3$O
.sym 50992 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 50996 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[1]
.sym 50998 vga.paddle_r_pos_v[3]
.sym 51002 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[2]
.sym 51004 $PACKER_VCC_NET
.sym 51005 vga.paddle_r_pos_v[4]
.sym 51008 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[3]
.sym 51010 $PACKER_VCC_NET
.sym 51011 vga.paddle_r_pos_v[5]
.sym 51014 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[4]
.sym 51016 vga.paddle_r_pos_v[6]
.sym 51020 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[5]
.sym 51022 vga.paddle_r_pos_v[7]
.sym 51026 $nextpnr_ICESTORM_LC_4$I3
.sym 51029 vga.paddle_r_pos_v[8]
.sym 51036 $nextpnr_ICESTORM_LC_4$I3
.sym 51064 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 51066 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 51068 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 51098 vga.paddle_r_pos_v[4]
.sym 51099 $PACKER_VCC_NET
.sym 51100 vga.paddle_r_pos_v[7]
.sym 51101 vga.paddle_r_pos_v[3]
.sym 51102 vga.paddle_r_pos_v[8]
.sym 51103 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51104 vga.paddle_r_pos_v[5]
.sym 51107 vga.paddle_r_pos_v[6]
.sym 51113 $nextpnr_ICESTORM_LC_10$O
.sym 51116 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51119 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 51121 vga.paddle_r_pos_v[3]
.sym 51125 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 51127 vga.paddle_r_pos_v[4]
.sym 51128 $PACKER_VCC_NET
.sym 51129 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 51131 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 51134 vga.paddle_r_pos_v[5]
.sym 51135 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 51137 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 51139 vga.paddle_r_pos_v[6]
.sym 51141 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 51143 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 51146 vga.paddle_r_pos_v[7]
.sym 51147 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 51149 $nextpnr_ICESTORM_LC_11$I3
.sym 51151 vga.paddle_r_pos_v[8]
.sym 51153 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 51159 $nextpnr_ICESTORM_LC_11$I3
.sym 51197 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51206 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51208 vga.ball_pos_v[7]
.sym 51209 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51210 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 51211 vga.ball_pos_v[3]
.sym 51213 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 51214 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 51215 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51216 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 51217 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 51218 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 51219 vga.ball_pos_v[1]
.sym 51221 vga.ball_pos_v[6]
.sym 51222 vga.ball_pos_v[2]
.sym 51223 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51224 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 51225 vga.ball_pos_v[5]
.sym 51227 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 51231 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 51233 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 51234 vga.ball_pos_v[4]
.sym 51236 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[1]
.sym 51238 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51239 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 51242 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[2]
.sym 51244 vga.ball_pos_v[1]
.sym 51245 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 51248 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[3]
.sym 51250 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 51251 vga.ball_pos_v[2]
.sym 51254 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[4]
.sym 51256 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 51257 vga.ball_pos_v[3]
.sym 51258 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 51260 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[5]
.sym 51262 vga.ball_pos_v[4]
.sym 51263 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 51264 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 51266 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[6]
.sym 51268 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 51269 vga.ball_pos_v[5]
.sym 51270 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 51272 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[7]
.sym 51274 vga.ball_pos_v[6]
.sym 51275 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 51276 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 51278 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 51280 vga.ball_pos_v[7]
.sym 51281 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 51282 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 51314 vga.ball_pos_v[3]
.sym 51316 vga.ball_pos_v[6]
.sym 51318 vga.ball_pos_v[1]
.sym 51322 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[8]
.sym 51327 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 51328 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51331 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51333 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 51334 vga.ball_pos_v[7]
.sym 51335 vga.ball_pos_v[6]
.sym 51336 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 51338 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 51339 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51345 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51346 vga.ball_pos_v[8]
.sym 51348 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51352 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 51354 vga.ball_angle[3]
.sym 51357 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51358 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51359 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[9]
.sym 51361 vga.ball_pos_v[8]
.sym 51362 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 51363 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51365 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 51367 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 51369 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 51372 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 51373 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 51374 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 51375 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 51378 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51379 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 51380 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51381 vga.ball_angle[3]
.sym 51402 vga.ball_pos_v[6]
.sym 51403 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 51404 vga.ball_pos_v[7]
.sym 51405 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 51422 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51455 vga.ball_pos_v[7]
.sym 51460 vga.ball_pos_v[5]
.sym 51468 vga.ball_pos_v[2]
.sym 51472 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51473 $PACKER_VCC_NET
.sym 51474 vga.ball_pos_v[3]
.sym 51476 vga.ball_pos_v[6]
.sym 51478 vga.ball_pos_v[1]
.sym 51480 vga.ball_pos_v[4]
.sym 51481 $PACKER_VCC_NET
.sym 51482 $nextpnr_ICESTORM_LC_82$O
.sym 51485 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51488 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51490 $PACKER_VCC_NET
.sym 51491 vga.ball_pos_v[1]
.sym 51492 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51494 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51496 $PACKER_VCC_NET
.sym 51497 vga.ball_pos_v[2]
.sym 51498 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 51500 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51502 $PACKER_VCC_NET
.sym 51503 vga.ball_pos_v[3]
.sym 51504 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 51506 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51508 vga.ball_pos_v[4]
.sym 51509 $PACKER_VCC_NET
.sym 51510 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 51512 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51514 $PACKER_VCC_NET
.sym 51515 vga.ball_pos_v[5]
.sym 51516 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 51518 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51520 vga.ball_pos_v[6]
.sym 51521 $PACKER_VCC_NET
.sym 51522 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 51524 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51526 $PACKER_VCC_NET
.sym 51527 vga.ball_pos_v[7]
.sym 51528 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 51559 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 51565 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51568 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51575 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 51577 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51580 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51582 vga.ball_pos_v[8]
.sym 51588 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 51594 vga.ball_angle[3]
.sym 51596 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51597 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51599 $PACKER_VCC_NET
.sym 51602 vga.ball_angle[3]
.sym 51604 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51607 $PACKER_VCC_NET
.sym 51608 vga.ball_pos_v[8]
.sym 51609 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 51624 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51625 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 51626 vga.ball_angle[3]
.sym 51636 vga.ball_angle[3]
.sym 51638 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51639 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 51642 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 51643 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51644 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51645 vga.ball_angle[3]
.sym 51648 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 51649 vga.ball_angle[3]
.sym 51650 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51679 vga.ball_angle[3]
.sym 51684 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51696 vga.ball_pos_v[4]
.sym 51700 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51701 vga.ball_pos_v[5]
.sym 51703 vga.ball_pos_v[3]
.sym 51704 vga.ball_pos_v[2]
.sym 51705 vga.ball_pos_v[7]
.sym 51709 vga.ball_pos_v[1]
.sym 51721 vga.ball_pos_v[6]
.sym 51728 $nextpnr_ICESTORM_LC_30$O
.sym 51731 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51734 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51736 vga.ball_pos_v[1]
.sym 51740 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 51742 vga.ball_pos_v[2]
.sym 51744 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 51746 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 51749 vga.ball_pos_v[3]
.sym 51750 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 51752 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 51755 vga.ball_pos_v[4]
.sym 51756 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 51758 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 51761 vga.ball_pos_v[5]
.sym 51762 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 51764 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51767 vga.ball_pos_v[6]
.sym 51768 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 51770 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51772 vga.ball_pos_v[7]
.sym 51774 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 51807 vga.ball_pos_v[3]
.sym 51808 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51811 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51814 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51819 vga.ball_angle[3]
.sym 51820 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51821 vga.ball_pos_v[4]
.sym 51822 vga.ball_pos_v[8]
.sym 51824 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51825 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51827 vga.ball_pos_v[5]
.sym 51828 vga.ball_pos_v[2]
.sym 51829 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 51831 vga.ball_pos_v[3]
.sym 51832 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 51833 vga.ball_pos_v[7]
.sym 51835 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51836 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51843 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51844 vga.ball_pos_v[6]
.sym 51846 vga.ball_pos_v[1]
.sym 51847 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51853 vga.ball_pos_v[8]
.sym 51855 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 51858 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51859 vga.ball_angle[3]
.sym 51861 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 51864 vga.ball_pos_v[6]
.sym 51865 vga.ball_pos_v[7]
.sym 51866 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 51867 vga.ball_pos_v[8]
.sym 51870 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51871 vga.ball_angle[3]
.sym 51872 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 51876 vga.ball_pos_v[4]
.sym 51877 vga.ball_pos_v[3]
.sym 51879 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 51882 vga.ball_pos_v[5]
.sym 51883 vga.ball_pos_v[1]
.sym 51884 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51885 vga.ball_pos_v[2]
.sym 51894 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51895 vga.ball_angle[3]
.sym 51896 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 51897 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 51945 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51946 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 51950 vga.ball_angle[3]
.sym 51951 vga.ball_pos_v[1]
.sym 51954 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51958 vga.ball_angle[3]
.sym 51965 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 51968 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 51971 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51973 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 51975 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 51976 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 51977 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 51978 vga.ball_angle[3]
.sym 51983 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 51984 vga.ball_pos_v[1]
.sym 52017 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 52018 vga.ball_angle[3]
.sym 52019 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 52020 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 52021 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O_$glb_ce
.sym 52022 P1B9$SB_IO_OUT_$glb_clk
.sym 52023 rst_$glb_sr
.sym 52042 P1B4$SB_IO_OUT
.sym 52051 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 52056 P1B4$SB_IO_OUT
.sym 52059 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 52067 vga.ball_angle_SB_DFFESR_Q_E
.sym 52083 vga.ball_angle[2]
.sym 52087 vga.ball_angle[0]
.sym 52090 vga.ball_angle[1]
.sym 52091 $PACKER_VCC_NET
.sym 52095 vga.ball_angle[0]
.sym 52097 $nextpnr_ICESTORM_LC_84$O
.sym 52099 vga.ball_angle[0]
.sym 52103 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 52105 vga.ball_angle[1]
.sym 52106 $PACKER_VCC_NET
.sym 52107 vga.ball_angle[0]
.sym 52109 $nextpnr_ICESTORM_LC_85$I3
.sym 52112 vga.ball_angle[2]
.sym 52113 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 52119 $nextpnr_ICESTORM_LC_85$I3
.sym 52136 vga.ball_angle[0]
.sym 52144 vga.ball_angle_SB_DFFESR_Q_E
.sym 52145 P1B9$SB_IO_OUT_$glb_clk
.sym 52146 rst_$glb_sr
.sym 52163 vga.ball_angle_SB_DFFESR_Q_E
.sym 52191 vga.interval_counter[3]
.sym 52192 vga.interval_counter[4]
.sym 52193 vga.interval_counter[0]
.sym 52203 vga.interval_counter[7]
.sym 52239 vga.interval_counter[3]
.sym 52240 vga.interval_counter[4]
.sym 52241 vga.interval_counter[0]
.sym 52242 vga.interval_counter[7]
.sym 52251 vga.interval_counter[0]
.sym 52268 P1B9$SB_IO_OUT_$glb_clk
.sym 52269 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_$glb_sr
.sym 52271 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 52313 vga.interval_counter[10]
.sym 52318 vga.interval_counter[15]
.sym 52319 vga.interval_counter[8]
.sym 52320 vga.interval_counter[9]
.sym 52323 vga.interval_counter[12]
.sym 52327 vga.interval_counter[16]
.sym 52336 vga.interval_counter[17]
.sym 52341 vga.interval_counter[6]
.sym 52350 vga.interval_counter[8]
.sym 52351 vga.interval_counter[10]
.sym 52352 vga.interval_counter[6]
.sym 52353 vga.interval_counter[9]
.sym 52356 vga.interval_counter[9]
.sym 52357 vga.interval_counter[6]
.sym 52358 vga.interval_counter[10]
.sym 52359 vga.interval_counter[8]
.sym 52368 vga.interval_counter[16]
.sym 52369 vga.interval_counter[12]
.sym 52370 vga.interval_counter[17]
.sym 52371 vga.interval_counter[15]
.sym 52380 vga.interval_counter[17]
.sym 52381 vga.interval_counter[15]
.sym 52382 vga.interval_counter[16]
.sym 52383 vga.interval_counter[12]
.sym 52394 vga.left_up_1d
.sym 52395 vga.left_down_1d
.sym 52407 $PACKER_VCC_NET
.sym 52414 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 52435 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 52436 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 52438 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 52439 P2_2$SB_IO_IN
.sym 52440 vga.interval_counter[22]
.sym 52441 vga.interval_counter[23]
.sym 52446 vga.interval_counter[20]
.sym 52447 vga.interval_counter[21]
.sym 52448 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 52451 vga.left_up_1d
.sym 52452 vga.left_down_1d
.sym 52454 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 52455 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 52465 P2_1$SB_IO_IN
.sym 52479 P2_1$SB_IO_IN
.sym 52482 vga.left_up_1d
.sym 52487 P2_2$SB_IO_IN
.sym 52488 vga.left_down_1d
.sym 52491 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 52492 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 52494 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 52497 vga.interval_counter[20]
.sym 52498 vga.interval_counter[22]
.sym 52499 vga.interval_counter[23]
.sym 52500 vga.interval_counter[21]
.sym 52509 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 52511 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 52512 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 52514 P1B9$SB_IO_OUT_$glb_clk
.sym 52515 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 52543 vga.left_down_pressed
.sym 52544 P1B4$SB_IO_OUT
.sym 52683 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 52694 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O
.sym 52711 P1B9$SB_IO_OUT
.sym 53284 P2_4$SB_IO_IN
.sym 53307 P2_3$SB_IO_IN
.sym 53788 P2_3$SB_IO_IN
.sym 54288 P2_3$SB_IO_IN
.sym 54403 P2_3$SB_IO_IN
.sym 54439 P2_4$SB_IO_IN
.sym 54447 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 54448 P2_3$SB_IO_IN
.sym 54471 P2_4$SB_IO_IN
.sym 54480 P2_3$SB_IO_IN
.sym 54499 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 54500 P1B9$SB_IO_OUT_$glb_clk
.sym 54530 vga.right_down_pressed
.sym 54547 vga.right_up_1d
.sym 54554 vga.right_down_1d
.sym 54556 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 54557 P2_4$SB_IO_IN
.sym 54563 P2_3$SB_IO_IN
.sym 54612 vga.right_down_1d
.sym 54615 P2_4$SB_IO_IN
.sym 54619 vga.right_up_1d
.sym 54621 P2_3$SB_IO_IN
.sym 54623 P1B9$SB_IO_OUT_$glb_clk
.sym 54624 vga.left_up_pressed_SB_DFFSR_Q_R
.sym 56009 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 56133 P2_1$SB_IO_IN
.sym 56169 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 56184 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 56281 P2_2$SB_IO_IN
.sym 56292 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 56293 P2_1$SB_IO_IN
.sym 56304 P2_1$SB_IO_IN
.sym 56312 P2_2$SB_IO_IN
.sym 56344 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 56345 P1B9$SB_IO_OUT_$glb_clk
.sym 56482 pll_PLL$nextnr_LOCK_lut_through_net
.sym 56514 P1B9$SB_IO_OUT
.sym 56518 P1B4$SB_IO_OUT
.sym 56532 P1B4$SB_IO_OUT
.sym 56538 P1B9$SB_IO_OUT
.sym 56997 P2_3$SB_IO_IN
.sym 58107 P2_3$SB_IO_IN
.sym 60069 P2_7$SB_IO_IN
.sym 60195 P2_1$SB_IO_IN
.sym 60311 P2_7$SB_IO_IN
.sym 60319 P2_1$SB_IO_IN
.sym 63667 P1B4$SB_IO_OUT
.sym 64025 P2_2$SB_IO_IN
.sym 64033 $PACKER_VCC_NET
.sym 64141 rst
.sym 64156 P1B4$SB_IO_OUT
.sym 64170 $PACKER_GND_NET
.sym 64174 $PACKER_GND_NET
.sym 64196 $PACKER_GND_NET
.sym 68005 $PACKER_VCC_NET
.sym 68006 P1B9$SB_IO_OUT
.sym 68009 P1B4$SB_IO_OUT
.sym 68017 P1B9$SB_IO_OUT
.sym 68022 P1B4$SB_IO_OUT
.sym 68029 $PACKER_VCC_NET
.sym 68033 P1B9$SB_IO_OUT
.sym 68187 P2_3$SB_IO_IN
.sym 68234 P2_3$SB_IO_IN
.sym 68243 P2_3$SB_IO_IN
.sym 68617 P2_4$SB_IO_IN
.sym 68746 P2_3$SB_IO_IN
.sym 69239 P2_3$SB_IO_IN
.sym 71697 P2_7$SB_IO_IN
.sym 71792 P2_7$SB_IO_IN
.sym 71794 P2_1$SB_IO_IN
.sym 71817 P2_1$SB_IO_IN
.sym 71830 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71837 pll_PLL$nextnr_LOCK_lut_through_net
.sym 71848 pll_PLL$nextnr_LOCK_lut_through_net
.sym 75625 P2_2$SB_IO_IN
.sym 75648 P2_2$SB_IO_IN
.sym 75659 P2_7$SB_IO_IN
.sym 75663 P2_1$SB_IO_IN
.sym 78860 rst
.sym 78867 rst
.sym 78878 rst
.sym 79049 P2_4$SB_IO_IN
.sym 79114 P2_4$SB_IO_IN
.sym 103810 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 103811 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 103812 vga.ball_motion_l
.sym 103826 vga.ball_pos_h[1]
.sym 103827 $PACKER_VCC_NET
.sym 103828 vga.ball_pos_h[0]
.sym 103830 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 103831 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103832 vga.ball_pos_h_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 103834 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 103835 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 103836 vga.ball_motion_l
.sym 103838 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 103839 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 103840 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 103842 vga.ball_pos_h[0]
.sym 103847 vga.ball_pos_h[1]
.sym 103848 vga.ball_pos_h[0]
.sym 103851 vga.ball_pos_h[2]
.sym 103852 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 103855 vga.ball_pos_h[3]
.sym 103856 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 103859 vga.ball_pos_h[4]
.sym 103860 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 103863 vga.ball_pos_h[5]
.sym 103864 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 103867 vga.ball_pos_h[6]
.sym 103868 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 103871 vga.ball_pos_h[7]
.sym 103872 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 103875 vga.ball_pos_h[8]
.sym 103876 vga.ball_pos_h_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 103877 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 103878 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 103879 vga.ball_pos_h[9]
.sym 103880 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 103882 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 103883 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[6]
.sym 103884 vga.ball_pos_h_SB_DFFESS_Q_1_D_SB_LUT4_O_I3[2]
.sym 103886 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 103887 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[4]
.sym 103888 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3[2]
.sym 103889 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 103890 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[8]
.sym 103891 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 103892 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[8]
.sym 103895 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 103896 vga.ball_motion_l
.sym 103897 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 103898 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[7]
.sym 103899 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 103900 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 103902 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 103903 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[5]
.sym 103904 vga.ball_pos_h_SB_DFFESS_Q_2_D_SB_LUT4_O_I3[2]
.sym 103906 vga.ball_pos_h[1]
.sym 103911 vga.ball_pos_h[2]
.sym 103915 vga.ball_pos_h[3]
.sym 103916 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[2]
.sym 103919 vga.ball_pos_h[4]
.sym 103920 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[3]
.sym 103923 vga.ball_pos_h[5]
.sym 103924 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[4]
.sym 103927 vga.ball_pos_h[6]
.sym 103928 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[5]
.sym 103931 vga.ball_pos_h[7]
.sym 103932 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[6]
.sym 103935 vga.ball_pos_h[8]
.sym 103936 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[7]
.sym 103939 vga.ball_pos_h[9]
.sym 103940 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[8]
.sym 103944 $nextpnr_ICESTORM_LC_46$I3
.sym 103970 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 103974 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 103975 $PACKER_VCC_NET
.sym 103978 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 103979 $PACKER_VCC_NET
.sym 103982 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 103986 vga.count_h[8]
.sym 103987 $PACKER_VCC_NET
.sym 103990 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 103994 $PACKER_VCC_NET
.sym 103996 $nextpnr_ICESTORM_LC_29$I3
.sym 104000 $nextpnr_ICESTORM_LC_29$COUT
.sym 104002 vga.count_h[0]
.sym 104003 vga.ball_pos_h[0]
.sym 104006 vga.count_h[1]
.sym 104007 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 104010 vga.count_h[2]
.sym 104011 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]
.sym 104014 vga.count_h[3]
.sym 104015 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[3]
.sym 104018 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 104019 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[4]
.sym 104022 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104023 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[5]
.sym 104026 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104027 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[6]
.sym 104030 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 104031 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[7]
.sym 104034 vga.count_h[8]
.sym 104035 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[8]
.sym 104038 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 104039 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[9]
.sym 104043 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[10]
.sym 104047 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104051 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104055 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104059 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104063 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104067 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104071 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104075 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104079 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104083 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104087 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104091 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104095 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104099 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104103 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104107 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104111 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104115 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104119 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104123 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104127 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[11]
.sym 104131 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 104132 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 104162 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 104167 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104171 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 104174 $PACKER_VCC_NET
.sym 104175 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 104178 $PACKER_VCC_NET
.sym 104179 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104183 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 104187 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104190 $PACKER_VCC_NET
.sym 104191 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 104195 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104197 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 104198 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[1]
.sym 104199 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 104200 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[3]
.sym 104202 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 104203 vga.count_h[1]
.sym 104204 vga.count_h[8]
.sym 104213 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 104214 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104215 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 104216 vga.count_h[0]
.sym 104226 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 104230 $PACKER_VCC_NET
.sym 104231 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 104232 vga.count_h[2]
.sym 104234 $PACKER_VCC_NET
.sym 104235 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 104239 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 104242 $PACKER_VCC_NET
.sym 104243 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 104246 $PACKER_VCC_NET
.sym 104247 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 104251 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 104254 $PACKER_VCC_NET
.sym 104255 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 104259 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 104261 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0[2]
.sym 104262 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 104263 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 104264 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 104277 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 104278 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 104279 vga.count_h[3]
.sym 104280 vga.count_h[0]
.sym 104285 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 104286 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104287 vga.count_h[2]
.sym 104288 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 104296 rst_counter_SB_LUT4_O_3_I3
.sym 104300 rst_counter_SB_LUT4_O_5_I3[1]
.sym 104312 rst_counter_SB_LUT4_O_4_I3
.sym 104316 rst_counter_SB_LUT4_O_5_I3[0]
.sym 104317 rst_counter_SB_LUT4_O_5_I3[0]
.sym 104318 rst_counter_SB_LUT4_O_5_I3[1]
.sym 104319 rst_counter_SB_LUT4_O_4_I3
.sym 104320 rst_counter_SB_LUT4_O_3_I3
.sym 104323 rst_SB_DFF_Q_D[0]
.sym 104324 P1B10$SB_IO_OUT
.sym 104328 P1B10$SB_IO_OUT
.sym 104329 rst_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 104330 rst_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 104331 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 104332 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 104333 rst_counter[9]
.sym 104340 rst_SB_DFF_Q_D_SB_LUT4_O_I0[2]
.sym 104770 vga.ball_pos_h[0]
.sym 104774 vga.ball_pos_h[1]
.sym 104775 $PACKER_VCC_NET
.sym 104778 vga.ball_pos_h[2]
.sym 104779 $PACKER_VCC_NET
.sym 104780 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 104782 vga.ball_pos_h[3]
.sym 104783 $PACKER_VCC_NET
.sym 104784 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 104786 vga.ball_pos_h[4]
.sym 104787 $PACKER_VCC_NET
.sym 104788 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 104790 vga.ball_pos_h[5]
.sym 104791 $PACKER_VCC_NET
.sym 104792 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 104794 vga.ball_pos_h[6]
.sym 104795 $PACKER_VCC_NET
.sym 104796 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 104798 vga.ball_pos_h[7]
.sym 104799 $PACKER_VCC_NET
.sym 104800 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 104802 vga.ball_pos_h[8]
.sym 104803 $PACKER_VCC_NET
.sym 104804 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 104805 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104806 vga.ball_pos_h[9]
.sym 104807 vga.ball_motion_l
.sym 104808 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[9]
.sym 104809 vga.ball_pos_h[4]
.sym 104810 vga.ball_pos_h[2]
.sym 104811 vga.ball_pos_h[1]
.sym 104812 vga.ball_pos_h[3]
.sym 104814 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 104815 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 104816 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 104817 vga.ball_pos_h[8]
.sym 104818 vga.ball_pos_h[5]
.sym 104819 vga.ball_pos_h[6]
.sym 104820 vga.ball_pos_h[9]
.sym 104821 vga.ball_pos_h[0]
.sym 104822 vga.ball_pos_h[7]
.sym 104823 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104824 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 104825 vga.ball_pos_h[2]
.sym 104826 vga.ball_pos_h[1]
.sym 104827 vga.ball_pos_h[3]
.sym 104828 vga.ball_pos_h[4]
.sym 104830 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 104831 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 104832 vga.ball_motion_l
.sym 104834 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 104835 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104836 vga.ball_motion_l
.sym 104837 vga.ball_pos_h[0]
.sym 104838 vga.ball_pos_h[7]
.sym 104839 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 104840 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 104842 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[6]
.sym 104843 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104844 vga.ball_motion_l
.sym 104854 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 104855 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 104856 vga.ball_motion_l
.sym 104857 vga.ball_pos_h[8]
.sym 104858 vga.ball_pos_h[5]
.sym 104859 vga.ball_pos_h[6]
.sym 104860 vga.ball_pos_h[9]
.sym 104862 vga.ball_pos_h[2]
.sym 104863 $PACKER_VCC_NET
.sym 104864 vga.ball_pos_h[1]
.sym 104866 vga.ball_pos_h[1]
.sym 104870 vga.ball_pos_h[2]
.sym 104871 $PACKER_VCC_NET
.sym 104874 vga.ball_pos_h[3]
.sym 104875 $PACKER_VCC_NET
.sym 104876 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 104878 vga.ball_pos_h[4]
.sym 104879 $PACKER_VCC_NET
.sym 104880 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 104882 vga.ball_pos_h[5]
.sym 104883 $PACKER_VCC_NET
.sym 104884 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 104886 vga.ball_pos_h[6]
.sym 104887 $PACKER_VCC_NET
.sym 104888 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 104890 vga.ball_pos_h[7]
.sym 104891 $PACKER_VCC_NET
.sym 104892 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 104894 vga.ball_pos_h[8]
.sym 104895 $PACKER_VCC_NET
.sym 104896 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 104898 vga.ball_pos_h[9]
.sym 104899 $PACKER_VCC_NET
.sym 104900 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 104902 $PACKER_VCC_NET
.sym 104904 $nextpnr_ICESTORM_LC_24$I3
.sym 104906 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 104907 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 104908 $nextpnr_ICESTORM_LC_24$COUT
.sym 104909 vga.count_h[8]
.sym 104910 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 104911 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 104912 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 104915 vga.ball_pos_h[2]
.sym 104916 vga.ball_pos_h[1]
.sym 104918 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 104919 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 104920 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[2]
.sym 104922 vga.count_h[2]
.sym 104923 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 104924 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[2]
.sym 104925 vga.count_h[3]
.sym 104926 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 104927 vga.count_h[1]
.sym 104928 vga.ball_pos_h[1]
.sym 104930 vga.ball_pos_h[0]
.sym 104934 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104935 $PACKER_VCC_NET
.sym 104936 vga.ball_pos_h[1]
.sym 104938 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 104939 $PACKER_VCC_NET
.sym 104940 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[2]
.sym 104942 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 104943 $PACKER_VCC_NET
.sym 104944 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[3]
.sym 104946 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 104947 $PACKER_VCC_NET
.sym 104948 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[4]
.sym 104950 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[4]
.sym 104951 $PACKER_VCC_NET
.sym 104952 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[5]
.sym 104954 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 104955 $PACKER_VCC_NET
.sym 104956 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[6]
.sym 104958 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[6]
.sym 104959 $PACKER_VCC_NET
.sym 104960 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[7]
.sym 104962 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[7]
.sym 104963 $PACKER_VCC_NET
.sym 104964 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[8]
.sym 104966 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[8]
.sym 104967 $PACKER_VCC_NET
.sym 104968 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[9]
.sym 104970 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_CARRY_CO_I0[9]
.sym 104971 $PACKER_VCC_NET
.sym 104972 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I0_CO[10]
.sym 104976 $nextpnr_ICESTORM_LC_43$I3
.sym 104977 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 104978 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 104979 vga.ball_pos_h[0]
.sym 104980 vga.count_h[0]
.sym 104981 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 104982 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 104983 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 104984 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 104986 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 104987 $PACKER_VCC_NET
.sym 104988 vga.ball_pos_h[0]
.sym 104994 vga.count_h[0]
.sym 104998 vga.count_h[1]
.sym 104999 $PACKER_VCC_NET
.sym 105002 vga.count_h[2]
.sym 105003 $PACKER_VCC_NET
.sym 105006 vga.count_h[3]
.sym 105007 $PACKER_VCC_NET
.sym 105010 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 105014 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 105018 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105022 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105023 $PACKER_VCC_NET
.sym 105026 vga.count_h[8]
.sym 105027 $PACKER_VCC_NET
.sym 105030 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 105036 $nextpnr_ICESTORM_LC_15$I3
.sym 105042 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 105043 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 105044 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 105049 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[0]
.sym 105050 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 105051 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 105052 rst
.sym 105055 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105056 vga.count_h[0]
.sym 105058 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 105062 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 105066 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105070 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105074 vga.count_h[8]
.sym 105075 $PACKER_VCC_NET
.sym 105078 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 105082 $PACKER_VCC_NET
.sym 105084 $nextpnr_ICESTORM_LC_6$I3
.sym 105087 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 105088 $nextpnr_ICESTORM_LC_6$COUT
.sym 105090 vga.count_h[0]
.sym 105093 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105095 vga.count_h[1]
.sym 105096 vga.count_h[0]
.sym 105097 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105099 vga.count_h[2]
.sym 105100 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 105101 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105103 vga.count_h[3]
.sym 105104 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[3]
.sym 105105 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105107 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 105108 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[4]
.sym 105109 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105111 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 105112 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[5]
.sym 105113 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105115 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105116 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[3]
.sym 105117 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105119 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105120 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[7]
.sym 105121 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105123 vga.count_h[8]
.sym 105124 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[8]
.sym 105125 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[0]
.sym 105127 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 105128 vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3[9]
.sym 105131 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 105132 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 105154 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 105158 $PACKER_VCC_NET
.sym 105159 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 105162 $PACKER_VCC_NET
.sym 105163 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 105166 $PACKER_VCC_NET
.sym 105167 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 105171 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 105175 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 105179 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 105182 $PACKER_VCC_NET
.sym 105183 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 105187 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 105189 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 105190 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 105191 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[2]
.sym 105192 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[8]
.sym 105193 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105194 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 105195 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105196 vga.count_h[8]
.sym 105197 vga.count_h[1]
.sym 105198 vga.count_h[2]
.sym 105199 vga.count_h[0]
.sym 105200 vga.count_h[3]
.sym 105203 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 105204 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 105205 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0]
.sym 105206 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 105207 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 105208 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 105214 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105215 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105216 vga.count_h[8]
.sym 105218 vga.count_h[3]
.sym 105219 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]
.sym 105220 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105221 vga.count_h[3]
.sym 105222 vga.count_h[2]
.sym 105223 vga.count_h[0]
.sym 105224 vga.count_h[1]
.sym 105229 vga.count_h[3]
.sym 105230 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 105231 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 105232 vga.count_h[2]
.sym 105233 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 105234 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 105235 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 105236 vga.count_h[0]
.sym 105238 vga.count_h[8]
.sym 105239 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105240 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105241 vga.count_h[3]
.sym 105242 vga.count_h[2]
.sym 105243 vga.count_h[0]
.sym 105244 vga.count_h[1]
.sym 105246 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 105247 vga.count_h[0]
.sym 105248 vga.count_h[1]
.sym 105250 rst_counter[9]
.sym 105254 rst_counter[8]
.sym 105255 $PACKER_VCC_NET
.sym 105256 rst_counter[9]
.sym 105258 rst_counter[7]
.sym 105259 $PACKER_VCC_NET
.sym 105260 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 105262 rst_counter[6]
.sym 105263 $PACKER_VCC_NET
.sym 105264 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 105266 rst_counter[5]
.sym 105267 $PACKER_VCC_NET
.sym 105268 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 105270 rst_counter[4]
.sym 105271 $PACKER_VCC_NET
.sym 105272 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 105274 rst_counter[3]
.sym 105275 $PACKER_VCC_NET
.sym 105276 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[6]
.sym 105278 rst_counter[2]
.sym 105279 $PACKER_VCC_NET
.sym 105280 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[7]
.sym 105282 rst_counter[1]
.sym 105283 $PACKER_VCC_NET
.sym 105284 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[8]
.sym 105285 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 105287 $PACKER_VCC_NET
.sym 105288 rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3[9]
.sym 105292 rst_counter_SB_LUT4_O_2_I3
.sym 105293 rst_counter_SB_LUT4_O_2_I3
.sym 105294 rst_counter_SB_LUT4_O_1_I3
.sym 105295 rst_counter_SB_LUT4_O_I3
.sym 105296 rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3[0]
.sym 105304 rst_counter_SB_LUT4_O_I3
.sym 105308 rst_counter_SB_LUT4_O_1_I3
.sym 105312 rst_SB_DFF_Q_D_SB_LUT4_O_I0[3]
.sym 105791 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 105792 vga.ball_motion_l
.sym 105794 vga.count_h[0]
.sym 105795 vga.ball_pos_h_SB_DFFESR_Q_D_SB_LUT4_O_I1[0]
.sym 105796 vga.ball_pos_h[0]
.sym 105798 vga.count_h[1]
.sym 105799 vga.ball_pos_h[1]
.sym 105802 vga.count_h[2]
.sym 105803 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 105804 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I3[1]
.sym 105806 vga.count_h[3]
.sym 105807 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 105808 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 105810 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 105811 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[4]
.sym 105812 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I3[1]
.sym 105814 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 105815 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[5]
.sym 105816 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[5]
.sym 105818 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105819 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[6]
.sym 105820 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105822 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105823 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[7]
.sym 105824 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[7]
.sym 105826 vga.count_h[8]
.sym 105827 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[8]
.sym 105828 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[8]
.sym 105830 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 105831 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[9]
.sym 105832 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[9]
.sym 105835 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105839 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105843 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105847 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105851 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105855 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105859 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105863 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105867 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105871 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105875 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105879 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105883 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105887 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105891 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105895 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105899 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105903 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105907 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105911 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105915 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105919 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[10]
.sym 105921 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 105922 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105923 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 105924 vga.count_h_ball_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 105943 vga.ball_pos_h[0]
.sym 105944 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 105954 vga.count_h[0]
.sym 105958 vga.count_h[1]
.sym 105962 vga.count_h[2]
.sym 105966 vga.count_h[3]
.sym 105967 $PACKER_VCC_NET
.sym 105970 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 105974 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 105978 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 105982 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105983 $PACKER_VCC_NET
.sym 105986 vga.count_h[8]
.sym 105987 $PACKER_VCC_NET
.sym 105990 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 105993 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[0]
.sym 105994 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[1]
.sym 105995 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[2]
.sym 105996 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_I0[3]
.sym 105997 vga.count_h[8]
.sym 105998 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 105999 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 106000 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106003 vga.count_h[1]
.sym 106004 vga.count_h[0]
.sym 106015 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 106016 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]
.sym 106018 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106023 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106026 $PACKER_VCC_NET
.sym 106027 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106030 $PACKER_VCC_NET
.sym 106031 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106035 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106038 $PACKER_VCC_NET
.sym 106039 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106043 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106046 $PACKER_VCC_NET
.sym 106047 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106051 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106054 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106055 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2[1]
.sym 106056 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2[2]
.sym 106057 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 106058 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 106059 vga.count_h[8]
.sym 106060 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106061 vga.count_h[3]
.sym 106062 vga.count_h[2]
.sym 106063 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106064 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 106068 vga.count_h[1]
.sym 106069 vga.count_h[2]
.sym 106070 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]
.sym 106071 vga.count_h[3]
.sym 106072 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 106073 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 106082 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106087 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106088 vga.count_h[3]
.sym 106090 $PACKER_VCC_NET
.sym 106091 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106092 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 106095 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106096 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106099 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106100 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_I1_O[2]
.sym 106103 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106104 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 106106 $PACKER_VCC_NET
.sym 106107 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106108 vga.count_h[8]
.sym 106111 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106112 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 106116 $nextpnr_ICESTORM_LC_13$I3
.sym 106117 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106118 vga.count_v[2]
.sym 106119 vga.count_v_score_0_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 106120 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 106123 vga.count_h_paddle_r_SB_DFFSR_Q_R[0]
.sym 106124 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 106125 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106126 vga.count_v[2]
.sym 106127 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 106128 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[3]
.sym 106131 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 106132 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O[2]
.sym 106133 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106134 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 106135 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 106136 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[3]
.sym 106139 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 106140 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 106141 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106142 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106143 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106144 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3[3]
.sym 106146 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 106151 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 106154 $PACKER_VCC_NET
.sym 106155 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 106159 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106163 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106167 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106171 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106175 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106179 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106184 $nextpnr_ICESTORM_LC_22$I3
.sym 106185 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 106189 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 106190 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 106191 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]
.sym 106192 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3]
.sym 106195 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 106196 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106198 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 106199 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 106200 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106205 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[0]
.sym 106206 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 106207 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106208 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1]
.sym 106210 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 106215 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 106219 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 106223 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 106227 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 106231 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 106234 $PACKER_VCC_NET
.sym 106236 $nextpnr_ICESTORM_LC_26$I3
.sym 106237 vga.count_h[2]
.sym 106238 vga.count_h[1]
.sym 106239 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I0[8]
.sym 106240 $nextpnr_ICESTORM_LC_26$COUT
.sym 106245 rst_SB_DFF_Q_D[0]
.sym 106722 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106726 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106730 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106734 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 106738 $PACKER_VCC_NET
.sym 106740 $nextpnr_ICESTORM_LC_52$I3
.sym 106743 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 106744 $nextpnr_ICESTORM_LC_52$COUT
.sym 106754 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106755 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 106758 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 106759 vga.ball_pos_v[1]
.sym 106762 vga.count_v[2]
.sym 106763 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[2]
.sym 106764 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 106766 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106767 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[3]
.sym 106768 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 106770 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106771 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[4]
.sym 106772 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 106774 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106775 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[5]
.sym 106776 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 106778 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106779 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[6]
.sym 106780 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 106782 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106783 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[7]
.sym 106784 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 106786 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 106787 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[8]
.sym 106788 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 106791 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106795 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106799 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106803 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106807 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106811 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106815 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106819 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106823 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106827 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106831 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106835 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106839 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106843 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106847 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106851 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106855 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106859 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106863 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106867 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106871 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106875 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106879 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 106881 vga.count_h_ball_SB_LUT4_I1_I0[10]
.sym 106882 vga.count_h_ball
.sym 106883 vga.count_h_ball_SB_LUT4_I1_I2[2]
.sym 106884 vga.count_h_ball_SB_LUT4_I1_I2[3]
.sym 106886 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 106887 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 106888 rst
.sym 106890 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 106891 rst
.sym 106892 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2[3]
.sym 106894 rst
.sym 106895 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 106896 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 106899 vga.ball_motion_l
.sym 106900 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 106901 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O[1]
.sym 106907 vga.blank_h
.sym 106908 vga.blank_v
.sym 106914 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 106918 $PACKER_VCC_NET
.sym 106919 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 106923 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 106924 vga.count_v[2]
.sym 106926 $PACKER_VCC_NET
.sym 106927 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 106930 $PACKER_VCC_NET
.sym 106931 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 106934 $PACKER_VCC_NET
.sym 106935 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 106938 $PACKER_VCC_NET
.sym 106939 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 106942 $PACKER_VCC_NET
.sym 106943 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 106946 $PACKER_VCC_NET
.sym 106947 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 106949 vga.count_v[2]
.sym 106950 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 106951 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 106952 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 106959 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 106960 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 106964 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106966 rst
.sym 106967 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[1]
.sym 106968 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0[2]
.sym 106969 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 106970 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[1]
.sym 106971 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 106972 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 106973 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 106974 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 106975 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 106976 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 106978 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 106982 $PACKER_VCC_NET
.sym 106983 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 106986 $PACKER_VCC_NET
.sym 106987 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 106991 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 106995 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 106999 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 107002 $PACKER_VCC_NET
.sym 107003 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 107007 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 107011 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 107013 vga.count_h_score_l_0_SB_LUT4_I1_I2[0]
.sym 107014 vga.count_h_score_l_0
.sym 107015 vga.count_h_score_l_0_SB_LUT4_I1_I2[2]
.sym 107016 vga.count_h_score_l_0_SB_LUT4_I1_I2[3]
.sym 107021 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107030 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 107031 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 107032 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[2]
.sym 107033 vga.count_h_ball_SB_LUT4_I1_O[0]
.sym 107034 vga.count_h_ball_SB_LUT4_I1_O[1]
.sym 107035 vga.count_h_ball_SB_LUT4_I1_O[2]
.sym 107036 vga.count_h_ball_SB_LUT4_I1_O[3]
.sym 107038 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 107039 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107040 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107042 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 107046 $PACKER_VCC_NET
.sym 107047 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 107050 $PACKER_VCC_NET
.sym 107051 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107054 $PACKER_VCC_NET
.sym 107055 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 107058 $PACKER_VCC_NET
.sym 107059 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107063 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107067 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107070 $PACKER_VCC_NET
.sym 107071 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 107075 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107080 $nextpnr_ICESTORM_LC_50$I3
.sym 107091 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 107092 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 107093 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 107097 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107098 vga.count_h_paddle_r_SB_DFFSR_Q_R[1]
.sym 107099 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[2]
.sym 107100 vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 107101 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107102 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107103 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107104 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107106 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 107111 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 107114 $PACKER_VCC_NET
.sym 107115 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107119 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107123 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107126 $PACKER_VCC_NET
.sym 107127 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 107131 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107134 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]
.sym 107135 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[1]
.sym 107136 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[2]
.sym 107137 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 107138 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 107139 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 107140 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 107142 vga.score_l[2]
.sym 107143 vga.score_l[1]
.sym 107144 vga.score_l[0]
.sym 107145 vga.score_l[2]
.sym 107146 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 107147 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 107148 vga.count_v_score_1
.sym 107151 vga.count_h_score_l_2_SB_DFFSR_Q_R[0]
.sym 107152 vga.count_h_score_l_2_SB_DFFSR_Q_R[1]
.sym 107153 vga.score_l[2]
.sym 107154 vga.count_v_score_1
.sym 107155 vga.score_l[0]
.sym 107156 vga.score_l[1]
.sym 107157 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 107162 vga.score_l[0]
.sym 107163 vga.score_l[1]
.sym 107164 vga.score_l[2]
.sym 107165 vga.score_l[0]
.sym 107166 vga.score_l[2]
.sym 107167 vga.score_l[1]
.sym 107168 vga.count_v_score_1
.sym 107171 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107172 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 107179 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107180 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 107181 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 107190 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[5]
.sym 107191 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]
.sym 107192 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2[0]
.sym 107193 vga.count_h_score_r_2
.sym 107194 vga.score_r_pixels[0]
.sym 107195 vga.score_r_pixels[1]
.sym 107196 vga.count_h_score_r_1
.sym 107197 vga.count_h_score_r_2_SB_LUT4_I0_O[0]
.sym 107198 vga.count_h_score_r_2_SB_LUT4_I0_O[1]
.sym 107199 vga.count_h_score_l_2
.sym 107200 vga.count_h_score_r_0
.sym 107202 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 107203 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2[1]
.sym 107204 vga.count_v_score_0
.sym 107205 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 107206 vga.score_r_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 107207 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 107208 vga.count_v_score_0
.sym 107209 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 107210 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 107211 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 107212 vga.count_v_score_0
.sym 107213 vga.score_r[2]
.sym 107214 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 107215 vga.count_v_score_1
.sym 107216 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 107218 vga.score_r[0]
.sym 107219 vga.score_r[1]
.sym 107220 vga.score_r[2]
.sym 107222 vga.score_r[2]
.sym 107223 vga.score_r[1]
.sym 107224 vga.score_r[0]
.sym 107225 vga.score_r[2]
.sym 107226 vga.count_v_score_1
.sym 107227 vga.score_r[0]
.sym 107228 vga.score_r[1]
.sym 107650 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107655 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 107657 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107659 vga.count_v[2]
.sym 107660 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 107661 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107663 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107664 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 107665 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107667 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107668 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[4]
.sym 107669 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107671 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107672 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[5]
.sym 107673 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107675 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107676 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[6]
.sym 107677 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107679 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107680 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[7]
.sym 107681 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107683 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107684 vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3[8]
.sym 107691 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107692 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107694 vga.ball_pos_v[2]
.sym 107695 $PACKER_VCC_NET
.sym 107696 vga.ball_pos_v[1]
.sym 107703 rst
.sym 107704 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107705 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 107707 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 107708 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107709 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107710 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]
.sym 107711 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]
.sym 107712 vga.count_v[2]
.sym 107714 vga.ball_pos_v[1]
.sym 107718 vga.ball_pos_v[2]
.sym 107719 $PACKER_VCC_NET
.sym 107722 vga.ball_pos_v[3]
.sym 107723 $PACKER_VCC_NET
.sym 107724 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 107726 vga.ball_pos_v[4]
.sym 107727 $PACKER_VCC_NET
.sym 107728 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 107730 vga.ball_pos_v[5]
.sym 107731 $PACKER_VCC_NET
.sym 107732 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[4]
.sym 107734 vga.ball_pos_v[6]
.sym 107735 $PACKER_VCC_NET
.sym 107736 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[5]
.sym 107738 vga.ball_pos_v[7]
.sym 107739 $PACKER_VCC_NET
.sym 107740 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[6]
.sym 107742 vga.ball_pos_v[8]
.sym 107743 $PACKER_VCC_NET
.sym 107744 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[7]
.sym 107748 $nextpnr_ICESTORM_LC_62$I3
.sym 107749 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107750 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[6]
.sym 107751 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107752 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 107753 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107754 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[4]
.sym 107755 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107756 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[5]
.sym 107757 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 107758 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107759 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107760 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107761 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 107762 vga.ball_pos_v[1]
.sym 107763 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[2]
.sym 107764 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[3]
.sym 107765 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107766 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107767 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107768 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 107769 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107770 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[7]
.sym 107771 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107772 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1[8]
.sym 107773 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I3_O[10]
.sym 107774 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 107775 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 107776 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3]
.sym 107778 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 107779 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 107780 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 107782 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 107783 vga.ball_pos_v[1]
.sym 107786 vga.count_v[2]
.sym 107787 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[2]
.sym 107790 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107791 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[3]
.sym 107794 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107795 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[4]
.sym 107798 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107799 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[5]
.sym 107802 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107803 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[6]
.sym 107806 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107807 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[7]
.sym 107810 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107811 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[8]
.sym 107815 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1[9]
.sym 107816 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_7_I3[9]
.sym 107820 $nextpnr_ICESTORM_LC_35$I3
.sym 107823 vga.ball_pos_h_SB_DFFESS_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[0]
.sym 107824 vga.ball_motion_l
.sym 107842 vga.ball_pos_v[1]
.sym 107847 vga.ball_pos_v[2]
.sym 107848 vga.ball_pos_v[1]
.sym 107851 vga.ball_pos_v[3]
.sym 107852 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]
.sym 107855 vga.ball_pos_v[4]
.sym 107856 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[3]
.sym 107859 vga.ball_pos_v[5]
.sym 107860 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[4]
.sym 107863 vga.ball_pos_v[6]
.sym 107864 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[5]
.sym 107867 vga.ball_pos_v[7]
.sym 107868 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[6]
.sym 107871 vga.ball_pos_v[8]
.sym 107872 vga.count_h_ball_SB_LUT4_I1_I0_SB_CARRY_CO_I1_SB_LUT4_O_I3[7]
.sym 107876 $nextpnr_ICESTORM_LC_73$I3
.sym 107883 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107884 vga.count_v[2]
.sym 107906 vga.count_h_score_l_0_SB_LUT4_I1_I3[0]
.sym 107911 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[1]
.sym 107912 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 107914 $PACKER_VCC_NET
.sym 107915 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[2]
.sym 107919 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[3]
.sym 107920 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 107922 $PACKER_VCC_NET
.sym 107923 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[4]
.sym 107924 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 107927 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[5]
.sym 107928 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107931 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[6]
.sym 107932 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107935 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[7]
.sym 107936 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 107939 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_I1[8]
.sym 107940 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 107944 $nextpnr_ICESTORM_LC_56$I3
.sym 107956 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 107970 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 107975 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 107979 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 107982 $PACKER_VCC_NET
.sym 107983 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 107986 $PACKER_VCC_NET
.sym 107987 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 107991 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 107992 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 107993 vga.count_h_score_l_1_SB_LUT4_I1_O[0]
.sym 107994 vga.count_h_score_l_1_SB_LUT4_I1_O[1]
.sym 107995 vga.count_h_score_l_1_SB_LUT4_I1_O[2]
.sym 107996 vga.count_h_score_l_1_SB_LUT4_I1_O[3]
.sym 107997 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 107998 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 107999 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108000 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108002 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108007 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108011 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 108015 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108018 $PACKER_VCC_NET
.sym 108019 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108023 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108026 $PACKER_VCC_NET
.sym 108027 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 108031 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108034 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108035 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I2[8]
.sym 108036 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[7]
.sym 108041 vga.count_h_score_r_0_SB_LUT4_I3_O[0]
.sym 108042 vga.count_h_score_l_2
.sym 108043 vga.count_h_score_l_1
.sym 108044 vga.count_h_score_r_0_SB_LUT4_I3_O[3]
.sym 108049 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 108061 vga.count_h_score_l_2_SB_LUT4_I1_O[0]
.sym 108062 vga.count_h_score_l_1
.sym 108063 vga.count_h_score_l_0
.sym 108064 vga.count_h_score_l_2_SB_LUT4_I1_O[3]
.sym 108066 vga.count_h_ball_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3[0]
.sym 108071 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I3[0]
.sym 108075 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 108078 $PACKER_VCC_NET
.sym 108079 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108082 $PACKER_VCC_NET
.sym 108083 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108087 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108090 $PACKER_VCC_NET
.sym 108091 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 108095 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108099 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 108100 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 108101 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[0]
.sym 108102 vga.score_l_pixels_SB_DFFE_Q_2_D_SB_LUT4_O_I0[1]
.sym 108103 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 108104 vga.count_v_score_0
.sym 108105 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 108106 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[1]
.sym 108107 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 108108 vga.count_v_score_0
.sym 108110 vga.count_v_score_4
.sym 108111 vga.count_v_score_3
.sym 108112 vga.count_v_score_4_SB_LUT4_I1_I3[2]
.sym 108113 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108114 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 108115 vga.score_l_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 108116 vga.count_v_score_0
.sym 108117 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 108118 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]
.sym 108119 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 108120 vga.count_v_score_1
.sym 108121 vga.score_l[0]
.sym 108122 vga.score_l[2]
.sym 108123 vga.score_l[1]
.sym 108124 vga.count_v_score_2
.sym 108126 vga.count_v_score_2
.sym 108127 vga.count_v_score_1
.sym 108128 vga.count_v_score_0
.sym 108130 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[0]
.sym 108135 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]
.sym 108138 $PACKER_VCC_NET
.sym 108139 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3_I1[2]
.sym 108143 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[6]
.sym 108146 $PACKER_VCC_NET
.sym 108147 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[4]
.sym 108151 vga.count_h_score_r_2_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[8]
.sym 108156 $nextpnr_ICESTORM_LC_34$I3
.sym 108159 vga.count_v_score_2
.sym 108160 vga.count_v_score_3
.sym 108161 vga.count_v_score_2
.sym 108162 vga.score_r[1]
.sym 108163 vga.score_r[0]
.sym 108164 vga.score_r[2]
.sym 108165 vga.count_v_score_1
.sym 108166 vga.score_r[0]
.sym 108167 vga.score_r[2]
.sym 108168 vga.score_r[1]
.sym 108169 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]
.sym 108170 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 108171 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 108172 vga.count_v_score_1
.sym 108173 vga.count_v_score_2
.sym 108174 vga.score_r[0]
.sym 108175 vga.count_v_score_3
.sym 108176 vga.score_r_pixels_SB_DFFE_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]
.sym 108181 vga.score_r[0]
.sym 108182 vga.score_r[2]
.sym 108183 vga.score_r[1]
.sym 108184 vga.count_v_score_2
.sym 108186 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[0]
.sym 108187 vga.count_v_score_1
.sym 108188 vga.score_r_pixels_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1[2]
.sym 108190 vga.score_r[0]
.sym 108191 vga.score_r[2]
.sym 108192 vga.score_r[1]
.sym 108610 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108614 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 108615 $PACKER_VCC_NET
.sym 108618 vga.count_v[2]
.sym 108619 $PACKER_VCC_NET
.sym 108622 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108626 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108630 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108634 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108638 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108642 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108648 $nextpnr_ICESTORM_LC_64$I3
.sym 108674 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 108678 vga.count_v[2]
.sym 108682 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108683 $PACKER_VCC_NET
.sym 108686 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108690 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108694 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108698 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108702 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108705 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[0]
.sym 108706 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108707 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[8]
.sym 108708 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3[7]
.sym 108738 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 108739 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 108742 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 108743 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 108746 vga.count_v[2]
.sym 108747 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 108750 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108751 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 108754 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 108755 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 108758 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 108759 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 108762 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 108763 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 108766 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 108767 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 108770 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 108771 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 108775 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 108779 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108783 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108787 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108791 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108795 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108799 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108803 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108807 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108811 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108815 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108819 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108823 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108827 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108831 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108835 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108839 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108843 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108847 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108851 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108855 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108859 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108863 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 108865 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 108866 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 108867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 108868 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 108896 vga.vs_out
.sym 108915 rst
.sym 108916 P1A9$SB_IO_OUT
.sym 108917 vga.ball_motion_l
.sym 108918 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 108919 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 108920 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[3]
.sym 108923 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 108924 rst
.sym 108927 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 108928 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108930 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3]
.sym 108934 vga.count_h[8]
.sym 108935 $PACKER_VCC_NET
.sym 108938 vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[5]
.sym 108942 $PACKER_VCC_NET
.sym 108944 $nextpnr_ICESTORM_LC_8$I3
.sym 108947 rst
.sym 108948 $nextpnr_ICESTORM_LC_8$COUT
.sym 108957 vga.count_v_paddle_l_SB_LUT4_I0_O[0]
.sym 108958 vga.count_h_paddle_r
.sym 108959 vga.count_v_paddle_l_SB_LUT4_I0_O[2]
.sym 108960 vga.count_v_paddle_l_SB_LUT4_I0_O[3]
.sym 108973 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 108974 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 108975 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 108976 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 108978 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 108979 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 108980 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 108982 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 108983 vga.ball_motion_l_SB_DFFESS_Q_D_SB_LUT4_O_I3[1]
.sym 108984 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 108989 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 108990 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 108991 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 108992 rst
.sym 108993 vga.count_v_score_3_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 108994 vga.count_v_score_1_SB_DFFE_Q_D_SB_LUT4_O_I1[1]
.sym 108995 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 108996 vga.count_v[2]
.sym 108997 vga.ball_pos_v[7]
.sym 108998 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 108999 vga.ball_pos_v[8]
.sym 109000 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109003 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 109004 vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[3]
.sym 109005 vga.count_v[2]
.sym 109006 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 109007 vga.count_v_score_4_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 109008 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109010 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[0]
.sym 109011 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I0[1]
.sym 109012 rst
.sym 109014 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 109015 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109016 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109018 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109019 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 109020 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109021 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109022 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109023 vga.count_v_score_0_SB_DFFE_Q_D_SB_LUT4_O_I2[2]
.sym 109024 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 109033 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 109034 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 109035 vga.score_l_pixels_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 109036 vga.count_v_score_1
.sym 109037 vga.count_v_score_2
.sym 109038 vga.score_l[1]
.sym 109039 vga.score_l[0]
.sym 109040 vga.score_l[2]
.sym 109042 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 109043 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 109044 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 109046 vga.score_l[0]
.sym 109047 vga.score_l[2]
.sym 109048 vga.score_l[1]
.sym 109050 vga.score_l[2]
.sym 109051 vga.score_l[1]
.sym 109052 vga.score_l[0]
.sym 109054 vga.count_v_score_2
.sym 109055 vga.count_v_score_3
.sym 109056 vga.score_l[0]
.sym 109058 vga.score_l[0]
.sym 109063 vga.score_l[1]
.sym 109064 vga.score_l[0]
.sym 109065 P2_7$SB_IO_IN
.sym 109066 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 109067 vga.score_l[2]
.sym 109068 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109069 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 109070 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 109071 P2_7$SB_IO_IN
.sym 109072 vga.score_l[0]
.sym 109077 P2_7$SB_IO_IN
.sym 109078 vga.score_l[1]
.sym 109079 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[2]
.sym 109080 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 109081 P2_7$SB_IO_IN
.sym 109082 vga.score_l[2]
.sym 109083 vga.score_l_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 109084 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2[3]
.sym 109086 vga.score_l_SB_DFFSR_Q_1_D_SB_LUT4_O_I2_SB_LUT4_O_I1[1]
.sym 109087 P2_7$SB_IO_IN
.sym 109088 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[1]
.sym 109092 vga.hs_out
.sym 109122 vga.score_r[0]
.sym 109127 vga.score_r[1]
.sym 109128 vga.score_r[0]
.sym 109129 P2_7$SB_IO_IN
.sym 109130 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 109131 vga.score_r[2]
.sym 109132 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 109134 P2_7_SB_LUT4_I2_I1[1]
.sym 109135 P2_7$SB_IO_IN
.sym 109136 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 109141 vga.score_r[1]
.sym 109142 P2_7$SB_IO_IN
.sym 109143 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 109144 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 109145 vga.score_r[2]
.sym 109146 P2_7$SB_IO_IN
.sym 109147 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 109148 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 109149 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0[0]
.sym 109150 vga.score_r_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 109151 P2_7$SB_IO_IN
.sym 109152 vga.score_r[0]
.sym 109570 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 109571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109574 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 109575 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[1]
.sym 109578 vga.count_v[2]
.sym 109579 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[2]
.sym 109582 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 109583 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[3]
.sym 109586 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109587 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[4]
.sym 109590 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 109591 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[5]
.sym 109594 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 109595 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[6]
.sym 109598 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109599 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[7]
.sym 109602 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109603 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[8]
.sym 109607 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_LUT4_I1_O[9]
.sym 109611 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109615 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109619 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109623 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109627 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109631 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109635 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109639 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109643 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109647 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109651 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109655 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109659 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109663 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109667 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109671 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109675 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109679 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109683 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109687 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109691 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109695 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[10]
.sym 109697 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 109698 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 109699 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 109700 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 109710 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109711 $PACKER_VCC_NET
.sym 109712 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109730 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109734 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109735 $PACKER_VCC_NET
.sym 109738 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109739 $PACKER_VCC_NET
.sym 109740 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 109742 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109743 $PACKER_VCC_NET
.sym 109744 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 109746 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109747 $PACKER_VCC_NET
.sym 109748 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 109750 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109751 $PACKER_VCC_NET
.sym 109752 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 109754 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109755 $PACKER_VCC_NET
.sym 109756 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 109758 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 109759 $PACKER_VCC_NET
.sym 109760 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 109762 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109763 $PACKER_VCC_NET
.sym 109764 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 109766 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 109767 $PACKER_VCC_NET
.sym 109768 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 109772 $nextpnr_ICESTORM_LC_40$I3
.sym 109858 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109863 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 109864 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109866 $PACKER_VCC_NET
.sym 109867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109868 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109871 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 109872 vga.paddle_l_pos_v[3]
.sym 109874 $PACKER_VCC_NET
.sym 109875 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[4]
.sym 109876 vga.paddle_l_pos_v[4]
.sym 109879 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[5]
.sym 109880 vga.paddle_l_pos_v[5]
.sym 109883 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 109884 vga.paddle_l_pos_v[6]
.sym 109887 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 109888 vga.paddle_l_pos_v[7]
.sym 109891 vga.left_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 109892 vga.paddle_l_pos_v[8]
.sym 109896 $nextpnr_ICESTORM_LC_18$I3
.sym 109897 vga.ball_pos_v[3]
.sym 109898 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109899 vga.ball_pos_v[4]
.sym 109900 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109902 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 109903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 109904 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 109906 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 109907 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 109908 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 109909 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 109910 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109912 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 109919 vga.paddle_l_pos_v[3]
.sym 109920 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109922 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 109923 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109924 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 109926 vga.ball_pos_v[1]
.sym 109927 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 109930 vga.ball_pos_v[2]
.sym 109931 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109934 vga.ball_pos_v[3]
.sym 109935 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 109936 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 109938 vga.ball_pos_v[4]
.sym 109939 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 109940 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 109942 vga.ball_pos_v[5]
.sym 109943 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 109944 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109946 vga.ball_pos_v[6]
.sym 109947 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 109948 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109950 vga.ball_pos_v[7]
.sym 109951 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 109952 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 109954 vga.ball_pos_v[8]
.sym 109955 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 109956 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 109959 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 109960 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 109961 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I0[31]
.sym 109962 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 109963 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 109964 vga.paddle_l_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 109965 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 109966 vga.ball_pos_v[6]
.sym 109967 vga.ball_pos_v[5]
.sym 109968 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 109969 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1[9]
.sym 109970 vga.ball_pos_v[2]
.sym 109971 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109972 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 109973 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 109977 vga.ball_pos_v[2]
.sym 109978 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109979 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]
.sym 109980 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 109981 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]
.sym 109982 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]
.sym 109983 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[2]
.sym 109984 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3]
.sym 109986 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 109991 vga.paddle_l_pos_v[3]
.sym 109994 $PACKER_VCC_NET
.sym 109995 vga.paddle_l_pos_v[4]
.sym 109996 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 109999 vga.paddle_l_pos_v[5]
.sym 110000 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110003 vga.paddle_l_pos_v[6]
.sym 110004 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110007 vga.paddle_l_pos_v[7]
.sym 110008 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 110011 vga.paddle_l_pos_v[8]
.sym 110012 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 110016 $nextpnr_ICESTORM_LC_58$I3
.sym 110018 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110022 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110023 $PACKER_VCC_NET
.sym 110026 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110027 $PACKER_VCC_NET
.sym 110028 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 110030 vga.paddle_l_pos_v[3]
.sym 110031 $PACKER_VCC_NET
.sym 110032 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 110034 vga.paddle_l_pos_v[4]
.sym 110035 $PACKER_VCC_NET
.sym 110036 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 110038 vga.paddle_l_pos_v[5]
.sym 110039 $PACKER_VCC_NET
.sym 110040 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 110042 vga.paddle_l_pos_v[6]
.sym 110043 $PACKER_VCC_NET
.sym 110044 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 110046 vga.paddle_l_pos_v[7]
.sym 110047 $PACKER_VCC_NET
.sym 110048 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 110050 vga.paddle_l_pos_v[8]
.sym 110051 $PACKER_VCC_NET
.sym 110052 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 110059 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110060 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110061 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 110062 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 110063 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110064 vga.left_down_pressed
.sym 110066 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110067 $PACKER_VCC_NET
.sym 110068 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110070 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110071 vga.left_down_pressed
.sym 110072 vga.left_up_pressed_SB_LUT4_I2_O[2]
.sym 110078 vga.left_up_pressed_SB_LUT4_I2_I1[8]
.sym 110079 vga.left_up_pressed
.sym 110080 rst
.sym 110082 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110086 vga.paddle_l_pos_v[3]
.sym 110090 vga.paddle_l_pos_v[4]
.sym 110091 $PACKER_VCC_NET
.sym 110094 vga.paddle_l_pos_v[5]
.sym 110095 $PACKER_VCC_NET
.sym 110098 vga.paddle_l_pos_v[6]
.sym 110102 vga.paddle_l_pos_v[7]
.sym 110106 vga.paddle_l_pos_v[8]
.sym 110112 $nextpnr_ICESTORM_LC_70$I3
.sym 110562 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 110563 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 110564 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110566 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 110567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110570 vga.count_v[2]
.sym 110571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110574 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 110575 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 110578 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110579 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 110582 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 110583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 110584 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 110586 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110587 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 110588 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110590 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110591 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 110594 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 110599 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110607 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110611 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110615 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110619 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110623 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110627 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110631 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110635 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110639 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110643 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110647 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110655 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110659 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110663 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110667 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110671 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110679 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110683 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110687 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110692 $nextpnr_ICESTORM_LC_53$I3
.sym 110694 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 110695 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 110696 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 110697 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 110698 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 110699 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110700 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110701 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 110702 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 110703 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 110704 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 110705 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110706 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110707 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 110708 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110709 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110710 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110711 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110712 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110714 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 110715 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 110716 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2]
.sym 110717 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110718 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110719 vga.count_v[2]
.sym 110720 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110754 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110758 vga.ball_pos_v[1]
.sym 110762 vga.ball_pos_v[2]
.sym 110766 vga.ball_pos_v[3]
.sym 110770 vga.ball_pos_v[4]
.sym 110774 vga.ball_pos_v[5]
.sym 110775 $PACKER_VCC_NET
.sym 110778 vga.ball_pos_v[6]
.sym 110782 vga.ball_pos_v[7]
.sym 110786 vga.ball_pos_v[8]
.sym 110792 $nextpnr_ICESTORM_LC_2$I3
.sym 110797 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110798 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 110799 vga.ball_pos_v[1]
.sym 110800 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110818 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 110819 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 110822 vga.ball_pos_v[1]
.sym 110823 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 110826 vga.ball_pos_v[2]
.sym 110827 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110830 vga.ball_pos_v[3]
.sym 110831 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 110834 vga.ball_pos_v[4]
.sym 110835 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 110838 vga.ball_pos_v[5]
.sym 110839 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 110842 vga.ball_pos_v[6]
.sym 110843 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 110846 vga.ball_pos_v[7]
.sym 110847 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 110850 vga.ball_pos_v[8]
.sym 110851 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 110855 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110859 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110863 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110871 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110879 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110883 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110887 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110891 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110907 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110915 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110919 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110923 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110927 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110931 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110935 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110939 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110943 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 110948 $nextpnr_ICESTORM_LC_41$I3
.sym 110953 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 110954 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 110955 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 110956 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 110957 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 110958 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 110959 vga.count_v[2]
.sym 110960 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 110969 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 110970 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 110971 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 110972 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 110977 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 110978 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 110979 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110980 vga.left_down_pressed
.sym 110985 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 110986 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 110987 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110988 vga.left_down_pressed
.sym 110989 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 110990 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 110991 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110992 vga.left_down_pressed
.sym 110993 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 110994 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 110995 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 110996 vga.left_down_pressed
.sym 110997 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 110998 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 110999 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111000 vga.left_down_pressed
.sym 111001 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 111002 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 111003 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111004 vga.left_down_pressed
.sym 111005 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 111006 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 111007 vga.left_up_pressed_SB_LUT4_I2_O[0]
.sym 111008 vga.left_down_pressed
.sym 111010 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111015 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111019 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111020 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 111023 vga.paddle_l_pos_v[3]
.sym 111024 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 111027 vga.paddle_l_pos_v[4]
.sym 111028 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 111031 vga.paddle_l_pos_v[5]
.sym 111032 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 111035 vga.paddle_l_pos_v[6]
.sym 111036 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 111039 vga.paddle_l_pos_v[7]
.sym 111040 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 111043 vga.paddle_l_pos_v[8]
.sym 111044 vga.paddle_l_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 111490 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111494 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111495 $PACKER_VCC_NET
.sym 111496 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111498 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 111499 $PACKER_VCC_NET
.sym 111500 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[2]
.sym 111502 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 111503 $PACKER_VCC_NET
.sym 111504 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[3]
.sym 111506 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 111507 $PACKER_VCC_NET
.sym 111508 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[4]
.sym 111510 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111511 $PACKER_VCC_NET
.sym 111512 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[5]
.sym 111514 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 111515 $PACKER_VCC_NET
.sym 111516 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[6]
.sym 111518 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 111519 $PACKER_VCC_NET
.sym 111520 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[7]
.sym 111522 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 111523 $PACKER_VCC_NET
.sym 111524 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[8]
.sym 111526 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 111527 $PACKER_VCC_NET
.sym 111528 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_2_I1_SB_CARRY_I0_CO[9]
.sym 111532 $nextpnr_ICESTORM_LC_77$I3
.sym 111545 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111554 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111555 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111558 vga.ball_pos_v[1]
.sym 111559 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111562 vga.ball_pos_v[2]
.sym 111563 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111566 vga.ball_pos_v[3]
.sym 111567 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 111568 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111570 vga.ball_pos_v[4]
.sym 111571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 111572 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111574 vga.ball_pos_v[5]
.sym 111575 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 111578 vga.ball_pos_v[6]
.sym 111579 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 111582 vga.ball_pos_v[7]
.sym 111583 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 111584 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111586 vga.ball_pos_v[8]
.sym 111587 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 111588 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111591 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111595 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111599 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111603 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111607 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111611 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111615 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111619 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111623 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111627 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111631 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111635 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111639 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111643 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111647 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111651 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111655 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111659 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111663 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111667 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111671 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111675 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111679 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111684 $nextpnr_ICESTORM_LC_65$I3
.sym 111686 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1[31]
.sym 111687 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 111688 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111689 vga.ball_pos_v[3]
.sym 111690 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111691 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 111692 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 111693 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 111694 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111695 vga.ball_pos_v[1]
.sym 111696 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111697 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111698 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111699 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111700 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 111710 vga.ball_pos_v[5]
.sym 111711 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111712 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 111717 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111718 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111719 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111720 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 111727 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[0]
.sym 111728 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 111746 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[0]
.sym 111747 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 111748 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 111749 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111750 vga.paddle_r_pos_v[7]
.sym 111751 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111752 vga.paddle_l_pos_v[7]
.sym 111758 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 111759 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 111760 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 111761 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111762 vga.paddle_r_pos_v[3]
.sym 111763 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111764 vga.paddle_l_pos_v[3]
.sym 111765 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 111766 vga.paddle_r_pos_v[6]
.sym 111767 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 111768 vga.paddle_l_pos_v[6]
.sym 111770 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[0]
.sym 111771 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 111772 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1[2]
.sym 111774 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[0]
.sym 111775 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 111776 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 111777 vga.ball_pos_v[5]
.sym 111778 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111779 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111780 vga.ball_pos_v[6]
.sym 111781 vga.ball_pos_v[3]
.sym 111782 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111783 vga.ball_pos_v[4]
.sym 111784 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111786 vga.paddle_l_pos_v[3]
.sym 111787 $PACKER_VCC_NET
.sym 111788 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111789 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 111790 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111791 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 111792 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 111797 vga.ball_pos_v[7]
.sym 111798 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111799 vga.ball_pos_v[8]
.sym 111800 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111805 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]
.sym 111806 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]
.sym 111807 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[2]
.sym 111808 vga.score_r_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3]
.sym 111810 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 111811 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 111814 vga.count_h_ball_SB_LUT4_I1_I2_SB_LUT4_O_I2[0]
.sym 111815 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 111818 vga.count_v[2]
.sym 111819 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 111822 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[3]
.sym 111823 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[3]
.sym 111824 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[3]
.sym 111826 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 111827 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[4]
.sym 111828 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 111830 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[5]
.sym 111831 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[5]
.sym 111832 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 111834 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[6]
.sym 111835 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[6]
.sym 111836 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 111838 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[7]
.sym 111839 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[7]
.sym 111840 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 111842 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[8]
.sym 111843 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[8]
.sym 111844 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 111847 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111851 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111855 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111859 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111863 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111867 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111871 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111875 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111879 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111883 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111887 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111891 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111895 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111899 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111903 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111907 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111911 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111915 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111919 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111923 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111927 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111931 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111935 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 111940 $nextpnr_ICESTORM_LC_47$I3
.sym 111945 vga.interval_counter[14]
.sym 111946 vga.interval_counter[1]
.sym 111947 vga.interval_counter[2]
.sym 111948 vga.interval_counter[5]
.sym 111949 vga.interval_counter[11]
.sym 111950 vga.interval_counter[13]
.sym 111951 vga.interval_counter[24]
.sym 111952 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_2_I3[3]
.sym 111961 vga.interval_counter[14]
.sym 111962 vga.interval_counter[1]
.sym 111963 vga.interval_counter[2]
.sym 111964 vga.interval_counter[5]
.sym 111973 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 111974 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]
.sym 111975 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 111976 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1[3]
.sym 111981 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[0]
.sym 111982 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[1]
.sym 111983 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[2]
.sym 111984 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0[3]
.sym 111995 vga.interval_counter[18]
.sym 111996 vga.interval_counter[19]
.sym 112450 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 112455 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 112456 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112458 $PACKER_VCC_NET
.sym 112459 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112460 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112463 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[3]
.sym 112464 vga.paddle_r_pos_v[3]
.sym 112466 $PACKER_VCC_NET
.sym 112467 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[2]
.sym 112468 vga.paddle_r_pos_v[4]
.sym 112471 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_CO_SB_CARRY_CO_I1[3]
.sym 112472 vga.paddle_r_pos_v[5]
.sym 112475 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[6]
.sym 112476 vga.paddle_r_pos_v[6]
.sym 112479 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[7]
.sym 112480 vga.paddle_r_pos_v[7]
.sym 112483 vga.right_up_pressed_SB_LUT4_I2_I1_SB_CARRY_CO_I1[8]
.sym 112484 vga.paddle_r_pos_v[8]
.sym 112488 $nextpnr_ICESTORM_LC_60$I3
.sym 112490 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112491 $PACKER_VCC_NET
.sym 112492 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112494 vga.right_up_pressed_SB_LUT4_I2_I1[8]
.sym 112495 vga.right_up_pressed
.sym 112496 rst
.sym 112497 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[1]
.sym 112498 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[1]
.sym 112499 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112500 vga.right_down_pressed
.sym 112503 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112504 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112506 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112507 vga.right_down_pressed
.sym 112508 vga.right_up_pressed_SB_LUT4_I2_O[2]
.sym 112514 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112519 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 112523 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112524 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112527 vga.paddle_r_pos_v[3]
.sym 112528 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 112531 vga.paddle_r_pos_v[4]
.sym 112532 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 112535 vga.paddle_r_pos_v[5]
.sym 112536 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 112539 vga.paddle_r_pos_v[6]
.sym 112540 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 112543 vga.paddle_r_pos_v[7]
.sym 112544 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[7]
.sym 112547 vga.paddle_r_pos_v[8]
.sym 112548 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[8]
.sym 112549 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[4]
.sym 112550 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[4]
.sym 112551 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112552 vga.right_down_pressed
.sym 112553 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[6]
.sym 112554 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[6]
.sym 112555 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112556 vga.right_down_pressed
.sym 112557 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[7]
.sym 112558 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[7]
.sym 112559 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112560 vga.right_down_pressed
.sym 112561 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 112562 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[3]
.sym 112563 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112564 vga.right_down_pressed
.sym 112565 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[8]
.sym 112566 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[8]
.sym 112567 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112568 vga.right_down_pressed
.sym 112569 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[2]
.sym 112570 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[2]
.sym 112571 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112572 vga.right_down_pressed
.sym 112573 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I0[5]
.sym 112574 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1[5]
.sym 112575 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I2[6]
.sym 112576 vga.right_down_pressed
.sym 112578 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112582 vga.paddle_r_pos_v[3]
.sym 112583 $PACKER_VCC_NET
.sym 112584 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112586 vga.paddle_r_pos_v[4]
.sym 112588 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112590 vga.paddle_r_pos_v[5]
.sym 112591 $PACKER_VCC_NET
.sym 112592 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112594 vga.paddle_r_pos_v[6]
.sym 112595 $PACKER_VCC_NET
.sym 112596 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 112598 vga.paddle_r_pos_v[7]
.sym 112599 $PACKER_VCC_NET
.sym 112600 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 112602 vga.paddle_r_pos_v[8]
.sym 112603 $PACKER_VCC_NET
.sym 112604 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112606 $PACKER_VCC_NET
.sym 112608 $nextpnr_ICESTORM_LC_88$I3
.sym 112609 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112610 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 112611 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112612 $nextpnr_ICESTORM_LC_88$COUT
.sym 112613 vga.ball_pos_v[6]
.sym 112614 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 112615 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112616 vga.ball_pos_v[7]
.sym 112617 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 112618 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 112619 vga.ball_pos_v[5]
.sym 112620 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 112621 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 112622 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 112623 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[10]
.sym 112624 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 112625 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 112626 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112627 vga.count_v[2]
.sym 112628 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112629 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 112630 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 112631 vga.ball_pos_v[3]
.sym 112632 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 112633 vga.ball_pos_v[4]
.sym 112634 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112635 vga.ball_pos_v[8]
.sym 112636 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 112637 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 112638 vga.ball_pos_v[4]
.sym 112639 vga.ball_pos_v[8]
.sym 112640 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 112641 vga.paddle_r_pos_v[4]
.sym 112642 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112643 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112644 vga.paddle_l_pos_v[4]
.sym 112646 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]
.sym 112647 vga.ball_pos_v[2]
.sym 112648 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112650 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 112651 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112652 vga.ball_pos_v_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[2]
.sym 112658 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112659 vga.ball_pos_v[4]
.sym 112660 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112663 vga.ball_pos_v[2]
.sym 112664 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112666 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[0]
.sym 112667 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112668 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1[2]
.sym 112669 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112670 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112671 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112672 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112673 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 112674 vga.ball_angle[3]
.sym 112675 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[5]
.sym 112676 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 112678 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112679 vga.ball_pos_v[5]
.sym 112680 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112682 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[0]
.sym 112683 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112684 vga.ball_pos_v_SB_DFFESS_Q_2_D_SB_LUT4_O_I1[2]
.sym 112685 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 112686 vga.ball_angle[3]
.sym 112687 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[2]
.sym 112688 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 112689 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112690 vga.paddle_r_pos_v[5]
.sym 112691 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112692 vga.paddle_l_pos_v[5]
.sym 112693 vga.ball_pos_v_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 112694 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 112695 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112696 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112699 vga.ball_angle[3]
.sym 112700 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 112707 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112708 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112711 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 112712 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 112713 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 112714 vga.ball_angle[3]
.sym 112715 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 112716 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 112717 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[1]
.sym 112718 vga.paddle_r_pos_v[8]
.sym 112719 vga.ball_pos_h_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I3_O[0]
.sym 112720 vga.paddle_l_pos_v[8]
.sym 112722 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 112723 vga.ball_angle[3]
.sym 112724 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 112726 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 112727 vga.ball_angle[3]
.sym 112728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[5]
.sym 112730 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112731 vga.ball_pos_v[3]
.sym 112732 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112734 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112735 vga.ball_pos_v[7]
.sym 112736 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112737 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 112738 vga.ball_pos_v[8]
.sym 112739 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 112740 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112742 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112743 vga.ball_pos_v[1]
.sym 112744 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112745 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 112746 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[8]
.sym 112747 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[8]
.sym 112748 vga.ball_angle[3]
.sym 112749 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 112750 vga.ball_angle[3]
.sym 112751 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]
.sym 112752 vga.ball_pos_v_SB_DFFESR_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 112754 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 112755 vga.ball_angle[3]
.sym 112756 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112758 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]
.sym 112759 vga.ball_pos_v[6]
.sym 112760 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2]
.sym 112766 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 112767 vga.ball_angle[3]
.sym 112768 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 112770 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112774 vga.paddle_l_pos_v[3]
.sym 112775 $PACKER_VCC_NET
.sym 112778 vga.paddle_l_pos_v[4]
.sym 112780 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 112782 vga.paddle_l_pos_v[5]
.sym 112783 $PACKER_VCC_NET
.sym 112784 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 112786 vga.paddle_l_pos_v[6]
.sym 112787 $PACKER_VCC_NET
.sym 112788 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 112790 vga.paddle_l_pos_v[7]
.sym 112791 $PACKER_VCC_NET
.sym 112792 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 112794 vga.paddle_l_pos_v[8]
.sym 112795 $PACKER_VCC_NET
.sym 112796 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 112798 $PACKER_VCC_NET
.sym 112800 $nextpnr_ICESTORM_LC_68$I3
.sym 112801 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 112802 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[0]
.sym 112803 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112804 $nextpnr_ICESTORM_LC_68$COUT
.sym 112806 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[0]
.sym 112807 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 112808 rst
.sym 112809 vga.count_h_score_l_0_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6_I1[4]
.sym 112810 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[0]
.sym 112811 vga.count_v[2]
.sym 112812 vga.count_v_paddle_l_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 112834 vga.ball_ratio[0]
.sym 112837 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112839 vga.ball_ratio[1]
.sym 112840 vga.ball_ratio[0]
.sym 112841 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112843 vga.ball_ratio[2]
.sym 112844 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 112845 vga.ball_angle[2]
.sym 112846 vga.ball_angle[0]
.sym 112847 vga.ball_angle[1]
.sym 112848 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 112851 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112852 vga.ball_ratio[0]
.sym 112854 vga.ball_angle[2]
.sym 112855 vga.ball_ratio[2]
.sym 112856 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 112857 vga.ball_angle[0]
.sym 112858 vga.ball_ratio[0]
.sym 112859 vga.ball_angle[1]
.sym 112860 vga.ball_ratio[1]
.sym 112861 vga.ball_angle[2]
.sym 112862 vga.ball_angle[0]
.sym 112863 vga.ball_angle[1]
.sym 112864 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 112866 vga.interval_counter[0]
.sym 112871 vga.interval_counter[1]
.sym 112872 vga.interval_counter[0]
.sym 112875 vga.interval_counter[2]
.sym 112876 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 112879 vga.interval_counter[3]
.sym 112880 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 112883 vga.interval_counter[4]
.sym 112884 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[4]
.sym 112887 vga.interval_counter[5]
.sym 112888 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[5]
.sym 112891 vga.interval_counter[6]
.sym 112892 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[6]
.sym 112895 vga.interval_counter[7]
.sym 112896 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[7]
.sym 112899 vga.interval_counter[8]
.sym 112900 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[8]
.sym 112903 vga.interval_counter[9]
.sym 112904 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[9]
.sym 112907 vga.interval_counter[10]
.sym 112908 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[10]
.sym 112911 vga.interval_counter[11]
.sym 112912 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[11]
.sym 112915 vga.interval_counter[12]
.sym 112916 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[12]
.sym 112919 vga.interval_counter[13]
.sym 112920 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[13]
.sym 112923 vga.interval_counter[14]
.sym 112924 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[14]
.sym 112927 vga.interval_counter[15]
.sym 112928 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[15]
.sym 112931 vga.interval_counter[16]
.sym 112932 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[16]
.sym 112935 vga.interval_counter[17]
.sym 112936 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[17]
.sym 112939 vga.interval_counter[18]
.sym 112940 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[18]
.sym 112943 vga.interval_counter[19]
.sym 112944 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[19]
.sym 112947 vga.interval_counter[20]
.sym 112948 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[20]
.sym 112951 vga.interval_counter[21]
.sym 112952 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[21]
.sym 112955 vga.interval_counter[22]
.sym 112956 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[22]
.sym 112959 vga.interval_counter[23]
.sym 112960 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[23]
.sym 112963 vga.interval_counter[24]
.sym 112964 vga.interval_counter_SB_DFFSR_Q_D_SB_LUT4_O_I3[24]
.sym 112967 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 112968 rst
.sym 113442 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[0]
.sym 113446 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1[1]
.sym 113447 $PACKER_VCC_NET
.sym 113450 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113451 $PACKER_VCC_NET
.sym 113452 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113454 vga.paddle_r_pos_v[3]
.sym 113455 $PACKER_VCC_NET
.sym 113456 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113458 vga.paddle_r_pos_v[4]
.sym 113459 $PACKER_VCC_NET
.sym 113460 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113462 vga.paddle_r_pos_v[5]
.sym 113463 $PACKER_VCC_NET
.sym 113464 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113466 vga.paddle_r_pos_v[6]
.sym 113467 $PACKER_VCC_NET
.sym 113468 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113470 vga.paddle_r_pos_v[7]
.sym 113471 $PACKER_VCC_NET
.sym 113472 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 113474 vga.paddle_r_pos_v[8]
.sym 113475 $PACKER_VCC_NET
.sym 113476 vga.paddle_r_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 113499 vga.paddle_r_pos_v[3]
.sym 113500 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113506 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113510 vga.paddle_r_pos_v[3]
.sym 113514 vga.paddle_r_pos_v[4]
.sym 113515 $PACKER_VCC_NET
.sym 113518 vga.paddle_r_pos_v[5]
.sym 113519 $PACKER_VCC_NET
.sym 113522 vga.paddle_r_pos_v[6]
.sym 113526 vga.paddle_r_pos_v[7]
.sym 113530 vga.paddle_r_pos_v[8]
.sym 113536 $nextpnr_ICESTORM_LC_4$I3
.sym 113538 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113543 vga.paddle_r_pos_v[3]
.sym 113546 $PACKER_VCC_NET
.sym 113547 vga.paddle_r_pos_v[4]
.sym 113548 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 113551 vga.paddle_r_pos_v[5]
.sym 113552 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 113555 vga.paddle_r_pos_v[6]
.sym 113556 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[4]
.sym 113559 vga.paddle_r_pos_v[7]
.sym 113560 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[5]
.sym 113563 vga.paddle_r_pos_v[8]
.sym 113564 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I3[6]
.sym 113568 $nextpnr_ICESTORM_LC_11$I3
.sym 113570 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113571 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]
.sym 113574 vga.ball_pos_v[1]
.sym 113575 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]
.sym 113578 vga.ball_pos_v[2]
.sym 113579 vga.count_v_paddle_r_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[2]
.sym 113582 vga.ball_pos_v[3]
.sym 113583 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[3]
.sym 113584 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 113586 vga.ball_pos_v[4]
.sym 113587 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[4]
.sym 113588 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[4]
.sym 113590 vga.ball_pos_v[5]
.sym 113591 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[5]
.sym 113592 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 113594 vga.ball_pos_v[6]
.sym 113595 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[6]
.sym 113596 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 113598 vga.ball_pos_v[7]
.sym 113599 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[7]
.sym 113600 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 113602 vga.ball_pos_v[8]
.sym 113603 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[8]
.sym 113604 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113607 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_CI_I1[9]
.sym 113608 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[9]
.sym 113609 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 113610 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 113611 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 113612 vga.paddle_r_pos_v_SB_DFFESR_Q_4_D_SB_CARRY_I1_2_CO[10]
.sym 113613 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 113614 vga.ball_angle[3]
.sym 113615 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[4]
.sym 113616 vga.ball_pos_v_SB_DFFESS_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113629 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[6]
.sym 113630 vga.ball_pos_v[6]
.sym 113631 vga.score_l_SB_DFFSR_Q_2_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[7]
.sym 113632 vga.ball_pos_v[7]
.sym 113634 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113638 vga.ball_pos_v[1]
.sym 113639 $PACKER_VCC_NET
.sym 113640 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113642 vga.ball_pos_v[2]
.sym 113643 $PACKER_VCC_NET
.sym 113644 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[2]
.sym 113646 vga.ball_pos_v[3]
.sym 113647 $PACKER_VCC_NET
.sym 113648 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[3]
.sym 113650 vga.ball_pos_v[4]
.sym 113651 $PACKER_VCC_NET
.sym 113652 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[4]
.sym 113654 vga.ball_pos_v[5]
.sym 113655 $PACKER_VCC_NET
.sym 113656 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[5]
.sym 113658 vga.ball_pos_v[6]
.sym 113659 $PACKER_VCC_NET
.sym 113660 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[6]
.sym 113662 vga.ball_pos_v[7]
.sym 113663 $PACKER_VCC_NET
.sym 113664 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[7]
.sym 113666 vga.ball_pos_v[8]
.sym 113667 $PACKER_VCC_NET
.sym 113668 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[8]
.sym 113678 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113679 vga.ball_angle[3]
.sym 113680 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[4]
.sym 113686 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113687 vga.ball_angle[3]
.sym 113688 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 113689 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 113690 vga.ball_angle[3]
.sym 113691 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[7]
.sym 113692 vga.ball_pos_v_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113694 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113695 vga.ball_angle[3]
.sym 113696 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[7]
.sym 113698 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113703 vga.ball_pos_v[1]
.sym 113707 vga.ball_pos_v[2]
.sym 113708 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 113711 vga.ball_pos_v[3]
.sym 113712 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 113715 vga.ball_pos_v[4]
.sym 113716 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 113719 vga.ball_pos_v[5]
.sym 113720 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 113723 vga.ball_pos_v[6]
.sym 113724 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 113727 vga.ball_pos_v[7]
.sym 113728 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[7]
.sym 113731 vga.ball_pos_v[8]
.sym 113732 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[8]
.sym 113734 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113735 vga.ball_angle[3]
.sym 113736 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[6]
.sym 113737 vga.ball_pos_v[6]
.sym 113738 vga.ball_pos_v[7]
.sym 113739 vga.ball_pos_v[8]
.sym 113740 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 113742 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113743 vga.ball_angle[3]
.sym 113744 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 113746 vga.ball_pos_v[3]
.sym 113747 vga.ball_pos_v[4]
.sym 113748 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I3[2]
.sym 113749 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113750 vga.ball_pos_v[1]
.sym 113751 vga.ball_pos_v[2]
.sym 113752 vga.ball_pos_v[5]
.sym 113757 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 113758 vga.ball_angle[3]
.sym 113759 vga.ball_pos_v_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[6]
.sym 113760 vga.ball_pos_v_SB_DFFESS_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3]
.sym 113761 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[0]
.sym 113762 vga.ball_angle_SB_DFFESR_Q_E_SB_LUT4_O_I1[1]
.sym 113763 vga.ball_angle[3]
.sym 113764 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0[3]
.sym 113767 vga.ball_pos_v[1]
.sym 113768 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 113789 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[8]
.sym 113790 vga.ball_pos_v_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]
.sym 113791 vga.ball_ratio_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_I3_O[2]
.sym 113792 vga.ball_angle[3]
.sym 113794 vga.ball_angle[0]
.sym 113798 $PACKER_VCC_NET
.sym 113799 vga.ball_angle[1]
.sym 113800 vga.ball_angle[0]
.sym 113803 vga.ball_angle[2]
.sym 113804 vga.ball_angle_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 113808 $nextpnr_ICESTORM_LC_85$I3
.sym 113820 vga.ball_angle[0]
.sym 113837 vga.interval_counter[0]
.sym 113838 vga.interval_counter[3]
.sym 113839 vga.interval_counter[4]
.sym 113840 vga.interval_counter[7]
.sym 113848 vga.interval_counter[0]
.sym 113861 vga.interval_counter[6]
.sym 113862 vga.interval_counter[8]
.sym 113863 vga.interval_counter[9]
.sym 113864 vga.interval_counter[10]
.sym 113865 vga.interval_counter[6]
.sym 113866 vga.interval_counter[8]
.sym 113867 vga.interval_counter[9]
.sym 113868 vga.interval_counter[10]
.sym 113873 vga.interval_counter[12]
.sym 113874 vga.interval_counter[15]
.sym 113875 vga.interval_counter[16]
.sym 113876 vga.interval_counter[17]
.sym 113881 vga.interval_counter[12]
.sym 113882 vga.interval_counter[15]
.sym 113883 vga.interval_counter[16]
.sym 113884 vga.interval_counter[17]
.sym 113899 P2_1$SB_IO_IN
.sym 113900 vga.left_up_1d
.sym 113903 P2_2$SB_IO_IN
.sym 113904 vga.left_down_1d
.sym 113906 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 113907 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[1]
.sym 113908 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[2]
.sym 113909 vga.interval_counter[20]
.sym 113910 vga.interval_counter[21]
.sym 113911 vga.interval_counter[22]
.sym 113912 vga.interval_counter[23]
.sym 113918 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_O_1_I2[0]
.sym 113919 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]
.sym 113920 vga.left_up_1d_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]
.sym 114384 P2_4$SB_IO_IN
.sym 114388 P2_3$SB_IO_IN
.sym 114427 P2_4$SB_IO_IN
.sym 114428 vga.right_down_1d
.sym 114431 P2_3$SB_IO_IN
.sym 114432 vga.right_up_1d
.sym 114824 vga.left_up_1d_SB_DFFE_Q_E[3]
.sym 114856 P2_1$SB_IO_IN
.sym 114860 P2_2$SB_IO_IN
