<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>enigma</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>enigma</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ea726a30</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>enigma</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ea726a30</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>21f946a5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>719f29c4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>a_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>e_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>f_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>g_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>h_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>j_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>k_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>l_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>n_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>p_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>r_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>t_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>u_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>v_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>w_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>z_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>a_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>b_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>c_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>d_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>e_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>f_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>g_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>h_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>j_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>k_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>l_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>n_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>o_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>p_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>q_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>r_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>t_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>u_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>v_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>w_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>x_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>y_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>z_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>rotor1_type</spirit:name>
        <spirit:displayName>Rotor1 Type</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.rotor1_type">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>rotor2_type</spirit:name>
        <spirit:displayName>Rotor2 Type</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.rotor2_type">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>rotor3_type</spirit:name>
        <spirit:displayName>Rotor3 Type</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.rotor3_type">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>rotor4_type</spirit:name>
        <spirit:displayName>Rotor4 Type</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.rotor4_type">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>reflector_type</spirit:name>
        <spirit:displayName>Reflector Type</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.reflector_type">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/key_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/key_encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/reflector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rotor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rotor_clk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rotor_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rotor_shift_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/enigma.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_90db83ed</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/key_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/key_encoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/reflector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rotor.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rotor_clk.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rotor_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/rotor_shift_reg.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/enigma.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/enigma_v1_0/data/enigma.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/enigma_v1_0/data/enigma.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/enigma_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/enigma_v1_0/src/enigma.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/enigma_v1_0/src/enigma.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/enigma_v1_0/src/enigma_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/enigma_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_719f29c4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Enigma Machine in VHDL</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">enigma_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>rotor1_type</spirit:name>
      <spirit:displayName>Rotor1 Type</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.rotor1_type" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>rotor2_type</spirit:name>
      <spirit:displayName>Rotor2 Type</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.rotor2_type" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>rotor3_type</spirit:name>
      <spirit:displayName>Rotor3 Type</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.rotor3_type" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>rotor4_type</spirit:name>
      <spirit:displayName>Rotor4 Type</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.rotor4_type" spirit:minimum="1" spirit:maximum="8" spirit:rangeType="long">4</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>reflector_type</spirit:name>
      <spirit:displayName>Reflector Type</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.reflector_type" spirit:minimum="1" spirit:maximum="3" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>enigma_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-07T05:45:26Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79304752_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6663a9_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251ab666_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fbd2f8_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@497a3bb4_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eae82d1_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456c7ede_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22553c80_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15f7c638_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23ab989b_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9e0b17_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bc80d96_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3134df4c_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5167e7db_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@131dd0f4_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17c3add1_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7822f28f_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28fe0cc4_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c66471_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@225c455c_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddc3c16_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b8f1621_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb38b0c_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69e732ac_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c265528_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@220f9c6f_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16b135b3_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d976cc6_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db772f0_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31708d0c_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7c0b16_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68cb3223_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ca64893_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31da89c1_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e419c1_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10068a32_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f05c29e_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6522a467_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9db0db_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec784e4_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0294eb_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d65c406_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab1286b_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd986a8_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60255959_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a51cdcc_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78419b0f_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4765a1f0_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0cc374_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f28750_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@101c899d_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@516976a7_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27e53862_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62786941_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e673c8c_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14493cb3_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e0227fa_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff587e8_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50800c8c_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f217c32_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483acbf3_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@601ff9be_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ec7ca3_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8b237d7_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1405b64a_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eddfb0c_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62500713_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f7c4d4_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13142d5d_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c9e6cf_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee899f1_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@791679bb_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a20d9f_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cfe43c1_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bfc332_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4457ce_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a20eb9b_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40bed64e_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d4db22_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cbc60a7_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43f5f62e_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d807be3_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2552a0bf_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401d3fb3_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14936a41_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4922b714_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a7cd605_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70f8649a_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30722e1d_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61fbc604_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d776cb3_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5396c7c8_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@795ee828_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39de2eba_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d46fcdb_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42a39228_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a34c8a1_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2df67c26_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32213e2c_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f2b63a9_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1faad37c_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fd2288_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ec6579_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d7abe14_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee7e14f_ARCHIVE_LOCATION">d:/dev/fpga/ip_repo/enigma_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="792d84b8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="66b5505d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="9c3bb085"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="cca0baa6"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
