<module id="XBAR_REGS" HW_revision="" description="XBAR Registers">
	<register id="XBARFLG1" width="32" page="1" offset="0x0" internal="0" description="X-Bar Input Flag Register 1">
		<bitfield id="CMPSS1_CTRIPL" description="Input Flag for CMPSS1.CTRIPL Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="CMPSS1_CTRIPH" description="Input Flag for CMPSS1.CTRIPH Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="CMPSS2_CTRIPL" description="Input Flag for CMPSS2.CTRIPL Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="CMPSS2_CTRIPH" description="Input Flag for CMPSS2.CTRIPH Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="CMPSS3_CTRIPL" description="Input Flag for CMPSS3.CTRIPL Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="CMPSS3_CTRIPH" description="Input Flag for CMPSS3.CTRIPH Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="CMPSS4_CTRIPL" description="Input Flag for CMPSS4.CTRIPL Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="CMPSS4_CTRIPH" description="Input Flag for CMPSS4.CTRIPH Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="CMPSS5_CTRIPL" description="Input Flag for CMPSS5.CTRIPL Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="CMPSS5_CTRIPH" description="Input Flag for CMPSS5.CTRIPH Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="CMPSS6_CTRIPL" description="Input Flag for CMPSS6.CTRIPL Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="CMPSS6_CTRIPH" description="Input Flag for CMPSS6.CTRIPH Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="CMPSS7_CTRIPL" description="Input Flag for CMPSS7.CTRIPL Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="CMPSS7_CTRIPH" description="Input Flag for CMPSS7.CTRIPH Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="CMPSS8_CTRIPL" description="Input Flag for CMPSS8.CTRIPL Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="CMPSS8_CTRIPH" description="Input Flag for CMPSS8.CTRIPH Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="CMPSS1_CTRIPOUTL" description="Input Flag for CMPSS1.CTRIPOUTL Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="CMPSS1_CTRIPOUTH" description="Input Flag for CMPSS1.CTRIPOUTH Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="CMPSS2_CTRIPOUTL" description="Input Flag for CMPSS2.CTRIPOUTL Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="CMPSS2_CTRIPOUTH" description="Input Flag for CMPSS2.CTRIPOUTH Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="CMPSS3_CTRIPOUTL" description="Input Flag for CMPSS3.CTRIPOUTL Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="CMPSS3_CTRIPOUTH" description="Input Flag for CMPSS3.CTRIPOUTH Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="CMPSS4_CTRIPOUTL" description="Input Flag for CMPSS4.CTRIPOUTL Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="CMPSS4_CTRIPOUTH" description="Input Flag for CMPSS4.CTRIPOUTH Signal" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="CMPSS5_CTRIPOUTL" description="Input Flag for CMPSS5.CTRIPOUTL Signal" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="CMPSS5_CTRIPOUTH" description="Input Flag for CMPSS5.CTRIPOUTH Signal" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="CMPSS6_CTRIPOUTL" description="Input Flag for CMPSS6.CTRIPOUTL Signal" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="CMPSS6_CTRIPOUTH" description="Input Flag for CMPSS6.CTRIPOUTH Signal" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="CMPSS7_CTRIPOUTL" description="Input Flag for CMPSS7.CTRIPOUTL Signal" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="CMPSS7_CTRIPOUTH" description="Input Flag for CMPSS7.CTRIPOUTH Signal" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="CMPSS8_CTRIPOUTL" description="Input Flag for CMPSS8.CTRIPOUTL Signal" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="CMPSS8_CTRIPOUTH" description="Input Flag for CMPSS8.CTRIPOUTH Signal" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG2" width="32" page="1" offset="0x2" internal="0" description="X-Bar Input Flag Register 2">
		<bitfield id="INPUT1" description="Input Flag for INPUT1 Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="INPUT2" description="Input Flag for INPUT2 Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="INPUT3" description="Input Flag for INPUT3 Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="INPUT4" description="Input Flag for INPUT4 Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="INPUT5" description="Input Flag for INPUT5 Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="INPUT6" description="Input Flag for INPUT6 Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="ADCSOCA" description="Input Flag for ADCSOCA Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="ADCSOCB" description="Input Flag for ADCSOCB Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="INPUT7" description="Input Flag for INPUT7 Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="INPUT8" description="Input Flag for INPUT8 Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="INPUT9" description="Input Flag for INPUT9 Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="INPUT10" description="Input Flag for INPUT10\ Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="INPUT11" description="Input Flag for INPUT11 Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="INPUT12" description="Input Flag for INPUT12 Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="INPUT13" description="Input Flag for INPUT13 Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="INPUT14" description="Input Flag for INPUT14 Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="ECAP1_OUT" description="Input Flag for ECAP1.OUT Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="ECAP2_OUT" description="Input Flag for ECAP2.OUT Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="ECAP3_OUT" description="Input Flag for ECAP3.OUT Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="ECAP4_OUT" description="Input Flag for ECAP4.OUT Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="ECAP5_OUT" description="Input Flag for ECAP5.OUT Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="ECAP6_OUT" description="Input Flag for ECAP6.OUT Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="EXTSYNCOUT" description="Input Flag for EXTSYNCOUT Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="ADCAEVT1" description="Input Flag for ADCAEVT1 Signal" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="ADCAEVT2" description="Input Flag for ADCAEVT2 Signal" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="ADCAEVT3" description="Input Flag for ADCAEVT3 Signal" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="ADCAEVT4" description="Input Flag for ADCAEVT4 Signal" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="ADCBEVT1" description="Input Flag for ADCBEVT1 Signal" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="ADCBEVT2" description="Input Flag for ADCBEVT2 Signal" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="ADCBEVT3" description="Input Flag for ADCBEVT3 Signal" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="ADCBEVT4" description="Input Flag for ADCBEVT4 Signal" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="ADCCEVT1" description="Input Flag for ADCCEVT1 Signal" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG3" width="32" page="1" offset="0x4" internal="0" description="X-Bar Input Flag Register 3">
		<bitfield id="ADCCEVT2" description="Input Flag for ADCCEVT2 Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="ADCCEVT3" description="Input Flag for ADCCEVT3 Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="ADCCEVT4" description="Input Flag for ADCCEVT4 Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="SD1FLT1_COMPL" description="Input Flag for SD1FLT1.COMPL Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="SD1FLT1_COMPH" description="Input Flag for SD1FLT1.COMPH Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="SD1FLT2_COMPL" description="Input Flag for SD1FLT2.COMPL Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="SD1FLT2_COMPH" description="Input Flag for SD1FLT2.COMPH Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="SD1FLT3_COMPL" description="Input Flag for SD1FLT3.COMPL Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="SD1FLT3_COMPH" description="Input Flag for SD1FLT3.COMPH Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="SD1FLT4_COMPL" description="Input Flag for SD1FLT4.COMPL Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="SD1FLT4_COMPH" description="Input Flag for SD1FLT4.COMPH Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="SD2FLT1_COMPL" description="Input Flag for SD2FLT1.COMPL Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="SD2FLT1_COMPH" description="Input Flag for SD2FLT1.COMPH Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="SD2FLT2_COMPL" description="Input Flag for SD2FLT2.COMPL Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="SD2FLT2_COMPH" description="Input Flag for SD2FLT2.COMPH Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="SD2FLT3_COMPL" description="Input Flag for SD2FLT3.COMPL Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="SD2FLT3_COMPH" description="Input Flag for SD2FLT3.COMPH Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="SD2FLT4_COMPL" description="Input Flag for SD2FLT4.COMPL Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="SD2FLT4_COMPH" description="Input Flag for SD2FLT4.COMPH Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="ECAP7_OUT" description="Input Flag for ECAP7.OUT Signal" begin="23" end="23" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG4" width="32" page="1" offset="0x6" internal="0" description="X-Bar Input Flag Register 4">
		<bitfield id="MCANA_FEVT0" description="Input Flag for MCANA_FEVT0 Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="MCANA_FEVT1" description="Input Flag for MCANA_FEVT1 Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="MCANA_FEVT2" description="Input Flag for MCANA_FEVT2 Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="CLB1_OUT4" description="Input Flag for CLB1_4.1 Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="CLB1_OUT5" description="Input Flag for CLB1_5.1 Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="CLB2_OUT4" description="Input Flag for CLB2_4.1 Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="CLB2_OUT5" description="Input Flag for CLB2_5.1 Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="CLB3_OUT4" description="Input Flag for CLB3_4.1 Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="CLB3_OUT5" description="Input Flag for CLB3_5.1 Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="CLB4_OUT4" description="Input Flag for CLB4_4.1 Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="CLB4_OUT5" description="Input Flag for CLB4_5.1 Signal" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="CLB5_OUT4" description="Input Latch for CLB5_OUT4 Signal" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="CLB5_OUT5" description="Input Latch for CLB5_OUT5 Signal" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="CLB6_OUT4" description="Input Latch for CLB6_OUT4 Signal" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="CLB6_OUT5" description="Input Latch for CLB6_OUT5 Signal" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="ERRORSTS_ERROR" description="Input Latch for ERRORSTS_ERROR Signal" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="ECATSYNC0" description="Input Latch for ECATSYNC0 Signal" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="ECATSYNC1" description="Input Latch for ECATSYNC1 Signal" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="CLAHALT" description="Input Latch for CLAHALT Signal" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG5" width="32" page="1" offset="0x8" internal="0" description="X-Bar Input Flag Register 5">
		<bitfield id="EPWM1_TRIPOUT" description="Input Flag for EPWM1_TRIPOUT Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="EPWM2_TRIPOUT" description="Input Flag for EPWM2_TRIPOUT Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="EPWM3_TRIPOUT" description="Input Flag for EPWM3_TRIPOUT Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="EPWM4_TRIPOUT" description="Input Flag for EPWM4_TRIPOUT Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="EPWM5_TRIPOUT" description="Input Flag for EPWM5_TRIPOUT Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="EPWM6_TRIPOUT" description="Input Flag for EPWM6_TRIPOUT Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="EPWM7_TRIPOUT" description="Input Flag for EPWM7_TRIPOUT Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="EPWM8_TRIPOUT" description="Input Flag for EPWM8_TRIPOUT Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="EPWM9_TRIPOUT" description="Input Flag for EPWM9_TRIPOUT Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="EPWM10_TRIPOUT" description="Input Flag for EPWM10_TRIPOUT Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="EPWM11_TRIPOUT" description="Input Flag for EPWM11_TRIPOUT Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="EPWM12_TRIPOUT" description="Input Flag for EPWM12_TRIPOUT Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="EPWM13_TRIPOUT" description="Input Flag for EPWM13_TRIPOUT Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="EPWM14_TRIPOUT" description="Input Flag for EPWM14_TRIPOUT Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="EPWM15_TRIPOUT" description="Input Flag for EPWM15_TRIPOUT Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="EPWM16_TRIPOUT" description="Input Flag for EPWM16_TRIPOUT Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="EPWM17_TRIPOUT" description="Input Flag for EPWM17_TRIPOUT Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="EPWM18_TRIPOUT" description="Input Flag for EPWM18_TRIPOUT Signal" begin="17" end="17" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG6" width="32" page="1" offset="0xa" internal="0" description="X-Bar Input Flag Register 6">
		<bitfield id="EPWM1_DEL_TRIP" description="Input Flag for EPWM1_DEL_TRIP Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="EPWM2_DEL_TRIP" description="Input Flag for EPWM2_DEL_TRIP Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="EPWM3_DEL_TRIP" description="Input Flag for EPWM3_DEL_TRIP Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="EPWM4_DEL_TRIP" description="Input Flag for EPWM4_DEL_TRIP Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="EPWM5_DEL_TRIP" description="Input Flag for EPWM5_DEL_TRIP Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="EPWM6_DEL_TRIP" description="Input Flag for EPWM6_DEL_TRIP Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="EPWM7_DEL_TRIP" description="Input Flag for EPWM7_DEL_TRIP Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="EPWM8_DEL_TRIP" description="Input Flag for EPWM8_DEL_TRIP Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="EPWM9_DEL_TRIP" description="Input Flag for EPWM9_DEL_TRIP Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="EPWM10_DEL_TRIP" description="Input Flag for EPWM10_DEL_TRIP Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="EPWM11_DEL_TRIP" description="Input Flag for EPWM11_DEL_TRIP Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="EPWM12_DEL_TRIP" description="Input Flag for EPWM12_DEL_TRIP Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="EPWM13_DEL_TRIP" description="Input Flag for EPWM13_DEL_TRIP Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="EPWM14_DEL_TRIP" description="Input Flag for EPWM14_DEL_TRIP Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="EPWM15_DEL_TRIP" description="Input Flag for EPWM15_DEL_TRIP Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="EPWM16_DEL_TRIP" description="Input Flag for EPWM16_DEL_TRIP Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="EPWM17_DEL_TRIP" description="Input Flag for EPWM17_DEL_TRIP Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="EPWM18_DEL_TRIP" description="Input Flag for EPWM18_DEL_TRIP Signal" begin="17" end="17" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG7" width="32" page="1" offset="0xc" internal="0" description="X-Bar Input Flag Register 7">
		<bitfield id="EPWM1_DEL_ACTIVE" description="Input Flag for EPWM1_DEL_ACTIVE Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="EPWM2_DEL_ACTIVE" description="Input Flag for EPWM2_DEL_ACTIVE Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="EPWM3_DEL_ACTIVE" description="Input Flag for EPWM3_DEL_ACTIVE Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="EPWM4_DEL_ACTIVE" description="Input Flag for EPWM4_DEL_ACTIVE Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="EPWM5_DEL_ACTIVE" description="Input Flag for EPWM5_DEL_ACTIVE Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="EPWM6_DEL_ACTIVE" description="Input Flag for EPWM6_DEL_ACTIVE Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="EPWM7_DEL_ACTIVE" description="Input Flag for EPWM7_DEL_ACTIVE Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="EPWM8_DEL_ACTIVE" description="Input Flag for EPWM8_DEL_ACTIVE Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="EPWM9_DEL_ACTIVE" description="Input Flag for EPWM9_DEL_ACTIVE Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="EPWM10_DEL_ACTIVE" description="Input Flag for EPWM10_DEL_ACTIVE Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="EPWM11_DEL_ACTIVE" description="Input Flag for EPWM11_DEL_ACTIVE Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="EPWM12_DEL_ACTIVE" description="Input Flag for EPWM12_DEL_ACTIVE Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="EPWM13_DEL_ACTIVE" description="Input Flag for EPWM13_DEL_ACTIVE Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="EPWM14_DEL_ACTIVE" description="Input Flag for EPWM14_DEL_ACTIVE Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="EPWM15_DEL_ACTIVE" description="Input Flag for EPWM15_DEL_ACTIVE Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="EPWM16_DEL_ACTIVE" description="Input Flag for EPWM16_DEL_ACTIVE Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="EPWM17_DEL_ACTIVE" description="Input Flag for EPWM17_DEL_ACTIVE Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="EPWM18_DEL_ACTIVE" description="Input Flag for EPWM18_DEL_ACTIVE Signal" begin="17" end="17" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG8" width="32" page="1" offset="0xe" internal="0" description="X-Bar Input Flag Register 8">
		<bitfield id="ETPWM1_A0_sclk" description="Input Flag for ETPWM1_A0_sclk Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="ETPWM1_B0_sclk" description="Input Flag for ETPWM1_B0_sclk Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="ETPWM2_A0_sclk" description="Input Flag for ETPWM2_A0_sclk Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="ETPWM2_B0_sclk" description="Input Flag for ETPWM2_B0_sclk Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="ETPWM3_A0_sclk" description="Input Flag for ETPWM3_A0_sclk Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="ETPWM3_B0_sclk" description="Input Flag for ETPWM3_B0_sclk Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="ETPWM4_A0_sclk" description="Input Flag for ETPWM4_A0_sclk Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="ETPWM4_B0_sclk" description="Input Flag for ETPWM4_B0_sclk Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="ETPWM5_A0_sclk" description="Input Flag for ETPWM5_A0_sclk Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="ETPWM5_B0_sclk" description="Input Flag for ETPWM5_B0_sclk Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="ETPWM6_A0_sclk" description="Input Flag for ETPWM6_A0_sclk Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="ETPWM6_B0_sclk" description="Input Flag for ETPWM6_B0_sclk Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="ETPWM7_A0_sclk" description="Input Flag for ETPWM7_A0_sclk Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="ETPWM7_B0_sclk" description="Input Flag for ETPWM7_B0_sclk Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="ETPWM8_A0_sclk" description="Input Flag for ETPWM8_A0_sclk Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="ETPWM8_B0_sclk" description="Input Flag for ETPWM8_B0_sclk Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="ETPWM9_A0_sclk" description="Input Flag for ETPWM9_A0_sclk Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="ETPWM9_B0_sclk" description="Input Flag for ETPWM9_B0_sclk Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="ETPWM10_A0_sclk" description="Input Flag for ETPWM10_A0_sclk Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="ETPWM10_B0_sclk" description="Input Flag for ETPWM10_B0_sclk Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="ETPWM11_A0_sclk" description="Input Flag for ETPWM11_A0_sclk Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="ETPWM11_B0_sclk" description="Input Flag for ETPWM11_B0_sclk Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="ETPWM12_A0_sclk" description="Input Flag for ETPWM12_A0_sclk Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="ETPWM12_B0_sclk" description="Input Flag for ETPWM12_B0_sclk Signal" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="ETPWM13_A0_sclk" description="Input Flag for ETPWM13_A0_sclk Signal" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="ETPWM13_B0_sclk" description="Input Flag for ETPWM13_B0_sclk Signal" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="ETPWM14_A0_sclk" description="Input Flag for ETPWM14_A0_sclk Signal" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="ETPWM14_B0_sclk" description="Input Flag for ETPWM14_B0_sclk Signal" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="ETPWM15_A0_sclk" description="Input Flag for ETPWM15_A0_sclk Signal" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="ETPWM15_B0_sclk" description="Input Flag for ETPWM15_B0_sclk Signal" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="ETPWM16_A0_sclk" description="Input Flag for ETPWM16_A0_sclk Signal" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="ETPWM16_B0_sclk" description="Input Flag for ETPWM16_B0_sclk Signal" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG9" width="32" page="1" offset="0x10" internal="0" description="X-Bar Input Flag Register 9">
		<bitfield id="ETPWM17_A0_sclk" description="Input Flag for ETPWM17_A0_sclk Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="ETPWM17_B0_sclk" description="Input Flag for ETPWM17_B0_sclk Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="ETPWM18_A0_sclk" description="Input Flag for ETPWM18_A0_sclk Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="ETPWM18_B0_sclk" description="Input Flag for ETPWM18_B0_sclk Signal" begin="3" end="3" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG10" width="32" page="1" offset="0x12" internal="0" description="X-Bar Input Flag Register 10">
		<bitfield id="MDL1_OUTA" description="Input Flag for MDL1_OUTA Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="MDL1_OUTB" description="Input Flag for MDL1_OUTB Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="MDL2_OUTA" description="Input Flag for MDL2_OUTA Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="MDL2_OUTB" description="Input Flag for MDL2_OUTB Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="MDL3_OUTA" description="Input Flag for MDL3_OUTA Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="MDL3_OUTB" description="Input Flag for MDL3_OUTB Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="MDL4_OUTA" description="Input Flag for MDL4_OUTA Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="MDL4_OUTB" description="Input Flag for MDL4_OUTB Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="MDL5_OUTA" description="Input Flag for MDL5_OUTA Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="MDL5_OUTB" description="Input Flag for MDL5_OUTB Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="MDL6_OUTA" description="Input Flag for MDL6_OUTA Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="MDL6_OUTB" description="Input Flag for MDL6_OUTB Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="MDL7_OUTA" description="Input Flag for MDL7_OUTA Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="MDL7_OUTB" description="Input Flag for MDL7_OUTB Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="MDL8_OUTA" description="Input Flag for MDL8_OUTA Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="MDL8_OUTB" description="Input Flag for MDL8_OUTB Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="MDL9_OUTA" description="Input Flag for MDL9_OUTA Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="MDL9_OUTB" description="Input Flag for MDL9_OUTB Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="MDL10_OUTA" description="Input Flag for MDL10_OUTA Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="MDL10_OUTB" description="Input Flag for MDL10_OUTB Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="MDL11_OUTA" description="Input Flag for MDL11_OUTA Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="MDL11_OUTB" description="Input Flag for MDL11_OUTB Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="MDL12_OUTA" description="Input Flag for MDL12_OUTA Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="MDL12_OUTB" description="Input Flag for MDL12_OUTB Signal" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="MDL13_OUTA" description="Input Flag for MDL13_OUTA Signal" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="MDL13_OUTB" description="Input Flag for MDL13_OUTB Signal" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="MDL14_OUTA" description="Input Flag for MDL14_OUTA Signal" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="MDL14_OUTB" description="Input Flag for MDL14_OUTB Signal" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="MDL15_OUTA" description="Input Flag for MDL15_OUTA Signal" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="MDL15_OUTB" description="Input Flag for MDL15_OUTB Signal" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="MDL16_OUTA" description="Input Flag for MDL16_OUTA Signal" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="MDL16_OUTB" description="Input Flag for MDL16_OUTB Signal" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG11" width="32" page="1" offset="0x14" internal="0" description="X-Bar Input Flag Register 11">
		<bitfield id="MDL17_OUTA" description="Input Flag for MDL17_OUTA Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="MDL17_OUTB" description="Input Flag for MDL17_OUTB Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="MDL18_OUTA" description="Input Flag for MDL18_OUTA Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="MDL18_OUTB" description="Input Flag for MDL18_OUTB Signal" begin="3" end="3" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG12" width="32" page="1" offset="0x16" internal="0" description="X-Bar Input Flag Register 12">
		<bitfield id="CLB1_OUT0" description="Input Flag for CLB1_OUT0 Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="CLB1_OUT1" description="Input Flag for CLB1_OUT1 Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="CLB1_OUT2" description="Input Flag for CLB1_OUT2 Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="CLB1_OUT3" description="Input Flag for CLB1_OUT3 Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="CLB1_OUT6" description="Input Flag for CLB1_OUT6 Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="CLB1_OUT7" description="Input Flag for CLB1_OUT7 Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="CLB2_OUT0" description="Input Flag for CLB2_OUT0 Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="CLB2_OUT1" description="Input Flag for CLB2_OUT1 Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="CLB2_OUT2" description="Input Flag for CLB2_OUT2 Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="CLB2_OUT3" description="Input Flag for CLB2_OUT3 Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="CLB2_OUT6" description="Input Flag for CLB2_OUT6 Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="CLB2_OUT7" description="Input Flag for CLB2_OUT7 Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="CLB3_OUT0" description="Input Flag for CLB3_OUT0 Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="CLB3_OUT1" description="Input Flag for CLB3_OUT1 Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="CLB3_OUT2" description="Input Flag for CLB3_OUT2 Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="CLB3_OUT3" description="Input Flag for CLB3_OUT3 Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="CLB3_OUT6" description="Input Flag for CLB3_OUT6 Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="CLB3_OUT7" description="Input Flag for CLB3_OUT7 Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="CLB4_OUT0" description="Input Flag for CLB4_OUT0 Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="CLB4_OUT1" description="Input Flag for CLB4_OUT1 Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="CLB4_OUT2" description="Input Flag for CLB4_OUT2 Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="CLB4_OUT3" description="Input Flag for CLB4_OUT3 Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="CLB4_OUT6" description="Input Flag for CLB4_OUT6 Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="CLB4_OUT7" description="Input Flag for CLB4_OUT7 Signal" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="CLB5_OUT0" description="Input Flag for CLB5_OUT0 Signal" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="CLB5_OUT1" description="Input Flag for CLB5_OUT1 Signal" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="CLB5_OUT2" description="Input Flag for CLB5_OUT2 Signal" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="CLB5_OUT3" description="Input Flag for CLB5_OUT3 Signal" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="CLB5_OUT6" description="Input Flag for CLB5_OUT6 Signal" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="CLB5_OUT7" description="Input Flag for CLB5_OUT7 Signal" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="CLB6_OUT0" description="Input Flag for CLB6_OUT0 Signal" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="CLB6_OUT1" description="Input Flag for CLB6_OUT1 Signal" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG13" width="32" page="1" offset="0x18" internal="0" description="X-Bar Input Flag Register 13">
		<bitfield id="CLB6_OUT2" description="Input Flag for CLB6_OUT2 Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="CLB6_OUT3" description="Input Flag for CLB6_OUT3 Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="CLB6_OUT6" description="Input Flag for CLB6_OUT6 Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="CLB6_OUT7" description="Input Flag for CLB6_OUT7 Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="XTRIPOUT1" description="Input Flag for XTRIPOUT1 Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="XTRIPOUT2" description="Input Flag for XTRIPOUT2 Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="XTRIPOUT3" description="Input Flag for XTRIPOUT3 Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="XTRIPOUT4" description="Input Flag for XTRIPOUT4 Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="XTRIPOUT5" description="Input Flag for XTRIPOUT5 Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="XTRIPOUT6" description="Input Flag for XTRIPOUT6 Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="XTRIPOUT7" description="Input Flag for XTRIPOUT7 Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="XTRIPOUT8" description="Input Flag for XTRIPOUT8 Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="ADCA_EXTMUXSEL0" description="Input Flag for ADCA_EXTMUXSEL0 Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="ADCA_EXTMUXSEL1" description="Input Flag for ADCA_EXTMUXSEL1 Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="ADCA_EXTMUXSEL2" description="Input Flag for ADCA_EXTMUXSEL2 Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="ADCA_EXTMUXSEL3" description="Input Flag for ADCA_EXTMUXSEL3 Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="ADCB_EXTMUXSEL0" description="Input Flag for ADCB_EXTMUXSEL0 Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="ADCB_EXTMUXSEL1" description="Input Flag for ADCB_EXTMUXSEL1 Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="ADCB_EXTMUXSEL2" description="Input Flag for ADCB_EXTMUXSEL2 Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="ADCB_EXTMUXSEL3" description="Input Flag for ADCB_EXTMUXSEL3 Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="ADCC_EXTMUXSEL0" description="Input Flag for ADCC_EXTMUXSEL0 Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="ADCC_EXTMUXSEL1" description="Input Flag for ADCC_EXTMUXSEL1 Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="ADCC_EXTMUXSEL2" description="Input Flag for ADCC_EXTMUXSEL2 Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="ADCC_EXTMUXSEL3" description="Input Flag for ADCC_EXTMUXSEL3 Signal" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="PIEERR" description="Input Flag for PIEERR Signal" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="ECCERR" description="Input Flag for ECCERR Signal" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="EPG1_EPGOUT0" description="Input Flag for EPG1_EPGOUT0 Signal" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="EPG1_EPGOUT1" description="Input Flag for EPG1_EPGOUT1 Signal" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="EPG1_EPGOUT2" description="Input Flag for EPG1_EPGOUT2 Signal" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="EPG1_EPGOUT3" description="Input Flag for EPG1_EPGOUT3 Signal" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG14" width="32" page="1" offset="0x1a" internal="0" description="X-Bar Input Flag Register 14">
		<bitfield id="SD3FLT1_COMPH" description="Input Flag for SD3FLT1_COMPH Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="SD3FLT1_COMPL" description="Input Flag for SD3FLT1_COMPL Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="SD3FLT2_COMPH" description="Input Flag for SD3FLT2_COMPH Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="SD3FLT2_COMPL" description="Input Flag for SD3FLT2_COMPL Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="SD3FLT3_COMPH" description="Input Flag for SD3FLT3_COMPH Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="SD3FLT3_COMPL" description="Input Flag for SD3FLT3_COMPL Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="SD3FLT4_COMPH" description="Input Flag for SD3FLT4_COMPH Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="SD3FLT4_COMPL" description="Input Flag for SD3FLT4_COMPL Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="SD4FLT1_COMPH" description="Input Flag for SD4FLT1_COMPH Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="SD4FLT1_COMPL" description="Input Flag for SD4FLT1_COMPL Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="SD4FLT2_COMPH" description="Input Flag for SD4FLT2_COMPH Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="SD4FLT2_COMPL" description="Input Flag for SD4FLT2_COMPL Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="SD4FLT3_COMPH" description="Input Flag for SD4FLT3_COMPH Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="SD4FLT3_COMPL" description="Input Flag for SD4FLT3_COMPL Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="SD4FLT4_COMPH" description="Input Flag for SD4FLT4_COMPH Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="SD4FLT4_COMPL" description="Input Flag for SD4FLT4_COMPL Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="INPUTXBAR2_INPUT10" description="Input Flag for INPUTXBAR2_INPUT10 Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="INPUTXBAR2_INPUT11" description="Input Flag for INPUTXBAR2_INPUT11 Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="INPUTXBAR2_INPUT12" description="Input Flag for INPUTXBAR2_INPUT12 Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="INPUTXBAR2_INPUT13" description="Input Flag for INPUTXBAR2_INPUT13 Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="INPUTXBAR2_INPUT14" description="Input Flag for INPUTXBAR2_INPUT14 Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="INPUTXBAR2_INPUT7" description="Input Flag for INPUTXBAR2_INPUT7 Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="INPUTXBAR2_INPUT8" description="Input Flag for INPUTXBAR2_INPUT8 Signal" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="INPUTXBAR2_INPUT9" description="Input Flag for INPUTXBAR2_INPUT9 Signal" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="MCANB_FEVT0" description="Input Flag for MCANB_FEVT0 Signal" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="MCANB_FEVT1" description="Input Flag for MCANB_FEVT1 Signal" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="MCANB_FEVT2" description="Input Flag for MCANB_FEVT2 Signal" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="FSIA_RX_TRIG1" description="Input Flag for FSIA_RX_TRIG1 Signal" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="FSIB_RX_TRIG1" description="Input Flag for FSIB_RX_TRIG1 Signal" begin="29" end="29" width="1" rwaccess="R"/>
		<bitfield id="FSIC_RX_TRIG1" description="Input Flag for FSIC_RX_TRIG1 Signal" begin="30" end="30" width="1" rwaccess="R"/>
		<bitfield id="FSID_RX_TRIG1" description="Input Flag for FSID_RX_TRIG1 Signal" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG15" width="32" page="1" offset="0x1c" internal="0" description="X-Bar Input Flag Register 15">
		<bitfield id="FSIRXA_TRIG_2" description="Input Flag for FSIRXA_TRIG_2 Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="FSIRXA_TRIG_3" description="Input Flag for FSIRXA_TRIG_3 Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="FSIRXB_TRIG_2" description="Input Flag for FSIRXB_TRIG_2 Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="FSIRXB_TRIG_3" description="Input Flag for FSIRXB_TRIG_3 Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="FSIRXC_TRIG_2" description="Input Flag for FSIRXC_TRIG_2 Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="FSIRXC_TRIG_3" description="Input Flag for FSIRXC_TRIG_3 Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="FSIRXD_TRIG_2" description="Input Flag for FSIRXD_TRIG_2 Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="FSIRXD_TRIG_3" description="Input Flag for FSIRXD_TRIG_3 Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="ECAP1_TRIPOUT" description="Input Flag for ECAP1_TRIPOUT Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="ECAP2_TRIPOUT" description="Input Flag for ECAP2_TRIPOUT Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="ECAP3_TRIPOUT" description="Input Flag for ECAP3_TRIPOUT Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="ECAP4_TRIPOUT" description="Input Flag for ECAP4_TRIPOUT Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="ECAP5_TRIPOUT" description="Input Flag for ECAP5_TRIPOUT Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="ECAP6_TRIPOUT" description="Input Flag for ECAP6_TRIPOUT Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="CPU1ERADEVT10" description="Input Flag for CPU1ERADEVT10 Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="CPU1ERADEVT11" description="Input Flag for CPU1ERADEVT11 Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="CPU1ERADEVT8" description="Input Flag for CPU1ERADEVT8 Signal" begin="16" end="16" width="1" rwaccess="R"/>
		<bitfield id="CPU1ERADEVT9" description="Input Flag for CPU1ERADEVT9 Signal" begin="17" end="17" width="1" rwaccess="R"/>
		<bitfield id="CPU1_ADCCHECKEVT1" description="Input Flag for CPU1_ADCCHECKEVT1 Signal" begin="18" end="18" width="1" rwaccess="R"/>
		<bitfield id="CPU1_ADCCHECKEVT2" description="Input Flag for CPU1_ADCCHECKEVT2 Signal" begin="19" end="19" width="1" rwaccess="R"/>
		<bitfield id="CPU1_ADCCHECKEVT3" description="Input Flag for CPU1_ADCCHECKEVT3 Signal" begin="20" end="20" width="1" rwaccess="R"/>
		<bitfield id="CPU1_ADCCHECKEVT4" description="Input Flag for CPU1_ADCCHECKEVT4 Signal" begin="21" end="21" width="1" rwaccess="R"/>
		<bitfield id="CPU2ERADEVT10" description="Input Flag for CPU2ERADEVT10 Signal" begin="22" end="22" width="1" rwaccess="R"/>
		<bitfield id="CPU2ERADEVT11" description="Input Flag for CPU2ERADEVT11 Signal" begin="23" end="23" width="1" rwaccess="R"/>
		<bitfield id="CPU2ERADEVT8" description="Input Flag for CPU2ERADEVT8 Signal" begin="24" end="24" width="1" rwaccess="R"/>
		<bitfield id="CPU2ERADEVT9" description="Input Flag for CPU2ERADEVT9 Signal" begin="25" end="25" width="1" rwaccess="R"/>
		<bitfield id="CPU2_ADCCHECKEVT1" description="Input Flag for CPU2_ADCCHECKEVT1 Signal" begin="26" end="26" width="1" rwaccess="R"/>
		<bitfield id="CPU2_ADCCHECKEVT2" description="Input Flag for CPU2_ADCCHECKEVT2 Signal" begin="27" end="27" width="1" rwaccess="R"/>
		<bitfield id="CPU2_ADCCHECKEVT3" description="Input Flag for CPU2_ADCCHECKEVT3 Signal" begin="28" end="28" width="1" rwaccess="R"/>
		<bitfield id="CPU2_ADCCHECKEVT4" description="Input Flag for CPU2_ADCCHECKEVT4 Signal" begin="29" end="29" width="1" rwaccess="R"/>
	</register>
	<register id="XBARFLG16" width="32" page="1" offset="0x1e" internal="0" description="X-Bar Input Flag Register 16">
		<bitfield id="CMPSS9_CTRIPH" description="Input Flag for CMPSS9_CTRIPH Signal" begin="0" end="0" width="1" rwaccess="R"/>
		<bitfield id="CMPSS9_CTRIPL" description="Input Flag for CMPSS9_CTRIPL Signal" begin="1" end="1" width="1" rwaccess="R"/>
		<bitfield id="CMPSS9_CTRIPOUTH" description="Input Flag for CMPSS9_CTRIPOUTH Signal" begin="2" end="2" width="1" rwaccess="R"/>
		<bitfield id="CMPSS9_CTRIPOUTL" description="Input Flag for CMPSS9_CTRIPOUTL Signal" begin="3" end="3" width="1" rwaccess="R"/>
		<bitfield id="CMPSS10_CTRIPH" description="Input Flag for CMPSS10_CTRIPH Signal" begin="4" end="4" width="1" rwaccess="R"/>
		<bitfield id="CMPSS10_CTRIPL" description="Input Flag for CMPSS10_CTRIPL Signal" begin="5" end="5" width="1" rwaccess="R"/>
		<bitfield id="CMPSS10_CTRIPOUTH" description="Input Flag for CMPSS10_CTRIPOUTH Signal" begin="6" end="6" width="1" rwaccess="R"/>
		<bitfield id="CMPSS10_CTRIPOUTL" description="Input Flag for CMPSS10_CTRIPOUTL Signal" begin="7" end="7" width="1" rwaccess="R"/>
		<bitfield id="CMPSS11_CTRIPH" description="Input Flag for CMPSS11_CTRIPH Signal" begin="8" end="8" width="1" rwaccess="R"/>
		<bitfield id="CMPSS11_CTRIPL" description="Input Flag for CMPSS11_CTRIPL Signal" begin="9" end="9" width="1" rwaccess="R"/>
		<bitfield id="CMPSS11_CTRIPOUTH" description="Input Flag for CMPSS11_CTRIPOUTH Signal" begin="10" end="10" width="1" rwaccess="R"/>
		<bitfield id="CMPSS11_CTRIPOUTL" description="Input Flag for CMPSS11_CTRIPOUTL Signal" begin="11" end="11" width="1" rwaccess="R"/>
		<bitfield id="CMPSS12_CTRIPH" description="Input Flag for CMPSS12_CTRIPH Signal" begin="12" end="12" width="1" rwaccess="R"/>
		<bitfield id="CMPSS12_CTRIPL" description="Input Flag for CMPSS12_CTRIPL Signal" begin="13" end="13" width="1" rwaccess="R"/>
		<bitfield id="CMPSS12_CTRIPOUTH" description="Input Flag for CMPSS12_CTRIPOUTH Signal" begin="14" end="14" width="1" rwaccess="R"/>
		<bitfield id="CMPSS12_CTRIPOUTL" description="Input Flag for CMPSS12_CTRIPOUTL Signal" begin="15" end="15" width="1" rwaccess="R"/>
		<bitfield id="XCLKOUT" description="Input Flag for XCLKOUT Signal" begin="31" end="31" width="1" rwaccess="R"/>
	</register>
	<register id="XBARCLR1" width="32" page="1" offset="0x20" internal="0" description="X-Bar Input Flag Clear Register 1">
		<bitfield id="CMPSS1_CTRIPL" description="Input Flag Clear for CMPSS1.CTRIPL Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS1_CTRIPH" description="Input Flag Clear for CMPSS1.CTRIPH Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS2_CTRIPL" description="Input Flag Clear for CMPSS2.CTRIPL Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS2_CTRIPH" description="Input Flag Clear for CMPSS2.CTRIPH Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS3_CTRIPL" description="Input Flag Clear for CMPSS3.CTRIPL Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS3_CTRIPH" description="Input Flag Clear for CMPSS3.CTRIPH Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS4_CTRIPL" description="Input Flag Clear for CMPSS4.CTRIPL Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS4_CTRIPH" description="Input Flag Clear for CMPSS4.CTRIPH Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS5_CTRIPL" description="Input Flag Clear for CMPSS5.CTRIPL Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS5_CTRIPH" description="Input Flag Clear for CMPSS5.CTRIPH Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS6_CTRIPL" description="Input Flag Clear for CMPSS6.CTRIPL Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS6_CTRIPH" description="Input Flag Clear for CMPSS6.CTRIPH Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS7_CTRIPL" description="Input Flag Clear for CMPSS7.CTRIPL Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS7_CTRIPH" description="Input Flag Clear for CMPSS7.CTRIPH Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS8_CTRIPL" description="Input Flag Clear for CMPSS8.CTRIPL Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS8_CTRIPH" description="Input Flag Clear for CMPSS8.CTRIPH Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS1_CTRIPOUTL" description="Input Flag Clear for CMPSS1.CTRIPOUTL Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS1_CTRIPOUTH" description="Input Flag Clear for CMPSS1.CTRIPOUTH Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS2_CTRIPOUTL" description="Input Flag Clear for CMPSS2.CTRIPOUTL Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS2_CTRIPOUTH" description="Input Flag Clear for CMPSS2.CTRIPOUTH Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS3_CTRIPOUTL" description="Input Flag Clear for CMPSS3.CTRIPOUTL Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS3_CTRIPOUTH" description="Input Flag Clear for CMPSS3.CTRIPOUTH Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS4_CTRIPOUTL" description="Input Flag Clear for CMPSS4.CTRIPOUTL Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS4_CTRIPOUTH" description="Input Flag Clear for CMPSS4.CTRIPOUTH Signal" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS5_CTRIPOUTL" description="Input Flag Clear for CMPSS5.CTRIPOUTL Signal" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS5_CTRIPOUTH" description="Input Flag Clear for CMPSS5.CTRIPOUTH Signal" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS6_CTRIPOUTL" description="Input Flag Clear for CMPSS6.CTRIPOUTL Signal" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS6_CTRIPOUTH" description="Input Flag Clear for CMPSS6.CTRIPOUTH Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS7_CTRIPOUTL" description="Input Flag Clear for CMPSS7.CTRIPOUTL Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS7_CTRIPOUTH" description="Input Flag Clear for CMPSS7.CTRIPOUTH Signal" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS8_CTRIPOUTL" description="Input Flag Clear for CMPSS8.CTRIPOUTL Signal" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS8_CTRIPOUTH" description="Input Flag Clear for CMPSS8.CTRIPOUTH Signal" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR2" width="32" page="1" offset="0x22" internal="0" description="X-Bar Input Flag Clear Register 2">
		<bitfield id="INPUT1" description="Input Flag Clear for INPUT1 Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="INPUT2" description="Input Flag Clear for INPUT2 Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="INPUT3" description="Input Flag Clear for INPUT3 Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="INPUT4" description="Input Flag Clear for INPUT4 Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="INPUT5" description="Input Flag Clear for INPUT5 Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="INPUT6" description="Input Flag Clear for INPUT6 Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ADCSOCA" description="Input Flag Clear for ADCSOCA Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="ADCSOCB" description="Input Flag Clear for ADCSOCB Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="INPUT7" description="Input Flag Clear for INPUT7 Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="INPUT8" description="Input Flag Clear for INPUT8 Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="INPUT9" description="Input Flag Clear for INPUT9 Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="INPUT10" description="Input Flag Clear for INPUT10 Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="INPUT11" description="Input Flag Clear for INPUT11 Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="INPUT12" description="Input Flag Clear for INPUT12 Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="INPUT13" description="Input Flag Clear for INPUT13 Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="INPUT14" description="Input Flag Clear for INPUT14 Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="ECAP1_OUT" description="Input Flag Clear for ECAP1.OUT Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="ECAP2_OUT" description="Input Flag Clear for ECAP2.OUT Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="ECAP3_OUT" description="Input Flag Clear for ECAP3.OUT Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="ECAP4_OUT" description="Input Flag Clear for ECAP4.OUT Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="ECAP5_OUT" description="Input Flag Clear for ECAP5.OUT Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="ECAP6_OUT" description="Input Flag Clear for ECAP6.OUT Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="EXTSYNCOUT" description="Input Flag Clear for EXTSYNCOUT Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="ADCAEVT1" description="Input Flag Clear for ADCAEVT1 Signal" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="ADCAEVT2" description="Input Flag Clear for ADCAEVT2 Signal" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="ADCAEVT3" description="Input Flag Clear for ADCAEVT3 Signal" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="ADCAEVT4" description="Input Flag Clear for ADCAEVT4 Signal" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="ADCBEVT1" description="Input Flag Clear for ADCBEVT1 Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="ADCBEVT2" description="Input Flag Clear for ADCBEVT2 Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="ADCBEVT3" description="Input Flag Clear for ADCBEVT3 Signal" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="ADCBEVT4" description="Input Flag Clear for ADCBEVT4 Signal" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="ADCCEVT1" description="Input Flag Clear for ADCCEVT1 Signal" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR3" width="32" page="1" offset="0x24" internal="0" description="X-Bar Input Flag Clear Register 3">
		<bitfield id="ADCCEVT2" description="Input Flag Clear for ADCCEVT2 Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="ADCCEVT3" description="Input Flag Clear for ADCCEVT3 Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="ADCCEVT4" description="Input Flag Clear for ADCCEVT4 Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SD1FLT1_COMPL" description="Input Flag Clear for SD1FLT1.COMPL Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="SD1FLT1_COMPH" description="Input Flag Clear for SD1FLT1.COMPH Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="SD1FLT2_COMPL" description="Input Flag Clear for SD1FLT2.COMPL Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SD1FLT2_COMPH" description="Input Flag Clear for SD1FLT2.COMPH Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SD1FLT3_COMPL" description="Input Flag Clear for SD1FLT3.COMPL Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="SD1FLT3_COMPH" description="Input Flag Clear for SD1FLT3.COMPH Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="SD1FLT4_COMPL" description="Input Flag Clear for SD1FLT4.COMPL Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="SD1FLT4_COMPH" description="Input Flag Clear for SD1FLT4.COMPH Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SD2FLT1_COMPL" description="Input Flag Clear for SD2FLT1.COMPL Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="SD2FLT1_COMPH" description="Input Flag Clear for SD2FLT1.COMPH Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="SD2FLT2_COMPL" description="Input Flag Clear for SD2FLT2.COMPL Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="SD2FLT2_COMPH" description="Input Flag Clear for SD2FLT2.COMPH Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="SD2FLT3_COMPL" description="Input Flag Clear for SD2FLT3.COMPL Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="SD2FLT3_COMPH" description="Input Flag Clear for SD2FLT3.COMPH Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="SD2FLT4_COMPL" description="Input Flag Clear for SD2FLT4.COMPL Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="SD2FLT4_COMPH" description="Input Flag Clear for SD2FLT4.COMPH Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="ECAP7_OUT" description="Input Flag clear for ECAP7.OUT Signal" begin="23" end="23" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR4" width="32" page="1" offset="0x26" internal="0" description="X-Bar Input Flag Clear Register 4">
		<bitfield id="MCANA_FEVT0" description="Input Flag clear for MCANA_FEVT0 Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MCANA_FEVT1" description="Input Flag clear for MCANA_FEVT1 Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MCANA_FEVT2" description="Input Flag clear for MCANA_FEVT2 Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CLB1_OUT4" description="Input Flag clear for CLB1_4.1 Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CLB1_OUT5" description="Input Flag clear for CLB1_5.1 Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CLB2_OUT4" description="Input Flag clear for CLB2_4.1 Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CLB2_OUT5" description="Input Flag clear for CLB2_5.1 Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CLB3_OUT4" description="Input Flag clear for CLB3_4.1 Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CLB3_OUT5" description="Input Flag clear for CLB3_5.1 Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CLB4_OUT4" description="Input Flag clear for CLB4_4.1 Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CLB4_OUT5" description="Input Flag clear for CLB4_5.1 Signal" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_OUT4" description="Input Latch clear for CLB5_OUT4 Signal" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_OUT5" description="Input Latch clear for CLB5_OUT5 Signal" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CLB6_OUT4" description="Input Latch clear for CLB6_OUT4 Signal" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CLB6_OUT5" description="Input Latch clear for CLB6_OUT5 Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="ERRORSTS_ERROR" description="Input Latch clear for ERRORSTS_ERROR Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="ECATSYNC0" description="Input Latch clear for ECATSYNC0 Signal" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="ECATSYNC1" description="Input Latch clear for ECATSYNC1 Signal" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="CLAHALT" description="Input Flag clear for CLAHALT Signal" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR5" width="32" page="1" offset="0x28" internal="0" description="X-Bar Input Flag Clear Register 5">
		<bitfield id="EPWM1_TRIPOUT" description="Input Flag clear for EPWM1_TRIPOUT Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="EPWM2_TRIPOUT" description="Input Flag clear for EPWM2_TRIPOUT Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="EPWM3_TRIPOUT" description="Input Flag clear for EPWM3_TRIPOUT Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="EPWM4_TRIPOUT" description="Input Flag clear for EPWM4_TRIPOUT Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="EPWM5_TRIPOUT" description="Input Flag clear for EPWM5_TRIPOUT Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="EPWM6_TRIPOUT" description="Input Flag clear for EPWM6_TRIPOUT Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="EPWM7_TRIPOUT" description="Input Flag clear for EPWM7_TRIPOUT Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="EPWM8_TRIPOUT" description="Input Flag clear for EPWM8_TRIPOUT Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="EPWM9_TRIPOUT" description="Input Flag clear for EPWM9_TRIPOUT Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="EPWM10_TRIPOUT" description="Input Flag clear for EPWM10_TRIPOUT Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="EPWM11_TRIPOUT" description="Input Flag clear for EPWM11_TRIPOUT Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="EPWM12_TRIPOUT" description="Input Flag clear for EPWM12_TRIPOUT Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="EPWM13_TRIPOUT" description="Input Flag clear for EPWM13_TRIPOUT Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="EPWM14_TRIPOUT" description="Input Flag clear for EPWM14_TRIPOUT Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="EPWM15_TRIPOUT" description="Input Flag clear for EPWM15_TRIPOUT Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="EPWM16_TRIPOUT" description="Input Flag clear for EPWM16_TRIPOUT Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="EPWM17_TRIPOUT" description="Input Flag clear for EPWM17_TRIPOUT Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="EPWM18_TRIPOUT" description="Input Flag clear for EPWM18_TRIPOUT Signal" begin="17" end="17" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR6" width="32" page="1" offset="0x2a" internal="0" description="X-Bar Input Flag Clear Register 6">
		<bitfield id="EPWM1_DEL_TRIP" description="Input Flag clear for EPWM1_DEL_TRIP Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="EPWM2_DEL_TRIP" description="Input Flag clear for EPWM2_DEL_TRIP Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="EPWM3_DEL_TRIP" description="Input Flag clear for EPWM3_DEL_TRIP Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="EPWM4_DEL_TRIP" description="Input Flag clear for EPWM4_DEL_TRIP Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="EPWM5_DEL_TRIP" description="Input Flag clear for EPWM5_DEL_TRIP Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="EPWM6_DEL_TRIP" description="Input Flag clear for EPWM6_DEL_TRIP Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="EPWM7_DEL_TRIP" description="Input Flag clear for EPWM7_DEL_TRIP Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="EPWM8_DEL_TRIP" description="Input Flag clear for EPWM8_DEL_TRIP Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="EPWM9_DEL_TRIP" description="Input Flag clear for EPWM9_DEL_TRIP Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="EPWM10_DEL_TRIP" description="Input Flag clear for EPWM10_DEL_TRIP Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="EPWM11_DEL_TRIP" description="Input Flag clear for EPWM11_DEL_TRIP Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="EPWM12_DEL_TRIP" description="Input Flag clear for EPWM12_DEL_TRIP Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="EPWM13_DEL_TRIP" description="Input Flag clear for EPWM13_DEL_TRIP Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="EPWM14_DEL_TRIP" description="Input Flag clear for EPWM14_DEL_TRIP Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="EPWM15_DEL_TRIP" description="Input Flag clear for EPWM15_DEL_TRIP Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="EPWM16_DEL_TRIP" description="Input Flag clear for EPWM16_DEL_TRIP Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="EPWM17_DEL_TRIP" description="Input Flag clear for EPWM17_DEL_TRIP Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="EPWM18_DEL_TRIP" description="Input Flag clear for EPWM18_DEL_TRIP Signal" begin="17" end="17" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR7" width="32" page="1" offset="0x2c" internal="0" description="X-Bar Input Flag Clear Register 7">
		<bitfield id="EPWM1_DEL_ACTIVE" description="Input Flag clear for EPWM1_DEL_ACTIVE Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="EPWM2_DEL_ACTIVE" description="Input Flag clear for EPWM2_DEL_ACTIVE Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="EPWM3_DEL_ACTIVE" description="Input Flag clear for EPWM3_DEL_ACTIVE Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="EPWM4_DEL_ACTIVE" description="Input Flag clear for EPWM4_DEL_ACTIVE Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="EPWM5_DEL_ACTIVE" description="Input Flag clear for EPWM5_DEL_ACTIVE Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="EPWM6_DEL_ACTIVE" description="Input Flag clear for EPWM6_DEL_ACTIVE Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="EPWM7_DEL_ACTIVE" description="Input Flag clear for EPWM7_DEL_ACTIVE Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="EPWM8_DEL_ACTIVE" description="Input Flag clear for EPWM8_DEL_ACTIVE Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="EPWM9_DEL_ACTIVE" description="Input Flag clear for EPWM9_DEL_ACTIVE Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="EPWM10_DEL_ACTIVE" description="Input Flag clear for EPWM10_DEL_ACTIVE Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="EPWM11_DEL_ACTIVE" description="Input Flag clear for EPWM11_DEL_ACTIVE Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="EPWM12_DEL_ACTIVE" description="Input Flag clear for EPWM12_DEL_ACTIVE Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="EPWM13_DEL_ACTIVE" description="Input Flag clear for EPWM13_DEL_ACTIVE Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="EPWM14_DEL_ACTIVE" description="Input Flag clear for EPWM14_DEL_ACTIVE Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="EPWM15_DEL_ACTIVE" description="Input Flag clear for EPWM15_DEL_ACTIVE Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="EPWM16_DEL_ACTIVE" description="Input Flag clear for EPWM16_DEL_ACTIVE Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="EPWM17_DEL_ACTIVE" description="Input Flag clear for EPWM17_DEL_ACTIVE Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="EPWM18_DEL_ACTIVE" description="Input Flag clear for EPWM18_DEL_ACTIVE Signal" begin="17" end="17" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR8" width="32" page="1" offset="0x2e" internal="0" description="X-Bar Input Flag Clear Register 8">
		<bitfield id="ETPWM1_A0_sclk" description="Input Flag clear for ETPWM1_A0_sclk Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM1_B0_sclk" description="Input Flag clear for ETPWM1_B0_sclk Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM2_A0_sclk" description="Input Flag clear for ETPWM2_A0_sclk Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM2_B0_sclk" description="Input Flag clear for ETPWM2_B0_sclk Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM3_A0_sclk" description="Input Flag clear for ETPWM3_A0_sclk Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM3_B0_sclk" description="Input Flag clear for ETPWM3_B0_sclk Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM4_A0_sclk" description="Input Flag clear for ETPWM4_A0_sclk Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM4_B0_sclk" description="Input Flag clear for ETPWM4_B0_sclk Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM5_A0_sclk" description="Input Flag clear for ETPWM5_A0_sclk Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM5_B0_sclk" description="Input Flag clear for ETPWM5_B0_sclk Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM6_A0_sclk" description="Input Flag clear for ETPWM6_A0_sclk Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM6_B0_sclk" description="Input Flag clear for ETPWM6_B0_sclk Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM7_A0_sclk" description="Input Flag clear for ETPWM7_A0_sclk Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM7_B0_sclk" description="Input Flag clear for ETPWM7_B0_sclk Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM8_A0_sclk" description="Input Flag clear for ETPWM8_A0_sclk Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM8_B0_sclk" description="Input Flag clear for ETPWM8_B0_sclk Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM9_A0_sclk" description="Input Flag clear for ETPWM9_A0_sclk Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM9_B0_sclk" description="Input Flag clear for ETPWM9_B0_sclk Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM10_A0_sclk" description="Input Flag clear for ETPWM10_A0_sclk Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM10_B0_sclk" description="Input Flag clear for ETPWM10_B0_sclk Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM11_A0_sclk" description="Input Flag clear for ETPWM11_A0_sclk Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM11_B0_sclk" description="Input Flag clear for ETPWM11_B0_sclk Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM12_A0_sclk" description="Input Flag clear for ETPWM12_A0_sclk Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM12_B0_sclk" description="Input Flag clear for ETPWM12_B0_sclk Signal" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM13_A0_sclk" description="Input Flag clear for ETPWM13_A0_sclk Signal" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM13_B0_sclk" description="Input Flag clear for ETPWM13_B0_sclk Signal" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM14_A0_sclk" description="Input Flag clear for ETPWM14_A0_sclk Signal" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM14_B0_sclk" description="Input Flag clear for ETPWM14_B0_sclk Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM15_A0_sclk" description="Input Flag clear for ETPWM15_A0_sclk Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM15_B0_sclk" description="Input Flag clear for ETPWM15_B0_sclk Signal" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM16_A0_sclk" description="Input Flag clear for ETPWM16_A0_sclk Signal" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM16_B0_sclk" description="Input Flag clear for ETPWM16_B0_sclk Signal" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR9" width="32" page="1" offset="0x30" internal="0" description="X-Bar Input Flag Clear Register 9">
		<bitfield id="ETPWM17_A0_sclk" description="Input Flag clear for ETPWM17_A0_sclk Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM17_B0_sclk" description="Input Flag clear for ETPWM17_B0_sclk Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM18_A0_sclk" description="Input Flag clear for ETPWM18_A0_sclk Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="ETPWM18_B0_sclk" description="Input Flag clear for ETPWM18_B0_sclk Signal" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR10" width="32" page="1" offset="0x32" internal="0" description="X-Bar Input Flag Clear Register 10">
		<bitfield id="MDL1_OUTA" description="Input Flag clear for MDL1_OUTA Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MDL1_OUTB" description="Input Flag clear for MDL1_OUTB Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MDL2_OUTA" description="Input Flag clear for MDL2_OUTA Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MDL2_OUTB" description="Input Flag clear for MDL2_OUTB Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="MDL3_OUTA" description="Input Flag clear for MDL3_OUTA Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="MDL3_OUTB" description="Input Flag clear for MDL3_OUTB Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="MDL4_OUTA" description="Input Flag clear for MDL4_OUTA Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="MDL4_OUTB" description="Input Flag clear for MDL4_OUTB Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="MDL5_OUTA" description="Input Flag clear for MDL5_OUTA Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="MDL5_OUTB" description="Input Flag clear for MDL5_OUTB Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="MDL6_OUTA" description="Input Flag clear for MDL6_OUTA Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="MDL6_OUTB" description="Input Flag clear for MDL6_OUTB Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="MDL7_OUTA" description="Input Flag clear for MDL7_OUTA Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="MDL7_OUTB" description="Input Flag clear for MDL7_OUTB Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="MDL8_OUTA" description="Input Flag clear for MDL8_OUTA Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="MDL8_OUTB" description="Input Flag clear for MDL8_OUTB Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="MDL9_OUTA" description="Input Flag clear for MDL9_OUTA Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="MDL9_OUTB" description="Input Flag clear for MDL9_OUTB Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="MDL10_OUTA" description="Input Flag clear for MDL10_OUTA Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="MDL10_OUTB" description="Input Flag clear for MDL10_OUTB Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="MDL11_OUTA" description="Input Flag clear for MDL11_OUTA Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="MDL11_OUTB" description="Input Flag clear for MDL11_OUTB Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="MDL12_OUTA" description="Input Flag clear for MDL12_OUTA Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="MDL12_OUTB" description="Input Flag clear for MDL12_OUTB Signal" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="MDL13_OUTA" description="Input Flag clear for MDL13_OUTA Signal" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MDL13_OUTB" description="Input Flag clear for MDL13_OUTB Signal" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MDL14_OUTA" description="Input Flag clear for MDL14_OUTA Signal" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MDL14_OUTB" description="Input Flag clear for MDL14_OUTB Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="MDL15_OUTA" description="Input Flag clear for MDL15_OUTA Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="MDL15_OUTB" description="Input Flag clear for MDL15_OUTB Signal" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="MDL16_OUTA" description="Input Flag clear for MDL16_OUTA Signal" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="MDL16_OUTB" description="Input Flag clear for MDL16_OUTB Signal" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR11" width="32" page="1" offset="0x34" internal="0" description="X-Bar Input Flag Clear Register 11">
		<bitfield id="MDL17_OUTA" description="Input Flag clear for MDL17_OUTA Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="MDL17_OUTB" description="Input Flag clear for MDL17_OUTB Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="MDL18_OUTA" description="Input Flag clear for MDL18_OUTA Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="MDL18_OUTB" description="Input Flag clear for MDL18_OUTB Signal" begin="3" end="3" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR12" width="32" page="1" offset="0x36" internal="0" description="X-Bar Input Flag Clear Register 12">
		<bitfield id="CLB1_OUT0" description="Input Flag clear for CLB1_OUT0 Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CLB1_OUT1" description="Input Flag clear for CLB1_OUT1 Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CLB1_OUT2" description="Input Flag clear for CLB1_OUT2 Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CLB1_OUT3" description="Input Flag clear for CLB1_OUT3 Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CLB1_OUT6" description="Input Flag clear for CLB1_OUT6 Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CLB1_OUT7" description="Input Flag clear for CLB1_OUT7 Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CLB2_OUT0" description="Input Flag clear for CLB2_OUT0 Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CLB2_OUT1" description="Input Flag clear for CLB2_OUT1 Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="CLB2_OUT2" description="Input Flag clear for CLB2_OUT2 Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CLB2_OUT3" description="Input Flag clear for CLB2_OUT3 Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CLB2_OUT6" description="Input Flag clear for CLB2_OUT6 Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CLB2_OUT7" description="Input Flag clear for CLB2_OUT7 Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CLB3_OUT0" description="Input Flag clear for CLB3_OUT0 Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="CLB3_OUT1" description="Input Flag clear for CLB3_OUT1 Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CLB3_OUT2" description="Input Flag clear for CLB3_OUT2 Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CLB3_OUT3" description="Input Flag clear for CLB3_OUT3 Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CLB3_OUT6" description="Input Flag clear for CLB3_OUT6 Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CLB3_OUT7" description="Input Flag clear for CLB3_OUT7 Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CLB4_OUT0" description="Input Flag clear for CLB4_OUT0 Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CLB4_OUT1" description="Input Flag clear for CLB4_OUT1 Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CLB4_OUT2" description="Input Flag clear for CLB4_OUT2 Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CLB4_OUT3" description="Input Flag clear for CLB4_OUT3 Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CLB4_OUT6" description="Input Flag clear for CLB4_OUT6 Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CLB4_OUT7" description="Input Flag clear for CLB4_OUT7 Signal" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_OUT0" description="Input Flag clear for CLB5_OUT0 Signal" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_OUT1" description="Input Flag clear for CLB5_OUT1 Signal" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_OUT2" description="Input Flag clear for CLB5_OUT2 Signal" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_OUT3" description="Input Flag clear for CLB5_OUT3 Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_OUT6" description="Input Flag clear for CLB5_OUT6 Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_OUT7" description="Input Flag clear for CLB5_OUT7 Signal" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="CLB6_OUT0" description="Input Flag clear for CLB6_OUT0 Signal" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="CLB6_OUT1" description="Input Flag clear for CLB6_OUT1 Signal" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR13" width="32" page="1" offset="0x38" internal="0" description="X-Bar Input Flag Clear Register 13">
		<bitfield id="CLB6_OUT2" description="Input Flag clear for CLB6_OUT2 Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CLB6_OUT3" description="Input Flag clear for CLB6_OUT3 Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CLB6_OUT6" description="Input Flag clear for CLB6_OUT6 Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CLB6_OUT7" description="Input Flag clear for CLB6_OUT7 Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="XTRIPOUT1" description="Input Flag clear for XTRIPOUT1 Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="XTRIPOUT2" description="Input Flag clear for XTRIPOUT2 Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="XTRIPOUT3" description="Input Flag clear for XTRIPOUT3 Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="XTRIPOUT4" description="Input Flag clear for XTRIPOUT4 Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="XTRIPOUT5" description="Input Flag clear for XTRIPOUT5 Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="XTRIPOUT6" description="Input Flag clear for XTRIPOUT6 Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="XTRIPOUT7" description="Input Flag clear for XTRIPOUT7 Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="XTRIPOUT8" description="Input Flag clear for XTRIPOUT8 Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="ADCA_EXTMUXSEL0" description="Input Flag clear for ADCA_EXTMUXSEL0 Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="ADCA_EXTMUXSEL1" description="Input Flag clear for ADCA_EXTMUXSEL1 Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="ADCA_EXTMUXSEL2" description="Input Flag clear for ADCA_EXTMUXSEL2 Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="ADCA_EXTMUXSEL3" description="Input Flag clear for ADCA_EXTMUXSEL3 Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="ADCB_EXTMUXSEL0" description="Input Flag clear for ADCB_EXTMUXSEL0 Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="ADCB_EXTMUXSEL1" description="Input Flag clear for ADCB_EXTMUXSEL1 Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="ADCB_EXTMUXSEL2" description="Input Flag clear for ADCB_EXTMUXSEL2 Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="ADCB_EXTMUXSEL3" description="Input Flag clear for ADCB_EXTMUXSEL3 Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="ADCC_EXTMUXSEL0" description="Input Flag clear for ADCC_EXTMUXSEL0 Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="ADCC_EXTMUXSEL1" description="Input Flag clear for ADCC_EXTMUXSEL1 Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="ADCC_EXTMUXSEL2" description="Input Flag clear for ADCC_EXTMUXSEL2 Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="ADCC_EXTMUXSEL3" description="Input Flag clear for ADCC_EXTMUXSEL3 Signal" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="PIEERR" description="Input Flag clear for PIEERR Signal" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="ECCERR" description="Input Flag clear for ECCERR Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="EPG1_EPGOUT0" description="Input Flag clear for EPG1_EPGOUT0 Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="EPG1_EPGOUT1" description="Input Flag clear for EPG1_EPGOUT1 Signal" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="EPG1_EPGOUT2" description="Input Flag clear for EPG1_EPGOUT2 Signal" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="EPG1_EPGOUT3" description="Input Flag clear for EPG1_EPGOUT3 Signal" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR14" width="32" page="1" offset="0x3a" internal="0" description="X-Bar Input Flag Clear Register 14">
		<bitfield id="SD3FLT1_COMPH" description="Input Flag clear for SD3FLT1_COMPH Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="SD3FLT1_COMPL" description="Input Flag clear for SD3FLT1_COMPL Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="SD3FLT2_COMPH" description="Input Flag clear for SD3FLT2_COMPH Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="SD3FLT2_COMPL" description="Input Flag clear for SD3FLT2_COMPL Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="SD3FLT3_COMPH" description="Input Flag clear for SD3FLT3_COMPH Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="SD3FLT3_COMPL" description="Input Flag clear for SD3FLT3_COMPL Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="SD3FLT4_COMPH" description="Input Flag clear for SD3FLT4_COMPH Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="SD3FLT4_COMPL" description="Input Flag clear for SD3FLT4_COMPL Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="SD4FLT1_COMPH" description="Input Flag clear for SD4FLT1_COMPH Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="SD4FLT1_COMPL" description="Input Flag clear for SD4FLT1_COMPL Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="SD4FLT2_COMPH" description="Input Flag clear for SD4FLT2_COMPH Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="SD4FLT2_COMPL" description="Input Flag clear for SD4FLT2_COMPL Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="SD4FLT3_COMPH" description="Input Flag clear for SD4FLT3_COMPH Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="SD4FLT3_COMPL" description="Input Flag clear for SD4FLT3_COMPL Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="SD4FLT4_COMPH" description="Input Flag clear for SD4FLT4_COMPH Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="SD4FLT4_COMPL" description="Input Flag clear for SD4FLT4_COMPL Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="INPUTXBAR2_INPUT10" description="Input Flag clear for INPUTXBAR2_INPUT10 Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="INPUTXBAR2_INPUT11" description="Input Flag clear for INPUTXBAR2_INPUT11 Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="INPUTXBAR2_INPUT12" description="Input Flag clear for INPUTXBAR2_INPUT12 Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="INPUTXBAR2_INPUT13" description="Input Flag clear for INPUTXBAR2_INPUT13 Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="INPUTXBAR2_INPUT14" description="Input Flag clear for INPUTXBAR2_INPUT14 Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="INPUTXBAR2_INPUT7" description="Input Flag clear for INPUTXBAR2_INPUT7 Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="INPUTXBAR2_INPUT8" description="Input Flag clear for INPUTXBAR2_INPUT8 Signal" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="INPUTXBAR2_INPUT9" description="Input Flag clear for INPUTXBAR2_INPUT9 Signal" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="MCANB_FEVT0" description="Input Flag clear for MCANB_FEVT0 Signal" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="MCANB_FEVT1" description="Input Flag clear for MCANB_FEVT1 Signal" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="MCANB_FEVT2" description="Input Flag clear for MCANB_FEVT2 Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="FSIA_RX_TRIG1" description="Input Flag clear for FSIA_RX_TRIG1 Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="FSIB_RX_TRIG1" description="Input Flag clear for FSIB_RX_TRIG1 Signal" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="FSIC_RX_TRIG1" description="Input Flag clear for FSIC_RX_TRIG1 Signal" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="FSID_RX_TRIG1" description="Input Flag clear for FSID_RX_TRIG1 Signal" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR15" width="32" page="1" offset="0x3c" internal="0" description="X-Bar Input Flag Clear Register 15">
		<bitfield id="FSIRXA_TRIG_2" description="Input Flag clear for FSIRXA_TRIG_2 Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="FSIRXA_TRIG_3" description="Input Flag clear for FSIRXA_TRIG_3 Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="FSIRXB_TRIG_2" description="Input Flag clear for FSIRXB_TRIG_2 Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="FSIRXB_TRIG_3" description="Input Flag clear for FSIRXB_TRIG_3 Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="FSIRXC_TRIG_2" description="Input Flag clear for FSIRXC_TRIG_2 Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="FSIRXC_TRIG_3" description="Input Flag clear for FSIRXC_TRIG_3 Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="FSIRXD_TRIG_2" description="Input Flag clear for FSIRXD_TRIG_2 Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="FSIRXD_TRIG_3" description="Input Flag clear for FSIRXD_TRIG_3 Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="ECAP1_TRIPOUT" description="Input Flag clear for ECAP1_TRIPOUT Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="ECAP2_TRIPOUT" description="Input Flag clear for ECAP2_TRIPOUT Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="ECAP3_TRIPOUT" description="Input Flag clear for ECAP3_TRIPOUT Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="ECAP4_TRIPOUT" description="Input Flag clear for ECAP4_TRIPOUT Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="ECAP5_TRIPOUT" description="Input Flag clear for ECAP5_TRIPOUT Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="ECAP6_TRIPOUT" description="Input Flag clear for ECAP6_TRIPOUT Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CPU1ERADEVT10" description="Input Flag clear for CPU1ERADEVT10 Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CPU1ERADEVT11" description="Input Flag clear for CPU1ERADEVT11 Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CPU1ERADEVT8" description="Input Flag clear for CPU1ERADEVT8 Signal" begin="16" end="16" width="1" rwaccess="RW"/>
		<bitfield id="CPU1ERADEVT9" description="Input Flag clear for CPU1ERADEVT9 Signal" begin="17" end="17" width="1" rwaccess="RW"/>
		<bitfield id="CPU1_ADCCHECKEVT1" description="Input Flag clear for CPU1_ADCCHECKEVT1 Signal" begin="18" end="18" width="1" rwaccess="RW"/>
		<bitfield id="CPU1_ADCCHECKEVT2" description="Input Flag clear for CPU1_ADCCHECKEVT2 Signal" begin="19" end="19" width="1" rwaccess="RW"/>
		<bitfield id="CPU1_ADCCHECKEVT3" description="Input Flag clear for CPU1_ADCCHECKEVT3 Signal" begin="20" end="20" width="1" rwaccess="RW"/>
		<bitfield id="CPU1_ADCCHECKEVT4" description="Input Flag clear for CPU1_ADCCHECKEVT4 Signal" begin="21" end="21" width="1" rwaccess="RW"/>
		<bitfield id="CPU2ERADEVT10" description="Input Flag clear for CPU2ERADEVT10 Signal" begin="22" end="22" width="1" rwaccess="RW"/>
		<bitfield id="CPU2ERADEVT11" description="Input Flag clear for CPU2ERADEVT11 Signal" begin="23" end="23" width="1" rwaccess="RW"/>
		<bitfield id="CPU2ERADEVT8" description="Input Flag clear for CPU2ERADEVT8 Signal" begin="24" end="24" width="1" rwaccess="RW"/>
		<bitfield id="CPU2ERADEVT9" description="Input Flag clear for CPU2ERADEVT9 Signal" begin="25" end="25" width="1" rwaccess="RW"/>
		<bitfield id="CPU2_ADCCHECKEVT1" description="Input Flag clear for CPU2_ADCCHECKEVT1 Signal" begin="26" end="26" width="1" rwaccess="RW"/>
		<bitfield id="CPU2_ADCCHECKEVT2" description="Input Flag clear for CPU2_ADCCHECKEVT2 Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CPU2_ADCCHECKEVT3" description="Input Flag clear for CPU2_ADCCHECKEVT3 Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CPU2_ADCCHECKEVT4" description="Input Flag clear for CPU2_ADCCHECKEVT4 Signal" begin="29" end="29" width="1" rwaccess="RW"/>
	</register>
	<register id="XBARCLR16" width="32" page="1" offset="0x3e" internal="0" description="X-Bar Input Flag Clear Register 16">
		<bitfield id="CMPSS9_CTRIPH" description="Input Flag clear for CMPSS9_CTRIPH Signal" begin="0" end="0" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS9_CTRIPL" description="Input Flag clear for CMPSS9_CTRIPL Signal" begin="1" end="1" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS9_CTRIPOUTH" description="Input Flag clear for CMPSS9_CTRIPOUTH Signal" begin="2" end="2" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS9_CTRIPOUTL" description="Input Flag clear for CMPSS9_CTRIPOUTL Signal" begin="3" end="3" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS10_CTRIPH" description="Input Flag clear for CMPSS10_CTRIPH Signal" begin="4" end="4" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS10_CTRIPL" description="Input Flag clear for CMPSS10_CTRIPL Signal" begin="5" end="5" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS10_CTRIPOUTH" description="Input Flag clear for CMPSS10_CTRIPOUTH Signal" begin="6" end="6" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS10_CTRIPOUTL" description="Input Flag clear for CMPSS10_CTRIPOUTL Signal" begin="7" end="7" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS11_CTRIPH" description="Input Flag clear for CMPSS11_CTRIPH Signal" begin="8" end="8" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS11_CTRIPL" description="Input Flag clear for CMPSS11_CTRIPL Signal" begin="9" end="9" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS11_CTRIPOUTH" description="Input Flag clear for CMPSS11_CTRIPOUTH Signal" begin="10" end="10" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS11_CTRIPOUTL" description="Input Flag clear for CMPSS11_CTRIPOUTL Signal" begin="11" end="11" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS12_CTRIPH" description="Input Flag clear for CMPSS12_CTRIPH Signal" begin="12" end="12" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS12_CTRIPL" description="Input Flag clear for CMPSS12_CTRIPL Signal" begin="13" end="13" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS12_CTRIPOUTH" description="Input Flag clear for CMPSS12_CTRIPOUTH Signal" begin="14" end="14" width="1" rwaccess="RW"/>
		<bitfield id="CMPSS12_CTRIPOUTL" description="Input Flag clear for CMPSS12_CTRIPOUTL Signal" begin="15" end="15" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_4_1" description="Input Flag clear for CLB5_4_1  Signal" begin="27" end="27" width="1" rwaccess="RW"/>
		<bitfield id="CLB5_5_1" description="Input Flag clear for CLB5_5_1 Signal" begin="28" end="28" width="1" rwaccess="RW"/>
		<bitfield id="CLB6_4_1" description="Input Flag clear for CLB6_4_1 Signal" begin="29" end="29" width="1" rwaccess="RW"/>
		<bitfield id="CLB6_5_1" description="Input Flag clear for CLB6_5_1 Signal" begin="30" end="30" width="1" rwaccess="RW"/>
		<bitfield id="XCLKOUT" description="Input Flag clear for XCLKOUT Signal" begin="31" end="31" width="1" rwaccess="RW"/>
	</register>
</module>
