<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>
defines: 
time_elapsed: 0.048s
ram usage: 10096 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p754.sv</a>
module top;
	wire clk = 0;
	generate
		begin : sb_intf1
			wire clk;
			wire req;
			reg gnt;
			wire [7:0] addr;
			wire [7:0] data;
			wire [1:0] mode;
			wire start;
			wire rdy;
		end
		assign sb_intf1.clk = clk;
	endgenerate
	generate
		begin : sb_intf2
			wire clk;
			wire req;
			reg gnt;
			wire [7:0] addr;
			wire [7:0] data;
			wire [1:0] mode;
			wire start;
			wire rdy;
		end
		assign sb_intf2.clk = clk;
	endgenerate
	generate
		begin : mem1
			wire avail;
			always @(posedge top.sb_intf1.clk) top.sb_intf1.gnt &lt;= top.sb_intf1.req &amp; avail;
		end
	endgenerate
	generate
		begin : mem2
			wire avail;
			always @(posedge top.sb_intf2.clk) top.sb_intf2.gnt &lt;= top.sb_intf2.req &amp; avail;
		end
	endgenerate
endmodule

</pre>
</body>