C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/dat_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/dat_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module dat_mem

Top level modules:
	dat_mem

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/Control.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/Control.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Control

Top level modules:
	Control

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/top_level.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/top_level.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module top_level

Top level modules:
	top_level

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/immediate_Controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module immediate_ctrl

Top level modules:
	immediate_ctrl

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/milestone2_quicktest_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/milestone2_quicktest_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module milestone2_quicktest_tb

Top level modules:
	milestone2_quicktest_tb

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/MUX2x1.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux_2x1

Top level modules:
	mux_2x1

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/PC_Controller.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC_Controller

Top level modules:
	PC_Controller

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/decoder.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/decoder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module decoderModule

Top level modules:
	decoderModule

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog2_tb.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/testbench/Milestone3/prog2_tb.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module prog2_tb

Top level modules:
	prog2_tb

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/register_mapper.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/register_mapper.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Register_Mapper

Top level modules:
	Register_Mapper

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/half_byte_parser.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module half_byte_parser

Top level modules:
	half_byte_parser

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/PC.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/PC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module PC

Top level modules:
	PC

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/instr_ROM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instr_ROM

Top level modules:
	instr_ROM

} {} {}} C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/reg_file.sv {1 {vlog -work work -sv -stats=none C:/Users/ruhu/Desktop/CSE141LTermProject/Verilog/reg_file.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}}
