#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Feb 16 18:40:47 2026
# Process ID: 779921
# Current directory: /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1
# Command line: vivado -log finn_design_StreamingMaxPool_hls_3_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source finn_design_StreamingMaxPool_hls_3_0.tcl
# Log file: /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/finn_design_StreamingMaxPool_hls_3_0.vds
# Journal file: /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/vivado.jou
# Running On: patanjali-slpsk, OS: Linux, CPU Frequency: 5399.946 MHz, CPU Physical cores: 24, Host memory: 33351 MB
#-----------------------------------------------------------
source finn_design_StreamingMaxPool_hls_3_0.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1318.660 ; gain = 0.023 ; free physical = 6182 ; free virtual = 9754
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ug_lab/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_0_nwarn1of'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_0_m4tsajpn'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_1_ce0phr1n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_0_xb56_y14'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_2_md_geplu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_0__m9uugb_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_3_d7gay76z'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_1_fegyvytd'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_4_z2phmwkt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_0_4ucdkcbi/project_MVAU_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_5_v0u59d5q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_2_2eop8rfu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_6_08mvw34m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_0_9fxgdm82/project_StreamingMaxPool_hls_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_7_cc_qe40p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_1_zfv65kux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_8_i8h3cc93'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_3_exbgsvmw'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_9_g39pvxnr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_1_93_d4s_i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_10_v_an4hwg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_4_uq_dcmmv'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_11_n9hqx_9q'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_1_4z9tob4g/project_MVAU_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_12_3bg1zlmb'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_5_gxxih1y7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_13_ysxez98f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_1_5u5657md/project_StreamingMaxPool_hls_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_14_v1tc3b4o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_2_l3u0ieyj'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_15_n066kz74'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_6_rmh661_y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_16_tq29gxt1'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_2_zj9rsa76'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_17_0r5o755y'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_7_v8az255t'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_18_0p7kylb4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_2_f4g_g298/project_MVAU_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_19_3mz5jxq9'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_8_arjoxkaz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_20_sjken06n'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_2_ma79cjy7/project_StreamingMaxPool_hls_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_21_fk_wu8kg'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_3_awquvonm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_22_s1qyqruq'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_9_1ak4tvi0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_23_sar4u60w'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_3_kgxam4t7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_24_t5ax6bpu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_10_q6chrc9m'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_25_9iwrc41r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_3_3x5e4_l0/project_MVAU_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_26_i1thacc5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_11_5g7eb0n5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_27_a4j1sl04'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_3_t0395dtr/project_StreamingMaxPool_hls_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_28_68ew_70i'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_4_qwowe7as'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_29_movoptca'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_12_emcgwqz8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_30_mbzs867v'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_4_bj9ztzhu'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_31_do5uzo8p'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_13_rcbhwr8r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_32_9simff0k'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_4_bf8hvydk/project_MVAU_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_33_wzqr9_0f'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_14_ujar58mh'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_34_v4q_8w0b'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingMaxPool_hls_4_wjfji4l7/project_StreamingMaxPool_hls_4/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_35_rm7qjnsx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_5_fe9ourd6'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_36_xnwbg58o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_15_fh06umud'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_37_b9s3au7x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_5_ojizvlo5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_38_exe95kjt'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_16_jlddzc49'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_39_iobks8ch'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_5_z_abwm0r/project_MVAU_hls_5/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_40_o2rinf8o'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_17_uwet2jtm'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_41_bg5j4_on'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_6_0n5o4tx5'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_42_aei_pg0x'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_18_kdka0bt_'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_43_3nonuy78'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_ConvolutionInputGenerator_rtl_6_ipt78yet'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_44_yw00fymr'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_19_cel8waiz'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_45_lh8rqd51'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_6_4xmley2e/project_MVAU_hls_6/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_46_j235m_9j'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_MVAU_hls_7_qsx_7bko/project_MVAU_hls_7/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_47__66qt0z7'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingDataWidthConverter_rtl_20_liukhrfo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_48_fbubumj8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_FMPadding_rtl_7_kvaz2c7r'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_ug_lab/code_gen_ipgen_StreamingFIFO_rtl_49_e1jambqq'.
INFO: [Common 17-14] Message 'IP_Flow 19-1700' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: finn_design_StreamingMaxPool_hls_3_0
Command: synth_design -top finn_design_StreamingMaxPool_hls_3_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 781034
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1967.938 ; gain = 370.801 ; free physical = 3088 ; free virtual = 6663
Synthesis current peak Physical Memory [PSS] (MB): peak = 1165.161; parent = 1041.009; children = 124.152
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2962.809; parent = 1970.910; children = 991.898
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'finn_design_StreamingMaxPool_hls_3_0' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/synth/finn_design_StreamingMaxPool_hls_3_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_147_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_158_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'StreamingMaxPool_hls_3_regslice_both' [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3_regslice_both' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'StreamingMaxPool_hls_3' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b1a5/hdl/verilog/StreamingMaxPool_hls_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'finn_design_StreamingMaxPool_hls_3_0' (0#1) [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/synth/finn_design_StreamingMaxPool_hls_3_0.v:53]
WARNING: [Synth 8-7129] Port reset in module StreamingMaxPool_hls_3_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_buf_V_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2054.875 ; gain = 457.738 ; free physical = 3661 ; free virtual = 7239
Synthesis current peak Physical Memory [PSS] (MB): peak = 1165.161; parent = 1041.009; children = 124.448
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3046.777; parent = 2054.879; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.688 ; gain = 475.551 ; free physical = 3669 ; free virtual = 7247
Synthesis current peak Physical Memory [PSS] (MB): peak = 1165.161; parent = 1041.009; children = 124.839
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3064.590; parent = 2072.691; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2072.688 ; gain = 475.551 ; free physical = 3689 ; free virtual = 7267
Synthesis current peak Physical Memory [PSS] (MB): peak = 1165.161; parent = 1041.009; children = 124.969
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3064.590; parent = 2072.691; children = 991.898
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2072.688 ; gain = 0.000 ; free physical = 3629 ; free virtual = 7203
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/constraints/StreamingMaxPool_hls_3_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingMaxPool_hls_3_0/constraints/StreamingMaxPool_hls_3_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.438 ; gain = 0.000 ; free physical = 3085 ; free virtual = 6667
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2225.438 ; gain = 0.000 ; free physical = 3068 ; free virtual = 6650
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 3292 ; free virtual = 6867
Synthesis current peak Physical Memory [PSS] (MB): peak = 1165.161; parent = 1041.009; children = 127.091
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 3358 ; free virtual = 6934
Synthesis current peak Physical Memory [PSS] (MB): peak = 1165.161; parent = 1041.009; children = 127.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 3435 ; free virtual = 7011
Synthesis current peak Physical Memory [PSS] (MB): peak = 1165.161; parent = 1041.009; children = 127.822
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_iter1_fsm_reg' in module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
  ap_ST_iter1_fsm_state0 |                               01 |                               01
  ap_ST_iter1_fsm_state2 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'ap_CS_iter1_fsm_reg' in module 'StreamingMaxPool_hls_3_StreamingMaxPool_Precision_Pipeline_VITIS_LOOP_174_8'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 4695 ; free virtual = 8272
Synthesis current peak Physical Memory [PSS] (MB): peak = 1165.161; parent = 1041.009; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               96 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 96    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 22    
+---RAMs : 
	               78 Bit	(26 X 3 bit)          RAMs := 32    
+---Muxes : 
	   2 Input   96 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 98    
	   2 Input    4 Bit        Muxes := 2     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 193   
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 188   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 5709 ; free virtual = 9280
Synthesis current peak Physical Memory [PSS] (MB): peak = 1165.161; parent = 1041.009; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                                                          | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_U/ram_reg    | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_1_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_2_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_3_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_4_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_5_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_6_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_7_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_8_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_9_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_10_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_11_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_12_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_13_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_14_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_15_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_16_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_17_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_18_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_19_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_20_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_21_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_22_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_23_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_24_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_25_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_26_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_27_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_28_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_29_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_30_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_31_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 5143 ; free virtual = 8716
Synthesis current peak Physical Memory [PSS] (MB): peak = 1268.408; parent = 1141.424; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 7620 ; free virtual = 11193
Synthesis current peak Physical Memory [PSS] (MB): peak = 1295.332; parent = 1168.594; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                                                          | Inference | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_U/ram_reg    | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_1_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_2_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_3_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_4_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_5_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_6_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_7_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_8_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_9_U/ram_reg  | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_10_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_11_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_12_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_13_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_14_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_15_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_16_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_17_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_18_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_19_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_20_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_21_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_22_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_23_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_24_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_25_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_26_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_27_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_28_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_29_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_30_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
|inst        | grp_StreamingMaxPool_Precision_52u_2u_32u_ap_uint_3_0_96_s_fu_28/buf_V_31_U/ram_reg | Implied   | 32 x 3               | RAM16X1S x 6  | 
+------------+-------------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 7426 ; free virtual = 11000
Synthesis current peak Physical Memory [PSS] (MB): peak = 1295.332; parent = 1168.594; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 6870 ; free virtual = 10445
Synthesis current peak Physical Memory [PSS] (MB): peak = 1295.332; parent = 1168.594; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 6854 ; free virtual = 10430
Synthesis current peak Physical Memory [PSS] (MB): peak = 1295.332; parent = 1168.594; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 6741 ; free virtual = 10317
Synthesis current peak Physical Memory [PSS] (MB): peak = 1295.332; parent = 1168.594; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 6699 ; free virtual = 10276
Synthesis current peak Physical Memory [PSS] (MB): peak = 1295.332; parent = 1168.594; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 6668 ; free virtual = 10245
Synthesis current peak Physical Memory [PSS] (MB): peak = 1295.332; parent = 1168.594; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 6829 ; free virtual = 10406
Synthesis current peak Physical Memory [PSS] (MB): peak = 1295.332; parent = 1168.594; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     4|
|2     |LUT2     |   103|
|3     |LUT3     |   308|
|4     |LUT4     |   111|
|5     |LUT5     |   224|
|6     |LUT6     |    66|
|7     |RAM16X1S |   192|
|8     |FDRE     |   754|
|9     |FDSE     |     2|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 6827 ; free virtual = 10405
Synthesis current peak Physical Memory [PSS] (MB): peak = 1295.332; parent = 1168.594; children = 128.418
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3185.324; parent = 2193.426; children = 991.898
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 2225.438 ; gain = 475.551 ; free physical = 6803 ; free virtual = 10381
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:35 . Memory (MB): peak = 2225.438 ; gain = 628.301 ; free physical = 6780 ; free virtual = 10359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2225.438 ; gain = 0.000 ; free physical = 6699 ; free virtual = 10277
INFO: [Netlist 29-17] Analyzing 192 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2225.438 ; gain = 0.000 ; free physical = 6202 ; free virtual = 9784
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 192 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 192 instances

Synth Design complete, checksum: 2556da4
INFO: [Common 17-83] Releasing license: Synthesis
143 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 2225.438 ; gain = 906.777 ; free physical = 6291 ; free virtual = 9879
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/finn_design_StreamingMaxPool_hls_3_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP finn_design_StreamingMaxPool_hls_3_0, cache-ID = 501e1ee18a7a7c61
INFO: [Coretcl 2-1174] Renamed 42 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ug_lab/finn/notebooks/pls5/output/stitched_ip/finn_vivado_stitch_proj.runs/finn_design_StreamingMaxPool_hls_3_0_synth_1/finn_design_StreamingMaxPool_hls_3_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file finn_design_StreamingMaxPool_hls_3_0_utilization_synth.rpt -pb finn_design_StreamingMaxPool_hls_3_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Feb 16 18:41:44 2026...
