<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_G2_R_Req_600b7c70</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_600b7c70'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_G2_R_Req_600b7c70')">rsnoc_z_H_R_N_A_G2_R_Req_600b7c70</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 98.57</td>
<td class="s10 cl rt"><a href="mod1671.html#Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1671.html#Cond" >100.00</a></td>
<td class="s9 cl rt"><a href="mod1671.html#Toggle" > 94.27</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1671.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1671.html#inst_tag_234222"  onclick="showContent('inst_tag_234222')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></td>
<td class="s8 cl rt"> 82.44</td>
<td class="s9 cl rt"><a href="mod1671.html#inst_tag_234222_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1671.html#inst_tag_234222_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234222_Toggle" > 86.62</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234222_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1671.html#inst_tag_234220"  onclick="showContent('inst_tag_234220')">config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></td>
<td class="s8 cl rt"> 82.71</td>
<td class="s9 cl rt"><a href="mod1671.html#inst_tag_234220_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1671.html#inst_tag_234220_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234220_Toggle" > 87.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234220_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1671.html#inst_tag_234221"  onclick="showContent('inst_tag_234221')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></td>
<td class="s8 cl rt"> 83.18</td>
<td class="s9 cl rt"><a href="mod1671.html#inst_tag_234221_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1671.html#inst_tag_234221_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234221_Toggle" > 89.60</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234221_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1671.html#inst_tag_234219"  onclick="showContent('inst_tag_234219')">config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></td>
<td class="s9 cl rt"> 96.34</td>
<td class="s10 cl rt"><a href="mod1671.html#inst_tag_234219_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1671.html#inst_tag_234219_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234219_Toggle" > 85.35</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1671.html#inst_tag_234219_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_234222'>
<hr>
<a name="inst_tag_234222"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_234222" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.44</td>
<td class="s9 cl rt"><a href="mod1671.html#inst_tag_234222_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1671.html#inst_tag_234222_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234222_Toggle" > 86.62</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234222_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.97</td>
<td class="s9 cl rt"> 97.67</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s8 cl rt"> 85.27</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.28</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.50</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod367.html#inst_tag_43166" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1653.html#inst_tag_225778" id="tag_urg_inst_225778">Aap</a></td>
<td class="s9 cl rt"> 90.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1653.html#inst_tag_225779" id="tag_urg_inst_225779">Aap_0</a></td>
<td class="s9 cl rt"> 90.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.51</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1415.html#inst_tag_171882" id="tag_urg_inst_171882">Awp</a></td>
<td class="s9 cl rt"> 99.56</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.68</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1275.html#inst_tag_164395" id="tag_urg_inst_164395">ue</a></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2226" id="tag_urg_inst_2226">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2227" id="tag_urg_inst_2227">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2225" id="tag_urg_inst_2225">ursrrrg560</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_2.html#inst_tag_2224" id="tag_urg_inst_2224">ursrrrg567</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1560.html#inst_tag_200628" id="tag_urg_inst_200628">usm</a></td>
<td class="s6 cl rt"> 65.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 65.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_234220'>
<hr>
<a name="inst_tag_234220"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_234220" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.71</td>
<td class="s9 cl rt"><a href="mod1671.html#inst_tag_234220_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1671.html#inst_tag_234220_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234220_Toggle" > 87.69</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234220_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.37</td>
<td class="s9 cl rt"> 97.67</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s8 cl rt"> 86.87</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.50</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.16</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod367.html#inst_tag_43164" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1653.html#inst_tag_225774" id="tag_urg_inst_225774">Aap</a></td>
<td class="s9 cl rt"> 91.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.93</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1653.html#inst_tag_225775" id="tag_urg_inst_225775">Aap_0</a></td>
<td class="s9 cl rt"> 91.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.93</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1415.html#inst_tag_171880" id="tag_urg_inst_171880">Awp</a></td>
<td class="s9 cl rt"> 99.56</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.68</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1275.html#inst_tag_164391" id="tag_urg_inst_164391">ue</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2151" id="tag_urg_inst_2151">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2152" id="tag_urg_inst_2152">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2150" id="tag_urg_inst_2150">ursrrrg560</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2149" id="tag_urg_inst_2149">ursrrrg567</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1560.html#inst_tag_200626" id="tag_urg_inst_200626">usm</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 90.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_234221'>
<hr>
<a name="inst_tag_234221"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_234221" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 83.18</td>
<td class="s9 cl rt"><a href="mod1671.html#inst_tag_234221_Line" > 90.62</a></td>
<td class="s7 cl rt"><a href="mod1671.html#inst_tag_234221_Cond" > 71.43</a></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234221_Toggle" > 89.60</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234221_Branch" > 81.08</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.41</td>
<td class="s9 cl rt"> 97.67</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s8 cl rt"> 87.01</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.52</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.89</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.35</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod367.html#inst_tag_43165" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1653.html#inst_tag_225776" id="tag_urg_inst_225776">Aap</a></td>
<td class="s9 cl rt"> 92.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1653.html#inst_tag_225777" id="tag_urg_inst_225777">Aap_0</a></td>
<td class="s9 cl rt"> 92.17</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 76.50</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1415.html#inst_tag_171881" id="tag_urg_inst_171881">Awp</a></td>
<td class="s9 cl rt"> 99.12</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.36</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1275.html#inst_tag_164392" id="tag_urg_inst_164392">ue</a></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2177" id="tag_urg_inst_2177">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2178" id="tag_urg_inst_2178">ursrrrg129</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2176" id="tag_urg_inst_2176">ursrrrg560</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_1.html#inst_tag_2175" id="tag_urg_inst_2175">ursrrrg567</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1560.html#inst_tag_200627" id="tag_urg_inst_200627">usm</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_234219'>
<hr>
<a name="inst_tag_234219"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_234219" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.34</td>
<td class="s10 cl rt"><a href="mod1671.html#inst_tag_234219_Line" >100.00</a></td>
<td class="s10 cl rt"><a href="mod1671.html#inst_tag_234219_Cond" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1671.html#inst_tag_234219_Toggle" > 85.35</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1671.html#inst_tag_234219_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.85</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 83.40</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 90.46</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.06</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.33</td>
<td class="wht cl rt"></td>
<td><a href="mod367.html#inst_tag_43163" >GenericToSpecific</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1653.html#inst_tag_225772" id="tag_urg_inst_225772">Aap</a></td>
<td class="s9 cl rt"> 91.31</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 73.93</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1653.html#inst_tag_225773" id="tag_urg_inst_225773">Aap_0</a></td>
<td class="s9 cl rt"> 90.74</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.22</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1415.html#inst_tag_171879" id="tag_urg_inst_171879">Awp</a></td>
<td class="s9 cl rt"> 97.25</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 91.75</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1275.html#inst_tag_164389" id="tag_urg_inst_164389">ue</a></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2079" id="tag_urg_inst_2079">ursrrrg</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2080" id="tag_urg_inst_2080">ursrrrg129</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2078" id="tag_urg_inst_2078">ursrrrg560</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod69_0.html#inst_tag_2077" id="tag_urg_inst_2077">ursrrrg567</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1560.html#inst_tag_200625" id="tag_urg_inst_200625">usm</a></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_G2_R_Req_600b7c70'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1671.html" >rsnoc_z_H_R_N_A_G2_R_Req_600b7c70</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77097</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77104</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77109</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77244</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77329</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77336</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77360</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77373</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77380</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77395</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77096                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77097      1/1          		if ( ! Sys_Clk_RstN )
77098      1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
77099      1/1          		else if ( ReqIsPreStrm )
77100      1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
77101                   	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
77102                   	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
77103                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77104      1/1          		if ( ! Sys_Clk_RstN )
77105      1/1          			Len1W &lt;= #1.0 ( 8'b0 );
77106      1/1          		else if ( ReqIsPreStrm )
77107      1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
77108                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77109      1/1          		if ( ! Sys_Clk_RstN )
77110      1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
77111      1/1          		else if ( ReqIsPreStrm )
77112      1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
77113                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77114      1/1          		if ( ! Sys_Clk_RstN )
77115      1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
77116      1/1          		else if ( EnIdReg )
77117      1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
77118                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
77119                   		.Rx_0( u_b31_0 )
77120                   	,	.Rx_1( u_b31_1 )
77121                   	,	.Rx_10( u_b31_10 )
77122                   	,	.Rx_2( u_b31_2 )
77123                   	,	.Rx_3( u_b31_3 )
77124                   	,	.Rx_4( u_b31_4 )
77125                   	,	.Rx_5( u_b31_5 )
77126                   	,	.Rx_6( u_b31_6 )
77127                   	,	.RxRdy( u_706 )
77128                   	,	.RxVld( AxiAwB_Valid )
77129                   	,	.Sys_Clk( Sys_Clk )
77130                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77131                   	,	.Sys_Clk_En( Sys_Clk_En )
77132                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77133                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77134                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77135                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77136                   	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
77137                   	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
77138                   	,	.Tx_0( u_474f_0 )
77139                   	,	.Tx_1( u_474f_1 )
77140                   	,	.Tx_10( u_474f_10 )
77141                   	,	.Tx_2( u_474f_2 )
77142                   	,	.Tx_3( u_474f_3 )
77143                   	,	.Tx_4( u_474f_4 )
77144                   	,	.Tx_5( u_474f_5 )
77145                   	,	.Tx_6( u_474f_6 )
77146                   	,	.TxRdy( Axi_aw_ready )
77147                   	,	.TxVld( Axi_aw_valid )
77148                   	);
77149                   	assign AxiAwB_Ready = u_706;
77150                   	assign AxiAw_Ready = AxiAwB_Ready;
77151                   	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
77152                   	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
77153                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
77154                   		.Clk( Sys_Clk )
77155                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77156                   	,	.Clk_En( Sys_Clk_En )
77157                   	,	.Clk_EnS( Sys_Clk_EnS )
77158                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77159                   	,	.Clk_RstN( Sys_Clk_RstN )
77160                   	,	.Clk_Tm( Sys_Clk_Tm )
77161                   	,	.O( WrDataNotVld )
77162                   	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
77163                   	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
77164                   	);
77165                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
77166                   		.Clk( Sys_Clk )
77167                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77168                   	,	.Clk_En( Sys_Clk_En )
77169                   	,	.Clk_EnS( Sys_Clk_EnS )
77170                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77171                   	,	.Clk_RstN( Sys_Clk_RstN )
77172                   	,	.Clk_Tm( Sys_Clk_Tm )
77173                   	,	.O( WrAddrCyN )
77174                   	,	.Reset( RstWrAddrCyN )
77175                   	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
77176                   	);
77177                   	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
77178                   		.Rx_0( u_2e3f_0 )
77179                   	,	.Rx_2( u_2e3f_2 )
77180                   	,	.Rx_4( u_2e3f_4 )
77181                   	,	.RxRdy( u_746 )
77182                   	,	.RxVld( AxiW_Valid )
77183                   	,	.Sys_Clk( Sys_Clk )
77184                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77185                   	,	.Sys_Clk_En( Sys_Clk_En )
77186                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77187                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77188                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77189                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77190                   	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
77191                   	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
77192                   	,	.Tx_0( u_d641_0 )
77193                   	,	.Tx_2( u_d641_2 )
77194                   	,	.Tx_4( u_d641_4 )
77195                   	,	.TxRdy( Axi_w_ready )
77196                   	,	.TxVld( Axi_w_valid )
77197                   	);
77198                   	assign AxiW_Ready = u_746;
77199                   	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
77200                   	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
77201                   	assign Gen_Req_Rdy = AxiRdy;
77202                   	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
77203                   	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
77204                   	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
77205                   	assign u_b175 = Gen_Req_Data [127:124];
77206                   	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
77207                   	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
77208                   	assign AxiAr_Addr = ArAddr;
77209                   	assign AxiArD_Addr = AxiAr_Addr;
77210                   	assign AxiArDB_Addr = AxiArD_Addr;
77211                   	assign u_6808_0 = AxiArDB_Addr;
77212                   	assign AxiAr_Burst = ReqBurst;
77213                   	assign AxiArD_Burst = AxiAr_Burst;
77214                   	assign AxiArDB_Burst = AxiArD_Burst;
77215                   	assign u_6808_1 = AxiArDB_Burst;
77216                   	assign AxiAr_Size = ReqAxiSize;
77217                   	assign AxiArD_Size = AxiAr_Size;
77218                   	assign AxiArDB_Size = AxiArD_Size;
77219                   	assign u_6808_10 = AxiArDB_Size;
77220                   	assign AxiAr_Cache = ReqCacheMap;
77221                   	assign AxiArD_Cache = AxiAr_Cache;
77222                   	assign AxiArDB_Cache = AxiArD_Cache;
77223                   	assign u_6808_2 = AxiArDB_Cache;
77224                   	assign AxiAr_Id = { ReqId };
77225                   	assign AxiArD_Id = AxiAr_Id;
77226                   	assign AxiArDB_Id = AxiArD_Id;
77227                   	assign u_6808_3 = AxiArDB_Id;
77228                   	assign AxiAr_Len = ReqAxiLength;
77229                   	assign AxiArD_Len = AxiAr_Len;
77230                   	assign AxiArDB_Len = AxiArD_Len;
77231                   	assign u_6808_4 = AxiArDB_Len;
77232                   	assign AxiAr_Lock = ReqLock [0];
77233                   	assign AxiArD_Lock = AxiAr_Lock;
77234                   	assign AxiArDB_Lock = AxiArD_Lock;
77235                   	assign u_6808_5 = AxiArDB_Lock;
77236                   	assign AxiAr_Prot = ReqProtMap;
77237                   	assign AxiArD_Prot = AxiAr_Prot;
77238                   	assign AxiArDB_Prot = AxiArD_Prot;
77239                   	assign u_6808_6 = AxiArDB_Prot;
77240                   	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
77241                   	assign AxiArD_Valid = AxiAr_Valid;
77242                   	assign AxiArDB_Valid = AxiArD_Valid;
77243                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77244      1/1          		if ( ! Sys_Clk_RstN )
77245      1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
77246      1/1          		else if ( EnRegReq )
77247      1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
77248                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
77249                   		.Clk( Sys_Clk )
77250                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77251                   	,	.Clk_En( Sys_Clk_En )
77252                   	,	.Clk_EnS( Sys_Clk_EnS )
77253                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77254                   	,	.Clk_RstN( Sys_Clk_RstN )
77255                   	,	.Clk_Tm( Sys_Clk_Tm )
77256                   	,	.O( IsLastReq )
77257                   	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
77258                   	,		.Set(
77259                   				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
77260                   		)
77261                   	);
77262                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
77263                   		.Clk( Sys_Clk )
77264                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77265                   	,	.Clk_En( Sys_Clk_En )
77266                   	,	.Clk_EnS( Sys_Clk_EnS )
77267                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77268                   	,	.Clk_RstN( Sys_Clk_RstN )
77269                   	,	.Clk_Tm( Sys_Clk_Tm )
77270                   	,	.O( EnStream )
77271                   	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
77272                   	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
77273                   	);
77274                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
77275                   		.Rx_0( u_6808_0 )
77276                   	,	.Rx_1( u_6808_1 )
77277                   	,	.Rx_10( u_6808_10 )
77278                   	,	.Rx_2( u_6808_2 )
77279                   	,	.Rx_3( u_6808_3 )
77280                   	,	.Rx_4( u_6808_4 )
77281                   	,	.Rx_5( u_6808_5 )
77282                   	,	.Rx_6( u_6808_6 )
77283                   	,	.RxRdy( u_335 )
77284                   	,	.RxVld( AxiArDB_Valid )
77285                   	,	.Sys_Clk( Sys_Clk )
77286                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77287                   	,	.Sys_Clk_En( Sys_Clk_En )
77288                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77289                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77290                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77291                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77292                   	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
77293                   	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
77294                   	,	.Tx_0( u_a246_0 )
77295                   	,	.Tx_1( u_a246_1 )
77296                   	,	.Tx_10( u_a246_10 )
77297                   	,	.Tx_2( u_a246_2 )
77298                   	,	.Tx_3( u_a246_3 )
77299                   	,	.Tx_4( u_a246_4 )
77300                   	,	.Tx_5( u_a246_5 )
77301                   	,	.Tx_6( u_a246_6 )
77302                   	,	.TxRdy( Axi_ar_ready )
77303                   	,	.TxVld( Axi_ar_valid )
77304                   	);
77305                   	assign Axi_ar_addr = u_a246_0;
77306                   	assign Axi_ar_burst = u_a246_1;
77307                   	assign Axi_ar_cache = u_a246_2;
77308                   	assign Axi_ar_id = u_a246_3;
77309                   	assign Axi_ar_len = u_a246_4;
77310                   	assign Axi_ar_lock = u_a246_5;
77311                   	assign Axi_ar_prot = u_a246_6;
77312                   	assign Axi_ar_size = u_a246_10;
77313                   	assign Axi_aw_addr = u_474f_0;
77314                   	assign Axi_aw_burst = u_474f_1;
77315                   	assign Axi_aw_cache = u_474f_2;
77316                   	assign Axi_aw_id = u_474f_3;
77317                   	assign Axi_aw_len = u_474f_4;
77318                   	assign Axi_aw_lock = u_474f_5;
77319                   	assign Axi_aw_prot = u_474f_6;
77320                   	assign Axi_aw_size = u_474f_10;
77321                   	assign Axi_w_data = u_d641_0;
77322                   	assign Axi_w_last = u_d641_2;
77323                   	assign Axi_w_strb = u_d641_4;
77324                   	assign LockAbort = 1'b0;
77325                   	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
77326                   	assign ReqPwr_WakeUp = Gen_Req_Vld;
77327                   	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
77328                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77329      1/1          			if ( ! Sys_Clk_RstN )
77330      1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
77331      1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
77332      1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
77333                   	// synopsys translate_off
77334                   	// synthesis translate_off
77335                   	always @( posedge Sys_Clk )
77336      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77337      <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
77338                   			&amp;
77339                   			1'b1
77340                   			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
77341                   			) begin
77342      <font color = "grey">unreachable  </font>				dontStop = 0;
77343      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77344      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77345      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
77346      <font color = "grey">unreachable  </font>					$stop;
77347                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77348                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77349                   	// synthesis translate_on
77350                   	// synopsys translate_on
77351                   	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77352                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77353      1/1          			if ( ! Sys_Clk_RstN )
77354      1/1          				u_14a &lt;= #1.0 ( 1'b0 );
77355      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77356      1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
77357                   	// synopsys translate_off
77358                   	// synthesis translate_off
77359                   	always @( posedge Sys_Clk )
77360      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77361      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
77362      <font color = "grey">unreachable  </font>				dontStop = 0;
77363      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77364      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77365      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
77366      <font color = "grey">unreachable  </font>					$stop;
77367                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77368                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77369                   	// synthesis translate_on
77370                   	// synopsys translate_on
77371                   	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77372                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77373      1/1          			if ( ! Sys_Clk_RstN )
77374      1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
77375      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77376      1/1          				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
77377                   	// synopsys translate_off
77378                   	// synthesis translate_off
77379                   	always @( posedge Sys_Clk )
77380      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77381      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
77382      <font color = "grey">unreachable  </font>				dontStop = 0;
77383      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77384      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77385      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
77386      <font color = "grey">unreachable  </font>					$stop;
77387                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77388                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77389                   	// synthesis translate_on
77390                   	// synopsys translate_on
77391                   	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
77392                   	// synopsys translate_off
77393                   	// synthesis translate_off
77394                   	always @( posedge Sys_Clk )
77395      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77396      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
77397      <font color = "grey">unreachable  </font>				dontStop = 0;
77398      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77399      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77400      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
77401      <font color = "grey">unreachable  </font>					$stop;
77402                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77403                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1671.html" >rsnoc_z_H_R_N_A_G2_R_Req_600b7c70</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77048
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77064
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[6:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77078
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77203
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77207
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1671.html" >rsnoc_z_H_R_N_A_G2_R_Req_600b7c70</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">28</td>
<td class="rt">56.00 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">942</td>
<td class="rt">888</td>
<td class="rt">94.27 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">447</td>
<td class="rt">94.90 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">441</td>
<td class="rt">93.63 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">28</td>
<td class="rt">56.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">942</td>
<td class="rt">888</td>
<td class="rt">94.27 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">447</td>
<td class="rt">94.90 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">441</td>
<td class="rt">93.63 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[29:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[29:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1671.html" >rsnoc_z_H_R_N_A_G2_R_Req_600b7c70</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77048</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77064</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77078</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77203</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77097</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77104</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77109</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77114</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77244</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77329</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77373</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77064      	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [6:4];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77068      	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77078      	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77203      	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77207      	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77097      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77098      			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
77099      		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
77100      			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77104      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77105      			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
77106      		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
77107      			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77109      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77110      			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77111      		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
77112      			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77114      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77115      			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
77116      		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
77117      			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77244      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77245      			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77246      		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
77247      			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77329      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77330      				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
77331      			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77332      				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77353      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77354      				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77355      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77356      				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77373      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77374      				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77375      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77376      				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234222'>
<a name="inst_tag_234222_Line"></a>
<b>Line Coverage for Instance : <a href="mod1671.html#inst_tag_234222" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>29</td><td>90.62</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77097</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77104</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77109</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77244</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77329</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77336</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77360</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77373</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77380</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77395</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77096                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77097      1/1          		if ( ! Sys_Clk_RstN )
77098      1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
77099      1/1          		else if ( ReqIsPreStrm )
77100      <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
77101                   	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
77102                   	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
77103                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77104      1/1          		if ( ! Sys_Clk_RstN )
77105      1/1          			Len1W &lt;= #1.0 ( 8'b0 );
77106      1/1          		else if ( ReqIsPreStrm )
77107      <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
77108                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77109      1/1          		if ( ! Sys_Clk_RstN )
77110      1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
77111      1/1          		else if ( ReqIsPreStrm )
77112      <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
77113                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77114      1/1          		if ( ! Sys_Clk_RstN )
77115      1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
77116      1/1          		else if ( EnIdReg )
77117      1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
77118                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
77119                   		.Rx_0( u_b31_0 )
77120                   	,	.Rx_1( u_b31_1 )
77121                   	,	.Rx_10( u_b31_10 )
77122                   	,	.Rx_2( u_b31_2 )
77123                   	,	.Rx_3( u_b31_3 )
77124                   	,	.Rx_4( u_b31_4 )
77125                   	,	.Rx_5( u_b31_5 )
77126                   	,	.Rx_6( u_b31_6 )
77127                   	,	.RxRdy( u_706 )
77128                   	,	.RxVld( AxiAwB_Valid )
77129                   	,	.Sys_Clk( Sys_Clk )
77130                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77131                   	,	.Sys_Clk_En( Sys_Clk_En )
77132                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77133                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77134                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77135                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77136                   	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
77137                   	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
77138                   	,	.Tx_0( u_474f_0 )
77139                   	,	.Tx_1( u_474f_1 )
77140                   	,	.Tx_10( u_474f_10 )
77141                   	,	.Tx_2( u_474f_2 )
77142                   	,	.Tx_3( u_474f_3 )
77143                   	,	.Tx_4( u_474f_4 )
77144                   	,	.Tx_5( u_474f_5 )
77145                   	,	.Tx_6( u_474f_6 )
77146                   	,	.TxRdy( Axi_aw_ready )
77147                   	,	.TxVld( Axi_aw_valid )
77148                   	);
77149                   	assign AxiAwB_Ready = u_706;
77150                   	assign AxiAw_Ready = AxiAwB_Ready;
77151                   	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
77152                   	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
77153                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
77154                   		.Clk( Sys_Clk )
77155                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77156                   	,	.Clk_En( Sys_Clk_En )
77157                   	,	.Clk_EnS( Sys_Clk_EnS )
77158                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77159                   	,	.Clk_RstN( Sys_Clk_RstN )
77160                   	,	.Clk_Tm( Sys_Clk_Tm )
77161                   	,	.O( WrDataNotVld )
77162                   	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
77163                   	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
77164                   	);
77165                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
77166                   		.Clk( Sys_Clk )
77167                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77168                   	,	.Clk_En( Sys_Clk_En )
77169                   	,	.Clk_EnS( Sys_Clk_EnS )
77170                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77171                   	,	.Clk_RstN( Sys_Clk_RstN )
77172                   	,	.Clk_Tm( Sys_Clk_Tm )
77173                   	,	.O( WrAddrCyN )
77174                   	,	.Reset( RstWrAddrCyN )
77175                   	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
77176                   	);
77177                   	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
77178                   		.Rx_0( u_2e3f_0 )
77179                   	,	.Rx_2( u_2e3f_2 )
77180                   	,	.Rx_4( u_2e3f_4 )
77181                   	,	.RxRdy( u_746 )
77182                   	,	.RxVld( AxiW_Valid )
77183                   	,	.Sys_Clk( Sys_Clk )
77184                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77185                   	,	.Sys_Clk_En( Sys_Clk_En )
77186                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77187                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77188                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77189                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77190                   	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
77191                   	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
77192                   	,	.Tx_0( u_d641_0 )
77193                   	,	.Tx_2( u_d641_2 )
77194                   	,	.Tx_4( u_d641_4 )
77195                   	,	.TxRdy( Axi_w_ready )
77196                   	,	.TxVld( Axi_w_valid )
77197                   	);
77198                   	assign AxiW_Ready = u_746;
77199                   	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
77200                   	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
77201                   	assign Gen_Req_Rdy = AxiRdy;
77202                   	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
77203                   	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
77204                   	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
77205                   	assign u_b175 = Gen_Req_Data [127:124];
77206                   	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
77207                   	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
77208                   	assign AxiAr_Addr = ArAddr;
77209                   	assign AxiArD_Addr = AxiAr_Addr;
77210                   	assign AxiArDB_Addr = AxiArD_Addr;
77211                   	assign u_6808_0 = AxiArDB_Addr;
77212                   	assign AxiAr_Burst = ReqBurst;
77213                   	assign AxiArD_Burst = AxiAr_Burst;
77214                   	assign AxiArDB_Burst = AxiArD_Burst;
77215                   	assign u_6808_1 = AxiArDB_Burst;
77216                   	assign AxiAr_Size = ReqAxiSize;
77217                   	assign AxiArD_Size = AxiAr_Size;
77218                   	assign AxiArDB_Size = AxiArD_Size;
77219                   	assign u_6808_10 = AxiArDB_Size;
77220                   	assign AxiAr_Cache = ReqCacheMap;
77221                   	assign AxiArD_Cache = AxiAr_Cache;
77222                   	assign AxiArDB_Cache = AxiArD_Cache;
77223                   	assign u_6808_2 = AxiArDB_Cache;
77224                   	assign AxiAr_Id = { ReqId };
77225                   	assign AxiArD_Id = AxiAr_Id;
77226                   	assign AxiArDB_Id = AxiArD_Id;
77227                   	assign u_6808_3 = AxiArDB_Id;
77228                   	assign AxiAr_Len = ReqAxiLength;
77229                   	assign AxiArD_Len = AxiAr_Len;
77230                   	assign AxiArDB_Len = AxiArD_Len;
77231                   	assign u_6808_4 = AxiArDB_Len;
77232                   	assign AxiAr_Lock = ReqLock [0];
77233                   	assign AxiArD_Lock = AxiAr_Lock;
77234                   	assign AxiArDB_Lock = AxiArD_Lock;
77235                   	assign u_6808_5 = AxiArDB_Lock;
77236                   	assign AxiAr_Prot = ReqProtMap;
77237                   	assign AxiArD_Prot = AxiAr_Prot;
77238                   	assign AxiArDB_Prot = AxiArD_Prot;
77239                   	assign u_6808_6 = AxiArDB_Prot;
77240                   	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
77241                   	assign AxiArD_Valid = AxiAr_Valid;
77242                   	assign AxiArDB_Valid = AxiArD_Valid;
77243                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77244      1/1          		if ( ! Sys_Clk_RstN )
77245      1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
77246      1/1          		else if ( EnRegReq )
77247      1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
77248                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
77249                   		.Clk( Sys_Clk )
77250                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77251                   	,	.Clk_En( Sys_Clk_En )
77252                   	,	.Clk_EnS( Sys_Clk_EnS )
77253                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77254                   	,	.Clk_RstN( Sys_Clk_RstN )
77255                   	,	.Clk_Tm( Sys_Clk_Tm )
77256                   	,	.O( IsLastReq )
77257                   	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
77258                   	,		.Set(
77259                   				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
77260                   		)
77261                   	);
77262                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
77263                   		.Clk( Sys_Clk )
77264                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77265                   	,	.Clk_En( Sys_Clk_En )
77266                   	,	.Clk_EnS( Sys_Clk_EnS )
77267                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77268                   	,	.Clk_RstN( Sys_Clk_RstN )
77269                   	,	.Clk_Tm( Sys_Clk_Tm )
77270                   	,	.O( EnStream )
77271                   	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
77272                   	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
77273                   	);
77274                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
77275                   		.Rx_0( u_6808_0 )
77276                   	,	.Rx_1( u_6808_1 )
77277                   	,	.Rx_10( u_6808_10 )
77278                   	,	.Rx_2( u_6808_2 )
77279                   	,	.Rx_3( u_6808_3 )
77280                   	,	.Rx_4( u_6808_4 )
77281                   	,	.Rx_5( u_6808_5 )
77282                   	,	.Rx_6( u_6808_6 )
77283                   	,	.RxRdy( u_335 )
77284                   	,	.RxVld( AxiArDB_Valid )
77285                   	,	.Sys_Clk( Sys_Clk )
77286                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77287                   	,	.Sys_Clk_En( Sys_Clk_En )
77288                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77289                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77290                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77291                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77292                   	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
77293                   	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
77294                   	,	.Tx_0( u_a246_0 )
77295                   	,	.Tx_1( u_a246_1 )
77296                   	,	.Tx_10( u_a246_10 )
77297                   	,	.Tx_2( u_a246_2 )
77298                   	,	.Tx_3( u_a246_3 )
77299                   	,	.Tx_4( u_a246_4 )
77300                   	,	.Tx_5( u_a246_5 )
77301                   	,	.Tx_6( u_a246_6 )
77302                   	,	.TxRdy( Axi_ar_ready )
77303                   	,	.TxVld( Axi_ar_valid )
77304                   	);
77305                   	assign Axi_ar_addr = u_a246_0;
77306                   	assign Axi_ar_burst = u_a246_1;
77307                   	assign Axi_ar_cache = u_a246_2;
77308                   	assign Axi_ar_id = u_a246_3;
77309                   	assign Axi_ar_len = u_a246_4;
77310                   	assign Axi_ar_lock = u_a246_5;
77311                   	assign Axi_ar_prot = u_a246_6;
77312                   	assign Axi_ar_size = u_a246_10;
77313                   	assign Axi_aw_addr = u_474f_0;
77314                   	assign Axi_aw_burst = u_474f_1;
77315                   	assign Axi_aw_cache = u_474f_2;
77316                   	assign Axi_aw_id = u_474f_3;
77317                   	assign Axi_aw_len = u_474f_4;
77318                   	assign Axi_aw_lock = u_474f_5;
77319                   	assign Axi_aw_prot = u_474f_6;
77320                   	assign Axi_aw_size = u_474f_10;
77321                   	assign Axi_w_data = u_d641_0;
77322                   	assign Axi_w_last = u_d641_2;
77323                   	assign Axi_w_strb = u_d641_4;
77324                   	assign LockAbort = 1'b0;
77325                   	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
77326                   	assign ReqPwr_WakeUp = Gen_Req_Vld;
77327                   	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
77328                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77329      1/1          			if ( ! Sys_Clk_RstN )
77330      1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
77331      1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
77332      1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
77333                   	// synopsys translate_off
77334                   	// synthesis translate_off
77335                   	always @( posedge Sys_Clk )
77336      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77337      <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
77338                   			&amp;
77339                   			1'b1
77340                   			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
77341                   			) begin
77342      <font color = "grey">unreachable  </font>				dontStop = 0;
77343      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77344      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77345      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
77346      <font color = "grey">unreachable  </font>					$stop;
77347                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77348                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77349                   	// synthesis translate_on
77350                   	// synopsys translate_on
77351                   	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77352                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77353      1/1          			if ( ! Sys_Clk_RstN )
77354      1/1          				u_14a &lt;= #1.0 ( 1'b0 );
77355      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77356      1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
77357                   	// synopsys translate_off
77358                   	// synthesis translate_off
77359                   	always @( posedge Sys_Clk )
77360      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77361      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
77362      <font color = "grey">unreachable  </font>				dontStop = 0;
77363      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77364      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77365      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
77366      <font color = "grey">unreachable  </font>					$stop;
77367                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77368                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77369                   	// synthesis translate_on
77370                   	// synopsys translate_on
77371                   	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77372                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77373      1/1          			if ( ! Sys_Clk_RstN )
77374      1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
77375      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77376      1/1          				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
77377                   	// synopsys translate_off
77378                   	// synthesis translate_off
77379                   	always @( posedge Sys_Clk )
77380      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77381      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
77382      <font color = "grey">unreachable  </font>				dontStop = 0;
77383      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77384      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77385      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
77386      <font color = "grey">unreachable  </font>					$stop;
77387                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77388                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77389                   	// synthesis translate_on
77390                   	// synopsys translate_on
77391                   	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
77392                   	// synopsys translate_off
77393                   	// synthesis translate_off
77394                   	always @( posedge Sys_Clk )
77395      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77396      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
77397      <font color = "grey">unreachable  </font>				dontStop = 0;
77398      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77399      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77400      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
77401      <font color = "grey">unreachable  </font>					$stop;
77402                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77403                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_234222_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1671.html#inst_tag_234222" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77048
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77064
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[6:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77078
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77203
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77207
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234222_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1671.html#inst_tag_234222" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">24</td>
<td class="rt">48.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">942</td>
<td class="rt">816</td>
<td class="rt">86.62 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">439</td>
<td class="rt">93.21 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">377</td>
<td class="rt">80.04 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">24</td>
<td class="rt">48.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">942</td>
<td class="rt">816</td>
<td class="rt">86.62 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">439</td>
<td class="rt">93.21 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">377</td>
<td class="rt">80.04 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[30:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[30:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_234222_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1671.html#inst_tag_234222" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">77048</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">77064</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">77068</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77078</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77203</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">77207</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77097</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77104</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77109</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77114</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77244</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77329</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77373</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77064      	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [6:4];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77068      	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77078      	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77203      	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77207      	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77097      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77098      			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
77099      		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
77100      			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77104      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77105      			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
77106      		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
77107      			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77109      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77110      			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77111      		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
77112      			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77114      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77115      			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
77116      		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
77117      			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77244      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77245      			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77246      		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
77247      			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77329      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77330      				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
77331      			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77332      				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77353      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77354      				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77355      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77356      				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77373      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77374      				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77375      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77376      				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234220'>
<a name="inst_tag_234220_Line"></a>
<b>Line Coverage for Instance : <a href="mod1671.html#inst_tag_234220" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>29</td><td>90.62</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77097</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77104</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77109</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77244</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77329</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77336</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77360</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77373</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77380</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77395</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77096                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77097      1/1          		if ( ! Sys_Clk_RstN )
77098      1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
77099      1/1          		else if ( ReqIsPreStrm )
77100      <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
77101                   	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
77102                   	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
77103                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77104      1/1          		if ( ! Sys_Clk_RstN )
77105      1/1          			Len1W &lt;= #1.0 ( 8'b0 );
77106      1/1          		else if ( ReqIsPreStrm )
77107      <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
77108                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77109      1/1          		if ( ! Sys_Clk_RstN )
77110      1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
77111      1/1          		else if ( ReqIsPreStrm )
77112      <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
77113                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77114      1/1          		if ( ! Sys_Clk_RstN )
77115      1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
77116      1/1          		else if ( EnIdReg )
77117      1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
77118                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
77119                   		.Rx_0( u_b31_0 )
77120                   	,	.Rx_1( u_b31_1 )
77121                   	,	.Rx_10( u_b31_10 )
77122                   	,	.Rx_2( u_b31_2 )
77123                   	,	.Rx_3( u_b31_3 )
77124                   	,	.Rx_4( u_b31_4 )
77125                   	,	.Rx_5( u_b31_5 )
77126                   	,	.Rx_6( u_b31_6 )
77127                   	,	.RxRdy( u_706 )
77128                   	,	.RxVld( AxiAwB_Valid )
77129                   	,	.Sys_Clk( Sys_Clk )
77130                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77131                   	,	.Sys_Clk_En( Sys_Clk_En )
77132                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77133                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77134                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77135                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77136                   	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
77137                   	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
77138                   	,	.Tx_0( u_474f_0 )
77139                   	,	.Tx_1( u_474f_1 )
77140                   	,	.Tx_10( u_474f_10 )
77141                   	,	.Tx_2( u_474f_2 )
77142                   	,	.Tx_3( u_474f_3 )
77143                   	,	.Tx_4( u_474f_4 )
77144                   	,	.Tx_5( u_474f_5 )
77145                   	,	.Tx_6( u_474f_6 )
77146                   	,	.TxRdy( Axi_aw_ready )
77147                   	,	.TxVld( Axi_aw_valid )
77148                   	);
77149                   	assign AxiAwB_Ready = u_706;
77150                   	assign AxiAw_Ready = AxiAwB_Ready;
77151                   	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
77152                   	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
77153                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
77154                   		.Clk( Sys_Clk )
77155                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77156                   	,	.Clk_En( Sys_Clk_En )
77157                   	,	.Clk_EnS( Sys_Clk_EnS )
77158                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77159                   	,	.Clk_RstN( Sys_Clk_RstN )
77160                   	,	.Clk_Tm( Sys_Clk_Tm )
77161                   	,	.O( WrDataNotVld )
77162                   	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
77163                   	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
77164                   	);
77165                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
77166                   		.Clk( Sys_Clk )
77167                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77168                   	,	.Clk_En( Sys_Clk_En )
77169                   	,	.Clk_EnS( Sys_Clk_EnS )
77170                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77171                   	,	.Clk_RstN( Sys_Clk_RstN )
77172                   	,	.Clk_Tm( Sys_Clk_Tm )
77173                   	,	.O( WrAddrCyN )
77174                   	,	.Reset( RstWrAddrCyN )
77175                   	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
77176                   	);
77177                   	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
77178                   		.Rx_0( u_2e3f_0 )
77179                   	,	.Rx_2( u_2e3f_2 )
77180                   	,	.Rx_4( u_2e3f_4 )
77181                   	,	.RxRdy( u_746 )
77182                   	,	.RxVld( AxiW_Valid )
77183                   	,	.Sys_Clk( Sys_Clk )
77184                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77185                   	,	.Sys_Clk_En( Sys_Clk_En )
77186                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77187                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77188                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77189                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77190                   	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
77191                   	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
77192                   	,	.Tx_0( u_d641_0 )
77193                   	,	.Tx_2( u_d641_2 )
77194                   	,	.Tx_4( u_d641_4 )
77195                   	,	.TxRdy( Axi_w_ready )
77196                   	,	.TxVld( Axi_w_valid )
77197                   	);
77198                   	assign AxiW_Ready = u_746;
77199                   	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
77200                   	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
77201                   	assign Gen_Req_Rdy = AxiRdy;
77202                   	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
77203                   	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
77204                   	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
77205                   	assign u_b175 = Gen_Req_Data [127:124];
77206                   	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
77207                   	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
77208                   	assign AxiAr_Addr = ArAddr;
77209                   	assign AxiArD_Addr = AxiAr_Addr;
77210                   	assign AxiArDB_Addr = AxiArD_Addr;
77211                   	assign u_6808_0 = AxiArDB_Addr;
77212                   	assign AxiAr_Burst = ReqBurst;
77213                   	assign AxiArD_Burst = AxiAr_Burst;
77214                   	assign AxiArDB_Burst = AxiArD_Burst;
77215                   	assign u_6808_1 = AxiArDB_Burst;
77216                   	assign AxiAr_Size = ReqAxiSize;
77217                   	assign AxiArD_Size = AxiAr_Size;
77218                   	assign AxiArDB_Size = AxiArD_Size;
77219                   	assign u_6808_10 = AxiArDB_Size;
77220                   	assign AxiAr_Cache = ReqCacheMap;
77221                   	assign AxiArD_Cache = AxiAr_Cache;
77222                   	assign AxiArDB_Cache = AxiArD_Cache;
77223                   	assign u_6808_2 = AxiArDB_Cache;
77224                   	assign AxiAr_Id = { ReqId };
77225                   	assign AxiArD_Id = AxiAr_Id;
77226                   	assign AxiArDB_Id = AxiArD_Id;
77227                   	assign u_6808_3 = AxiArDB_Id;
77228                   	assign AxiAr_Len = ReqAxiLength;
77229                   	assign AxiArD_Len = AxiAr_Len;
77230                   	assign AxiArDB_Len = AxiArD_Len;
77231                   	assign u_6808_4 = AxiArDB_Len;
77232                   	assign AxiAr_Lock = ReqLock [0];
77233                   	assign AxiArD_Lock = AxiAr_Lock;
77234                   	assign AxiArDB_Lock = AxiArD_Lock;
77235                   	assign u_6808_5 = AxiArDB_Lock;
77236                   	assign AxiAr_Prot = ReqProtMap;
77237                   	assign AxiArD_Prot = AxiAr_Prot;
77238                   	assign AxiArDB_Prot = AxiArD_Prot;
77239                   	assign u_6808_6 = AxiArDB_Prot;
77240                   	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
77241                   	assign AxiArD_Valid = AxiAr_Valid;
77242                   	assign AxiArDB_Valid = AxiArD_Valid;
77243                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77244      1/1          		if ( ! Sys_Clk_RstN )
77245      1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
77246      1/1          		else if ( EnRegReq )
77247      1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
77248                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
77249                   		.Clk( Sys_Clk )
77250                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77251                   	,	.Clk_En( Sys_Clk_En )
77252                   	,	.Clk_EnS( Sys_Clk_EnS )
77253                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77254                   	,	.Clk_RstN( Sys_Clk_RstN )
77255                   	,	.Clk_Tm( Sys_Clk_Tm )
77256                   	,	.O( IsLastReq )
77257                   	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
77258                   	,		.Set(
77259                   				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
77260                   		)
77261                   	);
77262                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
77263                   		.Clk( Sys_Clk )
77264                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77265                   	,	.Clk_En( Sys_Clk_En )
77266                   	,	.Clk_EnS( Sys_Clk_EnS )
77267                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77268                   	,	.Clk_RstN( Sys_Clk_RstN )
77269                   	,	.Clk_Tm( Sys_Clk_Tm )
77270                   	,	.O( EnStream )
77271                   	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
77272                   	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
77273                   	);
77274                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
77275                   		.Rx_0( u_6808_0 )
77276                   	,	.Rx_1( u_6808_1 )
77277                   	,	.Rx_10( u_6808_10 )
77278                   	,	.Rx_2( u_6808_2 )
77279                   	,	.Rx_3( u_6808_3 )
77280                   	,	.Rx_4( u_6808_4 )
77281                   	,	.Rx_5( u_6808_5 )
77282                   	,	.Rx_6( u_6808_6 )
77283                   	,	.RxRdy( u_335 )
77284                   	,	.RxVld( AxiArDB_Valid )
77285                   	,	.Sys_Clk( Sys_Clk )
77286                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77287                   	,	.Sys_Clk_En( Sys_Clk_En )
77288                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77289                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77290                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77291                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77292                   	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
77293                   	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
77294                   	,	.Tx_0( u_a246_0 )
77295                   	,	.Tx_1( u_a246_1 )
77296                   	,	.Tx_10( u_a246_10 )
77297                   	,	.Tx_2( u_a246_2 )
77298                   	,	.Tx_3( u_a246_3 )
77299                   	,	.Tx_4( u_a246_4 )
77300                   	,	.Tx_5( u_a246_5 )
77301                   	,	.Tx_6( u_a246_6 )
77302                   	,	.TxRdy( Axi_ar_ready )
77303                   	,	.TxVld( Axi_ar_valid )
77304                   	);
77305                   	assign Axi_ar_addr = u_a246_0;
77306                   	assign Axi_ar_burst = u_a246_1;
77307                   	assign Axi_ar_cache = u_a246_2;
77308                   	assign Axi_ar_id = u_a246_3;
77309                   	assign Axi_ar_len = u_a246_4;
77310                   	assign Axi_ar_lock = u_a246_5;
77311                   	assign Axi_ar_prot = u_a246_6;
77312                   	assign Axi_ar_size = u_a246_10;
77313                   	assign Axi_aw_addr = u_474f_0;
77314                   	assign Axi_aw_burst = u_474f_1;
77315                   	assign Axi_aw_cache = u_474f_2;
77316                   	assign Axi_aw_id = u_474f_3;
77317                   	assign Axi_aw_len = u_474f_4;
77318                   	assign Axi_aw_lock = u_474f_5;
77319                   	assign Axi_aw_prot = u_474f_6;
77320                   	assign Axi_aw_size = u_474f_10;
77321                   	assign Axi_w_data = u_d641_0;
77322                   	assign Axi_w_last = u_d641_2;
77323                   	assign Axi_w_strb = u_d641_4;
77324                   	assign LockAbort = 1'b0;
77325                   	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
77326                   	assign ReqPwr_WakeUp = Gen_Req_Vld;
77327                   	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
77328                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77329      1/1          			if ( ! Sys_Clk_RstN )
77330      1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
77331      1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
77332      1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
77333                   	// synopsys translate_off
77334                   	// synthesis translate_off
77335                   	always @( posedge Sys_Clk )
77336      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77337      <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
77338                   			&amp;
77339                   			1'b1
77340                   			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
77341                   			) begin
77342      <font color = "grey">unreachable  </font>				dontStop = 0;
77343      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77344      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77345      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
77346      <font color = "grey">unreachable  </font>					$stop;
77347                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77348                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77349                   	// synthesis translate_on
77350                   	// synopsys translate_on
77351                   	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77352                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77353      1/1          			if ( ! Sys_Clk_RstN )
77354      1/1          				u_14a &lt;= #1.0 ( 1'b0 );
77355      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77356      1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
77357                   	// synopsys translate_off
77358                   	// synthesis translate_off
77359                   	always @( posedge Sys_Clk )
77360      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77361      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
77362      <font color = "grey">unreachable  </font>				dontStop = 0;
77363      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77364      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77365      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
77366      <font color = "grey">unreachable  </font>					$stop;
77367                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77368                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77369                   	// synthesis translate_on
77370                   	// synopsys translate_on
77371                   	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77372                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77373      1/1          			if ( ! Sys_Clk_RstN )
77374      1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
77375      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77376      1/1          				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
77377                   	// synopsys translate_off
77378                   	// synthesis translate_off
77379                   	always @( posedge Sys_Clk )
77380      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77381      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
77382      <font color = "grey">unreachable  </font>				dontStop = 0;
77383      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77384      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77385      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
77386      <font color = "grey">unreachable  </font>					$stop;
77387                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77388                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77389                   	// synthesis translate_on
77390                   	// synopsys translate_on
77391                   	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
77392                   	// synopsys translate_off
77393                   	// synthesis translate_off
77394                   	always @( posedge Sys_Clk )
77395      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77396      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
77397      <font color = "grey">unreachable  </font>				dontStop = 0;
77398      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77399      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77400      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
77401      <font color = "grey">unreachable  </font>					$stop;
77402                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77403                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_234220_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1671.html#inst_tag_234220" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77048
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77064
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[6:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77078
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77203
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77207
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234220_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1671.html#inst_tag_234220" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">25</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">942</td>
<td class="rt">826</td>
<td class="rt">87.69 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">443</td>
<td class="rt">94.06 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">383</td>
<td class="rt">81.32 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">25</td>
<td class="rt">50.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">942</td>
<td class="rt">826</td>
<td class="rt">87.69 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">443</td>
<td class="rt">94.06 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">383</td>
<td class="rt">81.32 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[30:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[4:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[30:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_234220_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1671.html#inst_tag_234220" >config_ss_tb.DUT.flexnoc.ddr_axi_s0_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">77048</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">77064</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">77068</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77078</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77203</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">77207</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77097</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77104</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77109</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77114</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77244</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77329</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77373</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77064      	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [6:4];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77068      	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77078      	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77203      	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77207      	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77097      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77098      			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
77099      		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
77100      			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77104      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77105      			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
77106      		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
77107      			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77109      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77110      			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77111      		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
77112      			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77114      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77115      			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
77116      		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
77117      			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77244      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77245      			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77246      		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
77247      			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77329      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77330      				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
77331      			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77332      				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77353      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77354      				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77355      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77356      				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77373      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77374      				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77375      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77376      				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234221'>
<a name="inst_tag_234221_Line"></a>
<b>Line Coverage for Instance : <a href="mod1671.html#inst_tag_234221" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>32</td><td>29</td><td>90.62</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77097</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77104</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>77109</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77244</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77329</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77336</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77360</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77373</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77380</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77395</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77096                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77097      1/1          		if ( ! Sys_Clk_RstN )
77098      1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
77099      1/1          		else if ( ReqIsPreStrm )
77100      <font color = "red">0/1     ==>  			AddrLsb &lt;= #1.0 ( PreAddrLsb );</font>
                        MISSING_ELSE
77101                   	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
77102                   	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
77103                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77104      1/1          		if ( ! Sys_Clk_RstN )
77105      1/1          			Len1W &lt;= #1.0 ( 8'b0 );
77106      1/1          		else if ( ReqIsPreStrm )
77107      <font color = "red">0/1     ==>  			Len1W &lt;= #1.0 ( PreLen1W );</font>
                        MISSING_ELSE
77108                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77109      1/1          		if ( ! Sys_Clk_RstN )
77110      1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
77111      1/1          		else if ( ReqIsPreStrm )
77112      <font color = "red">0/1     ==>  			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );</font>
                        MISSING_ELSE
77113                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77114      1/1          		if ( ! Sys_Clk_RstN )
77115      1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
77116      1/1          		else if ( EnIdReg )
77117      1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
77118                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
77119                   		.Rx_0( u_b31_0 )
77120                   	,	.Rx_1( u_b31_1 )
77121                   	,	.Rx_10( u_b31_10 )
77122                   	,	.Rx_2( u_b31_2 )
77123                   	,	.Rx_3( u_b31_3 )
77124                   	,	.Rx_4( u_b31_4 )
77125                   	,	.Rx_5( u_b31_5 )
77126                   	,	.Rx_6( u_b31_6 )
77127                   	,	.RxRdy( u_706 )
77128                   	,	.RxVld( AxiAwB_Valid )
77129                   	,	.Sys_Clk( Sys_Clk )
77130                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77131                   	,	.Sys_Clk_En( Sys_Clk_En )
77132                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77133                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77134                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77135                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77136                   	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
77137                   	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
77138                   	,	.Tx_0( u_474f_0 )
77139                   	,	.Tx_1( u_474f_1 )
77140                   	,	.Tx_10( u_474f_10 )
77141                   	,	.Tx_2( u_474f_2 )
77142                   	,	.Tx_3( u_474f_3 )
77143                   	,	.Tx_4( u_474f_4 )
77144                   	,	.Tx_5( u_474f_5 )
77145                   	,	.Tx_6( u_474f_6 )
77146                   	,	.TxRdy( Axi_aw_ready )
77147                   	,	.TxVld( Axi_aw_valid )
77148                   	);
77149                   	assign AxiAwB_Ready = u_706;
77150                   	assign AxiAw_Ready = AxiAwB_Ready;
77151                   	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
77152                   	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
77153                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
77154                   		.Clk( Sys_Clk )
77155                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77156                   	,	.Clk_En( Sys_Clk_En )
77157                   	,	.Clk_EnS( Sys_Clk_EnS )
77158                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77159                   	,	.Clk_RstN( Sys_Clk_RstN )
77160                   	,	.Clk_Tm( Sys_Clk_Tm )
77161                   	,	.O( WrDataNotVld )
77162                   	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
77163                   	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
77164                   	);
77165                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
77166                   		.Clk( Sys_Clk )
77167                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77168                   	,	.Clk_En( Sys_Clk_En )
77169                   	,	.Clk_EnS( Sys_Clk_EnS )
77170                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77171                   	,	.Clk_RstN( Sys_Clk_RstN )
77172                   	,	.Clk_Tm( Sys_Clk_Tm )
77173                   	,	.O( WrAddrCyN )
77174                   	,	.Reset( RstWrAddrCyN )
77175                   	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
77176                   	);
77177                   	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
77178                   		.Rx_0( u_2e3f_0 )
77179                   	,	.Rx_2( u_2e3f_2 )
77180                   	,	.Rx_4( u_2e3f_4 )
77181                   	,	.RxRdy( u_746 )
77182                   	,	.RxVld( AxiW_Valid )
77183                   	,	.Sys_Clk( Sys_Clk )
77184                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77185                   	,	.Sys_Clk_En( Sys_Clk_En )
77186                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77187                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77188                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77189                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77190                   	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
77191                   	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
77192                   	,	.Tx_0( u_d641_0 )
77193                   	,	.Tx_2( u_d641_2 )
77194                   	,	.Tx_4( u_d641_4 )
77195                   	,	.TxRdy( Axi_w_ready )
77196                   	,	.TxVld( Axi_w_valid )
77197                   	);
77198                   	assign AxiW_Ready = u_746;
77199                   	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
77200                   	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
77201                   	assign Gen_Req_Rdy = AxiRdy;
77202                   	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
77203                   	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
77204                   	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
77205                   	assign u_b175 = Gen_Req_Data [127:124];
77206                   	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
77207                   	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
77208                   	assign AxiAr_Addr = ArAddr;
77209                   	assign AxiArD_Addr = AxiAr_Addr;
77210                   	assign AxiArDB_Addr = AxiArD_Addr;
77211                   	assign u_6808_0 = AxiArDB_Addr;
77212                   	assign AxiAr_Burst = ReqBurst;
77213                   	assign AxiArD_Burst = AxiAr_Burst;
77214                   	assign AxiArDB_Burst = AxiArD_Burst;
77215                   	assign u_6808_1 = AxiArDB_Burst;
77216                   	assign AxiAr_Size = ReqAxiSize;
77217                   	assign AxiArD_Size = AxiAr_Size;
77218                   	assign AxiArDB_Size = AxiArD_Size;
77219                   	assign u_6808_10 = AxiArDB_Size;
77220                   	assign AxiAr_Cache = ReqCacheMap;
77221                   	assign AxiArD_Cache = AxiAr_Cache;
77222                   	assign AxiArDB_Cache = AxiArD_Cache;
77223                   	assign u_6808_2 = AxiArDB_Cache;
77224                   	assign AxiAr_Id = { ReqId };
77225                   	assign AxiArD_Id = AxiAr_Id;
77226                   	assign AxiArDB_Id = AxiArD_Id;
77227                   	assign u_6808_3 = AxiArDB_Id;
77228                   	assign AxiAr_Len = ReqAxiLength;
77229                   	assign AxiArD_Len = AxiAr_Len;
77230                   	assign AxiArDB_Len = AxiArD_Len;
77231                   	assign u_6808_4 = AxiArDB_Len;
77232                   	assign AxiAr_Lock = ReqLock [0];
77233                   	assign AxiArD_Lock = AxiAr_Lock;
77234                   	assign AxiArDB_Lock = AxiArD_Lock;
77235                   	assign u_6808_5 = AxiArDB_Lock;
77236                   	assign AxiAr_Prot = ReqProtMap;
77237                   	assign AxiArD_Prot = AxiAr_Prot;
77238                   	assign AxiArDB_Prot = AxiArD_Prot;
77239                   	assign u_6808_6 = AxiArDB_Prot;
77240                   	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
77241                   	assign AxiArD_Valid = AxiAr_Valid;
77242                   	assign AxiArDB_Valid = AxiArD_Valid;
77243                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77244      1/1          		if ( ! Sys_Clk_RstN )
77245      1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
77246      1/1          		else if ( EnRegReq )
77247      1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
77248                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
77249                   		.Clk( Sys_Clk )
77250                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77251                   	,	.Clk_En( Sys_Clk_En )
77252                   	,	.Clk_EnS( Sys_Clk_EnS )
77253                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77254                   	,	.Clk_RstN( Sys_Clk_RstN )
77255                   	,	.Clk_Tm( Sys_Clk_Tm )
77256                   	,	.O( IsLastReq )
77257                   	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
77258                   	,		.Set(
77259                   				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
77260                   		)
77261                   	);
77262                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
77263                   		.Clk( Sys_Clk )
77264                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77265                   	,	.Clk_En( Sys_Clk_En )
77266                   	,	.Clk_EnS( Sys_Clk_EnS )
77267                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77268                   	,	.Clk_RstN( Sys_Clk_RstN )
77269                   	,	.Clk_Tm( Sys_Clk_Tm )
77270                   	,	.O( EnStream )
77271                   	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
77272                   	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
77273                   	);
77274                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
77275                   		.Rx_0( u_6808_0 )
77276                   	,	.Rx_1( u_6808_1 )
77277                   	,	.Rx_10( u_6808_10 )
77278                   	,	.Rx_2( u_6808_2 )
77279                   	,	.Rx_3( u_6808_3 )
77280                   	,	.Rx_4( u_6808_4 )
77281                   	,	.Rx_5( u_6808_5 )
77282                   	,	.Rx_6( u_6808_6 )
77283                   	,	.RxRdy( u_335 )
77284                   	,	.RxVld( AxiArDB_Valid )
77285                   	,	.Sys_Clk( Sys_Clk )
77286                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77287                   	,	.Sys_Clk_En( Sys_Clk_En )
77288                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77289                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77290                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77291                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77292                   	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
77293                   	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
77294                   	,	.Tx_0( u_a246_0 )
77295                   	,	.Tx_1( u_a246_1 )
77296                   	,	.Tx_10( u_a246_10 )
77297                   	,	.Tx_2( u_a246_2 )
77298                   	,	.Tx_3( u_a246_3 )
77299                   	,	.Tx_4( u_a246_4 )
77300                   	,	.Tx_5( u_a246_5 )
77301                   	,	.Tx_6( u_a246_6 )
77302                   	,	.TxRdy( Axi_ar_ready )
77303                   	,	.TxVld( Axi_ar_valid )
77304                   	);
77305                   	assign Axi_ar_addr = u_a246_0;
77306                   	assign Axi_ar_burst = u_a246_1;
77307                   	assign Axi_ar_cache = u_a246_2;
77308                   	assign Axi_ar_id = u_a246_3;
77309                   	assign Axi_ar_len = u_a246_4;
77310                   	assign Axi_ar_lock = u_a246_5;
77311                   	assign Axi_ar_prot = u_a246_6;
77312                   	assign Axi_ar_size = u_a246_10;
77313                   	assign Axi_aw_addr = u_474f_0;
77314                   	assign Axi_aw_burst = u_474f_1;
77315                   	assign Axi_aw_cache = u_474f_2;
77316                   	assign Axi_aw_id = u_474f_3;
77317                   	assign Axi_aw_len = u_474f_4;
77318                   	assign Axi_aw_lock = u_474f_5;
77319                   	assign Axi_aw_prot = u_474f_6;
77320                   	assign Axi_aw_size = u_474f_10;
77321                   	assign Axi_w_data = u_d641_0;
77322                   	assign Axi_w_last = u_d641_2;
77323                   	assign Axi_w_strb = u_d641_4;
77324                   	assign LockAbort = 1'b0;
77325                   	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
77326                   	assign ReqPwr_WakeUp = Gen_Req_Vld;
77327                   	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
77328                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77329      1/1          			if ( ! Sys_Clk_RstN )
77330      1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
77331      1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
77332      1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
77333                   	// synopsys translate_off
77334                   	// synthesis translate_off
77335                   	always @( posedge Sys_Clk )
77336      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77337      <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
77338                   			&amp;
77339                   			1'b1
77340                   			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
77341                   			) begin
77342      <font color = "grey">unreachable  </font>				dontStop = 0;
77343      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77344      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77345      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
77346      <font color = "grey">unreachable  </font>					$stop;
77347                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77348                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77349                   	// synthesis translate_on
77350                   	// synopsys translate_on
77351                   	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77352                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77353      1/1          			if ( ! Sys_Clk_RstN )
77354      1/1          				u_14a &lt;= #1.0 ( 1'b0 );
77355      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77356      1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
77357                   	// synopsys translate_off
77358                   	// synthesis translate_off
77359                   	always @( posedge Sys_Clk )
77360      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77361      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
77362      <font color = "grey">unreachable  </font>				dontStop = 0;
77363      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77364      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77365      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
77366      <font color = "grey">unreachable  </font>					$stop;
77367                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77368                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77369                   	// synthesis translate_on
77370                   	// synopsys translate_on
77371                   	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77372                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77373      1/1          			if ( ! Sys_Clk_RstN )
77374      1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
77375      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77376      1/1          				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
77377                   	// synopsys translate_off
77378                   	// synthesis translate_off
77379                   	always @( posedge Sys_Clk )
77380      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77381      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
77382      <font color = "grey">unreachable  </font>				dontStop = 0;
77383      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77384      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77385      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
77386      <font color = "grey">unreachable  </font>					$stop;
77387                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77388                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77389                   	// synthesis translate_on
77390                   	// synopsys translate_on
77391                   	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
77392                   	// synopsys translate_off
77393                   	// synthesis translate_off
77394                   	always @( posedge Sys_Clk )
77395      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77396      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
77397      <font color = "grey">unreachable  </font>				dontStop = 0;
77398      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77399      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77400      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
77401      <font color = "grey">unreachable  </font>					$stop;
77402                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77403                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_234221_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1671.html#inst_tag_234221" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">Conditions</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="s7"><td class="lf">Logical</td><td>14</td><td>10</td><td>71.43</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77048
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77064
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[6:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77078
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77203
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77207
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234221_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1671.html#inst_tag_234221" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">23</td>
<td class="rt">46.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">942</td>
<td class="rt">844</td>
<td class="rt">89.60 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">434</td>
<td class="rt">92.14 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">410</td>
<td class="rt">87.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">23</td>
<td class="rt">46.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">942</td>
<td class="rt">844</td>
<td class="rt">89.60 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">434</td>
<td class="rt">92.14 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">410</td>
<td class="rt">87.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[29:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[29:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_strb[15:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[29:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[4:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_234221_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1671.html#inst_tag_234221" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">30</td>
<td class="rt">81.08 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">77048</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">77064</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>TERNARY</td>
<td class="rt">77068</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77078</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77203</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">77207</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77097</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77104</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">77109</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77114</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77244</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77329</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77373</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77064      	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [6:4];
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77068      	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "red">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "red">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77078      	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77203      	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77207      	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "red">-1-</font>  
           	                         <font color = "red">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77097      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77098      			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
77099      		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
77100      			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77104      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77105      			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
77106      		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
77107      			Len1W <= #1.0 ( PreLen1W );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77109      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77110      			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77111      		else if ( ReqIsPreStrm )
           		     <font color = "red">-2-</font>  
77112      			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77114      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77115      			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
77116      		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
77117      			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77244      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77245      			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77246      		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
77247      			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77329      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77330      				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
77331      			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77332      				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77353      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77354      				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77355      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77356      				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77373      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77374      				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77375      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77376      				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_234219'>
<a name="inst_tag_234219_Line"></a>
<b>Line Coverage for Instance : <a href="mod1671.html#inst_tag_234219" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>32</td><td>32</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77097</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77104</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77109</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77114</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77244</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77329</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77336</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77353</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77360</td><td>0</td><td>0</td><td></td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77373</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77380</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77395</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77096                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77097      1/1          		if ( ! Sys_Clk_RstN )
77098      1/1          			AddrLsb &lt;= #1.0 ( 7'b0 );
77099      1/1          		else if ( ReqIsPreStrm )
77100      1/1          			AddrLsb &lt;= #1.0 ( PreAddrLsb );
                        MISSING_ELSE
77101                   	rsnoc_z_T_C_S_C_L_R_S_M_5 usm( .I( { GenAddrForLen [3:0] ^ GenAddrLsbEnd [3:0] , 1'b1 } ) , .O( u_761f ) );
77102                   	rsnoc_z_T_C_S_C_L_R_E_z_5 ue( .I( u_761f ) , .O( u_dade ) );
77103                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77104      1/1          		if ( ! Sys_Clk_RstN )
77105      1/1          			Len1W &lt;= #1.0 ( 8'b0 );
77106      1/1          		else if ( ReqIsPreStrm )
77107      1/1          			Len1W &lt;= #1.0 ( PreLen1W );
                        MISSING_ELSE
77108                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77109      1/1          		if ( ! Sys_Clk_RstN )
77110      1/1          			StrmWidth &lt;= #1.0 ( 3'b0 );
77111      1/1          		else if ( ReqIsPreStrm )
77112      1/1          			StrmWidth &lt;= #1.0 ( PreStrmWidth [2:0] );
                        MISSING_ELSE
77113                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77114      1/1          		if ( ! Sys_Clk_RstN )
77115      1/1          			u_9820 &lt;= #1.0 ( 4'b0 );
77116      1/1          		else if ( EnIdReg )
77117      1/1          			u_9820 &lt;= #1.0 ( Gen_Req_SeqId );
                        MISSING_ELSE
77118                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap(
77119                   		.Rx_0( u_b31_0 )
77120                   	,	.Rx_1( u_b31_1 )
77121                   	,	.Rx_10( u_b31_10 )
77122                   	,	.Rx_2( u_b31_2 )
77123                   	,	.Rx_3( u_b31_3 )
77124                   	,	.Rx_4( u_b31_4 )
77125                   	,	.Rx_5( u_b31_5 )
77126                   	,	.Rx_6( u_b31_6 )
77127                   	,	.RxRdy( u_706 )
77128                   	,	.RxVld( AxiAwB_Valid )
77129                   	,	.Sys_Clk( Sys_Clk )
77130                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77131                   	,	.Sys_Clk_En( Sys_Clk_En )
77132                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77133                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77134                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77135                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77136                   	,	.Sys_Pwr_Idle( AxiAwPwr_Idle )
77137                   	,	.Sys_Pwr_WakeUp( AxiAwPwr_WakeUp )
77138                   	,	.Tx_0( u_474f_0 )
77139                   	,	.Tx_1( u_474f_1 )
77140                   	,	.Tx_10( u_474f_10 )
77141                   	,	.Tx_2( u_474f_2 )
77142                   	,	.Tx_3( u_474f_3 )
77143                   	,	.Tx_4( u_474f_4 )
77144                   	,	.Tx_5( u_474f_5 )
77145                   	,	.Tx_6( u_474f_6 )
77146                   	,	.TxRdy( Axi_aw_ready )
77147                   	,	.TxVld( Axi_aw_valid )
77148                   	);
77149                   	assign AxiAwB_Ready = u_706;
77150                   	assign AxiAw_Ready = AxiAwB_Ready;
77151                   	assign RstWrAddrCyN = AxiW_Valid &amp; AxiW_Last &amp; AxiW_Ready | WrDataNotVld &amp; ReqIsVld &amp; Gen_Req_Last;
77152                   	assign AxiW_Valid = ( ReqIsVld ) &amp; IsWrData &amp; ~ ( ~ WrAddrCyN &amp; WrDataNotVld );
77153                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg567(
77154                   		.Clk( Sys_Clk )
77155                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77156                   	,	.Clk_En( Sys_Clk_En )
77157                   	,	.Clk_EnS( Sys_Clk_EnS )
77158                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77159                   	,	.Clk_RstN( Sys_Clk_RstN )
77160                   	,	.Clk_Tm( Sys_Clk_Tm )
77161                   	,	.O( WrDataNotVld )
77162                   	,	.Reset( AxiAw_Valid &amp; AxiAw_Ready )
77163                   	,	.Set( AxiAw_Valid &amp; ~ AxiAw_Ready &amp; AxiW_Valid &amp; AxiW_Ready )
77164                   	);
77165                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg560(
77166                   		.Clk( Sys_Clk )
77167                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77168                   	,	.Clk_En( Sys_Clk_En )
77169                   	,	.Clk_EnS( Sys_Clk_EnS )
77170                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77171                   	,	.Clk_RstN( Sys_Clk_RstN )
77172                   	,	.Clk_Tm( Sys_Clk_Tm )
77173                   	,	.O( WrAddrCyN )
77174                   	,	.Reset( RstWrAddrCyN )
77175                   	,	.Set( AxiAw_Valid &amp; AxiAw_Ready )
77176                   	);
77177                   	rsnoc_z_H_R_U_P_F_0f5d69ac_A12801160 Awp(
77178                   		.Rx_0( u_2e3f_0 )
77179                   	,	.Rx_2( u_2e3f_2 )
77180                   	,	.Rx_4( u_2e3f_4 )
77181                   	,	.RxRdy( u_746 )
77182                   	,	.RxVld( AxiW_Valid )
77183                   	,	.Sys_Clk( Sys_Clk )
77184                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77185                   	,	.Sys_Clk_En( Sys_Clk_En )
77186                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77187                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77188                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77189                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77190                   	,	.Sys_Pwr_Idle( AxiWPwr_Idle )
77191                   	,	.Sys_Pwr_WakeUp( AxiWPwr_WakeUp )
77192                   	,	.Tx_0( u_d641_0 )
77193                   	,	.Tx_2( u_d641_2 )
77194                   	,	.Tx_4( u_d641_4 )
77195                   	,	.TxRdy( Axi_w_ready )
77196                   	,	.TxVld( Axi_w_valid )
77197                   	);
77198                   	assign AxiW_Ready = u_746;
77199                   	assign AxiAwReady = AxiAw_Ready | ~ IsWr | WrAddrCyN;
77200                   	assign AxiRdy = AxiArReady &amp; ( AxiW_Ready | ~ IsWrData | WrDataNotVld ) &amp; AxiAwReady;
77201                   	assign Gen_Req_Rdy = AxiRdy;
77202                   	assign EnRegReq = ReqIsVld &amp; ~ IsLastReq;
77203                   	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
77204                   	assign ReqIsPre = ReqIsVld &amp; ReqOpcReg == 3'b110;
77205                   	assign u_b175 = Gen_Req_Data [127:124];
77206                   	assign ReqIsAbort = ReqIsPre &amp; u_b175 == 4'b0000;
77207                   	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
77208                   	assign AxiAr_Addr = ArAddr;
77209                   	assign AxiArD_Addr = AxiAr_Addr;
77210                   	assign AxiArDB_Addr = AxiArD_Addr;
77211                   	assign u_6808_0 = AxiArDB_Addr;
77212                   	assign AxiAr_Burst = ReqBurst;
77213                   	assign AxiArD_Burst = AxiAr_Burst;
77214                   	assign AxiArDB_Burst = AxiArD_Burst;
77215                   	assign u_6808_1 = AxiArDB_Burst;
77216                   	assign AxiAr_Size = ReqAxiSize;
77217                   	assign AxiArD_Size = AxiAr_Size;
77218                   	assign AxiArDB_Size = AxiArD_Size;
77219                   	assign u_6808_10 = AxiArDB_Size;
77220                   	assign AxiAr_Cache = ReqCacheMap;
77221                   	assign AxiArD_Cache = AxiAr_Cache;
77222                   	assign AxiArDB_Cache = AxiArD_Cache;
77223                   	assign u_6808_2 = AxiArDB_Cache;
77224                   	assign AxiAr_Id = { ReqId };
77225                   	assign AxiArD_Id = AxiAr_Id;
77226                   	assign AxiArDB_Id = AxiArD_Id;
77227                   	assign u_6808_3 = AxiArDB_Id;
77228                   	assign AxiAr_Len = ReqAxiLength;
77229                   	assign AxiArD_Len = AxiAr_Len;
77230                   	assign AxiArDB_Len = AxiArD_Len;
77231                   	assign u_6808_4 = AxiArDB_Len;
77232                   	assign AxiAr_Lock = ReqLock [0];
77233                   	assign AxiArD_Lock = AxiAr_Lock;
77234                   	assign AxiArDB_Lock = AxiArD_Lock;
77235                   	assign u_6808_5 = AxiArDB_Lock;
77236                   	assign AxiAr_Prot = ReqProtMap;
77237                   	assign AxiArD_Prot = AxiAr_Prot;
77238                   	assign AxiArDB_Prot = AxiArD_Prot;
77239                   	assign u_6808_6 = AxiArDB_Prot;
77240                   	assign AxiAr_Valid = IsRd &amp; ReqIsVld;
77241                   	assign AxiArD_Valid = AxiAr_Valid;
77242                   	assign AxiArDB_Valid = AxiArD_Valid;
77243                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77244      1/1          		if ( ! Sys_Clk_RstN )
77245      1/1          			u_7c15 &lt;= #1.0 ( 3'b0 );
77246      1/1          		else if ( EnRegReq )
77247      1/1          			u_7c15 &lt;= #1.0 ( Gen_Req_Opc );
                        MISSING_ELSE
77248                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg(
77249                   		.Clk( Sys_Clk )
77250                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77251                   	,	.Clk_En( Sys_Clk_En )
77252                   	,	.Clk_EnS( Sys_Clk_EnS )
77253                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77254                   	,	.Clk_RstN( Sys_Clk_RstN )
77255                   	,	.Clk_Tm( Sys_Clk_Tm )
77256                   	,	.O( IsLastReq )
77257                   	,	.Reset( Gen_Req_Last &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy )
77258                   	,		.Set(
77259                   				( Gen_Req_Opc == 3'b100 | Gen_Req_Opc == 3'b101 | Gen_Req_Opc == 3'b110 ) &amp; { 1 { ReqIsVld }  } &amp; Gen_Req_Rdy
77260                   		)
77261                   	);
77262                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg129(
77263                   		.Clk( Sys_Clk )
77264                   	,	.Clk_ClkS( Sys_Clk_ClkS )
77265                   	,	.Clk_En( Sys_Clk_En )
77266                   	,	.Clk_EnS( Sys_Clk_EnS )
77267                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
77268                   	,	.Clk_RstN( Sys_Clk_RstN )
77269                   	,	.Clk_Tm( Sys_Clk_Tm )
77270                   	,	.O( EnStream )
77271                   	,	.Reset( ReqIsAbort | Gen_Req_Vld &amp; Gen_Req_Rdy &amp; Gen_Req_Last &amp; ~ ReqIsPre )
77272                   	,	.Set( ReqIsPreStrm &amp; Gen_Req_Rdy )
77273                   	);
77274                   	rsnoc_z_H_R_U_P_F_e8f2845f_A32244313003000 Aap_0(
77275                   		.Rx_0( u_6808_0 )
77276                   	,	.Rx_1( u_6808_1 )
77277                   	,	.Rx_10( u_6808_10 )
77278                   	,	.Rx_2( u_6808_2 )
77279                   	,	.Rx_3( u_6808_3 )
77280                   	,	.Rx_4( u_6808_4 )
77281                   	,	.Rx_5( u_6808_5 )
77282                   	,	.Rx_6( u_6808_6 )
77283                   	,	.RxRdy( u_335 )
77284                   	,	.RxVld( AxiArDB_Valid )
77285                   	,	.Sys_Clk( Sys_Clk )
77286                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
77287                   	,	.Sys_Clk_En( Sys_Clk_En )
77288                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
77289                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
77290                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
77291                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
77292                   	,	.Sys_Pwr_Idle( AxiArPwr_Idle )
77293                   	,	.Sys_Pwr_WakeUp( AxiArPwr_WakeUp )
77294                   	,	.Tx_0( u_a246_0 )
77295                   	,	.Tx_1( u_a246_1 )
77296                   	,	.Tx_10( u_a246_10 )
77297                   	,	.Tx_2( u_a246_2 )
77298                   	,	.Tx_3( u_a246_3 )
77299                   	,	.Tx_4( u_a246_4 )
77300                   	,	.Tx_5( u_a246_5 )
77301                   	,	.Tx_6( u_a246_6 )
77302                   	,	.TxRdy( Axi_ar_ready )
77303                   	,	.TxVld( Axi_ar_valid )
77304                   	);
77305                   	assign Axi_ar_addr = u_a246_0;
77306                   	assign Axi_ar_burst = u_a246_1;
77307                   	assign Axi_ar_cache = u_a246_2;
77308                   	assign Axi_ar_id = u_a246_3;
77309                   	assign Axi_ar_len = u_a246_4;
77310                   	assign Axi_ar_lock = u_a246_5;
77311                   	assign Axi_ar_prot = u_a246_6;
77312                   	assign Axi_ar_size = u_a246_10;
77313                   	assign Axi_aw_addr = u_474f_0;
77314                   	assign Axi_aw_burst = u_474f_1;
77315                   	assign Axi_aw_cache = u_474f_2;
77316                   	assign Axi_aw_id = u_474f_3;
77317                   	assign Axi_aw_len = u_474f_4;
77318                   	assign Axi_aw_lock = u_474f_5;
77319                   	assign Axi_aw_prot = u_474f_6;
77320                   	assign Axi_aw_size = u_474f_10;
77321                   	assign Axi_w_data = u_d641_0;
77322                   	assign Axi_w_last = u_d641_2;
77323                   	assign Axi_w_strb = u_d641_4;
77324                   	assign LockAbort = 1'b0;
77325                   	assign Sys_Pwr_Idle = AxiArPwr_Idle &amp; AxiAwPwr_Idle &amp; AxiWPwr_Idle;
77326                   	assign ReqPwr_WakeUp = Gen_Req_Vld;
77327                   	assign Sys_Pwr_WakeUp = AxiArPwr_WakeUp | AxiAwPwr_WakeUp | AxiWPwr_WakeUp | ReqPwr_WakeUp;
77328                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77329      1/1          			if ( ! Sys_Clk_RstN )
77330      1/1          				ReqHead &lt;= #1.0 ( 1'b1 );
77331      1/1          			else if ( ReqIsVld &amp; Gen_Req_Rdy )
77332      1/1          				ReqHead &lt;= #1.0 ( Gen_Req_Last );
                        MISSING_ELSE
77333                   	// synopsys translate_off
77334                   	// synthesis translate_off
77335                   	always @( posedge Sys_Clk )
77336      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77337      <font color = "grey">unreachable  </font>			if (	~ ( ~ Sys_Clk_RstN )
77338                   			&amp;
77339                   			1'b1
77340                   			&amp;	( Gen_Req_Vld &amp; ReqHead &amp; ~ ReqIsAbort &amp; Gen_Req_SeqUnOrdered ) !== 1'b0
77341                   			) begin
77342      <font color = "grey">unreachable  </font>				dontStop = 0;
77343      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77344      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77345      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;When socket.usePreAtomic parameter is False, Gen.Req.SeqUnOrdered must always be deasserted.&quot; );
77346      <font color = "grey">unreachable  </font>					$stop;
77347                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77348                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77349                   	// synthesis translate_on
77350                   	// synopsys translate_on
77351                   	assign IllStrmWidth = u_14a &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77352                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77353      1/1          			if ( ! Sys_Clk_RstN )
77354      1/1          				u_14a &lt;= #1.0 ( 1'b0 );
77355      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77356      1/1          				u_14a &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 4'b0100 &gt;= PreStrmWidth ) );
                        MISSING_ELSE
77357                   	// synopsys translate_off
77358                   	// synthesis translate_off
77359                   	always @( posedge Sys_Clk )
77360      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77361      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmWidth ) !== 1'b0 ) begin
77362      <font color = "grey">unreachable  </font>				dontStop = 0;
77363      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77364      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77365      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream width, max is 4.&quot; );
77366      <font color = "grey">unreachable  </font>					$stop;
77367                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77368                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77369                   	// synthesis translate_on
77370                   	// synopsys translate_on
77371                   	assign IllStrmLen1W = u_97dd &amp; Gen_Req_Vld &amp; ~ ReqIsAbort;
77372                   		always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77373      1/1          			if ( ! Sys_Clk_RstN )
77374      1/1          				u_97dd &lt;= #1.0 ( 1'b0 );
77375      1/1          			else if ( Gen_Req_Vld &amp; Gen_Req_Rdy )
77376      1/1          				u_97dd &lt;= #1.0 ( ReqIsPreStrm &amp; ~ ( 8'b00001111 &gt;= PreLen1W ) );
                        MISSING_ELSE
77377                   	// synopsys translate_off
77378                   	// synthesis translate_off
77379                   	always @( posedge Sys_Clk )
77380      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77381      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmLen1W ) !== 1'b0 ) begin
77382      <font color = "grey">unreachable  </font>				dontStop = 0;
77383      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77384      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77385      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream Len, max is 15.&quot; );
77386      <font color = "grey">unreachable  </font>					$stop;
77387                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77388                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77389                   	// synthesis translate_on
77390                   	// synopsys translate_on
77391                   	assign IllStrmBurst = EnStream &amp; ReqIsVld &amp; EnIdReg &amp; Gen_Req_BurstType == 1'b1 &amp; ~ ( ReqOpcReg == 3'b110 );
77392                   	// synopsys translate_off
77393                   	// synthesis translate_off
77394                   	always @( posedge Sys_Clk )
77395      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77396      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllStrmBurst ) !== 1'b0 ) begin
77397      <font color = "grey">unreachable  </font>				dontStop = 0;
77398      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77399      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77400      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Gen2Axi Req: Received Illegal Stream burst type, only Generic RD/WR INCR burst type allowed.&quot; );
77401      <font color = "grey">unreachable  </font>					$stop;
77402                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77403                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_234219_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1671.html#inst_tag_234219" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">Conditions</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">Logical</td><td>14</td><td>14</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77048
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : ((Gen_Req_Addr &amp; {32 {1'b1}})))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77064
 EXPRESSION (EnStream ? Len1W[2:0] : GenAddrLsbEnd[6:4])
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 EXPRESSION (EnStream ? StrmWidth : (u_8130 ? 3'b100 : OneWdSize))
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77068
 SUB-EXPRESSION (u_8130 ? 3'b100 : OneWdSize)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77078
 EXPRESSION (EnIdReg ? Gen_Req_SeqId : u_9820)
             ---1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77203
 EXPRESSION (EnRegReq ? Gen_Req_Opc : u_7c15)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       77207
 EXPRESSION (EnStream ? ({Gen_Req_Addr[31:7], AddrLsb}) : Gen_Req_Addr)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_234219_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1671.html#inst_tag_234219" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">50</td>
<td class="rt">17</td>
<td class="rt">34.00 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">942</td>
<td class="rt">804</td>
<td class="rt">85.35 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">409</td>
<td class="rt">86.84 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">395</td>
<td class="rt">83.86 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">50</td>
<td class="rt">17</td>
<td class="rt">34.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">942</td>
<td class="rt">804</td>
<td class="rt">85.35 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">471</td>
<td class="rt">409</td>
<td class="rt">86.84 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">471</td>
<td class="rt">395</td>
<td class="rt">83.86 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Axi_ar_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[29:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_id[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_prot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_ar_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_size[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_ar_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[29:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_burst[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_cache[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_id[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_len[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_prot[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_ready</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_aw_size[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_size[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_aw_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[16:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[17]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[19:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[23:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[28:25]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[29]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[45:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[46]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[48:47]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[49]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[51:50]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[55:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[56]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[60:57]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[61]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[112:62]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[113]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[115:114]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[116]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[119:117]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[120]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[121]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[122]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[124:123]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[125]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_data[127:126]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_ready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Axi_w_strb[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Axi_w_valid</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[29:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:30]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Be[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[64]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[68:65]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[69]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[72:70]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[73]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[75:74]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[76]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[95:77]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[96]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[100:97]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[101]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[107:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Data[127:109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>LockAbort</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>PwrOn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_234219_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1671.html#inst_tag_234219" >config_ss_tb.DUT.flexnoc.ddr_axi_s3_main.GenericToSpecific.Reqb</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">37</td>
<td class="rt">37</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77048</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77064</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77068</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77078</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77203</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">77207</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77097</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77104</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77109</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77114</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77244</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77329</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77353</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77373</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77048      	assign AwAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr & { 32 { 1'b1 }  };
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77064      	assign AxiLen = EnStream ? Len1W [2:0] : GenAddrLsbEnd [6:4];
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77068      	assign AxiSize = EnStream ? StrmWidth : ( u_8130 ? 3'b100 : OneWdSize );
           	                          <font color = "green">-1-</font>                    <font color = "green">-2-</font>   
           	                          <font color = "green">==></font>                    <font color = "green">==></font>   
           	                                                 <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77078      	assign ReqSeqIdReg = EnIdReg ? Gen_Req_SeqId : u_9820;
           	                             <font color = "green">-1-</font>  
           	                             <font color = "green">==></font>  
           	                             <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77203      	assign ReqOpcReg = EnRegReq ? Gen_Req_Opc : u_7c15;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77207      	assign ArAddr = EnStream ? { Gen_Req_Addr [31:7] , AddrLsb } : Gen_Req_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77097      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77098      			AddrLsb <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
77099      		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
77100      			AddrLsb <= #1.0 ( PreAddrLsb );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77104      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77105      			Len1W <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
77106      		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
77107      			Len1W <= #1.0 ( PreLen1W );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77109      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77110      			StrmWidth <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77111      		else if ( ReqIsPreStrm )
           		     <font color = "green">-2-</font>  
77112      			StrmWidth <= #1.0 ( PreStrmWidth [2:0] );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77114      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77115      			u_9820 <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
77116      		else if ( EnIdReg )
           		     <font color = "green">-2-</font>  
77117      			u_9820 <= #1.0 ( Gen_Req_SeqId );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77244      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77245      			u_7c15 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77246      		else if ( EnRegReq )
           		     <font color = "green">-2-</font>  
77247      			u_7c15 <= #1.0 ( Gen_Req_Opc );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77329      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77330      				ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">				==></font>
77331      			else if ( ReqIsVld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77332      				ReqHead <= #1.0 ( Gen_Req_Last );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77353      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77354      				u_14a <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77355      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77356      				u_14a <= #1.0 ( ReqIsPreStrm & ~ ( 4'b0100 >= PreStrmWidth ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77373      			if ( ! Sys_Clk_RstN )
           			<font color = "green">-1-</font>  
77374      				u_97dd <= #1.0 ( 1'b0 );
           <font color = "green">				==></font>
77375      			else if ( Gen_Req_Vld & Gen_Req_Rdy )
           			     <font color = "green">-2-</font>  
77376      				u_97dd <= #1.0 ( ReqIsPreStrm & ~ ( 8'b00001111 >= PreLen1W ) );
           <font color = "green">				==></font>
           				MISSING_ELSE
           <font color = "green">				==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_234219">
    <li>
      <a href="#inst_tag_234219_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234219_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234219_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_234219_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_234220">
    <li>
      <a href="#inst_tag_234220_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234220_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234220_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_234220_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_234221">
    <li>
      <a href="#inst_tag_234221_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234221_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234221_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_234221_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_234222">
    <li>
      <a href="#inst_tag_234222_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_234222_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_234222_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_234222_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_G2_R_Req_600b7c70">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
