$comment
	File created using the following command:
		vcd file trabalho_td.msim.vcd -direction
$end
$date
	Tue Jan 20 16:20:18 2026
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module sl_a_vlg_vec_tst $end
$var reg 4 ! a [3:0] $end
$var reg 1 " desloca $end
$var reg 1 # entrada_serial $end
$var wire 1 $ s [13] $end
$var wire 1 % s [12] $end
$var wire 1 & s [11] $end
$var wire 1 ' s [10] $end
$var wire 1 ( s [9] $end
$var wire 1 ) s [8] $end
$var wire 1 * s [7] $end
$var wire 1 + s [6] $end
$var wire 1 , s [5] $end
$var wire 1 - s [4] $end
$var wire 1 . s [3] $end
$var wire 1 / s [2] $end
$var wire 1 0 s [1] $end
$var wire 1 1 s [0] $end
$var wire 1 2 sampler $end
$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 s[0]~output_o $end
$var wire 1 : s[1]~output_o $end
$var wire 1 ; s[2]~output_o $end
$var wire 1 < s[3]~output_o $end
$var wire 1 = s[4]~output_o $end
$var wire 1 > s[5]~output_o $end
$var wire 1 ? s[6]~output_o $end
$var wire 1 @ s[7]~output_o $end
$var wire 1 A s[8]~output_o $end
$var wire 1 B s[9]~output_o $end
$var wire 1 C s[10]~output_o $end
$var wire 1 D s[11]~output_o $end
$var wire 1 E s[12]~output_o $end
$var wire 1 F s[13]~output_o $end
$var wire 1 G entrada_serial~input_o $end
$var wire 1 H desloca~input_o $end
$var wire 1 I a[0]~input_o $end
$var wire 1 J mux0|s~0_combout $end
$var wire 1 K a[1]~input_o $end
$var wire 1 L mux1|s~0_combout $end
$var wire 1 M a[2]~input_o $end
$var wire 1 N mux2|s~0_combout $end
$var wire 1 O a[3]~input_o $end
$var wire 1 P mux3|s~0_combout $end
$var wire 1 Q mux4|s~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 !
1"
0#
01
10
1/
1.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
x2
03
14
x5
16
17
18
09
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
1I
0J
1K
1L
1M
1N
0O
1P
0Q
$end
#1000000
