
alexa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006878  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08006a28  08006a28  00007a28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ad8  08006ad8  000080ac  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006ad8  08006ad8  00007ad8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006ae0  08006ae0  000080ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006ae0  08006ae0  00007ae0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006ae4  08006ae4  00007ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000ac  20000000  08006ae8  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000080ac  2**0
                  CONTENTS
 10 .bss          000038a0  200000ac  200000ac  000080ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000394c  2000394c  000080ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000080ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001822b  00000000  00000000  000080dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000036d9  00000000  00000000  00020307  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014c8  00000000  00000000  000239e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000101b  00000000  00000000  00024ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002a48e  00000000  00000000  00025ec3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019513  00000000  00000000  00050351  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e95c9  00000000  00000000  00069864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00152e2d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f6c  00000000  00000000  00152e70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005d  00000000  00000000  00158ddc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200000ac 	.word	0x200000ac
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08006a10 	.word	0x08006a10

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200000b0 	.word	0x200000b0
 80001ec:	08006a10 	.word	0x08006a10

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002a4:	f000 b988 	b.w	80005b8 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	468e      	mov	lr, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	4688      	mov	r8, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4617      	mov	r7, r2
 80002d4:	d962      	bls.n	800039c <__udivmoddi4+0xdc>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	b14e      	cbz	r6, 80002f0 <__udivmoddi4+0x30>
 80002dc:	f1c6 0320 	rsb	r3, r6, #32
 80002e0:	fa01 f806 	lsl.w	r8, r1, r6
 80002e4:	fa20 f303 	lsr.w	r3, r0, r3
 80002e8:	40b7      	lsls	r7, r6
 80002ea:	ea43 0808 	orr.w	r8, r3, r8
 80002ee:	40b4      	lsls	r4, r6
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	fa1f fc87 	uxth.w	ip, r7
 80002f8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002fc:	0c23      	lsrs	r3, r4, #16
 80002fe:	fb0e 8811 	mls	r8, lr, r1, r8
 8000302:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000306:	fb01 f20c 	mul.w	r2, r1, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d909      	bls.n	8000322 <__udivmoddi4+0x62>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000314:	f080 80ea 	bcs.w	80004ec <__udivmoddi4+0x22c>
 8000318:	429a      	cmp	r2, r3
 800031a:	f240 80e7 	bls.w	80004ec <__udivmoddi4+0x22c>
 800031e:	3902      	subs	r1, #2
 8000320:	443b      	add	r3, r7
 8000322:	1a9a      	subs	r2, r3, r2
 8000324:	b2a3      	uxth	r3, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb00 fc0c 	mul.w	ip, r0, ip
 8000336:	459c      	cmp	ip, r3
 8000338:	d909      	bls.n	800034e <__udivmoddi4+0x8e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000340:	f080 80d6 	bcs.w	80004f0 <__udivmoddi4+0x230>
 8000344:	459c      	cmp	ip, r3
 8000346:	f240 80d3 	bls.w	80004f0 <__udivmoddi4+0x230>
 800034a:	443b      	add	r3, r7
 800034c:	3802      	subs	r0, #2
 800034e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000352:	eba3 030c 	sub.w	r3, r3, ip
 8000356:	2100      	movs	r1, #0
 8000358:	b11d      	cbz	r5, 8000362 <__udivmoddi4+0xa2>
 800035a:	40f3      	lsrs	r3, r6
 800035c:	2200      	movs	r2, #0
 800035e:	e9c5 3200 	strd	r3, r2, [r5]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d905      	bls.n	8000376 <__udivmoddi4+0xb6>
 800036a:	b10d      	cbz	r5, 8000370 <__udivmoddi4+0xb0>
 800036c:	e9c5 0100 	strd	r0, r1, [r5]
 8000370:	2100      	movs	r1, #0
 8000372:	4608      	mov	r0, r1
 8000374:	e7f5      	b.n	8000362 <__udivmoddi4+0xa2>
 8000376:	fab3 f183 	clz	r1, r3
 800037a:	2900      	cmp	r1, #0
 800037c:	d146      	bne.n	800040c <__udivmoddi4+0x14c>
 800037e:	4573      	cmp	r3, lr
 8000380:	d302      	bcc.n	8000388 <__udivmoddi4+0xc8>
 8000382:	4282      	cmp	r2, r0
 8000384:	f200 8105 	bhi.w	8000592 <__udivmoddi4+0x2d2>
 8000388:	1a84      	subs	r4, r0, r2
 800038a:	eb6e 0203 	sbc.w	r2, lr, r3
 800038e:	2001      	movs	r0, #1
 8000390:	4690      	mov	r8, r2
 8000392:	2d00      	cmp	r5, #0
 8000394:	d0e5      	beq.n	8000362 <__udivmoddi4+0xa2>
 8000396:	e9c5 4800 	strd	r4, r8, [r5]
 800039a:	e7e2      	b.n	8000362 <__udivmoddi4+0xa2>
 800039c:	2a00      	cmp	r2, #0
 800039e:	f000 8090 	beq.w	80004c2 <__udivmoddi4+0x202>
 80003a2:	fab2 f682 	clz	r6, r2
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	f040 80a4 	bne.w	80004f4 <__udivmoddi4+0x234>
 80003ac:	1a8a      	subs	r2, r1, r2
 80003ae:	0c03      	lsrs	r3, r0, #16
 80003b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003b4:	b280      	uxth	r0, r0
 80003b6:	b2bc      	uxth	r4, r7
 80003b8:	2101      	movs	r1, #1
 80003ba:	fbb2 fcfe 	udiv	ip, r2, lr
 80003be:	fb0e 221c 	mls	r2, lr, ip, r2
 80003c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003c6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ca:	429a      	cmp	r2, r3
 80003cc:	d907      	bls.n	80003de <__udivmoddi4+0x11e>
 80003ce:	18fb      	adds	r3, r7, r3
 80003d0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003d4:	d202      	bcs.n	80003dc <__udivmoddi4+0x11c>
 80003d6:	429a      	cmp	r2, r3
 80003d8:	f200 80e0 	bhi.w	800059c <__udivmoddi4+0x2dc>
 80003dc:	46c4      	mov	ip, r8
 80003de:	1a9b      	subs	r3, r3, r2
 80003e0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003e4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003e8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003ec:	fb02 f404 	mul.w	r4, r2, r4
 80003f0:	429c      	cmp	r4, r3
 80003f2:	d907      	bls.n	8000404 <__udivmoddi4+0x144>
 80003f4:	18fb      	adds	r3, r7, r3
 80003f6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80003fa:	d202      	bcs.n	8000402 <__udivmoddi4+0x142>
 80003fc:	429c      	cmp	r4, r3
 80003fe:	f200 80ca 	bhi.w	8000596 <__udivmoddi4+0x2d6>
 8000402:	4602      	mov	r2, r0
 8000404:	1b1b      	subs	r3, r3, r4
 8000406:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800040a:	e7a5      	b.n	8000358 <__udivmoddi4+0x98>
 800040c:	f1c1 0620 	rsb	r6, r1, #32
 8000410:	408b      	lsls	r3, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	431f      	orrs	r7, r3
 8000418:	fa0e f401 	lsl.w	r4, lr, r1
 800041c:	fa20 f306 	lsr.w	r3, r0, r6
 8000420:	fa2e fe06 	lsr.w	lr, lr, r6
 8000424:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000428:	4323      	orrs	r3, r4
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	fa1f fc87 	uxth.w	ip, r7
 8000432:	fbbe f0f9 	udiv	r0, lr, r9
 8000436:	0c1c      	lsrs	r4, r3, #16
 8000438:	fb09 ee10 	mls	lr, r9, r0, lr
 800043c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000440:	fb00 fe0c 	mul.w	lr, r0, ip
 8000444:	45a6      	cmp	lr, r4
 8000446:	fa02 f201 	lsl.w	r2, r2, r1
 800044a:	d909      	bls.n	8000460 <__udivmoddi4+0x1a0>
 800044c:	193c      	adds	r4, r7, r4
 800044e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000452:	f080 809c 	bcs.w	800058e <__udivmoddi4+0x2ce>
 8000456:	45a6      	cmp	lr, r4
 8000458:	f240 8099 	bls.w	800058e <__udivmoddi4+0x2ce>
 800045c:	3802      	subs	r0, #2
 800045e:	443c      	add	r4, r7
 8000460:	eba4 040e 	sub.w	r4, r4, lr
 8000464:	fa1f fe83 	uxth.w	lr, r3
 8000468:	fbb4 f3f9 	udiv	r3, r4, r9
 800046c:	fb09 4413 	mls	r4, r9, r3, r4
 8000470:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000474:	fb03 fc0c 	mul.w	ip, r3, ip
 8000478:	45a4      	cmp	ip, r4
 800047a:	d908      	bls.n	800048e <__udivmoddi4+0x1ce>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000482:	f080 8082 	bcs.w	800058a <__udivmoddi4+0x2ca>
 8000486:	45a4      	cmp	ip, r4
 8000488:	d97f      	bls.n	800058a <__udivmoddi4+0x2ca>
 800048a:	3b02      	subs	r3, #2
 800048c:	443c      	add	r4, r7
 800048e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000492:	eba4 040c 	sub.w	r4, r4, ip
 8000496:	fba0 ec02 	umull	lr, ip, r0, r2
 800049a:	4564      	cmp	r4, ip
 800049c:	4673      	mov	r3, lr
 800049e:	46e1      	mov	r9, ip
 80004a0:	d362      	bcc.n	8000568 <__udivmoddi4+0x2a8>
 80004a2:	d05f      	beq.n	8000564 <__udivmoddi4+0x2a4>
 80004a4:	b15d      	cbz	r5, 80004be <__udivmoddi4+0x1fe>
 80004a6:	ebb8 0203 	subs.w	r2, r8, r3
 80004aa:	eb64 0409 	sbc.w	r4, r4, r9
 80004ae:	fa04 f606 	lsl.w	r6, r4, r6
 80004b2:	fa22 f301 	lsr.w	r3, r2, r1
 80004b6:	431e      	orrs	r6, r3
 80004b8:	40cc      	lsrs	r4, r1
 80004ba:	e9c5 6400 	strd	r6, r4, [r5]
 80004be:	2100      	movs	r1, #0
 80004c0:	e74f      	b.n	8000362 <__udivmoddi4+0xa2>
 80004c2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004c6:	0c01      	lsrs	r1, r0, #16
 80004c8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004cc:	b280      	uxth	r0, r0
 80004ce:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004d2:	463b      	mov	r3, r7
 80004d4:	4638      	mov	r0, r7
 80004d6:	463c      	mov	r4, r7
 80004d8:	46b8      	mov	r8, r7
 80004da:	46be      	mov	lr, r7
 80004dc:	2620      	movs	r6, #32
 80004de:	fbb1 f1f7 	udiv	r1, r1, r7
 80004e2:	eba2 0208 	sub.w	r2, r2, r8
 80004e6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ea:	e766      	b.n	80003ba <__udivmoddi4+0xfa>
 80004ec:	4601      	mov	r1, r0
 80004ee:	e718      	b.n	8000322 <__udivmoddi4+0x62>
 80004f0:	4610      	mov	r0, r2
 80004f2:	e72c      	b.n	800034e <__udivmoddi4+0x8e>
 80004f4:	f1c6 0220 	rsb	r2, r6, #32
 80004f8:	fa2e f302 	lsr.w	r3, lr, r2
 80004fc:	40b7      	lsls	r7, r6
 80004fe:	40b1      	lsls	r1, r6
 8000500:	fa20 f202 	lsr.w	r2, r0, r2
 8000504:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000508:	430a      	orrs	r2, r1
 800050a:	fbb3 f8fe 	udiv	r8, r3, lr
 800050e:	b2bc      	uxth	r4, r7
 8000510:	fb0e 3318 	mls	r3, lr, r8, r3
 8000514:	0c11      	lsrs	r1, r2, #16
 8000516:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800051a:	fb08 f904 	mul.w	r9, r8, r4
 800051e:	40b0      	lsls	r0, r6
 8000520:	4589      	cmp	r9, r1
 8000522:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000526:	b280      	uxth	r0, r0
 8000528:	d93e      	bls.n	80005a8 <__udivmoddi4+0x2e8>
 800052a:	1879      	adds	r1, r7, r1
 800052c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000530:	d201      	bcs.n	8000536 <__udivmoddi4+0x276>
 8000532:	4589      	cmp	r9, r1
 8000534:	d81f      	bhi.n	8000576 <__udivmoddi4+0x2b6>
 8000536:	eba1 0109 	sub.w	r1, r1, r9
 800053a:	fbb1 f9fe 	udiv	r9, r1, lr
 800053e:	fb09 f804 	mul.w	r8, r9, r4
 8000542:	fb0e 1119 	mls	r1, lr, r9, r1
 8000546:	b292      	uxth	r2, r2
 8000548:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800054c:	4542      	cmp	r2, r8
 800054e:	d229      	bcs.n	80005a4 <__udivmoddi4+0x2e4>
 8000550:	18ba      	adds	r2, r7, r2
 8000552:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000556:	d2c4      	bcs.n	80004e2 <__udivmoddi4+0x222>
 8000558:	4542      	cmp	r2, r8
 800055a:	d2c2      	bcs.n	80004e2 <__udivmoddi4+0x222>
 800055c:	f1a9 0102 	sub.w	r1, r9, #2
 8000560:	443a      	add	r2, r7
 8000562:	e7be      	b.n	80004e2 <__udivmoddi4+0x222>
 8000564:	45f0      	cmp	r8, lr
 8000566:	d29d      	bcs.n	80004a4 <__udivmoddi4+0x1e4>
 8000568:	ebbe 0302 	subs.w	r3, lr, r2
 800056c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000570:	3801      	subs	r0, #1
 8000572:	46e1      	mov	r9, ip
 8000574:	e796      	b.n	80004a4 <__udivmoddi4+0x1e4>
 8000576:	eba7 0909 	sub.w	r9, r7, r9
 800057a:	4449      	add	r1, r9
 800057c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000580:	fbb1 f9fe 	udiv	r9, r1, lr
 8000584:	fb09 f804 	mul.w	r8, r9, r4
 8000588:	e7db      	b.n	8000542 <__udivmoddi4+0x282>
 800058a:	4673      	mov	r3, lr
 800058c:	e77f      	b.n	800048e <__udivmoddi4+0x1ce>
 800058e:	4650      	mov	r0, sl
 8000590:	e766      	b.n	8000460 <__udivmoddi4+0x1a0>
 8000592:	4608      	mov	r0, r1
 8000594:	e6fd      	b.n	8000392 <__udivmoddi4+0xd2>
 8000596:	443b      	add	r3, r7
 8000598:	3a02      	subs	r2, #2
 800059a:	e733      	b.n	8000404 <__udivmoddi4+0x144>
 800059c:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a0:	443b      	add	r3, r7
 80005a2:	e71c      	b.n	80003de <__udivmoddi4+0x11e>
 80005a4:	4649      	mov	r1, r9
 80005a6:	e79c      	b.n	80004e2 <__udivmoddi4+0x222>
 80005a8:	eba1 0109 	sub.w	r1, r1, r9
 80005ac:	46c4      	mov	ip, r8
 80005ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b2:	fb09 f804 	mul.w	r8, r9, r4
 80005b6:	e7c4      	b.n	8000542 <__udivmoddi4+0x282>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <HAL_I2S_RxHalfCpltCallback>:
uint16_t buffer_input[4000];
uint32_t buffer_merged[1000];
int micflag = 0;


extern "C" void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef* hi2s){
 80005bc:	b580      	push	{r7, lr}
 80005be:	b084      	sub	sp, #16
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
	for(int i=0 ;i<2000;i+=4){
 80005c4:	2300      	movs	r3, #0
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	e01e      	b.n	8000608 <HAL_I2S_RxHalfCpltCallback+0x4c>
		uint32_t temp = (uint32_t)buffer_input[i]<<16;
 80005ca:	4a14      	ldr	r2, [pc, #80]	@ (800061c <HAL_I2S_RxHalfCpltCallback+0x60>)
 80005cc:	68fb      	ldr	r3, [r7, #12]
 80005ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005d2:	041b      	lsls	r3, r3, #16
 80005d4:	60bb      	str	r3, [r7, #8]
		temp = temp | (uint32_t) buffer_input[i+1];
 80005d6:	68fb      	ldr	r3, [r7, #12]
 80005d8:	3301      	adds	r3, #1
 80005da:	4a10      	ldr	r2, [pc, #64]	@ (800061c <HAL_I2S_RxHalfCpltCallback+0x60>)
 80005dc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005e0:	461a      	mov	r2, r3
 80005e2:	68bb      	ldr	r3, [r7, #8]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	60bb      	str	r3, [r7, #8]
		buffer_merged[i/4] = temp;
 80005e8:	68fb      	ldr	r3, [r7, #12]
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	da00      	bge.n	80005f0 <HAL_I2S_RxHalfCpltCallback+0x34>
 80005ee:	3303      	adds	r3, #3
 80005f0:	109b      	asrs	r3, r3, #2
 80005f2:	4619      	mov	r1, r3
 80005f4:	4a0a      	ldr	r2, [pc, #40]	@ (8000620 <HAL_I2S_RxHalfCpltCallback+0x64>)
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		micflag = 1;
 80005fc:	4b09      	ldr	r3, [pc, #36]	@ (8000624 <HAL_I2S_RxHalfCpltCallback+0x68>)
 80005fe:	2201      	movs	r2, #1
 8000600:	601a      	str	r2, [r3, #0]
	for(int i=0 ;i<2000;i+=4){
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	3304      	adds	r3, #4
 8000606:	60fb      	str	r3, [r7, #12]
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800060e:	dbdc      	blt.n	80005ca <HAL_I2S_RxHalfCpltCallback+0xe>
	}
	audioProcessingLeft();
 8000610:	f000 f842 	bl	8000698 <audioProcessingLeft>
}
 8000614:	bf00      	nop
 8000616:	3710      	adds	r7, #16
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	200000c8 	.word	0x200000c8
 8000620:	20002008 	.word	0x20002008
 8000624:	20002fa8 	.word	0x20002fa8

08000628 <HAL_I2S_RxCpltCallback>:

extern "C" void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef* hi2s){
 8000628:	b580      	push	{r7, lr}
 800062a:	b084      	sub	sp, #16
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
	for(int i=2000 ;i<4000;i+=4){
 8000630:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000634:	60fb      	str	r3, [r7, #12]
 8000636:	e01e      	b.n	8000676 <HAL_I2S_RxCpltCallback+0x4e>
		uint32_t temp = (uint32_t)buffer_input[i]<<16;
 8000638:	4a14      	ldr	r2, [pc, #80]	@ (800068c <HAL_I2S_RxCpltCallback+0x64>)
 800063a:	68fb      	ldr	r3, [r7, #12]
 800063c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000640:	041b      	lsls	r3, r3, #16
 8000642:	60bb      	str	r3, [r7, #8]
		temp = temp | (uint32_t) buffer_input[i+1];
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	3301      	adds	r3, #1
 8000648:	4a10      	ldr	r2, [pc, #64]	@ (800068c <HAL_I2S_RxCpltCallback+0x64>)
 800064a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800064e:	461a      	mov	r2, r3
 8000650:	68bb      	ldr	r3, [r7, #8]
 8000652:	4313      	orrs	r3, r2
 8000654:	60bb      	str	r3, [r7, #8]
		buffer_merged[i/4] = temp;
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	2b00      	cmp	r3, #0
 800065a:	da00      	bge.n	800065e <HAL_I2S_RxCpltCallback+0x36>
 800065c:	3303      	adds	r3, #3
 800065e:	109b      	asrs	r3, r3, #2
 8000660:	4619      	mov	r1, r3
 8000662:	4a0b      	ldr	r2, [pc, #44]	@ (8000690 <HAL_I2S_RxCpltCallback+0x68>)
 8000664:	68bb      	ldr	r3, [r7, #8]
 8000666:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		micflag = 2;
 800066a:	4b0a      	ldr	r3, [pc, #40]	@ (8000694 <HAL_I2S_RxCpltCallback+0x6c>)
 800066c:	2202      	movs	r2, #2
 800066e:	601a      	str	r2, [r3, #0]
	for(int i=2000 ;i<4000;i+=4){
 8000670:	68fb      	ldr	r3, [r7, #12]
 8000672:	3304      	adds	r3, #4
 8000674:	60fb      	str	r3, [r7, #12]
 8000676:	68fb      	ldr	r3, [r7, #12]
 8000678:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800067c:	dbdc      	blt.n	8000638 <HAL_I2S_RxCpltCallback+0x10>
	}
	audioProcessingRight();
 800067e:	f000 f82f 	bl	80006e0 <audioProcessingRight>
}
 8000682:	bf00      	nop
 8000684:	3710      	adds	r7, #16
 8000686:	46bd      	mov	sp, r7
 8000688:	bd80      	pop	{r7, pc}
 800068a:	bf00      	nop
 800068c:	200000c8 	.word	0x200000c8
 8000690:	20002008 	.word	0x20002008
 8000694:	20002fa8 	.word	0x20002fa8

08000698 <audioProcessingLeft>:

void audioProcessingLeft(){
 8000698:	b480      	push	{r7}
 800069a:	b083      	sub	sp, #12
 800069c:	af00      	add	r7, sp, #0
	int sum = 0;
 800069e:	2300      	movs	r3, #0
 80006a0:	607b      	str	r3, [r7, #4]
	for(int i=0; i < 500; i++){
 80006a2:	2300      	movs	r3, #0
 80006a4:	603b      	str	r3, [r7, #0]
 80006a6:	e00d      	b.n	80006c4 <audioProcessingLeft+0x2c>
		sum += abs((int)buffer_merged[i]>>14);
 80006a8:	4a0c      	ldr	r2, [pc, #48]	@ (80006dc <audioProcessingLeft+0x44>)
 80006aa:	683b      	ldr	r3, [r7, #0]
 80006ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006b0:	139b      	asrs	r3, r3, #14
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	bfb8      	it	lt
 80006b6:	425b      	neglt	r3, r3
 80006b8:	687a      	ldr	r2, [r7, #4]
 80006ba:	4413      	add	r3, r2
 80006bc:	607b      	str	r3, [r7, #4]
	for(int i=0; i < 500; i++){
 80006be:	683b      	ldr	r3, [r7, #0]
 80006c0:	3301      	adds	r3, #1
 80006c2:	603b      	str	r3, [r7, #0]
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80006ca:	dbed      	blt.n	80006a8 <audioProcessingLeft+0x10>
	}
	// led_func(sum/(500*780));


}
 80006cc:	bf00      	nop
 80006ce:	bf00      	nop
 80006d0:	370c      	adds	r7, #12
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	20002008 	.word	0x20002008

080006e0 <audioProcessingRight>:
void audioProcessingRight(){
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
	int sum = 0;
 80006e6:	2300      	movs	r3, #0
 80006e8:	607b      	str	r3, [r7, #4]
	for(int i=500; i < 1000; i++){
 80006ea:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80006ee:	603b      	str	r3, [r7, #0]
 80006f0:	e00d      	b.n	800070e <audioProcessingRight+0x2e>
		sum += abs((int)buffer_merged[i]>>14);
 80006f2:	4a0c      	ldr	r2, [pc, #48]	@ (8000724 <audioProcessingRight+0x44>)
 80006f4:	683b      	ldr	r3, [r7, #0]
 80006f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006fa:	139b      	asrs	r3, r3, #14
 80006fc:	2b00      	cmp	r3, #0
 80006fe:	bfb8      	it	lt
 8000700:	425b      	neglt	r3, r3
 8000702:	687a      	ldr	r2, [r7, #4]
 8000704:	4413      	add	r3, r2
 8000706:	607b      	str	r3, [r7, #4]
	for(int i=500; i < 1000; i++){
 8000708:	683b      	ldr	r3, [r7, #0]
 800070a:	3301      	adds	r3, #1
 800070c:	603b      	str	r3, [r7, #0]
 800070e:	683b      	ldr	r3, [r7, #0]
 8000710:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000714:	dbed      	blt.n	80006f2 <audioProcessingRight+0x12>
	}
	// led_func(sum/(500*780));



}
 8000716:	bf00      	nop
 8000718:	bf00      	nop
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000722:	4770      	bx	lr
 8000724:	20002008 	.word	0x20002008

08000728 <led_func>:
#include "led_array.h"

static GPIO_TypeDef* port_arr[10] = {GPIOG,GPIOG,GPIOF,GPIOE,GPIOF,GPIOE,GPIOE,GPIOF,GPIOF,GPIOD};
static uint16_t pin_arr[10] = {GPIO_PIN_9,GPIO_PIN_14,GPIO_PIN_15,GPIO_PIN_13,GPIO_PIN_14,GPIO_PIN_11,GPIO_PIN_9,GPIO_PIN_13,GPIO_PIN_12,GPIO_PIN_15};
void led_func(int led_count){
 8000728:	b580      	push	{r7, lr}
 800072a:	b084      	sub	sp, #16
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	if(led_count<0 || led_count > 10)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	2b00      	cmp	r3, #0
 8000734:	db02      	blt.n	800073c <led_func+0x14>
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	2b0a      	cmp	r3, #10
 800073a:	dd01      	ble.n	8000740 <led_func+0x18>
		led_count = 5;
 800073c:	2305      	movs	r3, #5
 800073e:	607b      	str	r3, [r7, #4]

	for(int i = 0; i<10; i++){
 8000740:	2300      	movs	r3, #0
 8000742:	60fb      	str	r3, [r7, #12]
 8000744:	e00e      	b.n	8000764 <led_func+0x3c>
			HAL_GPIO_WritePin(port_arr[i],pin_arr[i],GPIO_PIN_RESET);
 8000746:	4a16      	ldr	r2, [pc, #88]	@ (80007a0 <led_func+0x78>)
 8000748:	68fb      	ldr	r3, [r7, #12]
 800074a:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800074e:	4a15      	ldr	r2, [pc, #84]	@ (80007a4 <led_func+0x7c>)
 8000750:	68fb      	ldr	r3, [r7, #12]
 8000752:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000756:	2200      	movs	r2, #0
 8000758:	4619      	mov	r1, r3
 800075a:	f002 f9e3 	bl	8002b24 <HAL_GPIO_WritePin>
	for(int i = 0; i<10; i++){
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	3301      	adds	r3, #1
 8000762:	60fb      	str	r3, [r7, #12]
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	2b09      	cmp	r3, #9
 8000768:	dded      	ble.n	8000746 <led_func+0x1e>
		}
	for(int i = 0; i<led_count;i++){
 800076a:	2300      	movs	r3, #0
 800076c:	60bb      	str	r3, [r7, #8]
 800076e:	e00e      	b.n	800078e <led_func+0x66>
		HAL_GPIO_WritePin(port_arr[i],pin_arr[i],GPIO_PIN_SET);
 8000770:	4a0b      	ldr	r2, [pc, #44]	@ (80007a0 <led_func+0x78>)
 8000772:	68bb      	ldr	r3, [r7, #8]
 8000774:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8000778:	4a0a      	ldr	r2, [pc, #40]	@ (80007a4 <led_func+0x7c>)
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000780:	2201      	movs	r2, #1
 8000782:	4619      	mov	r1, r3
 8000784:	f002 f9ce 	bl	8002b24 <HAL_GPIO_WritePin>
	for(int i = 0; i<led_count;i++){
 8000788:	68bb      	ldr	r3, [r7, #8]
 800078a:	3301      	adds	r3, #1
 800078c:	60bb      	str	r3, [r7, #8]
 800078e:	68ba      	ldr	r2, [r7, #8]
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	429a      	cmp	r2, r3
 8000794:	dbec      	blt.n	8000770 <led_func+0x48>
	}

}
 8000796:	bf00      	nop
 8000798:	bf00      	nop
 800079a:	3710      	adds	r7, #16
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}
 80007a0:	20000000 	.word	0x20000000
 80007a4:	20000028 	.word	0x20000028

080007a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007ae:	f000 ffa5 	bl	80016fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007b2:	f000 f839 	bl	8000828 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007b6:	f000 f9e3 	bl	8000b80 <MX_GPIO_Init>
  MX_DMA_Init();
 80007ba:	f000 f9c1 	bl	8000b40 <MX_DMA_Init>
  MX_ETH_Init();
 80007be:	f000 f89d 	bl	80008fc <MX_ETH_Init>
  MX_USART3_UART_Init();
 80007c2:	f000 f965 	bl	8000a90 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80007c6:	f000 f98d 	bl	8000ae4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM4_Init();
 80007ca:	f000 f913 	bl	80009f4 <MX_TIM4_Init>
  MX_I2S3_Init();
 80007ce:	f000 f8e3 	bl	8000998 <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim4);
 80007d2:	4813      	ldr	r0, [pc, #76]	@ (8000820 <main+0x78>)
 80007d4:	f003 ff92 	bl	80046fc <HAL_TIM_Base_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  sendSequence(off_sequence);
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <main+0x7c>)
 80007da:	881b      	ldrh	r3, [r3, #0]
 80007dc:	4618      	mov	r0, r3
 80007de:	f000 ff27 	bl	8001630 <sendSequence>
  while (1)
  {
	 my_main();
 80007e2:	f000 fb25 	bl	8000e30 <my_main>
	  for(int i = 0; i <= 10; i++ ){
 80007e6:	2300      	movs	r3, #0
 80007e8:	607b      	str	r3, [r7, #4]
 80007ea:	e015      	b.n	8000818 <main+0x70>
		  led_func(i);
 80007ec:	6878      	ldr	r0, [r7, #4]
 80007ee:	f7ff ff9b 	bl	8000728 <led_func>
		  delayMicroseconds(50000);
 80007f2:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80007f6:	f000 fed5 	bl	80015a4 <delayMicroseconds>
		  delayMicroseconds(50000);
 80007fa:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80007fe:	f000 fed1 	bl	80015a4 <delayMicroseconds>

		  delayMicroseconds(50000);
 8000802:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000806:	f000 fecd 	bl	80015a4 <delayMicroseconds>

		  delayMicroseconds(50000);
 800080a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800080e:	f000 fec9 	bl	80015a4 <delayMicroseconds>
	  for(int i = 0; i <= 10; i++ ){
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	3301      	adds	r3, #1
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2b0a      	cmp	r3, #10
 800081c:	dde6      	ble.n	80007ec <main+0x44>
	 my_main();
 800081e:	e7e0      	b.n	80007e2 <main+0x3a>
 8000820:	2000327c 	.word	0x2000327c
 8000824:	20000042 	.word	0x20000042

08000828 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000828:	b580      	push	{r7, lr}
 800082a:	b094      	sub	sp, #80	@ 0x50
 800082c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082e:	f107 0320 	add.w	r3, r7, #32
 8000832:	2230      	movs	r2, #48	@ 0x30
 8000834:	2100      	movs	r1, #0
 8000836:	4618      	mov	r0, r3
 8000838:	f005 fb68 	bl	8005f0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800083c:	f107 030c 	add.w	r3, r7, #12
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	60da      	str	r2, [r3, #12]
 800084a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800084c:	2300      	movs	r3, #0
 800084e:	60bb      	str	r3, [r7, #8]
 8000850:	4b28      	ldr	r3, [pc, #160]	@ (80008f4 <SystemClock_Config+0xcc>)
 8000852:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000854:	4a27      	ldr	r2, [pc, #156]	@ (80008f4 <SystemClock_Config+0xcc>)
 8000856:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800085a:	6413      	str	r3, [r2, #64]	@ 0x40
 800085c:	4b25      	ldr	r3, [pc, #148]	@ (80008f4 <SystemClock_Config+0xcc>)
 800085e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000860:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000864:	60bb      	str	r3, [r7, #8]
 8000866:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000868:	2300      	movs	r3, #0
 800086a:	607b      	str	r3, [r7, #4]
 800086c:	4b22      	ldr	r3, [pc, #136]	@ (80008f8 <SystemClock_Config+0xd0>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4a21      	ldr	r2, [pc, #132]	@ (80008f8 <SystemClock_Config+0xd0>)
 8000872:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000876:	6013      	str	r3, [r2, #0]
 8000878:	4b1f      	ldr	r3, [pc, #124]	@ (80008f8 <SystemClock_Config+0xd0>)
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000880:	607b      	str	r3, [r7, #4]
 8000882:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000884:	2301      	movs	r3, #1
 8000886:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000888:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800088c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800088e:	2302      	movs	r3, #2
 8000890:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000892:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000896:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000898:	2304      	movs	r3, #4
 800089a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800089c:	23a8      	movs	r3, #168	@ 0xa8
 800089e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008a0:	2302      	movs	r3, #2
 80008a2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80008a4:	2307      	movs	r3, #7
 80008a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a8:	f107 0320 	add.w	r3, r7, #32
 80008ac:	4618      	mov	r0, r3
 80008ae:	f003 f81d 	bl	80038ec <HAL_RCC_OscConfig>
 80008b2:	4603      	mov	r3, r0
 80008b4:	2b00      	cmp	r3, #0
 80008b6:	d001      	beq.n	80008bc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008b8:	f000 fa9e 	bl	8000df8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008bc:	230f      	movs	r3, #15
 80008be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008c0:	2302      	movs	r3, #2
 80008c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008c4:	2300      	movs	r3, #0
 80008c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008c8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008d4:	f107 030c 	add.w	r3, r7, #12
 80008d8:	2105      	movs	r1, #5
 80008da:	4618      	mov	r0, r3
 80008dc:	f003 fa7e 	bl	8003ddc <HAL_RCC_ClockConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008e6:	f000 fa87 	bl	8000df8 <Error_Handler>
  }
}
 80008ea:	bf00      	nop
 80008ec:	3750      	adds	r7, #80	@ 0x50
 80008ee:	46bd      	mov	sp, r7
 80008f0:	bd80      	pop	{r7, pc}
 80008f2:	bf00      	nop
 80008f4:	40023800 	.word	0x40023800
 80008f8:	40007000 	.word	0x40007000

080008fc <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000900:	4b1f      	ldr	r3, [pc, #124]	@ (8000980 <MX_ETH_Init+0x84>)
 8000902:	4a20      	ldr	r2, [pc, #128]	@ (8000984 <MX_ETH_Init+0x88>)
 8000904:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000906:	4b20      	ldr	r3, [pc, #128]	@ (8000988 <MX_ETH_Init+0x8c>)
 8000908:	2200      	movs	r2, #0
 800090a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 800090c:	4b1e      	ldr	r3, [pc, #120]	@ (8000988 <MX_ETH_Init+0x8c>)
 800090e:	2280      	movs	r2, #128	@ 0x80
 8000910:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000912:	4b1d      	ldr	r3, [pc, #116]	@ (8000988 <MX_ETH_Init+0x8c>)
 8000914:	22e1      	movs	r2, #225	@ 0xe1
 8000916:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000918:	4b1b      	ldr	r3, [pc, #108]	@ (8000988 <MX_ETH_Init+0x8c>)
 800091a:	2200      	movs	r2, #0
 800091c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800091e:	4b1a      	ldr	r3, [pc, #104]	@ (8000988 <MX_ETH_Init+0x8c>)
 8000920:	2200      	movs	r2, #0
 8000922:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000924:	4b18      	ldr	r3, [pc, #96]	@ (8000988 <MX_ETH_Init+0x8c>)
 8000926:	2200      	movs	r2, #0
 8000928:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 800092a:	4b15      	ldr	r3, [pc, #84]	@ (8000980 <MX_ETH_Init+0x84>)
 800092c:	4a16      	ldr	r2, [pc, #88]	@ (8000988 <MX_ETH_Init+0x8c>)
 800092e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000930:	4b13      	ldr	r3, [pc, #76]	@ (8000980 <MX_ETH_Init+0x84>)
 8000932:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000936:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000938:	4b11      	ldr	r3, [pc, #68]	@ (8000980 <MX_ETH_Init+0x84>)
 800093a:	4a14      	ldr	r2, [pc, #80]	@ (800098c <MX_ETH_Init+0x90>)
 800093c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800093e:	4b10      	ldr	r3, [pc, #64]	@ (8000980 <MX_ETH_Init+0x84>)
 8000940:	4a13      	ldr	r2, [pc, #76]	@ (8000990 <MX_ETH_Init+0x94>)
 8000942:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000944:	4b0e      	ldr	r3, [pc, #56]	@ (8000980 <MX_ETH_Init+0x84>)
 8000946:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 800094a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 800094c:	480c      	ldr	r0, [pc, #48]	@ (8000980 <MX_ETH_Init+0x84>)
 800094e:	f001 fbed 	bl	800212c <HAL_ETH_Init>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000958:	f000 fa4e 	bl	8000df8 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800095c:	2238      	movs	r2, #56	@ 0x38
 800095e:	2100      	movs	r1, #0
 8000960:	480c      	ldr	r0, [pc, #48]	@ (8000994 <MX_ETH_Init+0x98>)
 8000962:	f005 fad3 	bl	8005f0c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000966:	4b0b      	ldr	r3, [pc, #44]	@ (8000994 <MX_ETH_Init+0x98>)
 8000968:	2221      	movs	r2, #33	@ 0x21
 800096a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800096c:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <MX_ETH_Init+0x98>)
 800096e:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000972:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000974:	4b07      	ldr	r3, [pc, #28]	@ (8000994 <MX_ETH_Init+0x98>)
 8000976:	2200      	movs	r2, #0
 8000978:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800097a:	bf00      	nop
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	20003124 	.word	0x20003124
 8000984:	40028000 	.word	0x40028000
 8000988:	200037f0 	.word	0x200037f0
 800098c:	20003084 	.word	0x20003084
 8000990:	20002fe4 	.word	0x20002fe4
 8000994:	20002fac 	.word	0x20002fac

08000998 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 800099c:	4b13      	ldr	r3, [pc, #76]	@ (80009ec <MX_I2S3_Init+0x54>)
 800099e:	4a14      	ldr	r2, [pc, #80]	@ (80009f0 <MX_I2S3_Init+0x58>)
 80009a0:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_RX;
 80009a2:	4b12      	ldr	r3, [pc, #72]	@ (80009ec <MX_I2S3_Init+0x54>)
 80009a4:	f44f 7240 	mov.w	r2, #768	@ 0x300
 80009a8:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80009aa:	4b10      	ldr	r3, [pc, #64]	@ (80009ec <MX_I2S3_Init+0x54>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_24B;
 80009b0:	4b0e      	ldr	r3, [pc, #56]	@ (80009ec <MX_I2S3_Init+0x54>)
 80009b2:	2203      	movs	r2, #3
 80009b4:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80009b6:	4b0d      	ldr	r3, [pc, #52]	@ (80009ec <MX_I2S3_Init+0x54>)
 80009b8:	2200      	movs	r2, #0
 80009ba:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 80009bc:	4b0b      	ldr	r3, [pc, #44]	@ (80009ec <MX_I2S3_Init+0x54>)
 80009be:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80009c2:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80009c4:	4b09      	ldr	r3, [pc, #36]	@ (80009ec <MX_I2S3_Init+0x54>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80009ca:	4b08      	ldr	r3, [pc, #32]	@ (80009ec <MX_I2S3_Init+0x54>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80009d0:	4b06      	ldr	r3, [pc, #24]	@ (80009ec <MX_I2S3_Init+0x54>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80009d6:	4805      	ldr	r0, [pc, #20]	@ (80009ec <MX_I2S3_Init+0x54>)
 80009d8:	f002 f8d6 	bl	8002b88 <HAL_I2S_Init>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80009e2:	f000 fa09 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	200031d4 	.word	0x200031d4
 80009f0:	40003c00 	.word	0x40003c00

080009f4 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b086      	sub	sp, #24
 80009f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009fa:	f107 0308 	add.w	r3, r7, #8
 80009fe:	2200      	movs	r2, #0
 8000a00:	601a      	str	r2, [r3, #0]
 8000a02:	605a      	str	r2, [r3, #4]
 8000a04:	609a      	str	r2, [r3, #8]
 8000a06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a08:	463b      	mov	r3, r7
 8000a0a:	2200      	movs	r2, #0
 8000a0c:	601a      	str	r2, [r3, #0]
 8000a0e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000a10:	4b1d      	ldr	r3, [pc, #116]	@ (8000a88 <MX_TIM4_Init+0x94>)
 8000a12:	4a1e      	ldr	r2, [pc, #120]	@ (8000a8c <MX_TIM4_Init+0x98>)
 8000a14:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 83;
 8000a16:	4b1c      	ldr	r3, [pc, #112]	@ (8000a88 <MX_TIM4_Init+0x94>)
 8000a18:	2253      	movs	r2, #83	@ 0x53
 8000a1a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000a88 <MX_TIM4_Init+0x94>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000a22:	4b19      	ldr	r3, [pc, #100]	@ (8000a88 <MX_TIM4_Init+0x94>)
 8000a24:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a28:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a2a:	4b17      	ldr	r3, [pc, #92]	@ (8000a88 <MX_TIM4_Init+0x94>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a30:	4b15      	ldr	r3, [pc, #84]	@ (8000a88 <MX_TIM4_Init+0x94>)
 8000a32:	2200      	movs	r2, #0
 8000a34:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000a36:	4814      	ldr	r0, [pc, #80]	@ (8000a88 <MX_TIM4_Init+0x94>)
 8000a38:	f003 fe10 	bl	800465c <HAL_TIM_Base_Init>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8000a42:	f000 f9d9 	bl	8000df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a46:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a4a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8000a4c:	f107 0308 	add.w	r3, r7, #8
 8000a50:	4619      	mov	r1, r3
 8000a52:	480d      	ldr	r0, [pc, #52]	@ (8000a88 <MX_TIM4_Init+0x94>)
 8000a54:	f003 feba 	bl	80047cc <HAL_TIM_ConfigClockSource>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8000a5e:	f000 f9cb 	bl	8000df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a62:	2300      	movs	r3, #0
 8000a64:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a66:	2300      	movs	r3, #0
 8000a68:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000a6a:	463b      	mov	r3, r7
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4806      	ldr	r0, [pc, #24]	@ (8000a88 <MX_TIM4_Init+0x94>)
 8000a70:	f004 f8b4 	bl	8004bdc <HAL_TIMEx_MasterConfigSynchronization>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8000a7a:	f000 f9bd 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000a7e:	bf00      	nop
 8000a80:	3718      	adds	r7, #24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	2000327c 	.word	0x2000327c
 8000a8c:	40000800 	.word	0x40000800

08000a90 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a94:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <MX_USART3_UART_Init+0x4c>)
 8000a96:	4a12      	ldr	r2, [pc, #72]	@ (8000ae0 <MX_USART3_UART_Init+0x50>)
 8000a98:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a9a:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <MX_USART3_UART_Init+0x4c>)
 8000a9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aa0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <MX_USART3_UART_Init+0x4c>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <MX_USART3_UART_Init+0x4c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000aae:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <MX_USART3_UART_Init+0x4c>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <MX_USART3_UART_Init+0x4c>)
 8000ab6:	220c      	movs	r2, #12
 8000ab8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <MX_USART3_UART_Init+0x4c>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <MX_USART3_UART_Init+0x4c>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ac6:	4805      	ldr	r0, [pc, #20]	@ (8000adc <MX_USART3_UART_Init+0x4c>)
 8000ac8:	f004 f904 	bl	8004cd4 <HAL_UART_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000ad2:	f000 f991 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	200032c4 	.word	0x200032c4
 8000ae0:	40004800 	.word	0x40004800

08000ae4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000ae8:	4b14      	ldr	r3, [pc, #80]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000aea:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000aee:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000af0:	4b12      	ldr	r3, [pc, #72]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af2:	2204      	movs	r2, #4
 8000af4:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000af6:	4b11      	ldr	r3, [pc, #68]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000af8:	2202      	movs	r2, #2
 8000afa:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000afc:	4b0f      	ldr	r3, [pc, #60]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000b02:	4b0e      	ldr	r3, [pc, #56]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b04:	2202      	movs	r2, #2
 8000b06:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000b08:	4b0c      	ldr	r3, [pc, #48]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b0a:	2201      	movs	r2, #1
 8000b0c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000b0e:	4b0b      	ldr	r3, [pc, #44]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b10:	2200      	movs	r2, #0
 8000b12:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000b14:	4b09      	ldr	r3, [pc, #36]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b16:	2200      	movs	r2, #0
 8000b18:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000b1a:	4b08      	ldr	r3, [pc, #32]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b1c:	2201      	movs	r2, #1
 8000b1e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000b20:	4b06      	ldr	r3, [pc, #24]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b22:	2200      	movs	r2, #0
 8000b24:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000b26:	4805      	ldr	r0, [pc, #20]	@ (8000b3c <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000b28:	f002 fdd0 	bl	80036cc <HAL_PCD_Init>
 8000b2c:	4603      	mov	r3, r0
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d001      	beq.n	8000b36 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8000b32:	f000 f961 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000b36:	bf00      	nop
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	2000330c 	.word	0x2000330c

08000b40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	607b      	str	r3, [r7, #4]
 8000b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8000b7c <MX_DMA_Init+0x3c>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	4a0b      	ldr	r2, [pc, #44]	@ (8000b7c <MX_DMA_Init+0x3c>)
 8000b50:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b56:	4b09      	ldr	r3, [pc, #36]	@ (8000b7c <MX_DMA_Init+0x3c>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000b5e:	607b      	str	r3, [r7, #4]
 8000b60:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000b62:	2200      	movs	r2, #0
 8000b64:	2100      	movs	r1, #0
 8000b66:	200b      	movs	r0, #11
 8000b68:	f000 ff39 	bl	80019de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000b6c:	200b      	movs	r0, #11
 8000b6e:	f000 ff52 	bl	8001a16 <HAL_NVIC_EnableIRQ>

}
 8000b72:	bf00      	nop
 8000b74:	3708      	adds	r7, #8
 8000b76:	46bd      	mov	sp, r7
 8000b78:	bd80      	pop	{r7, pc}
 8000b7a:	bf00      	nop
 8000b7c:	40023800 	.word	0x40023800

08000b80 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08e      	sub	sp, #56	@ 0x38
 8000b84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	601a      	str	r2, [r3, #0]
 8000b8e:	605a      	str	r2, [r3, #4]
 8000b90:	609a      	str	r2, [r3, #8]
 8000b92:	60da      	str	r2, [r3, #12]
 8000b94:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	623b      	str	r3, [r7, #32]
 8000b9a:	4b7e      	ldr	r3, [pc, #504]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	4a7d      	ldr	r2, [pc, #500]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000ba0:	f043 0304 	orr.w	r3, r3, #4
 8000ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba6:	4b7b      	ldr	r3, [pc, #492]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000baa:	f003 0304 	and.w	r3, r3, #4
 8000bae:	623b      	str	r3, [r7, #32]
 8000bb0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61fb      	str	r3, [r7, #28]
 8000bb6:	4b77      	ldr	r3, [pc, #476]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bba:	4a76      	ldr	r2, [pc, #472]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000bbc:	f043 0320 	orr.w	r3, r3, #32
 8000bc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bc2:	4b74      	ldr	r3, [pc, #464]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bc6:	f003 0320 	and.w	r3, r3, #32
 8000bca:	61fb      	str	r3, [r7, #28]
 8000bcc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61bb      	str	r3, [r7, #24]
 8000bd2:	4b70      	ldr	r3, [pc, #448]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000bd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bd6:	4a6f      	ldr	r2, [pc, #444]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000bd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bde:	4b6d      	ldr	r3, [pc, #436]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000be0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000be2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000be6:	61bb      	str	r3, [r7, #24]
 8000be8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bea:	2300      	movs	r3, #0
 8000bec:	617b      	str	r3, [r7, #20]
 8000bee:	4b69      	ldr	r3, [pc, #420]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000bf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bf2:	4a68      	ldr	r2, [pc, #416]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000bf4:	f043 0301 	orr.w	r3, r3, #1
 8000bf8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bfa:	4b66      	ldr	r3, [pc, #408]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000bfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfe:	f003 0301 	and.w	r3, r3, #1
 8000c02:	617b      	str	r3, [r7, #20]
 8000c04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	613b      	str	r3, [r7, #16]
 8000c0a:	4b62      	ldr	r3, [pc, #392]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0e:	4a61      	ldr	r2, [pc, #388]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c10:	f043 0302 	orr.w	r3, r3, #2
 8000c14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c16:	4b5f      	ldr	r3, [pc, #380]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c1a:	f003 0302 	and.w	r3, r3, #2
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	60fb      	str	r3, [r7, #12]
 8000c26:	4b5b      	ldr	r3, [pc, #364]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c2a:	4a5a      	ldr	r2, [pc, #360]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c2c:	f043 0310 	orr.w	r3, r3, #16
 8000c30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c32:	4b58      	ldr	r3, [pc, #352]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c36:	f003 0310 	and.w	r3, r3, #16
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60bb      	str	r3, [r7, #8]
 8000c42:	4b54      	ldr	r3, [pc, #336]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c46:	4a53      	ldr	r2, [pc, #332]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c48:	f043 0308 	orr.w	r3, r3, #8
 8000c4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c4e:	4b51      	ldr	r3, [pc, #324]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c52:	f003 0308 	and.w	r3, r3, #8
 8000c56:	60bb      	str	r3, [r7, #8]
 8000c58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	607b      	str	r3, [r7, #4]
 8000c5e:	4b4d      	ldr	r3, [pc, #308]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c62:	4a4c      	ldr	r2, [pc, #304]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c6a:	4b4a      	ldr	r3, [pc, #296]	@ (8000d94 <MX_GPIO_Init+0x214>)
 8000c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000c72:	607b      	str	r3, [r7, #4]
 8000c74:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8000c76:	2200      	movs	r2, #0
 8000c78:	f44f 4172 	mov.w	r1, #61952	@ 0xf200
 8000c7c:	4846      	ldr	r0, [pc, #280]	@ (8000d98 <MX_GPIO_Init+0x218>)
 8000c7e:	f001 ff51 	bl	8002b24 <HAL_GPIO_WritePin>
                          |GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000c82:	2200      	movs	r2, #0
 8000c84:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000c88:	4844      	ldr	r0, [pc, #272]	@ (8000d9c <MX_GPIO_Init+0x21c>)
 8000c8a:	f001 ff4b 	bl	8002b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13, GPIO_PIN_RESET);
 8000c8e:	2200      	movs	r2, #0
 8000c90:	f44f 5128 	mov.w	r1, #10752	@ 0x2a00
 8000c94:	4842      	ldr	r0, [pc, #264]	@ (8000da0 <MX_GPIO_Init+0x220>)
 8000c96:	f001 ff45 	bl	8002b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ca0:	4840      	ldr	r0, [pc, #256]	@ (8000da4 <MX_GPIO_Init+0x224>)
 8000ca2:	f001 ff3f 	bl	8002b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, USB_PowerSwitchOn_Pin|GPIO_PIN_9|GPIO_PIN_14, GPIO_PIN_RESET);
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	f244 2140 	movw	r1, #16960	@ 0x4240
 8000cac:	483e      	ldr	r0, [pc, #248]	@ (8000da8 <MX_GPIO_Init+0x228>)
 8000cae:	f001 ff39 	bl	8002b24 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000cb2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000cb8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000cc2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cc6:	4619      	mov	r1, r3
 8000cc8:	4838      	ldr	r0, [pc, #224]	@ (8000dac <MX_GPIO_Init+0x22c>)
 8000cca:	f001 fd7f 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PF9 PF12 PF13 PF14
                           PF15 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
 8000cce:	f44f 4372 	mov.w	r3, #61952	@ 0xf200
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cd4:	2301      	movs	r3, #1
 8000cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ce0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	482c      	ldr	r0, [pc, #176]	@ (8000d98 <MX_GPIO_Init+0x218>)
 8000ce8:	f001 fd70 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000cec:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cfa:	2300      	movs	r3, #0
 8000cfc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d02:	4619      	mov	r1, r3
 8000d04:	4825      	ldr	r0, [pc, #148]	@ (8000d9c <MX_GPIO_Init+0x21c>)
 8000d06:	f001 fd61 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pins : PE9 PE11 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8000d0a:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 8000d0e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d10:	2301      	movs	r3, #1
 8000d12:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d14:	2300      	movs	r3, #0
 8000d16:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000d1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d20:	4619      	mov	r1, r3
 8000d22:	481f      	ldr	r0, [pc, #124]	@ (8000da0 <MX_GPIO_Init+0x220>)
 8000d24:	f001 fd52 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000d28:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000d2c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d32:	2300      	movs	r3, #0
 8000d34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d36:	2300      	movs	r3, #0
 8000d38:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d3e:	4619      	mov	r1, r3
 8000d40:	4818      	ldr	r0, [pc, #96]	@ (8000da4 <MX_GPIO_Init+0x224>)
 8000d42:	f001 fd43 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_PowerSwitchOn_Pin PG9 PG14 */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin|GPIO_PIN_9|GPIO_PIN_14;
 8000d46:	f244 2340 	movw	r3, #16960	@ 0x4240
 8000d4a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d50:	2300      	movs	r3, #0
 8000d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d54:	2300      	movs	r3, #0
 8000d56:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4812      	ldr	r0, [pc, #72]	@ (8000da8 <MX_GPIO_Init+0x228>)
 8000d60:	f001 fd34 	bl	80027cc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000d64:	2380      	movs	r3, #128	@ 0x80
 8000d66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000d70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d74:	4619      	mov	r1, r3
 8000d76:	480c      	ldr	r0, [pc, #48]	@ (8000da8 <MX_GPIO_Init+0x228>)
 8000d78:	f001 fd28 	bl	80027cc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	2100      	movs	r1, #0
 8000d80:	2028      	movs	r0, #40	@ 0x28
 8000d82:	f000 fe2c 	bl	80019de <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000d86:	2028      	movs	r0, #40	@ 0x28
 8000d88:	f000 fe45 	bl	8001a16 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000d8c:	bf00      	nop
 8000d8e:	3738      	adds	r7, #56	@ 0x38
 8000d90:	46bd      	mov	sp, r7
 8000d92:	bd80      	pop	{r7, pc}
 8000d94:	40023800 	.word	0x40023800
 8000d98:	40021400 	.word	0x40021400
 8000d9c:	40020400 	.word	0x40020400
 8000da0:	40021000 	.word	0x40021000
 8000da4:	40020c00 	.word	0x40020c00
 8000da8:	40021800 	.word	0x40021800
 8000dac:	40020800 	.word	0x40020800

08000db0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000db0:	b580      	push	{r7, lr}
 8000db2:	b082      	sub	sp, #8
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	4603      	mov	r3, r0
 8000db8:	80fb      	strh	r3, [r7, #6]
	if(flag){
 8000dba:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <HAL_GPIO_EXTI_Callback+0x3c>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	2b00      	cmp	r3, #0
 8000dc0:	d008      	beq.n	8000dd4 <HAL_GPIO_EXTI_Callback+0x24>
		sendSequence(off_sequence);
 8000dc2:	4b0b      	ldr	r3, [pc, #44]	@ (8000df0 <HAL_GPIO_EXTI_Callback+0x40>)
 8000dc4:	881b      	ldrh	r3, [r3, #0]
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f000 fc32 	bl	8001630 <sendSequence>
		flag = 0;
 8000dcc:	4b07      	ldr	r3, [pc, #28]	@ (8000dec <HAL_GPIO_EXTI_Callback+0x3c>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	601a      	str	r2, [r3, #0]
	else{
		sendSequence(on_sequence);
		flag = 1;
	}

}
 8000dd2:	e007      	b.n	8000de4 <HAL_GPIO_EXTI_Callback+0x34>
		sendSequence(on_sequence);
 8000dd4:	4b07      	ldr	r3, [pc, #28]	@ (8000df4 <HAL_GPIO_EXTI_Callback+0x44>)
 8000dd6:	881b      	ldrh	r3, [r3, #0]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f000 fc29 	bl	8001630 <sendSequence>
		flag = 1;
 8000dde:	4b03      	ldr	r3, [pc, #12]	@ (8000dec <HAL_GPIO_EXTI_Callback+0x3c>)
 8000de0:	2201      	movs	r2, #1
 8000de2:	601a      	str	r2, [r3, #0]
}
 8000de4:	bf00      	nop
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}
 8000dec:	2000003c 	.word	0x2000003c
 8000df0:	20000042 	.word	0x20000042
 8000df4:	20000040 	.word	0x20000040

08000df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dfc:	b672      	cpsid	i
}
 8000dfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e00:	bf00      	nop
 8000e02:	e7fd      	b.n	8000e00 <Error_Handler+0x8>

08000e04 <_write>:

// External buffer from audio_processing.cpp
extern uint32_t buffer_merged[1000];

// PRINTF RETARGET - Redirect printf to UART3
extern "C" int _write(int file, char* ptr, int len) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b084      	sub	sp, #16
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	60f8      	str	r0, [r7, #12]
 8000e0c:	60b9      	str	r1, [r7, #8]
 8000e0e:	607a      	str	r2, [r7, #4]
    (void)file;
    HAL_UART_Transmit(&huart3, reinterpret_cast<uint8_t*>(ptr), len, HAL_MAX_DELAY);
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	b29a      	uxth	r2, r3
 8000e14:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000e18:	68b9      	ldr	r1, [r7, #8]
 8000e1a:	4804      	ldr	r0, [pc, #16]	@ (8000e2c <_write+0x28>)
 8000e1c:	f003 ffaa 	bl	8004d74 <HAL_UART_Transmit>
    return len;
 8000e20:	687b      	ldr	r3, [r7, #4]
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3710      	adds	r7, #16
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	200032c4 	.word	0x200032c4

08000e30 <my_main>:

void my_main(void){
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
	printf("Starting I2S DMA...\r\n");
 8000e36:	4830      	ldr	r0, [pc, #192]	@ (8000ef8 <my_main+0xc8>)
 8000e38:	f004 ff88 	bl	8005d4c <puts>
	HAL_I2S_Receive_DMA(&hi2s3, buffer_input, 4000);
 8000e3c:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000e40:	492e      	ldr	r1, [pc, #184]	@ (8000efc <my_main+0xcc>)
 8000e42:	482f      	ldr	r0, [pc, #188]	@ (8000f00 <my_main+0xd0>)
 8000e44:	f001 ffe0 	bl	8002e08 <HAL_I2S_Receive_DMA>
	printf("I2S DMA started\r\n");
 8000e48:	482e      	ldr	r0, [pc, #184]	@ (8000f04 <my_main+0xd4>)
 8000e4a:	f004 ff7f 	bl	8005d4c <puts>
	
	while(1){
		if(micflag == 1){
 8000e4e:	4b2e      	ldr	r3, [pc, #184]	@ (8000f08 <my_main+0xd8>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2b01      	cmp	r3, #1
 8000e54:	d125      	bne.n	8000ea2 <my_main+0x72>
			// Process left half - print when index is multiple of 150
			for(int i = 0; i < 500; i++){
 8000e56:	2300      	movs	r3, #0
 8000e58:	60fb      	str	r3, [r7, #12]
 8000e5a:	e01a      	b.n	8000e92 <my_main+0x62>
				if(i % 150 == 0){
 8000e5c:	68fa      	ldr	r2, [r7, #12]
 8000e5e:	4b2b      	ldr	r3, [pc, #172]	@ (8000f0c <my_main+0xdc>)
 8000e60:	fb83 1302 	smull	r1, r3, r3, r2
 8000e64:	1119      	asrs	r1, r3, #4
 8000e66:	17d3      	asrs	r3, r2, #31
 8000e68:	1acb      	subs	r3, r1, r3
 8000e6a:	2196      	movs	r1, #150	@ 0x96
 8000e6c:	fb01 f303 	mul.w	r3, r1, r3
 8000e70:	1ad3      	subs	r3, r2, r3
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d10a      	bne.n	8000e8c <my_main+0x5c>
					int pcm_value = (int)buffer_merged[i] >> 8;
 8000e76:	4a26      	ldr	r2, [pc, #152]	@ (8000f10 <my_main+0xe0>)
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e7e:	121b      	asrs	r3, r3, #8
 8000e80:	603b      	str	r3, [r7, #0]
					printf("Left: i=%d, pcm=%d\r\n", i, pcm_value);
 8000e82:	683a      	ldr	r2, [r7, #0]
 8000e84:	68f9      	ldr	r1, [r7, #12]
 8000e86:	4823      	ldr	r0, [pc, #140]	@ (8000f14 <my_main+0xe4>)
 8000e88:	f004 fef8 	bl	8005c7c <iprintf>
			for(int i = 0; i < 500; i++){
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	3301      	adds	r3, #1
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000e98:	dbe0      	blt.n	8000e5c <my_main+0x2c>
				}
			}
			micflag = 0;
 8000e9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000f08 <my_main+0xd8>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	e7d5      	b.n	8000e4e <my_main+0x1e>
		}
		else if(micflag == 2){
 8000ea2:	4b19      	ldr	r3, [pc, #100]	@ (8000f08 <my_main+0xd8>)
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	2b02      	cmp	r3, #2
 8000ea8:	d1d1      	bne.n	8000e4e <my_main+0x1e>
			// Process right half - print when index is multiple of 150
			for(int i = 500; i < 1000; i++){
 8000eaa:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8000eae:	60bb      	str	r3, [r7, #8]
 8000eb0:	e01a      	b.n	8000ee8 <my_main+0xb8>
				if(i % 150 == 0){
 8000eb2:	68ba      	ldr	r2, [r7, #8]
 8000eb4:	4b15      	ldr	r3, [pc, #84]	@ (8000f0c <my_main+0xdc>)
 8000eb6:	fb83 1302 	smull	r1, r3, r3, r2
 8000eba:	1119      	asrs	r1, r3, #4
 8000ebc:	17d3      	asrs	r3, r2, #31
 8000ebe:	1acb      	subs	r3, r1, r3
 8000ec0:	2196      	movs	r1, #150	@ 0x96
 8000ec2:	fb01 f303 	mul.w	r3, r1, r3
 8000ec6:	1ad3      	subs	r3, r2, r3
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d10a      	bne.n	8000ee2 <my_main+0xb2>
					int pcm_value = (int)buffer_merged[i] >> 8;
 8000ecc:	4a10      	ldr	r2, [pc, #64]	@ (8000f10 <my_main+0xe0>)
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed4:	121b      	asrs	r3, r3, #8
 8000ed6:	607b      	str	r3, [r7, #4]
					printf("Right: i=%d, pcm=%d\r\n", i, pcm_value);
 8000ed8:	687a      	ldr	r2, [r7, #4]
 8000eda:	68b9      	ldr	r1, [r7, #8]
 8000edc:	480e      	ldr	r0, [pc, #56]	@ (8000f18 <my_main+0xe8>)
 8000ede:	f004 fecd 	bl	8005c7c <iprintf>
			for(int i = 500; i < 1000; i++){
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	3301      	adds	r3, #1
 8000ee6:	60bb      	str	r3, [r7, #8]
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000eee:	dbe0      	blt.n	8000eb2 <my_main+0x82>
				}
			}
			micflag = 0;
 8000ef0:	4b05      	ldr	r3, [pc, #20]	@ (8000f08 <my_main+0xd8>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	601a      	str	r2, [r3, #0]
		}
	}
 8000ef6:	e7aa      	b.n	8000e4e <my_main+0x1e>
 8000ef8:	08006a28 	.word	0x08006a28
 8000efc:	200000c8 	.word	0x200000c8
 8000f00:	200031d4 	.word	0x200031d4
 8000f04:	08006a40 	.word	0x08006a40
 8000f08:	20002fa8 	.word	0x20002fa8
 8000f0c:	1b4e81b5 	.word	0x1b4e81b5
 8000f10:	20002008 	.word	0x20002008
 8000f14:	08006a54 	.word	0x08006a54
 8000f18:	08006a6c 	.word	0x08006a6c

08000f1c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f2a:	4a0f      	ldr	r2, [pc, #60]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f2c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f30:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f32:	4b0d      	ldr	r3, [pc, #52]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f36:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	603b      	str	r3, [r7, #0]
 8000f42:	4b09      	ldr	r3, [pc, #36]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f46:	4a08      	ldr	r2, [pc, #32]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <HAL_MspInit+0x4c>)
 8000f50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f56:	603b      	str	r3, [r7, #0]
 8000f58:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f5a:	bf00      	nop
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	40023800 	.word	0x40023800

08000f6c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b08e      	sub	sp, #56	@ 0x38
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f74:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f78:	2200      	movs	r2, #0
 8000f7a:	601a      	str	r2, [r3, #0]
 8000f7c:	605a      	str	r2, [r3, #4]
 8000f7e:	609a      	str	r2, [r3, #8]
 8000f80:	60da      	str	r2, [r3, #12]
 8000f82:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a55      	ldr	r2, [pc, #340]	@ (80010e0 <HAL_ETH_MspInit+0x174>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	f040 80a4 	bne.w	80010d8 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000f90:	2300      	movs	r3, #0
 8000f92:	623b      	str	r3, [r7, #32]
 8000f94:	4b53      	ldr	r3, [pc, #332]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f98:	4a52      	ldr	r2, [pc, #328]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000f9a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000f9e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fa0:	4b50      	ldr	r3, [pc, #320]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000fa8:	623b      	str	r3, [r7, #32]
 8000faa:	6a3b      	ldr	r3, [r7, #32]
 8000fac:	2300      	movs	r3, #0
 8000fae:	61fb      	str	r3, [r7, #28]
 8000fb0:	4b4c      	ldr	r3, [pc, #304]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000fb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb4:	4a4b      	ldr	r2, [pc, #300]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000fb6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000fba:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fbc:	4b49      	ldr	r3, [pc, #292]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000fbe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000fc4:	61fb      	str	r3, [r7, #28]
 8000fc6:	69fb      	ldr	r3, [r7, #28]
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61bb      	str	r3, [r7, #24]
 8000fcc:	4b45      	ldr	r3, [pc, #276]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fd0:	4a44      	ldr	r2, [pc, #272]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000fd2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000fd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fd8:	4b42      	ldr	r3, [pc, #264]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fdc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000fe0:	61bb      	str	r3, [r7, #24]
 8000fe2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fe4:	2300      	movs	r3, #0
 8000fe6:	617b      	str	r3, [r7, #20]
 8000fe8:	4b3e      	ldr	r3, [pc, #248]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fec:	4a3d      	ldr	r2, [pc, #244]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000fee:	f043 0304 	orr.w	r3, r3, #4
 8000ff2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ff4:	4b3b      	ldr	r3, [pc, #236]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8000ff6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ff8:	f003 0304 	and.w	r3, r3, #4
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001000:	2300      	movs	r3, #0
 8001002:	613b      	str	r3, [r7, #16]
 8001004:	4b37      	ldr	r3, [pc, #220]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8001006:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001008:	4a36      	ldr	r2, [pc, #216]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 800100a:	f043 0301 	orr.w	r3, r3, #1
 800100e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001010:	4b34      	ldr	r3, [pc, #208]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8001012:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	613b      	str	r3, [r7, #16]
 800101a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	4b30      	ldr	r3, [pc, #192]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8001022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001024:	4a2f      	ldr	r2, [pc, #188]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8001026:	f043 0302 	orr.w	r3, r3, #2
 800102a:	6313      	str	r3, [r2, #48]	@ 0x30
 800102c:	4b2d      	ldr	r3, [pc, #180]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 800102e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001030:	f003 0302 	and.w	r3, r3, #2
 8001034:	60fb      	str	r3, [r7, #12]
 8001036:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001038:	2300      	movs	r3, #0
 800103a:	60bb      	str	r3, [r7, #8]
 800103c:	4b29      	ldr	r3, [pc, #164]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 800103e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001040:	4a28      	ldr	r2, [pc, #160]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 8001042:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001046:	6313      	str	r3, [r2, #48]	@ 0x30
 8001048:	4b26      	ldr	r3, [pc, #152]	@ (80010e4 <HAL_ETH_MspInit+0x178>)
 800104a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001050:	60bb      	str	r3, [r7, #8]
 8001052:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001054:	2332      	movs	r3, #50	@ 0x32
 8001056:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001058:	2302      	movs	r3, #2
 800105a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
 800105e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001060:	2303      	movs	r3, #3
 8001062:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001064:	230b      	movs	r3, #11
 8001066:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001068:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800106c:	4619      	mov	r1, r3
 800106e:	481e      	ldr	r0, [pc, #120]	@ (80010e8 <HAL_ETH_MspInit+0x17c>)
 8001070:	f001 fbac 	bl	80027cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001074:	2386      	movs	r3, #134	@ 0x86
 8001076:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001078:	2302      	movs	r3, #2
 800107a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800107c:	2300      	movs	r3, #0
 800107e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001080:	2303      	movs	r3, #3
 8001082:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001084:	230b      	movs	r3, #11
 8001086:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001088:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800108c:	4619      	mov	r1, r3
 800108e:	4817      	ldr	r0, [pc, #92]	@ (80010ec <HAL_ETH_MspInit+0x180>)
 8001090:	f001 fb9c 	bl	80027cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001094:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001098:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800109a:	2302      	movs	r3, #2
 800109c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800109e:	2300      	movs	r3, #0
 80010a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010a2:	2303      	movs	r3, #3
 80010a4:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010a6:	230b      	movs	r3, #11
 80010a8:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80010aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010ae:	4619      	mov	r1, r3
 80010b0:	480f      	ldr	r0, [pc, #60]	@ (80010f0 <HAL_ETH_MspInit+0x184>)
 80010b2:	f001 fb8b 	bl	80027cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80010b6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80010ba:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010bc:	2302      	movs	r3, #2
 80010be:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010c4:	2303      	movs	r3, #3
 80010c6:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80010c8:	230b      	movs	r3, #11
 80010ca:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80010cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010d0:	4619      	mov	r1, r3
 80010d2:	4808      	ldr	r0, [pc, #32]	@ (80010f4 <HAL_ETH_MspInit+0x188>)
 80010d4:	f001 fb7a 	bl	80027cc <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 80010d8:	bf00      	nop
 80010da:	3738      	adds	r7, #56	@ 0x38
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40028000 	.word	0x40028000
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40020800 	.word	0x40020800
 80010ec:	40020000 	.word	0x40020000
 80010f0:	40020400 	.word	0x40020400
 80010f4:	40021800 	.word	0x40021800

080010f8 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b096      	sub	sp, #88	@ 0x58
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001110:	f107 0314 	add.w	r3, r7, #20
 8001114:	2230      	movs	r2, #48	@ 0x30
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f004 fef7 	bl	8005f0c <memset>
  if(hi2s->Instance==SPI3)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a4a      	ldr	r2, [pc, #296]	@ (800124c <HAL_I2S_MspInit+0x154>)
 8001124:	4293      	cmp	r3, r2
 8001126:	f040 808c 	bne.w	8001242 <HAL_I2S_MspInit+0x14a>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800112a:	2301      	movs	r3, #1
 800112c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 800112e:	23c0      	movs	r3, #192	@ 0xc0
 8001130:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001132:	2302      	movs	r3, #2
 8001134:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001136:	f107 0314 	add.w	r3, r7, #20
 800113a:	4618      	mov	r0, r3
 800113c:	f003 f86e 	bl	800421c <HAL_RCCEx_PeriphCLKConfig>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001146:	f7ff fe57 	bl	8000df8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800114a:	2300      	movs	r3, #0
 800114c:	613b      	str	r3, [r7, #16]
 800114e:	4b40      	ldr	r3, [pc, #256]	@ (8001250 <HAL_I2S_MspInit+0x158>)
 8001150:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001152:	4a3f      	ldr	r2, [pc, #252]	@ (8001250 <HAL_I2S_MspInit+0x158>)
 8001154:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001158:	6413      	str	r3, [r2, #64]	@ 0x40
 800115a:	4b3d      	ldr	r3, [pc, #244]	@ (8001250 <HAL_I2S_MspInit+0x158>)
 800115c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800115e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001166:	2300      	movs	r3, #0
 8001168:	60fb      	str	r3, [r7, #12]
 800116a:	4b39      	ldr	r3, [pc, #228]	@ (8001250 <HAL_I2S_MspInit+0x158>)
 800116c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800116e:	4a38      	ldr	r2, [pc, #224]	@ (8001250 <HAL_I2S_MspInit+0x158>)
 8001170:	f043 0301 	orr.w	r3, r3, #1
 8001174:	6313      	str	r3, [r2, #48]	@ 0x30
 8001176:	4b36      	ldr	r3, [pc, #216]	@ (8001250 <HAL_I2S_MspInit+0x158>)
 8001178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800117a:	f003 0301 	and.w	r3, r3, #1
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001182:	2300      	movs	r3, #0
 8001184:	60bb      	str	r3, [r7, #8]
 8001186:	4b32      	ldr	r3, [pc, #200]	@ (8001250 <HAL_I2S_MspInit+0x158>)
 8001188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118a:	4a31      	ldr	r2, [pc, #196]	@ (8001250 <HAL_I2S_MspInit+0x158>)
 800118c:	f043 0304 	orr.w	r3, r3, #4
 8001190:	6313      	str	r3, [r2, #48]	@ 0x30
 8001192:	4b2f      	ldr	r3, [pc, #188]	@ (8001250 <HAL_I2S_MspInit+0x158>)
 8001194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001196:	f003 0304 	and.w	r3, r3, #4
 800119a:	60bb      	str	r3, [r7, #8]
 800119c:	68bb      	ldr	r3, [r7, #8]
    /**I2S3 GPIO Configuration
    PA4     ------> I2S3_WS
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800119e:	2310      	movs	r3, #16
 80011a0:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a2:	2302      	movs	r3, #2
 80011a4:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a6:	2300      	movs	r3, #0
 80011a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011aa:	2300      	movs	r3, #0
 80011ac:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011ae:	2306      	movs	r3, #6
 80011b0:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011b2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80011b6:	4619      	mov	r1, r3
 80011b8:	4826      	ldr	r0, [pc, #152]	@ (8001254 <HAL_I2S_MspInit+0x15c>)
 80011ba:	f001 fb07 	bl	80027cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 80011be:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80011c2:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c4:	2302      	movs	r3, #2
 80011c6:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c8:	2300      	movs	r3, #0
 80011ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011cc:	2300      	movs	r3, #0
 80011ce:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80011d0:	2306      	movs	r3, #6
 80011d2:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011d4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80011d8:	4619      	mov	r1, r3
 80011da:	481f      	ldr	r0, [pc, #124]	@ (8001258 <HAL_I2S_MspInit+0x160>)
 80011dc:	f001 faf6 	bl	80027cc <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_RX Init */
    hdma_spi3_rx.Instance = DMA1_Stream0;
 80011e0:	4b1e      	ldr	r3, [pc, #120]	@ (800125c <HAL_I2S_MspInit+0x164>)
 80011e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001260 <HAL_I2S_MspInit+0x168>)
 80011e4:	601a      	str	r2, [r3, #0]
    hdma_spi3_rx.Init.Channel = DMA_CHANNEL_0;
 80011e6:	4b1d      	ldr	r3, [pc, #116]	@ (800125c <HAL_I2S_MspInit+0x164>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	605a      	str	r2, [r3, #4]
    hdma_spi3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80011ec:	4b1b      	ldr	r3, [pc, #108]	@ (800125c <HAL_I2S_MspInit+0x164>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	609a      	str	r2, [r3, #8]
    hdma_spi3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011f2:	4b1a      	ldr	r3, [pc, #104]	@ (800125c <HAL_I2S_MspInit+0x164>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	60da      	str	r2, [r3, #12]
    hdma_spi3_rx.Init.MemInc = DMA_MINC_ENABLE;
 80011f8:	4b18      	ldr	r3, [pc, #96]	@ (800125c <HAL_I2S_MspInit+0x164>)
 80011fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011fe:	611a      	str	r2, [r3, #16]
    hdma_spi3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001200:	4b16      	ldr	r3, [pc, #88]	@ (800125c <HAL_I2S_MspInit+0x164>)
 8001202:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001206:	615a      	str	r2, [r3, #20]
    hdma_spi3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001208:	4b14      	ldr	r3, [pc, #80]	@ (800125c <HAL_I2S_MspInit+0x164>)
 800120a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800120e:	619a      	str	r2, [r3, #24]
    hdma_spi3_rx.Init.Mode = DMA_CIRCULAR;
 8001210:	4b12      	ldr	r3, [pc, #72]	@ (800125c <HAL_I2S_MspInit+0x164>)
 8001212:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001216:	61da      	str	r2, [r3, #28]
    hdma_spi3_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001218:	4b10      	ldr	r3, [pc, #64]	@ (800125c <HAL_I2S_MspInit+0x164>)
 800121a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800121e:	621a      	str	r2, [r3, #32]
    hdma_spi3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001220:	4b0e      	ldr	r3, [pc, #56]	@ (800125c <HAL_I2S_MspInit+0x164>)
 8001222:	2200      	movs	r2, #0
 8001224:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_rx) != HAL_OK)
 8001226:	480d      	ldr	r0, [pc, #52]	@ (800125c <HAL_I2S_MspInit+0x164>)
 8001228:	f000 fc10 	bl	8001a4c <HAL_DMA_Init>
 800122c:	4603      	mov	r3, r0
 800122e:	2b00      	cmp	r3, #0
 8001230:	d001      	beq.n	8001236 <HAL_I2S_MspInit+0x13e>
    {
      Error_Handler();
 8001232:	f7ff fde1 	bl	8000df8 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi3_rx);
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	4a08      	ldr	r2, [pc, #32]	@ (800125c <HAL_I2S_MspInit+0x164>)
 800123a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800123c:	4a07      	ldr	r2, [pc, #28]	@ (800125c <HAL_I2S_MspInit+0x164>)
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001242:	bf00      	nop
 8001244:	3758      	adds	r7, #88	@ 0x58
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	40003c00 	.word	0x40003c00
 8001250:	40023800 	.word	0x40023800
 8001254:	40020000 	.word	0x40020000
 8001258:	40020800 	.word	0x40020800
 800125c:	2000321c 	.word	0x2000321c
 8001260:	40026010 	.word	0x40026010

08001264 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	4a0b      	ldr	r2, [pc, #44]	@ (80012a0 <HAL_TIM_Base_MspInit+0x3c>)
 8001272:	4293      	cmp	r3, r2
 8001274:	d10d      	bne.n	8001292 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM4_MspInit 0 */

    /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	4b0a      	ldr	r3, [pc, #40]	@ (80012a4 <HAL_TIM_Base_MspInit+0x40>)
 800127c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127e:	4a09      	ldr	r2, [pc, #36]	@ (80012a4 <HAL_TIM_Base_MspInit+0x40>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	6413      	str	r3, [r2, #64]	@ 0x40
 8001286:	4b07      	ldr	r3, [pc, #28]	@ (80012a4 <HAL_TIM_Base_MspInit+0x40>)
 8001288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	60fb      	str	r3, [r7, #12]
 8001290:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM4_MspInit 1 */

  }

}
 8001292:	bf00      	nop
 8001294:	3714      	adds	r7, #20
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40000800 	.word	0x40000800
 80012a4:	40023800 	.word	0x40023800

080012a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b08a      	sub	sp, #40	@ 0x28
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	f107 0314 	add.w	r3, r7, #20
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	4a19      	ldr	r2, [pc, #100]	@ (800132c <HAL_UART_MspInit+0x84>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d12c      	bne.n	8001324 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	613b      	str	r3, [r7, #16]
 80012ce:	4b18      	ldr	r3, [pc, #96]	@ (8001330 <HAL_UART_MspInit+0x88>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d2:	4a17      	ldr	r2, [pc, #92]	@ (8001330 <HAL_UART_MspInit+0x88>)
 80012d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012da:	4b15      	ldr	r3, [pc, #84]	@ (8001330 <HAL_UART_MspInit+0x88>)
 80012dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012e2:	613b      	str	r3, [r7, #16]
 80012e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012e6:	2300      	movs	r3, #0
 80012e8:	60fb      	str	r3, [r7, #12]
 80012ea:	4b11      	ldr	r3, [pc, #68]	@ (8001330 <HAL_UART_MspInit+0x88>)
 80012ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ee:	4a10      	ldr	r2, [pc, #64]	@ (8001330 <HAL_UART_MspInit+0x88>)
 80012f0:	f043 0308 	orr.w	r3, r3, #8
 80012f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80012f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001330 <HAL_UART_MspInit+0x88>)
 80012f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fa:	f003 0308 	and.w	r3, r3, #8
 80012fe:	60fb      	str	r3, [r7, #12]
 8001300:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001302:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001306:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001308:	2302      	movs	r3, #2
 800130a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130c:	2300      	movs	r3, #0
 800130e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001310:	2303      	movs	r3, #3
 8001312:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001314:	2307      	movs	r3, #7
 8001316:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001318:	f107 0314 	add.w	r3, r7, #20
 800131c:	4619      	mov	r1, r3
 800131e:	4805      	ldr	r0, [pc, #20]	@ (8001334 <HAL_UART_MspInit+0x8c>)
 8001320:	f001 fa54 	bl	80027cc <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001324:	bf00      	nop
 8001326:	3728      	adds	r7, #40	@ 0x28
 8001328:	46bd      	mov	sp, r7
 800132a:	bd80      	pop	{r7, pc}
 800132c:	40004800 	.word	0x40004800
 8001330:	40023800 	.word	0x40023800
 8001334:	40020c00 	.word	0x40020c00

08001338 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b08a      	sub	sp, #40	@ 0x28
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001340:	f107 0314 	add.w	r3, r7, #20
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001358:	d13f      	bne.n	80013da <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	4b21      	ldr	r3, [pc, #132]	@ (80013e4 <HAL_PCD_MspInit+0xac>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	4a20      	ldr	r2, [pc, #128]	@ (80013e4 <HAL_PCD_MspInit+0xac>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	6313      	str	r3, [r2, #48]	@ 0x30
 800136a:	4b1e      	ldr	r3, [pc, #120]	@ (80013e4 <HAL_PCD_MspInit+0xac>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001376:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800137a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800137c:	2302      	movs	r3, #2
 800137e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001384:	2303      	movs	r3, #3
 8001386:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001388:	230a      	movs	r3, #10
 800138a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800138c:	f107 0314 	add.w	r3, r7, #20
 8001390:	4619      	mov	r1, r3
 8001392:	4815      	ldr	r0, [pc, #84]	@ (80013e8 <HAL_PCD_MspInit+0xb0>)
 8001394:	f001 fa1a 	bl	80027cc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001398:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800139c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800139e:	2300      	movs	r3, #0
 80013a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a2:	2300      	movs	r3, #0
 80013a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80013a6:	f107 0314 	add.w	r3, r7, #20
 80013aa:	4619      	mov	r1, r3
 80013ac:	480e      	ldr	r0, [pc, #56]	@ (80013e8 <HAL_PCD_MspInit+0xb0>)
 80013ae:	f001 fa0d 	bl	80027cc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80013b2:	4b0c      	ldr	r3, [pc, #48]	@ (80013e4 <HAL_PCD_MspInit+0xac>)
 80013b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013b6:	4a0b      	ldr	r2, [pc, #44]	@ (80013e4 <HAL_PCD_MspInit+0xac>)
 80013b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013bc:	6353      	str	r3, [r2, #52]	@ 0x34
 80013be:	2300      	movs	r3, #0
 80013c0:	60fb      	str	r3, [r7, #12]
 80013c2:	4b08      	ldr	r3, [pc, #32]	@ (80013e4 <HAL_PCD_MspInit+0xac>)
 80013c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013c6:	4a07      	ldr	r2, [pc, #28]	@ (80013e4 <HAL_PCD_MspInit+0xac>)
 80013c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013ce:	4b05      	ldr	r3, [pc, #20]	@ (80013e4 <HAL_PCD_MspInit+0xac>)
 80013d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013d6:	60fb      	str	r3, [r7, #12]
 80013d8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80013da:	bf00      	nop
 80013dc:	3728      	adds	r7, #40	@ 0x28
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40020000 	.word	0x40020000

080013ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013f0:	bf00      	nop
 80013f2:	e7fd      	b.n	80013f0 <NMI_Handler+0x4>

080013f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013f4:	b480      	push	{r7}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013f8:	bf00      	nop
 80013fa:	e7fd      	b.n	80013f8 <HardFault_Handler+0x4>

080013fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <MemManage_Handler+0x4>

08001404 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <BusFault_Handler+0x4>

0800140c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <UsageFault_Handler+0x4>

08001414 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001422:	b480      	push	{r7}
 8001424:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001426:	bf00      	nop
 8001428:	46bd      	mov	sp, r7
 800142a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800142e:	4770      	bx	lr

08001430 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001430:	b480      	push	{r7}
 8001432:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800143e:	b580      	push	{r7, lr}
 8001440:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001442:	f000 f9ad 	bl	80017a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001446:	bf00      	nop
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_rx);
 8001450:	4802      	ldr	r0, [pc, #8]	@ (800145c <DMA1_Stream0_IRQHandler+0x10>)
 8001452:	f000 fc01 	bl	8001c58 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
 800145a:	bf00      	nop
 800145c:	2000321c 	.word	0x2000321c

08001460 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001464:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001468:	f001 fb76 	bl	8002b58 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800146c:	bf00      	nop
 800146e:	bd80      	pop	{r7, pc}

08001470 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	60f8      	str	r0, [r7, #12]
 8001478:	60b9      	str	r1, [r7, #8]
 800147a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]
 8001480:	e00a      	b.n	8001498 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001482:	f3af 8000 	nop.w
 8001486:	4601      	mov	r1, r0
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	1c5a      	adds	r2, r3, #1
 800148c:	60ba      	str	r2, [r7, #8]
 800148e:	b2ca      	uxtb	r2, r1
 8001490:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001492:	697b      	ldr	r3, [r7, #20]
 8001494:	3301      	adds	r3, #1
 8001496:	617b      	str	r3, [r7, #20]
 8001498:	697a      	ldr	r2, [r7, #20]
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	429a      	cmp	r2, r3
 800149e:	dbf0      	blt.n	8001482 <_read+0x12>
  }

  return len;
 80014a0:	687b      	ldr	r3, [r7, #4]
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	3718      	adds	r7, #24
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}

080014aa <_close>:
  }
  return len;
}

int _close(int file)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b083      	sub	sp, #12
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	370c      	adds	r7, #12
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr

080014c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80014c2:	b480      	push	{r7}
 80014c4:	b083      	sub	sp, #12
 80014c6:	af00      	add	r7, sp, #0
 80014c8:	6078      	str	r0, [r7, #4]
 80014ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80014d2:	605a      	str	r2, [r3, #4]
  return 0;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e0:	4770      	bx	lr

080014e2 <_isatty>:

int _isatty(int file)
{
 80014e2:	b480      	push	{r7}
 80014e4:	b083      	sub	sp, #12
 80014e6:	af00      	add	r7, sp, #0
 80014e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80014ea:	2301      	movs	r3, #1
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	60f8      	str	r0, [r7, #12]
 8001500:	60b9      	str	r1, [r7, #8]
 8001502:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001504:	2300      	movs	r3, #0
}
 8001506:	4618      	mov	r0, r3
 8001508:	3714      	adds	r7, #20
 800150a:	46bd      	mov	sp, r7
 800150c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001510:	4770      	bx	lr
	...

08001514 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b086      	sub	sp, #24
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800151c:	4a14      	ldr	r2, [pc, #80]	@ (8001570 <_sbrk+0x5c>)
 800151e:	4b15      	ldr	r3, [pc, #84]	@ (8001574 <_sbrk+0x60>)
 8001520:	1ad3      	subs	r3, r2, r3
 8001522:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001528:	4b13      	ldr	r3, [pc, #76]	@ (8001578 <_sbrk+0x64>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d102      	bne.n	8001536 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001530:	4b11      	ldr	r3, [pc, #68]	@ (8001578 <_sbrk+0x64>)
 8001532:	4a12      	ldr	r2, [pc, #72]	@ (800157c <_sbrk+0x68>)
 8001534:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001536:	4b10      	ldr	r3, [pc, #64]	@ (8001578 <_sbrk+0x64>)
 8001538:	681a      	ldr	r2, [r3, #0]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	4413      	add	r3, r2
 800153e:	693a      	ldr	r2, [r7, #16]
 8001540:	429a      	cmp	r2, r3
 8001542:	d207      	bcs.n	8001554 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001544:	f004 fd30 	bl	8005fa8 <__errno>
 8001548:	4603      	mov	r3, r0
 800154a:	220c      	movs	r2, #12
 800154c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800154e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001552:	e009      	b.n	8001568 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001554:	4b08      	ldr	r3, [pc, #32]	@ (8001578 <_sbrk+0x64>)
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800155a:	4b07      	ldr	r3, [pc, #28]	@ (8001578 <_sbrk+0x64>)
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	4413      	add	r3, r2
 8001562:	4a05      	ldr	r2, [pc, #20]	@ (8001578 <_sbrk+0x64>)
 8001564:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001566:	68fb      	ldr	r3, [r7, #12]
}
 8001568:	4618      	mov	r0, r3
 800156a:	3718      	adds	r7, #24
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	20030000 	.word	0x20030000
 8001574:	00000400 	.word	0x00000400
 8001578:	200037f8 	.word	0x200037f8
 800157c:	20003950 	.word	0x20003950

08001580 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001580:	b480      	push	{r7}
 8001582:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001584:	4b06      	ldr	r3, [pc, #24]	@ (80015a0 <SystemInit+0x20>)
 8001586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800158a:	4a05      	ldr	r2, [pc, #20]	@ (80015a0 <SystemInit+0x20>)
 800158c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001590:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001594:	bf00      	nop
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <delayMicroseconds>:
#include "timer.h"


void delayMicroseconds(int i){
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim4,0);
 80015ac:	4b0b      	ldr	r3, [pc, #44]	@ (80015dc <delayMicroseconds+0x38>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	2200      	movs	r2, #0
 80015b2:	625a      	str	r2, [r3, #36]	@ 0x24
	// int temp;
	// int counter = 0;
	while(__HAL_TIM_GET_COUNTER(&htim4)<i){
 80015b4:	bf00      	nop
 80015b6:	4b09      	ldr	r3, [pc, #36]	@ (80015dc <delayMicroseconds+0x38>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	429a      	cmp	r2, r3
 80015c0:	bf34      	ite	cc
 80015c2:	2301      	movcc	r3, #1
 80015c4:	2300      	movcs	r3, #0
 80015c6:	b2db      	uxtb	r3, r3
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d1f4      	bne.n	80015b6 <delayMicroseconds+0x12>
		// if(counter % 100 == 0 ) temp = __HAL_TIM_GET_COUNTER(&htim4);
		// counter++;
	}
}
 80015cc:	bf00      	nop
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr
 80015da:	bf00      	nop
 80015dc:	2000327c 	.word	0x2000327c

080015e0 <transmit>:
#include "transmit.h"
#include "stm32f4xx_hal.h"

void transmit(int high_val,int low_val){
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
 80015e8:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9,GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015f0:	480e      	ldr	r0, [pc, #56]	@ (800162c <transmit+0x4c>)
 80015f2:	f001 fa97 	bl	8002b24 <HAL_GPIO_WritePin>
	delayMicroseconds(high_val*350);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 80015fc:	fb02 f303 	mul.w	r3, r2, r3
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff ffcf 	bl	80015a4 <delayMicroseconds>
	//HAL_Delay(high_val*1000);
	HAL_GPIO_WritePin(GPIOF,GPIO_PIN_9,GPIO_PIN_SET);
 8001606:	2201      	movs	r2, #1
 8001608:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800160c:	4807      	ldr	r0, [pc, #28]	@ (800162c <transmit+0x4c>)
 800160e:	f001 fa89 	bl	8002b24 <HAL_GPIO_WritePin>
	delayMicroseconds(low_val*350);
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8001618:	fb02 f303 	mul.w	r3, r2, r3
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ffc1 	bl	80015a4 <delayMicroseconds>
	//HAL_Delay(low_val*1000);

	}
 8001622:	bf00      	nop
 8001624:	3708      	adds	r7, #8
 8001626:	46bd      	mov	sp, r7
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	40021400 	.word	0x40021400

08001630 <sendSequence>:
void sendSequence(uint16_t bitSequence){
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	4603      	mov	r3, r0
 8001638:	80fb      	strh	r3, [r7, #6]
	uint16_t ref = 0x0800;
 800163a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800163e:	817b      	strh	r3, [r7, #10]
	for(int i = 0; i < 10; i++){
 8001640:	2300      	movs	r3, #0
 8001642:	617b      	str	r3, [r7, #20]
 8001644:	e027      	b.n	8001696 <sendSequence+0x66>
		uint16_t tempSequence = bitSequence;
 8001646:	88fb      	ldrh	r3, [r7, #6]
 8001648:	827b      	strh	r3, [r7, #18]
		for(int j = 0; j<12; j++){
 800164a:	2300      	movs	r3, #0
 800164c:	60fb      	str	r3, [r7, #12]
 800164e:	e018      	b.n	8001682 <sendSequence+0x52>
			transmit(1,3);
 8001650:	2103      	movs	r1, #3
 8001652:	2001      	movs	r0, #1
 8001654:	f7ff ffc4 	bl	80015e0 <transmit>
			if(tempSequence&ref){
 8001658:	8a7a      	ldrh	r2, [r7, #18]
 800165a:	897b      	ldrh	r3, [r7, #10]
 800165c:	4013      	ands	r3, r2
 800165e:	b29b      	uxth	r3, r3
 8001660:	2b00      	cmp	r3, #0
 8001662:	d004      	beq.n	800166e <sendSequence+0x3e>
				transmit(1,3);
 8001664:	2103      	movs	r1, #3
 8001666:	2001      	movs	r0, #1
 8001668:	f7ff ffba 	bl	80015e0 <transmit>
 800166c:	e003      	b.n	8001676 <sendSequence+0x46>
			}
			else{
				transmit(3,1);
 800166e:	2101      	movs	r1, #1
 8001670:	2003      	movs	r0, #3
 8001672:	f7ff ffb5 	bl	80015e0 <transmit>

			}
			tempSequence = tempSequence << 1;
 8001676:	8a7b      	ldrh	r3, [r7, #18]
 8001678:	005b      	lsls	r3, r3, #1
 800167a:	827b      	strh	r3, [r7, #18]
		for(int j = 0; j<12; j++){
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	3301      	adds	r3, #1
 8001680:	60fb      	str	r3, [r7, #12]
 8001682:	68fb      	ldr	r3, [r7, #12]
 8001684:	2b0b      	cmp	r3, #11
 8001686:	dde3      	ble.n	8001650 <sendSequence+0x20>
		}
		transmit(1,31);
 8001688:	211f      	movs	r1, #31
 800168a:	2001      	movs	r0, #1
 800168c:	f7ff ffa8 	bl	80015e0 <transmit>
	for(int i = 0; i < 10; i++){
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	3301      	adds	r3, #1
 8001694:	617b      	str	r3, [r7, #20]
 8001696:	697b      	ldr	r3, [r7, #20]
 8001698:	2b09      	cmp	r3, #9
 800169a:	ddd4      	ble.n	8001646 <sendSequence+0x16>



	}

}
 800169c:	bf00      	nop
 800169e:	bf00      	nop
 80016a0:	3718      	adds	r7, #24
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
	...

080016a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80016a8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80016e0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80016ac:	f7ff ff68 	bl	8001580 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80016b0:	480c      	ldr	r0, [pc, #48]	@ (80016e4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80016b2:	490d      	ldr	r1, [pc, #52]	@ (80016e8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80016b4:	4a0d      	ldr	r2, [pc, #52]	@ (80016ec <LoopFillZerobss+0x1a>)
  movs r3, #0
 80016b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80016b8:	e002      	b.n	80016c0 <LoopCopyDataInit>

080016ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80016ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80016bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80016be:	3304      	adds	r3, #4

080016c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80016c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80016c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80016c4:	d3f9      	bcc.n	80016ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80016c6:	4a0a      	ldr	r2, [pc, #40]	@ (80016f0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80016c8:	4c0a      	ldr	r4, [pc, #40]	@ (80016f4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80016ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80016cc:	e001      	b.n	80016d2 <LoopFillZerobss>

080016ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80016ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016d0:	3204      	adds	r2, #4

080016d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016d4:	d3fb      	bcc.n	80016ce <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80016d6:	f004 fc6d 	bl	8005fb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80016da:	f7ff f865 	bl	80007a8 <main>
  bx  lr    
 80016de:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80016e0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80016e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016e8:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 80016ec:	08006ae8 	.word	0x08006ae8
  ldr r2, =_sbss
 80016f0:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 80016f4:	2000394c 	.word	0x2000394c

080016f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80016f8:	e7fe      	b.n	80016f8 <ADC_IRQHandler>
	...

080016fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001700:	4b0e      	ldr	r3, [pc, #56]	@ (800173c <HAL_Init+0x40>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a0d      	ldr	r2, [pc, #52]	@ (800173c <HAL_Init+0x40>)
 8001706:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800170a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800170c:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <HAL_Init+0x40>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a0a      	ldr	r2, [pc, #40]	@ (800173c <HAL_Init+0x40>)
 8001712:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001716:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001718:	4b08      	ldr	r3, [pc, #32]	@ (800173c <HAL_Init+0x40>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	4a07      	ldr	r2, [pc, #28]	@ (800173c <HAL_Init+0x40>)
 800171e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001722:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001724:	2003      	movs	r0, #3
 8001726:	f000 f94f 	bl	80019c8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800172a:	2000      	movs	r0, #0
 800172c:	f000 f808 	bl	8001740 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001730:	f7ff fbf4 	bl	8000f1c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001734:	2300      	movs	r3, #0
}
 8001736:	4618      	mov	r0, r3
 8001738:	bd80      	pop	{r7, pc}
 800173a:	bf00      	nop
 800173c:	40023c00 	.word	0x40023c00

08001740 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b082      	sub	sp, #8
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001748:	4b12      	ldr	r3, [pc, #72]	@ (8001794 <HAL_InitTick+0x54>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	4b12      	ldr	r3, [pc, #72]	@ (8001798 <HAL_InitTick+0x58>)
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	4619      	mov	r1, r3
 8001752:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001756:	fbb3 f3f1 	udiv	r3, r3, r1
 800175a:	fbb2 f3f3 	udiv	r3, r2, r3
 800175e:	4618      	mov	r0, r3
 8001760:	f000 f967 	bl	8001a32 <HAL_SYSTICK_Config>
 8001764:	4603      	mov	r3, r0
 8001766:	2b00      	cmp	r3, #0
 8001768:	d001      	beq.n	800176e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800176a:	2301      	movs	r3, #1
 800176c:	e00e      	b.n	800178c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	2b0f      	cmp	r3, #15
 8001772:	d80a      	bhi.n	800178a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001774:	2200      	movs	r2, #0
 8001776:	6879      	ldr	r1, [r7, #4]
 8001778:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800177c:	f000 f92f 	bl	80019de <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001780:	4a06      	ldr	r2, [pc, #24]	@ (800179c <HAL_InitTick+0x5c>)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001786:	2300      	movs	r3, #0
 8001788:	e000      	b.n	800178c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
}
 800178c:	4618      	mov	r0, r3
 800178e:	3708      	adds	r7, #8
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	20000044 	.word	0x20000044
 8001798:	2000004c 	.word	0x2000004c
 800179c:	20000048 	.word	0x20000048

080017a0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80017a4:	4b06      	ldr	r3, [pc, #24]	@ (80017c0 <HAL_IncTick+0x20>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	461a      	mov	r2, r3
 80017aa:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <HAL_IncTick+0x24>)
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4413      	add	r3, r2
 80017b0:	4a04      	ldr	r2, [pc, #16]	@ (80017c4 <HAL_IncTick+0x24>)
 80017b2:	6013      	str	r3, [r2, #0]
}
 80017b4:	bf00      	nop
 80017b6:	46bd      	mov	sp, r7
 80017b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017bc:	4770      	bx	lr
 80017be:	bf00      	nop
 80017c0:	2000004c 	.word	0x2000004c
 80017c4:	200037fc 	.word	0x200037fc

080017c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80017c8:	b480      	push	{r7}
 80017ca:	af00      	add	r7, sp, #0
  return uwTick;
 80017cc:	4b03      	ldr	r3, [pc, #12]	@ (80017dc <HAL_GetTick+0x14>)
 80017ce:	681b      	ldr	r3, [r3, #0]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr
 80017da:	bf00      	nop
 80017dc:	200037fc 	.word	0x200037fc

080017e0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b084      	sub	sp, #16
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80017e8:	f7ff ffee 	bl	80017c8 <HAL_GetTick>
 80017ec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80017f2:	68fb      	ldr	r3, [r7, #12]
 80017f4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80017f8:	d005      	beq.n	8001806 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <HAL_Delay+0x44>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	461a      	mov	r2, r3
 8001800:	68fb      	ldr	r3, [r7, #12]
 8001802:	4413      	add	r3, r2
 8001804:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001806:	bf00      	nop
 8001808:	f7ff ffde 	bl	80017c8 <HAL_GetTick>
 800180c:	4602      	mov	r2, r0
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	68fa      	ldr	r2, [r7, #12]
 8001814:	429a      	cmp	r2, r3
 8001816:	d8f7      	bhi.n	8001808 <HAL_Delay+0x28>
  {
  }
}
 8001818:	bf00      	nop
 800181a:	bf00      	nop
 800181c:	3710      	adds	r7, #16
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	2000004c 	.word	0x2000004c

08001828 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001828:	b480      	push	{r7}
 800182a:	b085      	sub	sp, #20
 800182c:	af00      	add	r7, sp, #0
 800182e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	f003 0307 	and.w	r3, r3, #7
 8001836:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001838:	4b0c      	ldr	r3, [pc, #48]	@ (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001844:	4013      	ands	r3, r2
 8001846:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800184c:	68bb      	ldr	r3, [r7, #8]
 800184e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001850:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001858:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800185a:	4a04      	ldr	r2, [pc, #16]	@ (800186c <__NVIC_SetPriorityGrouping+0x44>)
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	60d3      	str	r3, [r2, #12]
}
 8001860:	bf00      	nop
 8001862:	3714      	adds	r7, #20
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr
 800186c:	e000ed00 	.word	0xe000ed00

08001870 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001870:	b480      	push	{r7}
 8001872:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001874:	4b04      	ldr	r3, [pc, #16]	@ (8001888 <__NVIC_GetPriorityGrouping+0x18>)
 8001876:	68db      	ldr	r3, [r3, #12]
 8001878:	0a1b      	lsrs	r3, r3, #8
 800187a:	f003 0307 	and.w	r3, r3, #7
}
 800187e:	4618      	mov	r0, r3
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	4603      	mov	r3, r0
 8001894:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001896:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800189a:	2b00      	cmp	r3, #0
 800189c:	db0b      	blt.n	80018b6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800189e:	79fb      	ldrb	r3, [r7, #7]
 80018a0:	f003 021f 	and.w	r2, r3, #31
 80018a4:	4907      	ldr	r1, [pc, #28]	@ (80018c4 <__NVIC_EnableIRQ+0x38>)
 80018a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018aa:	095b      	lsrs	r3, r3, #5
 80018ac:	2001      	movs	r0, #1
 80018ae:	fa00 f202 	lsl.w	r2, r0, r2
 80018b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018b6:	bf00      	nop
 80018b8:	370c      	adds	r7, #12
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	e000e100 	.word	0xe000e100

080018c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	6039      	str	r1, [r7, #0]
 80018d2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d8:	2b00      	cmp	r3, #0
 80018da:	db0a      	blt.n	80018f2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	490c      	ldr	r1, [pc, #48]	@ (8001914 <__NVIC_SetPriority+0x4c>)
 80018e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018e6:	0112      	lsls	r2, r2, #4
 80018e8:	b2d2      	uxtb	r2, r2
 80018ea:	440b      	add	r3, r1
 80018ec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80018f0:	e00a      	b.n	8001908 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	4908      	ldr	r1, [pc, #32]	@ (8001918 <__NVIC_SetPriority+0x50>)
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	f003 030f 	and.w	r3, r3, #15
 80018fe:	3b04      	subs	r3, #4
 8001900:	0112      	lsls	r2, r2, #4
 8001902:	b2d2      	uxtb	r2, r2
 8001904:	440b      	add	r3, r1
 8001906:	761a      	strb	r2, [r3, #24]
}
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr
 8001914:	e000e100 	.word	0xe000e100
 8001918:	e000ed00 	.word	0xe000ed00

0800191c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800191c:	b480      	push	{r7}
 800191e:	b089      	sub	sp, #36	@ 0x24
 8001920:	af00      	add	r7, sp, #0
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	f003 0307 	and.w	r3, r3, #7
 800192e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001930:	69fb      	ldr	r3, [r7, #28]
 8001932:	f1c3 0307 	rsb	r3, r3, #7
 8001936:	2b04      	cmp	r3, #4
 8001938:	bf28      	it	cs
 800193a:	2304      	movcs	r3, #4
 800193c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800193e:	69fb      	ldr	r3, [r7, #28]
 8001940:	3304      	adds	r3, #4
 8001942:	2b06      	cmp	r3, #6
 8001944:	d902      	bls.n	800194c <NVIC_EncodePriority+0x30>
 8001946:	69fb      	ldr	r3, [r7, #28]
 8001948:	3b03      	subs	r3, #3
 800194a:	e000      	b.n	800194e <NVIC_EncodePriority+0x32>
 800194c:	2300      	movs	r3, #0
 800194e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001950:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001954:	69bb      	ldr	r3, [r7, #24]
 8001956:	fa02 f303 	lsl.w	r3, r2, r3
 800195a:	43da      	mvns	r2, r3
 800195c:	68bb      	ldr	r3, [r7, #8]
 800195e:	401a      	ands	r2, r3
 8001960:	697b      	ldr	r3, [r7, #20]
 8001962:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001964:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	fa01 f303 	lsl.w	r3, r1, r3
 800196e:	43d9      	mvns	r1, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001974:	4313      	orrs	r3, r2
         );
}
 8001976:	4618      	mov	r0, r3
 8001978:	3724      	adds	r7, #36	@ 0x24
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
	...

08001984 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3b01      	subs	r3, #1
 8001990:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001994:	d301      	bcc.n	800199a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001996:	2301      	movs	r3, #1
 8001998:	e00f      	b.n	80019ba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800199a:	4a0a      	ldr	r2, [pc, #40]	@ (80019c4 <SysTick_Config+0x40>)
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	3b01      	subs	r3, #1
 80019a0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80019a2:	210f      	movs	r1, #15
 80019a4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80019a8:	f7ff ff8e 	bl	80018c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80019ac:	4b05      	ldr	r3, [pc, #20]	@ (80019c4 <SysTick_Config+0x40>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80019b2:	4b04      	ldr	r3, [pc, #16]	@ (80019c4 <SysTick_Config+0x40>)
 80019b4:	2207      	movs	r2, #7
 80019b6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80019b8:	2300      	movs	r3, #0
}
 80019ba:	4618      	mov	r0, r3
 80019bc:	3708      	adds	r7, #8
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	e000e010 	.word	0xe000e010

080019c8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80019d0:	6878      	ldr	r0, [r7, #4]
 80019d2:	f7ff ff29 	bl	8001828 <__NVIC_SetPriorityGrouping>
}
 80019d6:	bf00      	nop
 80019d8:	3708      	adds	r7, #8
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}

080019de <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80019de:	b580      	push	{r7, lr}
 80019e0:	b086      	sub	sp, #24
 80019e2:	af00      	add	r7, sp, #0
 80019e4:	4603      	mov	r3, r0
 80019e6:	60b9      	str	r1, [r7, #8]
 80019e8:	607a      	str	r2, [r7, #4]
 80019ea:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80019ec:	2300      	movs	r3, #0
 80019ee:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80019f0:	f7ff ff3e 	bl	8001870 <__NVIC_GetPriorityGrouping>
 80019f4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	68b9      	ldr	r1, [r7, #8]
 80019fa:	6978      	ldr	r0, [r7, #20]
 80019fc:	f7ff ff8e 	bl	800191c <NVIC_EncodePriority>
 8001a00:	4602      	mov	r2, r0
 8001a02:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a06:	4611      	mov	r1, r2
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff ff5d 	bl	80018c8 <__NVIC_SetPriority>
}
 8001a0e:	bf00      	nop
 8001a10:	3718      	adds	r7, #24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a16:	b580      	push	{r7, lr}
 8001a18:	b082      	sub	sp, #8
 8001a1a:	af00      	add	r7, sp, #0
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001a20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff31 	bl	800188c <__NVIC_EnableIRQ>
}
 8001a2a:	bf00      	nop
 8001a2c:	3708      	adds	r7, #8
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001a3a:	6878      	ldr	r0, [r7, #4]
 8001a3c:	f7ff ffa2 	bl	8001984 <SysTick_Config>
 8001a40:	4603      	mov	r3, r0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3708      	adds	r7, #8
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
	...

08001a4c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001a54:	2300      	movs	r3, #0
 8001a56:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001a58:	f7ff feb6 	bl	80017c8 <HAL_GetTick>
 8001a5c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d101      	bne.n	8001a68 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001a64:	2301      	movs	r3, #1
 8001a66:	e099      	b.n	8001b9c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2202      	movs	r2, #2
 8001a6c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	2200      	movs	r2, #0
 8001a74:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f022 0201 	bic.w	r2, r2, #1
 8001a86:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a88:	e00f      	b.n	8001aaa <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a8a:	f7ff fe9d 	bl	80017c8 <HAL_GetTick>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	693b      	ldr	r3, [r7, #16]
 8001a92:	1ad3      	subs	r3, r2, r3
 8001a94:	2b05      	cmp	r3, #5
 8001a96:	d908      	bls.n	8001aaa <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2220      	movs	r2, #32
 8001a9c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	2203      	movs	r2, #3
 8001aa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001aa6:	2303      	movs	r3, #3
 8001aa8:	e078      	b.n	8001b9c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0301 	and.w	r3, r3, #1
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d1e8      	bne.n	8001a8a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	4b38      	ldr	r3, [pc, #224]	@ (8001ba4 <HAL_DMA_Init+0x158>)
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	685a      	ldr	r2, [r3, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001ad6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	691b      	ldr	r3, [r3, #16]
 8001adc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ae2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	699b      	ldr	r3, [r3, #24]
 8001ae8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001aee:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6a1b      	ldr	r3, [r3, #32]
 8001af4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001af6:	697a      	ldr	r2, [r7, #20]
 8001af8:	4313      	orrs	r3, r2
 8001afa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b00:	2b04      	cmp	r3, #4
 8001b02:	d107      	bne.n	8001b14 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	4313      	orrs	r3, r2
 8001b12:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	697a      	ldr	r2, [r7, #20]
 8001b1a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	695b      	ldr	r3, [r3, #20]
 8001b22:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	f023 0307 	bic.w	r3, r3, #7
 8001b2a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3a:	2b04      	cmp	r3, #4
 8001b3c:	d117      	bne.n	8001b6e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b42:	697a      	ldr	r2, [r7, #20]
 8001b44:	4313      	orrs	r3, r2
 8001b46:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d00e      	beq.n	8001b6e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001b50:	6878      	ldr	r0, [r7, #4]
 8001b52:	f000 fa6f 	bl	8002034 <DMA_CheckFifoParam>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d008      	beq.n	8001b6e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	2240      	movs	r2, #64	@ 0x40
 8001b60:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	2201      	movs	r2, #1
 8001b66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e016      	b.n	8001b9c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	697a      	ldr	r2, [r7, #20]
 8001b74:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001b76:	6878      	ldr	r0, [r7, #4]
 8001b78:	f000 fa26 	bl	8001fc8 <DMA_CalcBaseAndBitshift>
 8001b7c:	4603      	mov	r3, r0
 8001b7e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b84:	223f      	movs	r2, #63	@ 0x3f
 8001b86:	409a      	lsls	r2, r3
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2200      	movs	r2, #0
 8001b90:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2201      	movs	r2, #1
 8001b96:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001b9a:	2300      	movs	r3, #0
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	f010803f 	.word	0xf010803f

08001ba8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b086      	sub	sp, #24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
 8001bb4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bbe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001bc6:	2b01      	cmp	r3, #1
 8001bc8:	d101      	bne.n	8001bce <HAL_DMA_Start_IT+0x26>
 8001bca:	2302      	movs	r3, #2
 8001bcc:	e040      	b.n	8001c50 <HAL_DMA_Start_IT+0xa8>
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001bdc:	b2db      	uxtb	r3, r3
 8001bde:	2b01      	cmp	r3, #1
 8001be0:	d12f      	bne.n	8001c42 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	2202      	movs	r2, #2
 8001be6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	2200      	movs	r2, #0
 8001bee:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001bf0:	683b      	ldr	r3, [r7, #0]
 8001bf2:	687a      	ldr	r2, [r7, #4]
 8001bf4:	68b9      	ldr	r1, [r7, #8]
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	f000 f9b8 	bl	8001f6c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c00:	223f      	movs	r2, #63	@ 0x3f
 8001c02:	409a      	lsls	r2, r3
 8001c04:	693b      	ldr	r3, [r7, #16]
 8001c06:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	681a      	ldr	r2, [r3, #0]
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	f042 0216 	orr.w	r2, r2, #22
 8001c16:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d007      	beq.n	8001c30 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f042 0208 	orr.w	r2, r2, #8
 8001c2e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f042 0201 	orr.w	r2, r2, #1
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	e005      	b.n	8001c4e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001c4a:	2302      	movs	r3, #2
 8001c4c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001c4e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	3718      	adds	r7, #24
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}

08001c58 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001c60:	2300      	movs	r3, #0
 8001c62:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001c64:	4b8e      	ldr	r3, [pc, #568]	@ (8001ea0 <HAL_DMA_IRQHandler+0x248>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	4a8e      	ldr	r2, [pc, #568]	@ (8001ea4 <HAL_DMA_IRQHandler+0x24c>)
 8001c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c6e:	0a9b      	lsrs	r3, r3, #10
 8001c70:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c76:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001c78:	693b      	ldr	r3, [r7, #16]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c82:	2208      	movs	r2, #8
 8001c84:	409a      	lsls	r2, r3
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	4013      	ands	r3, r2
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d01a      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f003 0304 	and.w	r3, r3, #4
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d013      	beq.n	8001cc4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f022 0204 	bic.w	r2, r2, #4
 8001caa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cb0:	2208      	movs	r2, #8
 8001cb2:	409a      	lsls	r2, r3
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cbc:	f043 0201 	orr.w	r2, r3, #1
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc8:	2201      	movs	r2, #1
 8001cca:	409a      	lsls	r2, r3
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d012      	beq.n	8001cfa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	695b      	ldr	r3, [r3, #20]
 8001cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d00b      	beq.n	8001cfa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	409a      	lsls	r2, r3
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001cf2:	f043 0202 	orr.w	r2, r3, #2
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cfe:	2204      	movs	r2, #4
 8001d00:	409a      	lsls	r2, r3
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	4013      	ands	r3, r2
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d012      	beq.n	8001d30 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f003 0302 	and.w	r3, r3, #2
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d00b      	beq.n	8001d30 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d1c:	2204      	movs	r2, #4
 8001d1e:	409a      	lsls	r2, r3
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001d28:	f043 0204 	orr.w	r2, r3, #4
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d34:	2210      	movs	r2, #16
 8001d36:	409a      	lsls	r2, r3
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d043      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0308 	and.w	r3, r3, #8
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d03c      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d52:	2210      	movs	r2, #16
 8001d54:	409a      	lsls	r2, r3
 8001d56:	693b      	ldr	r3, [r7, #16]
 8001d58:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d018      	beq.n	8001d9a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d72:	2b00      	cmp	r3, #0
 8001d74:	d108      	bne.n	8001d88 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d024      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d82:	6878      	ldr	r0, [r7, #4]
 8001d84:	4798      	blx	r3
 8001d86:	e01f      	b.n	8001dc8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d01b      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	4798      	blx	r3
 8001d98:	e016      	b.n	8001dc8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d107      	bne.n	8001db8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f022 0208 	bic.w	r2, r2, #8
 8001db6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d003      	beq.n	8001dc8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dcc:	2220      	movs	r2, #32
 8001dce:	409a      	lsls	r2, r3
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 808f 	beq.w	8001ef8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	f003 0310 	and.w	r3, r3, #16
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f000 8087 	beq.w	8001ef8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dee:	2220      	movs	r2, #32
 8001df0:	409a      	lsls	r2, r3
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001dfc:	b2db      	uxtb	r3, r3
 8001dfe:	2b05      	cmp	r3, #5
 8001e00:	d136      	bne.n	8001e70 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	681a      	ldr	r2, [r3, #0]
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	f022 0216 	bic.w	r2, r2, #22
 8001e10:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	695a      	ldr	r2, [r3, #20]
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001e20:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d103      	bne.n	8001e32 <HAL_DMA_IRQHandler+0x1da>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d007      	beq.n	8001e42 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	681a      	ldr	r2, [r3, #0]
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	f022 0208 	bic.w	r2, r2, #8
 8001e40:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e46:	223f      	movs	r2, #63	@ 0x3f
 8001e48:	409a      	lsls	r2, r3
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2201      	movs	r2, #1
 8001e52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d07e      	beq.n	8001f64 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e6a:	6878      	ldr	r0, [r7, #4]
 8001e6c:	4798      	blx	r3
        }
        return;
 8001e6e:	e079      	b.n	8001f64 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d01d      	beq.n	8001eba <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d10d      	bne.n	8001ea8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d031      	beq.n	8001ef8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	4798      	blx	r3
 8001e9c:	e02c      	b.n	8001ef8 <HAL_DMA_IRQHandler+0x2a0>
 8001e9e:	bf00      	nop
 8001ea0:	20000044 	.word	0x20000044
 8001ea4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d023      	beq.n	8001ef8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eb4:	6878      	ldr	r0, [r7, #4]
 8001eb6:	4798      	blx	r3
 8001eb8:	e01e      	b.n	8001ef8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d10f      	bne.n	8001ee8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f022 0210 	bic.w	r2, r2, #16
 8001ed6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2201      	movs	r2, #1
 8001edc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d003      	beq.n	8001ef8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001ef4:	6878      	ldr	r0, [r7, #4]
 8001ef6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d032      	beq.n	8001f66 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d022      	beq.n	8001f52 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2205      	movs	r2, #5
 8001f10:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f022 0201 	bic.w	r2, r2, #1
 8001f22:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	3301      	adds	r3, #1
 8001f28:	60bb      	str	r3, [r7, #8]
 8001f2a:	697a      	ldr	r2, [r7, #20]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d307      	bcc.n	8001f40 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f003 0301 	and.w	r3, r3, #1
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d1f2      	bne.n	8001f24 <HAL_DMA_IRQHandler+0x2cc>
 8001f3e:	e000      	b.n	8001f42 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001f40:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2201      	movs	r2, #1
 8001f46:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d005      	beq.n	8001f66 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f5e:	6878      	ldr	r0, [r7, #4]
 8001f60:	4798      	blx	r3
 8001f62:	e000      	b.n	8001f66 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001f64:	bf00      	nop
    }
  }
}
 8001f66:	3718      	adds	r7, #24
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bd80      	pop	{r7, pc}

08001f6c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b085      	sub	sp, #20
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
 8001f78:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001f88:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	683a      	ldr	r2, [r7, #0]
 8001f90:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	689b      	ldr	r3, [r3, #8]
 8001f96:	2b40      	cmp	r3, #64	@ 0x40
 8001f98:	d108      	bne.n	8001fac <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	68ba      	ldr	r2, [r7, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001faa:	e007      	b.n	8001fbc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	68ba      	ldr	r2, [r7, #8]
 8001fb2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	687a      	ldr	r2, [r7, #4]
 8001fba:	60da      	str	r2, [r3, #12]
}
 8001fbc:	bf00      	nop
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr

08001fc8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	3b10      	subs	r3, #16
 8001fd8:	4a14      	ldr	r2, [pc, #80]	@ (800202c <DMA_CalcBaseAndBitshift+0x64>)
 8001fda:	fba2 2303 	umull	r2, r3, r2, r3
 8001fde:	091b      	lsrs	r3, r3, #4
 8001fe0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001fe2:	4a13      	ldr	r2, [pc, #76]	@ (8002030 <DMA_CalcBaseAndBitshift+0x68>)
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	781b      	ldrb	r3, [r3, #0]
 8001fea:	461a      	mov	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	2b03      	cmp	r3, #3
 8001ff4:	d909      	bls.n	800200a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ffe:	f023 0303 	bic.w	r3, r3, #3
 8002002:	1d1a      	adds	r2, r3, #4
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	659a      	str	r2, [r3, #88]	@ 0x58
 8002008:	e007      	b.n	800201a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002012:	f023 0303 	bic.w	r3, r3, #3
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800201e:	4618      	mov	r0, r3
 8002020:	3714      	adds	r7, #20
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr
 800202a:	bf00      	nop
 800202c:	aaaaaaab 	.word	0xaaaaaaab
 8002030:	08006a9c 	.word	0x08006a9c

08002034 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002034:	b480      	push	{r7}
 8002036:	b085      	sub	sp, #20
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800203c:	2300      	movs	r3, #0
 800203e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002044:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d11f      	bne.n	800208e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800204e:	68bb      	ldr	r3, [r7, #8]
 8002050:	2b03      	cmp	r3, #3
 8002052:	d856      	bhi.n	8002102 <DMA_CheckFifoParam+0xce>
 8002054:	a201      	add	r2, pc, #4	@ (adr r2, 800205c <DMA_CheckFifoParam+0x28>)
 8002056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205a:	bf00      	nop
 800205c:	0800206d 	.word	0x0800206d
 8002060:	0800207f 	.word	0x0800207f
 8002064:	0800206d 	.word	0x0800206d
 8002068:	08002103 	.word	0x08002103
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002070:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d046      	beq.n	8002106 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002078:	2301      	movs	r3, #1
 800207a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800207c:	e043      	b.n	8002106 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002082:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002086:	d140      	bne.n	800210a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002088:	2301      	movs	r3, #1
 800208a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800208c:	e03d      	b.n	800210a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	699b      	ldr	r3, [r3, #24]
 8002092:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002096:	d121      	bne.n	80020dc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002098:	68bb      	ldr	r3, [r7, #8]
 800209a:	2b03      	cmp	r3, #3
 800209c:	d837      	bhi.n	800210e <DMA_CheckFifoParam+0xda>
 800209e:	a201      	add	r2, pc, #4	@ (adr r2, 80020a4 <DMA_CheckFifoParam+0x70>)
 80020a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020a4:	080020b5 	.word	0x080020b5
 80020a8:	080020bb 	.word	0x080020bb
 80020ac:	080020b5 	.word	0x080020b5
 80020b0:	080020cd 	.word	0x080020cd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80020b4:	2301      	movs	r3, #1
 80020b6:	73fb      	strb	r3, [r7, #15]
      break;
 80020b8:	e030      	b.n	800211c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020be:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d025      	beq.n	8002112 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80020ca:	e022      	b.n	8002112 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020d0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80020d4:	d11f      	bne.n	8002116 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80020d6:	2301      	movs	r3, #1
 80020d8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80020da:	e01c      	b.n	8002116 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d903      	bls.n	80020ea <DMA_CheckFifoParam+0xb6>
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	2b03      	cmp	r3, #3
 80020e6:	d003      	beq.n	80020f0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80020e8:	e018      	b.n	800211c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	73fb      	strb	r3, [r7, #15]
      break;
 80020ee:	e015      	b.n	800211c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020f4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d00e      	beq.n	800211a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80020fc:	2301      	movs	r3, #1
 80020fe:	73fb      	strb	r3, [r7, #15]
      break;
 8002100:	e00b      	b.n	800211a <DMA_CheckFifoParam+0xe6>
      break;
 8002102:	bf00      	nop
 8002104:	e00a      	b.n	800211c <DMA_CheckFifoParam+0xe8>
      break;
 8002106:	bf00      	nop
 8002108:	e008      	b.n	800211c <DMA_CheckFifoParam+0xe8>
      break;
 800210a:	bf00      	nop
 800210c:	e006      	b.n	800211c <DMA_CheckFifoParam+0xe8>
      break;
 800210e:	bf00      	nop
 8002110:	e004      	b.n	800211c <DMA_CheckFifoParam+0xe8>
      break;
 8002112:	bf00      	nop
 8002114:	e002      	b.n	800211c <DMA_CheckFifoParam+0xe8>
      break;   
 8002116:	bf00      	nop
 8002118:	e000      	b.n	800211c <DMA_CheckFifoParam+0xe8>
      break;
 800211a:	bf00      	nop
    }
  } 
  
  return status; 
 800211c:	7bfb      	ldrb	r3, [r7, #15]
}
 800211e:	4618      	mov	r0, r3
 8002120:	3714      	adds	r7, #20
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr
 800212a:	bf00      	nop

0800212c <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b084      	sub	sp, #16
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 800213a:	2301      	movs	r3, #1
 800213c:	e08a      	b.n	8002254 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002144:	2b00      	cmp	r3, #0
 8002146:	d106      	bne.n	8002156 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2220      	movs	r2, #32
 800214c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	f7fe ff0b 	bl	8000f6c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002156:	2300      	movs	r3, #0
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	4b40      	ldr	r3, [pc, #256]	@ (800225c <HAL_ETH_Init+0x130>)
 800215c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800215e:	4a3f      	ldr	r2, [pc, #252]	@ (800225c <HAL_ETH_Init+0x130>)
 8002160:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002164:	6453      	str	r3, [r2, #68]	@ 0x44
 8002166:	4b3d      	ldr	r3, [pc, #244]	@ (800225c <HAL_ETH_Init+0x130>)
 8002168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800216a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800216e:	60bb      	str	r3, [r7, #8]
 8002170:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002172:	4b3b      	ldr	r3, [pc, #236]	@ (8002260 <HAL_ETH_Init+0x134>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	4a3a      	ldr	r2, [pc, #232]	@ (8002260 <HAL_ETH_Init+0x134>)
 8002178:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800217c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800217e:	4b38      	ldr	r3, [pc, #224]	@ (8002260 <HAL_ETH_Init+0x134>)
 8002180:	685a      	ldr	r2, [r3, #4]
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689b      	ldr	r3, [r3, #8]
 8002186:	4936      	ldr	r1, [pc, #216]	@ (8002260 <HAL_ETH_Init+0x134>)
 8002188:	4313      	orrs	r3, r2
 800218a:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 800218c:	4b34      	ldr	r3, [pc, #208]	@ (8002260 <HAL_ETH_Init+0x134>)
 800218e:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	687a      	ldr	r2, [r7, #4]
 800219c:	6812      	ldr	r2, [r2, #0]
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80021a6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80021a8:	f7ff fb0e 	bl	80017c8 <HAL_GetTick>
 80021ac:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80021ae:	e011      	b.n	80021d4 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80021b0:	f7ff fb0a 	bl	80017c8 <HAL_GetTick>
 80021b4:	4602      	mov	r2, r0
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	1ad3      	subs	r3, r2, r3
 80021ba:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80021be:	d909      	bls.n	80021d4 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2204      	movs	r2, #4
 80021c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	22e0      	movs	r2, #224	@ 0xe0
 80021cc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e03f      	b.n	8002254 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1e4      	bne.n	80021b0 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f97a 	bl	80024e0 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f000 fa25 	bl	800263c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80021f2:	6878      	ldr	r0, [r7, #4]
 80021f4:	f000 fa7b 	bl	80026ee <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	461a      	mov	r2, r3
 80021fe:	2100      	movs	r1, #0
 8002200:	6878      	ldr	r0, [r7, #4]
 8002202:	f000 f9e3 	bl	80025cc <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8002214:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	6812      	ldr	r2, [r2, #0]
 8002222:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002226:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800222a:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 800223e:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2210      	movs	r2, #16
 800224e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002252:	2300      	movs	r3, #0
}
 8002254:	4618      	mov	r0, r3
 8002256:	3710      	adds	r7, #16
 8002258:	46bd      	mov	sp, r7
 800225a:	bd80      	pop	{r7, pc}
 800225c:	40023800 	.word	0x40023800
 8002260:	40013800 	.word	0x40013800

08002264 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8002276:	68fa      	ldr	r2, [r7, #12]
 8002278:	4b53      	ldr	r3, [pc, #332]	@ (80023c8 <ETH_SetMACConfig+0x164>)
 800227a:	4013      	ands	r3, r2
 800227c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	7b9b      	ldrb	r3, [r3, #14]
 8002282:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002284:	683a      	ldr	r2, [r7, #0]
 8002286:	7c12      	ldrb	r2, [r2, #16]
 8002288:	2a00      	cmp	r2, #0
 800228a:	d102      	bne.n	8002292 <ETH_SetMACConfig+0x2e>
 800228c:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002290:	e000      	b.n	8002294 <ETH_SetMACConfig+0x30>
 8002292:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002294:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002296:	683a      	ldr	r2, [r7, #0]
 8002298:	7c52      	ldrb	r2, [r2, #17]
 800229a:	2a00      	cmp	r2, #0
 800229c:	d102      	bne.n	80022a4 <ETH_SetMACConfig+0x40>
 800229e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80022a2:	e000      	b.n	80022a6 <ETH_SetMACConfig+0x42>
 80022a4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80022a6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80022ac:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	7fdb      	ldrb	r3, [r3, #31]
 80022b2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80022b4:	431a      	orrs	r2, r3
                        macconf->Speed |
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80022ba:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	7f92      	ldrb	r2, [r2, #30]
 80022c0:	2a00      	cmp	r2, #0
 80022c2:	d102      	bne.n	80022ca <ETH_SetMACConfig+0x66>
 80022c4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80022c8:	e000      	b.n	80022cc <ETH_SetMACConfig+0x68>
 80022ca:	2200      	movs	r2, #0
                        macconf->Speed |
 80022cc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	7f1b      	ldrb	r3, [r3, #28]
 80022d2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80022d4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80022da:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	791b      	ldrb	r3, [r3, #4]
 80022e0:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80022e2:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80022e4:	683a      	ldr	r2, [r7, #0]
 80022e6:	f892 2020 	ldrb.w	r2, [r2, #32]
 80022ea:	2a00      	cmp	r2, #0
 80022ec:	d102      	bne.n	80022f4 <ETH_SetMACConfig+0x90>
 80022ee:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80022f2:	e000      	b.n	80022f6 <ETH_SetMACConfig+0x92>
 80022f4:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80022f6:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	7bdb      	ldrb	r3, [r3, #15]
 80022fc:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80022fe:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8002300:	683b      	ldr	r3, [r7, #0]
 8002302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8002304:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800230c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 800230e:	4313      	orrs	r3, r2
 8002310:	68fa      	ldr	r2, [r7, #12]
 8002312:	4313      	orrs	r3, r2
 8002314:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	68fa      	ldr	r2, [r7, #12]
 800231c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002326:	2001      	movs	r0, #1
 8002328:	f7ff fa5a 	bl	80017e0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	68fa      	ldr	r2, [r7, #12]
 8002332:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	699b      	ldr	r3, [r3, #24]
 800233a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 800233c:	68fa      	ldr	r2, [r7, #12]
 800233e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002342:	4013      	ands	r3, r2
 8002344:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800234a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 800234c:	683a      	ldr	r2, [r7, #0]
 800234e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002352:	2a00      	cmp	r2, #0
 8002354:	d101      	bne.n	800235a <ETH_SetMACConfig+0xf6>
 8002356:	2280      	movs	r2, #128	@ 0x80
 8002358:	e000      	b.n	800235c <ETH_SetMACConfig+0xf8>
 800235a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800235c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002362:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002364:	683a      	ldr	r2, [r7, #0]
 8002366:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800236a:	2a01      	cmp	r2, #1
 800236c:	d101      	bne.n	8002372 <ETH_SetMACConfig+0x10e>
 800236e:	2208      	movs	r2, #8
 8002370:	e000      	b.n	8002374 <ETH_SetMACConfig+0x110>
 8002372:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002374:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 800237c:	2a01      	cmp	r2, #1
 800237e:	d101      	bne.n	8002384 <ETH_SetMACConfig+0x120>
 8002380:	2204      	movs	r2, #4
 8002382:	e000      	b.n	8002386 <ETH_SetMACConfig+0x122>
 8002384:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002386:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8002388:	683a      	ldr	r2, [r7, #0]
 800238a:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 800238e:	2a01      	cmp	r2, #1
 8002390:	d101      	bne.n	8002396 <ETH_SetMACConfig+0x132>
 8002392:	2202      	movs	r2, #2
 8002394:	e000      	b.n	8002398 <ETH_SetMACConfig+0x134>
 8002396:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002398:	4313      	orrs	r3, r2
 800239a:	68fa      	ldr	r2, [r7, #12]
 800239c:	4313      	orrs	r3, r2
 800239e:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	699b      	ldr	r3, [r3, #24]
 80023ae:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80023b0:	2001      	movs	r0, #1
 80023b2:	f7ff fa15 	bl	80017e0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68fa      	ldr	r2, [r7, #12]
 80023bc:	619a      	str	r2, [r3, #24]
}
 80023be:	bf00      	nop
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	fd20810f 	.word	0xfd20810f

080023cc <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80023de:	699b      	ldr	r3, [r3, #24]
 80023e0:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	4b3d      	ldr	r3, [pc, #244]	@ (80024dc <ETH_SetDMAConfig+0x110>)
 80023e6:	4013      	ands	r3, r2
 80023e8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	7b1b      	ldrb	r3, [r3, #12]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d102      	bne.n	80023f8 <ETH_SetDMAConfig+0x2c>
 80023f2:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80023f6:	e000      	b.n	80023fa <ETH_SetDMAConfig+0x2e>
 80023f8:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	7b5b      	ldrb	r3, [r3, #13]
 80023fe:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002400:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8002402:	683a      	ldr	r2, [r7, #0]
 8002404:	7f52      	ldrb	r2, [r2, #29]
 8002406:	2a00      	cmp	r2, #0
 8002408:	d102      	bne.n	8002410 <ETH_SetDMAConfig+0x44>
 800240a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800240e:	e000      	b.n	8002412 <ETH_SetDMAConfig+0x46>
 8002410:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8002412:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	7b9b      	ldrb	r3, [r3, #14]
 8002418:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800241a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 800241c:	683b      	ldr	r3, [r7, #0]
 800241e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8002420:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	7f1b      	ldrb	r3, [r3, #28]
 8002426:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8002428:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	7f9b      	ldrb	r3, [r3, #30]
 800242e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8002430:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8002436:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800243e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002440:	4313      	orrs	r3, r2
 8002442:	68fa      	ldr	r2, [r7, #12]
 8002444:	4313      	orrs	r3, r2
 8002446:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002450:	461a      	mov	r2, r3
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002462:	2001      	movs	r0, #1
 8002464:	f7ff f9bc 	bl	80017e0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002470:	461a      	mov	r2, r3
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	791b      	ldrb	r3, [r3, #4]
 800247a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002480:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8002486:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 800248c:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800248e:	683b      	ldr	r3, [r7, #0]
 8002490:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002494:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8002496:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800249c:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 800249e:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80024a4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80024a6:	687a      	ldr	r2, [r7, #4]
 80024a8:	6812      	ldr	r2, [r2, #0]
 80024aa:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80024ae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80024b2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80024c0:	2001      	movs	r0, #1
 80024c2:	f7ff f98d 	bl	80017e0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80024ce:	461a      	mov	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	6013      	str	r3, [r2, #0]
}
 80024d4:	bf00      	nop
 80024d6:	3710      	adds	r7, #16
 80024d8:	46bd      	mov	sp, r7
 80024da:	bd80      	pop	{r7, pc}
 80024dc:	f8de3f23 	.word	0xf8de3f23

080024e0 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b0a6      	sub	sp, #152	@ 0x98
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80024e8:	2301      	movs	r3, #1
 80024ea:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80024ee:	2301      	movs	r3, #1
 80024f0:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80024f4:	2300      	movs	r3, #0
 80024f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80024f8:	2300      	movs	r3, #0
 80024fa:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80024fe:	2301      	movs	r3, #1
 8002500:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8002504:	2300      	movs	r3, #0
 8002506:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800250a:	2301      	movs	r3, #1
 800250c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8002510:	2301      	movs	r3, #1
 8002512:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8002516:	2300      	movs	r3, #0
 8002518:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800251c:	2300      	movs	r3, #0
 800251e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002522:	2300      	movs	r3, #0
 8002524:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8002526:	2300      	movs	r3, #0
 8002528:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800252c:	2300      	movs	r3, #0
 800252e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8002530:	2300      	movs	r3, #0
 8002532:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8002536:	2300      	movs	r3, #0
 8002538:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800253c:	2300      	movs	r3, #0
 800253e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002542:	2300      	movs	r3, #0
 8002544:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8002548:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800254c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800254e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002552:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002554:	2300      	movs	r3, #0
 8002556:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800255a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800255e:	4619      	mov	r1, r3
 8002560:	6878      	ldr	r0, [r7, #4]
 8002562:	f7ff fe7f 	bl	8002264 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8002566:	2301      	movs	r3, #1
 8002568:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800256a:	2301      	movs	r3, #1
 800256c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800256e:	2301      	movs	r3, #1
 8002570:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002574:	2301      	movs	r3, #1
 8002576:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8002578:	2300      	movs	r3, #0
 800257a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800257c:	2300      	movs	r3, #0
 800257e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002582:	2300      	movs	r3, #0
 8002584:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8002588:	2300      	movs	r3, #0
 800258a:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800258c:	2301      	movs	r3, #1
 800258e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002592:	2301      	movs	r3, #1
 8002594:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8002596:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800259a:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800259c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80025a0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80025a2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80025a6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80025a8:	2301      	movs	r3, #1
 80025aa:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80025ae:	2300      	movs	r3, #0
 80025b0:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80025b2:	2300      	movs	r3, #0
 80025b4:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80025b6:	f107 0308 	add.w	r3, r7, #8
 80025ba:	4619      	mov	r1, r3
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	f7ff ff05 	bl	80023cc <ETH_SetDMAConfig>
}
 80025c2:	bf00      	nop
 80025c4:	3798      	adds	r7, #152	@ 0x98
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}
	...

080025cc <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b087      	sub	sp, #28
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	60f8      	str	r0, [r7, #12]
 80025d4:	60b9      	str	r1, [r7, #8]
 80025d6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3305      	adds	r3, #5
 80025dc:	781b      	ldrb	r3, [r3, #0]
 80025de:	021b      	lsls	r3, r3, #8
 80025e0:	687a      	ldr	r2, [r7, #4]
 80025e2:	3204      	adds	r2, #4
 80025e4:	7812      	ldrb	r2, [r2, #0]
 80025e6:	4313      	orrs	r3, r2
 80025e8:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80025ea:	68ba      	ldr	r2, [r7, #8]
 80025ec:	4b11      	ldr	r3, [pc, #68]	@ (8002634 <ETH_MACAddressConfig+0x68>)
 80025ee:	4413      	add	r3, r2
 80025f0:	461a      	mov	r2, r3
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	3303      	adds	r3, #3
 80025fa:	781b      	ldrb	r3, [r3, #0]
 80025fc:	061a      	lsls	r2, r3, #24
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3302      	adds	r3, #2
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	041b      	lsls	r3, r3, #16
 8002606:	431a      	orrs	r2, r3
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	3301      	adds	r3, #1
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	4313      	orrs	r3, r2
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	7812      	ldrb	r2, [r2, #0]
 8002616:	4313      	orrs	r3, r2
 8002618:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800261a:	68ba      	ldr	r2, [r7, #8]
 800261c:	4b06      	ldr	r3, [pc, #24]	@ (8002638 <ETH_MACAddressConfig+0x6c>)
 800261e:	4413      	add	r3, r2
 8002620:	461a      	mov	r2, r3
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	6013      	str	r3, [r2, #0]
}
 8002626:	bf00      	nop
 8002628:	371c      	adds	r7, #28
 800262a:	46bd      	mov	sp, r7
 800262c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	40028040 	.word	0x40028040
 8002638:	40028044 	.word	0x40028044

0800263c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800263c:	b480      	push	{r7}
 800263e:	b085      	sub	sp, #20
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002644:	2300      	movs	r3, #0
 8002646:	60fb      	str	r3, [r7, #12]
 8002648:	e03e      	b.n	80026c8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	68d9      	ldr	r1, [r3, #12]
 800264e:	68fa      	ldr	r2, [r7, #12]
 8002650:	4613      	mov	r3, r2
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	4413      	add	r3, r2
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	440b      	add	r3, r1
 800265a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	2200      	movs	r2, #0
 8002660:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	2200      	movs	r2, #0
 8002666:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	2200      	movs	r2, #0
 800266c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800266e:	68bb      	ldr	r3, [r7, #8]
 8002670:	2200      	movs	r2, #0
 8002672:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002674:	68b9      	ldr	r1, [r7, #8]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68fa      	ldr	r2, [r7, #12]
 800267a:	3206      	adds	r2, #6
 800267c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002688:	68bb      	ldr	r3, [r7, #8]
 800268a:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	2b02      	cmp	r3, #2
 8002690:	d80c      	bhi.n	80026ac <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	68d9      	ldr	r1, [r3, #12]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	1c5a      	adds	r2, r3, #1
 800269a:	4613      	mov	r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	4413      	add	r3, r2
 80026a0:	00db      	lsls	r3, r3, #3
 80026a2:	440b      	add	r3, r1
 80026a4:	461a      	mov	r2, r3
 80026a6:	68bb      	ldr	r3, [r7, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	e004      	b.n	80026b6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	68db      	ldr	r3, [r3, #12]
 80026b0:	461a      	mov	r2, r3
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80026b6:	68bb      	ldr	r3, [r7, #8]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	3301      	adds	r3, #1
 80026c6:	60fb      	str	r3, [r7, #12]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	2b03      	cmp	r3, #3
 80026cc:	d9bd      	bls.n	800264a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	68da      	ldr	r2, [r3, #12]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026e0:	611a      	str	r2, [r3, #16]
}
 80026e2:	bf00      	nop
 80026e4:	3714      	adds	r7, #20
 80026e6:	46bd      	mov	sp, r7
 80026e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ec:	4770      	bx	lr

080026ee <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80026ee:	b480      	push	{r7}
 80026f0:	b085      	sub	sp, #20
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	e048      	b.n	800278e <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6919      	ldr	r1, [r3, #16]
 8002700:	68fa      	ldr	r2, [r7, #12]
 8002702:	4613      	mov	r3, r2
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	4413      	add	r3, r2
 8002708:	00db      	lsls	r3, r3, #3
 800270a:	440b      	add	r3, r1
 800270c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800270e:	68bb      	ldr	r3, [r7, #8]
 8002710:	2200      	movs	r2, #0
 8002712:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	2200      	movs	r2, #0
 8002718:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800271a:	68bb      	ldr	r3, [r7, #8]
 800271c:	2200      	movs	r2, #0
 800271e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	2200      	movs	r2, #0
 8002724:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002726:	68bb      	ldr	r3, [r7, #8]
 8002728:	2200      	movs	r2, #0
 800272a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	2200      	movs	r2, #0
 8002730:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8002732:	68bb      	ldr	r3, [r7, #8]
 8002734:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8002738:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	695b      	ldr	r3, [r3, #20]
 800273e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8002746:	68bb      	ldr	r3, [r7, #8]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800274e:	68bb      	ldr	r3, [r7, #8]
 8002750:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002752:	68b9      	ldr	r1, [r7, #8]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	68fa      	ldr	r2, [r7, #12]
 8002758:	3212      	adds	r2, #18
 800275a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2b02      	cmp	r3, #2
 8002762:	d80c      	bhi.n	800277e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6919      	ldr	r1, [r3, #16]
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	1c5a      	adds	r2, r3, #1
 800276c:	4613      	mov	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4413      	add	r3, r2
 8002772:	00db      	lsls	r3, r3, #3
 8002774:	440b      	add	r3, r1
 8002776:	461a      	mov	r2, r3
 8002778:	68bb      	ldr	r3, [r7, #8]
 800277a:	60da      	str	r2, [r3, #12]
 800277c:	e004      	b.n	8002788 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	691b      	ldr	r3, [r3, #16]
 8002782:	461a      	mov	r2, r3
 8002784:	68bb      	ldr	r3, [r7, #8]
 8002786:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	3301      	adds	r3, #1
 800278c:	60fb      	str	r3, [r7, #12]
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	2b03      	cmp	r3, #3
 8002792:	d9b3      	bls.n	80026fc <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2200      	movs	r2, #0
 800279e:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2200      	movs	r2, #0
 80027a4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	2200      	movs	r2, #0
 80027b0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	691a      	ldr	r2, [r3, #16]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80027be:	60da      	str	r2, [r3, #12]
}
 80027c0:	bf00      	nop
 80027c2:	3714      	adds	r7, #20
 80027c4:	46bd      	mov	sp, r7
 80027c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ca:	4770      	bx	lr

080027cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027cc:	b480      	push	{r7}
 80027ce:	b089      	sub	sp, #36	@ 0x24
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	6078      	str	r0, [r7, #4]
 80027d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027d6:	2300      	movs	r3, #0
 80027d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027da:	2300      	movs	r3, #0
 80027dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027de:	2300      	movs	r3, #0
 80027e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027e2:	2300      	movs	r3, #0
 80027e4:	61fb      	str	r3, [r7, #28]
 80027e6:	e177      	b.n	8002ad8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80027e8:	2201      	movs	r2, #1
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	697a      	ldr	r2, [r7, #20]
 80027f8:	4013      	ands	r3, r2
 80027fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	429a      	cmp	r2, r3
 8002802:	f040 8166 	bne.w	8002ad2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	f003 0303 	and.w	r3, r3, #3
 800280e:	2b01      	cmp	r3, #1
 8002810:	d005      	beq.n	800281e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800281a:	2b02      	cmp	r3, #2
 800281c:	d130      	bne.n	8002880 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	689b      	ldr	r3, [r3, #8]
 8002822:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	2203      	movs	r2, #3
 800282a:	fa02 f303 	lsl.w	r3, r2, r3
 800282e:	43db      	mvns	r3, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4013      	ands	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002836:	683b      	ldr	r3, [r7, #0]
 8002838:	68da      	ldr	r2, [r3, #12]
 800283a:	69fb      	ldr	r3, [r7, #28]
 800283c:	005b      	lsls	r3, r3, #1
 800283e:	fa02 f303 	lsl.w	r3, r2, r3
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	4313      	orrs	r3, r2
 8002846:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	685b      	ldr	r3, [r3, #4]
 8002852:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002854:	2201      	movs	r2, #1
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	fa02 f303 	lsl.w	r3, r2, r3
 800285c:	43db      	mvns	r3, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4013      	ands	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f003 0201 	and.w	r2, r3, #1
 800286e:	69fb      	ldr	r3, [r7, #28]
 8002870:	fa02 f303 	lsl.w	r3, r2, r3
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	4313      	orrs	r3, r2
 8002878:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69ba      	ldr	r2, [r7, #24]
 800287e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	f003 0303 	and.w	r3, r3, #3
 8002888:	2b03      	cmp	r3, #3
 800288a:	d017      	beq.n	80028bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	68db      	ldr	r3, [r3, #12]
 8002890:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002892:	69fb      	ldr	r3, [r7, #28]
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	2203      	movs	r2, #3
 8002898:	fa02 f303 	lsl.w	r3, r2, r3
 800289c:	43db      	mvns	r3, r3
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	4013      	ands	r3, r2
 80028a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	69fb      	ldr	r3, [r7, #28]
 80028aa:	005b      	lsls	r3, r3, #1
 80028ac:	fa02 f303 	lsl.w	r3, r2, r3
 80028b0:	69ba      	ldr	r2, [r7, #24]
 80028b2:	4313      	orrs	r3, r2
 80028b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	69ba      	ldr	r2, [r7, #24]
 80028ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f003 0303 	and.w	r3, r3, #3
 80028c4:	2b02      	cmp	r3, #2
 80028c6:	d123      	bne.n	8002910 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028c8:	69fb      	ldr	r3, [r7, #28]
 80028ca:	08da      	lsrs	r2, r3, #3
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	3208      	adds	r2, #8
 80028d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	f003 0307 	and.w	r3, r3, #7
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	220f      	movs	r2, #15
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	43db      	mvns	r3, r3
 80028e6:	69ba      	ldr	r2, [r7, #24]
 80028e8:	4013      	ands	r3, r2
 80028ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	691a      	ldr	r2, [r3, #16]
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	f003 0307 	and.w	r3, r3, #7
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	fa02 f303 	lsl.w	r3, r2, r3
 80028fc:	69ba      	ldr	r2, [r7, #24]
 80028fe:	4313      	orrs	r3, r2
 8002900:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	08da      	lsrs	r2, r3, #3
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	3208      	adds	r2, #8
 800290a:	69b9      	ldr	r1, [r7, #24]
 800290c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	005b      	lsls	r3, r3, #1
 800291a:	2203      	movs	r2, #3
 800291c:	fa02 f303 	lsl.w	r3, r2, r3
 8002920:	43db      	mvns	r3, r3
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4013      	ands	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0203 	and.w	r2, r3, #3
 8002930:	69fb      	ldr	r3, [r7, #28]
 8002932:	005b      	lsls	r3, r3, #1
 8002934:	fa02 f303 	lsl.w	r3, r2, r3
 8002938:	69ba      	ldr	r2, [r7, #24]
 800293a:	4313      	orrs	r3, r2
 800293c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800294c:	2b00      	cmp	r3, #0
 800294e:	f000 80c0 	beq.w	8002ad2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002952:	2300      	movs	r3, #0
 8002954:	60fb      	str	r3, [r7, #12]
 8002956:	4b66      	ldr	r3, [pc, #408]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800295a:	4a65      	ldr	r2, [pc, #404]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 800295c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002960:	6453      	str	r3, [r2, #68]	@ 0x44
 8002962:	4b63      	ldr	r3, [pc, #396]	@ (8002af0 <HAL_GPIO_Init+0x324>)
 8002964:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002966:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800296a:	60fb      	str	r3, [r7, #12]
 800296c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800296e:	4a61      	ldr	r2, [pc, #388]	@ (8002af4 <HAL_GPIO_Init+0x328>)
 8002970:	69fb      	ldr	r3, [r7, #28]
 8002972:	089b      	lsrs	r3, r3, #2
 8002974:	3302      	adds	r3, #2
 8002976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800297a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800297c:	69fb      	ldr	r3, [r7, #28]
 800297e:	f003 0303 	and.w	r3, r3, #3
 8002982:	009b      	lsls	r3, r3, #2
 8002984:	220f      	movs	r2, #15
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43db      	mvns	r3, r3
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	4013      	ands	r3, r2
 8002990:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a58      	ldr	r2, [pc, #352]	@ (8002af8 <HAL_GPIO_Init+0x32c>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d037      	beq.n	8002a0a <HAL_GPIO_Init+0x23e>
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	4a57      	ldr	r2, [pc, #348]	@ (8002afc <HAL_GPIO_Init+0x330>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d031      	beq.n	8002a06 <HAL_GPIO_Init+0x23a>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	4a56      	ldr	r2, [pc, #344]	@ (8002b00 <HAL_GPIO_Init+0x334>)
 80029a6:	4293      	cmp	r3, r2
 80029a8:	d02b      	beq.n	8002a02 <HAL_GPIO_Init+0x236>
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4a55      	ldr	r2, [pc, #340]	@ (8002b04 <HAL_GPIO_Init+0x338>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d025      	beq.n	80029fe <HAL_GPIO_Init+0x232>
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	4a54      	ldr	r2, [pc, #336]	@ (8002b08 <HAL_GPIO_Init+0x33c>)
 80029b6:	4293      	cmp	r3, r2
 80029b8:	d01f      	beq.n	80029fa <HAL_GPIO_Init+0x22e>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a53      	ldr	r2, [pc, #332]	@ (8002b0c <HAL_GPIO_Init+0x340>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d019      	beq.n	80029f6 <HAL_GPIO_Init+0x22a>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a52      	ldr	r2, [pc, #328]	@ (8002b10 <HAL_GPIO_Init+0x344>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d013      	beq.n	80029f2 <HAL_GPIO_Init+0x226>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a51      	ldr	r2, [pc, #324]	@ (8002b14 <HAL_GPIO_Init+0x348>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d00d      	beq.n	80029ee <HAL_GPIO_Init+0x222>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a50      	ldr	r2, [pc, #320]	@ (8002b18 <HAL_GPIO_Init+0x34c>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d007      	beq.n	80029ea <HAL_GPIO_Init+0x21e>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a4f      	ldr	r2, [pc, #316]	@ (8002b1c <HAL_GPIO_Init+0x350>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d101      	bne.n	80029e6 <HAL_GPIO_Init+0x21a>
 80029e2:	2309      	movs	r3, #9
 80029e4:	e012      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 80029e6:	230a      	movs	r3, #10
 80029e8:	e010      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 80029ea:	2308      	movs	r3, #8
 80029ec:	e00e      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 80029ee:	2307      	movs	r3, #7
 80029f0:	e00c      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 80029f2:	2306      	movs	r3, #6
 80029f4:	e00a      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 80029f6:	2305      	movs	r3, #5
 80029f8:	e008      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 80029fa:	2304      	movs	r3, #4
 80029fc:	e006      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 80029fe:	2303      	movs	r3, #3
 8002a00:	e004      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 8002a02:	2302      	movs	r3, #2
 8002a04:	e002      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 8002a06:	2301      	movs	r3, #1
 8002a08:	e000      	b.n	8002a0c <HAL_GPIO_Init+0x240>
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	69fa      	ldr	r2, [r7, #28]
 8002a0e:	f002 0203 	and.w	r2, r2, #3
 8002a12:	0092      	lsls	r2, r2, #2
 8002a14:	4093      	lsls	r3, r2
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4313      	orrs	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a1c:	4935      	ldr	r1, [pc, #212]	@ (8002af4 <HAL_GPIO_Init+0x328>)
 8002a1e:	69fb      	ldr	r3, [r7, #28]
 8002a20:	089b      	lsrs	r3, r3, #2
 8002a22:	3302      	adds	r3, #2
 8002a24:	69ba      	ldr	r2, [r7, #24]
 8002a26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a2a:	4b3d      	ldr	r3, [pc, #244]	@ (8002b20 <HAL_GPIO_Init+0x354>)
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a30:	693b      	ldr	r3, [r7, #16]
 8002a32:	43db      	mvns	r3, r3
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	4013      	ands	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d003      	beq.n	8002a4e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002a46:	69ba      	ldr	r2, [r7, #24]
 8002a48:	693b      	ldr	r3, [r7, #16]
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a4e:	4a34      	ldr	r2, [pc, #208]	@ (8002b20 <HAL_GPIO_Init+0x354>)
 8002a50:	69bb      	ldr	r3, [r7, #24]
 8002a52:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a54:	4b32      	ldr	r3, [pc, #200]	@ (8002b20 <HAL_GPIO_Init+0x354>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	43db      	mvns	r3, r3
 8002a5e:	69ba      	ldr	r2, [r7, #24]
 8002a60:	4013      	ands	r3, r2
 8002a62:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d003      	beq.n	8002a78 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002a70:	69ba      	ldr	r2, [r7, #24]
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	4313      	orrs	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a78:	4a29      	ldr	r2, [pc, #164]	@ (8002b20 <HAL_GPIO_Init+0x354>)
 8002a7a:	69bb      	ldr	r3, [r7, #24]
 8002a7c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a7e:	4b28      	ldr	r3, [pc, #160]	@ (8002b20 <HAL_GPIO_Init+0x354>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a84:	693b      	ldr	r3, [r7, #16]
 8002a86:	43db      	mvns	r3, r3
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	4013      	ands	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d003      	beq.n	8002aa2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002a9a:	69ba      	ldr	r2, [r7, #24]
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	4313      	orrs	r3, r2
 8002aa0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002aa2:	4a1f      	ldr	r2, [pc, #124]	@ (8002b20 <HAL_GPIO_Init+0x354>)
 8002aa4:	69bb      	ldr	r3, [r7, #24]
 8002aa6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002aa8:	4b1d      	ldr	r3, [pc, #116]	@ (8002b20 <HAL_GPIO_Init+0x354>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	43db      	mvns	r3, r3
 8002ab2:	69ba      	ldr	r2, [r7, #24]
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d003      	beq.n	8002acc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002acc:	4a14      	ldr	r2, [pc, #80]	@ (8002b20 <HAL_GPIO_Init+0x354>)
 8002ace:	69bb      	ldr	r3, [r7, #24]
 8002ad0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ad2:	69fb      	ldr	r3, [r7, #28]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	61fb      	str	r3, [r7, #28]
 8002ad8:	69fb      	ldr	r3, [r7, #28]
 8002ada:	2b0f      	cmp	r3, #15
 8002adc:	f67f ae84 	bls.w	80027e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ae0:	bf00      	nop
 8002ae2:	bf00      	nop
 8002ae4:	3724      	adds	r7, #36	@ 0x24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40023800 	.word	0x40023800
 8002af4:	40013800 	.word	0x40013800
 8002af8:	40020000 	.word	0x40020000
 8002afc:	40020400 	.word	0x40020400
 8002b00:	40020800 	.word	0x40020800
 8002b04:	40020c00 	.word	0x40020c00
 8002b08:	40021000 	.word	0x40021000
 8002b0c:	40021400 	.word	0x40021400
 8002b10:	40021800 	.word	0x40021800
 8002b14:	40021c00 	.word	0x40021c00
 8002b18:	40022000 	.word	0x40022000
 8002b1c:	40022400 	.word	0x40022400
 8002b20:	40013c00 	.word	0x40013c00

08002b24 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	807b      	strh	r3, [r7, #2]
 8002b30:	4613      	mov	r3, r2
 8002b32:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b34:	787b      	ldrb	r3, [r7, #1]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b3a:	887a      	ldrh	r2, [r7, #2]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b40:	e003      	b.n	8002b4a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b42:	887b      	ldrh	r3, [r7, #2]
 8002b44:	041a      	lsls	r2, r3, #16
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	619a      	str	r2, [r3, #24]
}
 8002b4a:	bf00      	nop
 8002b4c:	370c      	adds	r7, #12
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b54:	4770      	bx	lr
	...

08002b58 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	b082      	sub	sp, #8
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	4603      	mov	r3, r0
 8002b60:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002b62:	4b08      	ldr	r3, [pc, #32]	@ (8002b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b64:	695a      	ldr	r2, [r3, #20]
 8002b66:	88fb      	ldrh	r3, [r7, #6]
 8002b68:	4013      	ands	r3, r2
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d006      	beq.n	8002b7c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002b6e:	4a05      	ldr	r2, [pc, #20]	@ (8002b84 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002b70:	88fb      	ldrh	r3, [r7, #6]
 8002b72:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002b74:	88fb      	ldrh	r3, [r7, #6]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe f91a 	bl	8000db0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002b7c:	bf00      	nop
 8002b7e:	3708      	adds	r7, #8
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bd80      	pop	{r7, pc}
 8002b84:	40013c00 	.word	0x40013c00

08002b88 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b088      	sub	sp, #32
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d101      	bne.n	8002b9a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e128      	b.n	8002dec <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d109      	bne.n	8002bba <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	4a90      	ldr	r2, [pc, #576]	@ (8002df4 <HAL_I2S_Init+0x26c>)
 8002bb2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002bb4:	6878      	ldr	r0, [r7, #4]
 8002bb6:	f7fe fa9f 	bl	80010f8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	69db      	ldr	r3, [r3, #28]
 8002bc8:	687a      	ldr	r2, [r7, #4]
 8002bca:	6812      	ldr	r2, [r2, #0]
 8002bcc:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002bd0:	f023 030f 	bic.w	r3, r3, #15
 8002bd4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	2202      	movs	r2, #2
 8002bdc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	695b      	ldr	r3, [r3, #20]
 8002be2:	2b02      	cmp	r3, #2
 8002be4:	d060      	beq.n	8002ca8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	68db      	ldr	r3, [r3, #12]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d102      	bne.n	8002bf4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002bee:	2310      	movs	r3, #16
 8002bf0:	617b      	str	r3, [r7, #20]
 8002bf2:	e001      	b.n	8002bf8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002bf4:	2320      	movs	r3, #32
 8002bf6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	689b      	ldr	r3, [r3, #8]
 8002bfc:	2b20      	cmp	r3, #32
 8002bfe:	d802      	bhi.n	8002c06 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002c00:	697b      	ldr	r3, [r7, #20]
 8002c02:	005b      	lsls	r3, r3, #1
 8002c04:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002c06:	2001      	movs	r0, #1
 8002c08:	f001 fcc8 	bl	800459c <HAL_RCCEx_GetPeriphCLKFreq>
 8002c0c:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	691b      	ldr	r3, [r3, #16]
 8002c12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c16:	d125      	bne.n	8002c64 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d010      	beq.n	8002c42 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	4413      	add	r3, r2
 8002c30:	005b      	lsls	r3, r3, #1
 8002c32:	461a      	mov	r2, r3
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	695b      	ldr	r3, [r3, #20]
 8002c38:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c3c:	3305      	adds	r3, #5
 8002c3e:	613b      	str	r3, [r7, #16]
 8002c40:	e01f      	b.n	8002c82 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	00db      	lsls	r3, r3, #3
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	009b      	lsls	r3, r3, #2
 8002c50:	4413      	add	r3, r2
 8002c52:	005b      	lsls	r3, r3, #1
 8002c54:	461a      	mov	r2, r3
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	695b      	ldr	r3, [r3, #20]
 8002c5a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c5e:	3305      	adds	r3, #5
 8002c60:	613b      	str	r3, [r7, #16]
 8002c62:	e00e      	b.n	8002c82 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002c64:	68fa      	ldr	r2, [r7, #12]
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	fbb2 f2f3 	udiv	r2, r2, r3
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	009b      	lsls	r3, r3, #2
 8002c70:	4413      	add	r3, r2
 8002c72:	005b      	lsls	r3, r3, #1
 8002c74:	461a      	mov	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	695b      	ldr	r3, [r3, #20]
 8002c7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c7e:	3305      	adds	r3, #5
 8002c80:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	4a5c      	ldr	r2, [pc, #368]	@ (8002df8 <HAL_I2S_Init+0x270>)
 8002c86:	fba2 2303 	umull	r2, r3, r2, r3
 8002c8a:	08db      	lsrs	r3, r3, #3
 8002c8c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002c96:	693a      	ldr	r2, [r7, #16]
 8002c98:	69bb      	ldr	r3, [r7, #24]
 8002c9a:	1ad3      	subs	r3, r2, r3
 8002c9c:	085b      	lsrs	r3, r3, #1
 8002c9e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002ca0:	69bb      	ldr	r3, [r7, #24]
 8002ca2:	021b      	lsls	r3, r3, #8
 8002ca4:	61bb      	str	r3, [r7, #24]
 8002ca6:	e003      	b.n	8002cb0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002ca8:	2302      	movs	r3, #2
 8002caa:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002cb0:	69fb      	ldr	r3, [r7, #28]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d902      	bls.n	8002cbc <HAL_I2S_Init+0x134>
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	2bff      	cmp	r3, #255	@ 0xff
 8002cba:	d907      	bls.n	8002ccc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc0:	f043 0210 	orr.w	r2, r3, #16
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e08f      	b.n	8002dec <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	691a      	ldr	r2, [r3, #16]
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	ea42 0103 	orr.w	r1, r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	69fa      	ldr	r2, [r7, #28]
 8002cdc:	430a      	orrs	r2, r1
 8002cde:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	69db      	ldr	r3, [r3, #28]
 8002ce6:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002cea:	f023 030f 	bic.w	r3, r3, #15
 8002cee:	687a      	ldr	r2, [r7, #4]
 8002cf0:	6851      	ldr	r1, [r2, #4]
 8002cf2:	687a      	ldr	r2, [r7, #4]
 8002cf4:	6892      	ldr	r2, [r2, #8]
 8002cf6:	4311      	orrs	r1, r2
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	68d2      	ldr	r2, [r2, #12]
 8002cfc:	4311      	orrs	r1, r2
 8002cfe:	687a      	ldr	r2, [r7, #4]
 8002d00:	6992      	ldr	r2, [r2, #24]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	431a      	orrs	r2, r3
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d0e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	6a1b      	ldr	r3, [r3, #32]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d161      	bne.n	8002ddc <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4a38      	ldr	r2, [pc, #224]	@ (8002dfc <HAL_I2S_Init+0x274>)
 8002d1c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a37      	ldr	r2, [pc, #220]	@ (8002e00 <HAL_I2S_Init+0x278>)
 8002d24:	4293      	cmp	r3, r2
 8002d26:	d101      	bne.n	8002d2c <HAL_I2S_Init+0x1a4>
 8002d28:	4b36      	ldr	r3, [pc, #216]	@ (8002e04 <HAL_I2S_Init+0x27c>)
 8002d2a:	e001      	b.n	8002d30 <HAL_I2S_Init+0x1a8>
 8002d2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	687a      	ldr	r2, [r7, #4]
 8002d34:	6812      	ldr	r2, [r2, #0]
 8002d36:	4932      	ldr	r1, [pc, #200]	@ (8002e00 <HAL_I2S_Init+0x278>)
 8002d38:	428a      	cmp	r2, r1
 8002d3a:	d101      	bne.n	8002d40 <HAL_I2S_Init+0x1b8>
 8002d3c:	4a31      	ldr	r2, [pc, #196]	@ (8002e04 <HAL_I2S_Init+0x27c>)
 8002d3e:	e001      	b.n	8002d44 <HAL_I2S_Init+0x1bc>
 8002d40:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8002d44:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8002d48:	f023 030f 	bic.w	r3, r3, #15
 8002d4c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a2b      	ldr	r2, [pc, #172]	@ (8002e00 <HAL_I2S_Init+0x278>)
 8002d54:	4293      	cmp	r3, r2
 8002d56:	d101      	bne.n	8002d5c <HAL_I2S_Init+0x1d4>
 8002d58:	4b2a      	ldr	r3, [pc, #168]	@ (8002e04 <HAL_I2S_Init+0x27c>)
 8002d5a:	e001      	b.n	8002d60 <HAL_I2S_Init+0x1d8>
 8002d5c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d60:	2202      	movs	r2, #2
 8002d62:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a25      	ldr	r2, [pc, #148]	@ (8002e00 <HAL_I2S_Init+0x278>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d101      	bne.n	8002d72 <HAL_I2S_Init+0x1ea>
 8002d6e:	4b25      	ldr	r3, [pc, #148]	@ (8002e04 <HAL_I2S_Init+0x27c>)
 8002d70:	e001      	b.n	8002d76 <HAL_I2S_Init+0x1ee>
 8002d72:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002d76:	69db      	ldr	r3, [r3, #28]
 8002d78:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	685b      	ldr	r3, [r3, #4]
 8002d7e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d82:	d003      	beq.n	8002d8c <HAL_I2S_Init+0x204>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d103      	bne.n	8002d94 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002d8c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d90:	613b      	str	r3, [r7, #16]
 8002d92:	e001      	b.n	8002d98 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002d94:	2300      	movs	r3, #0
 8002d96:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	689b      	ldr	r3, [r3, #8]
 8002da0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002da2:	4313      	orrs	r3, r2
 8002da4:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	68db      	ldr	r3, [r3, #12]
 8002daa:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002dac:	4313      	orrs	r3, r2
 8002dae:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	699b      	ldr	r3, [r3, #24]
 8002db4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002db6:	4313      	orrs	r3, r2
 8002db8:	b29a      	uxth	r2, r3
 8002dba:	897b      	ldrh	r3, [r7, #10]
 8002dbc:	4313      	orrs	r3, r2
 8002dbe:	b29b      	uxth	r3, r3
 8002dc0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002dc4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a0d      	ldr	r2, [pc, #52]	@ (8002e00 <HAL_I2S_Init+0x278>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d101      	bne.n	8002dd4 <HAL_I2S_Init+0x24c>
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	@ (8002e04 <HAL_I2S_Init+0x27c>)
 8002dd2:	e001      	b.n	8002dd8 <HAL_I2S_Init+0x250>
 8002dd4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8002dd8:	897a      	ldrh	r2, [r7, #10]
 8002dda:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2200      	movs	r2, #0
 8002de0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	2201      	movs	r2, #1
 8002de6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8002dea:	2300      	movs	r3, #0
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3720      	adds	r7, #32
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	08003105 	.word	0x08003105
 8002df8:	cccccccd 	.word	0xcccccccd
 8002dfc:	08003219 	.word	0x08003219
 8002e00:	40003800 	.word	0x40003800
 8002e04:	40003400 	.word	0x40003400

08002e08 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	4613      	mov	r3, r2
 8002e14:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d002      	beq.n	8002e22 <HAL_I2S_Receive_DMA+0x1a>
 8002e1c:	88fb      	ldrh	r3, [r7, #6]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d101      	bne.n	8002e26 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002e22:	2301      	movs	r3, #1
 8002e24:	e09d      	b.n	8002f62 <HAL_I2S_Receive_DMA+0x15a>
  }

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d001      	beq.n	8002e36 <HAL_I2S_Receive_DMA+0x2e>
  {
    return HAL_BUSY;
 8002e32:	2302      	movs	r3, #2
 8002e34:	e095      	b.n	8002f62 <HAL_I2S_Receive_DMA+0x15a>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e3c:	b2db      	uxtb	r3, r3
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d101      	bne.n	8002e46 <HAL_I2S_Receive_DMA+0x3e>
 8002e42:	2302      	movs	r3, #2
 8002e44:	e08d      	b.n	8002f62 <HAL_I2S_Receive_DMA+0x15a>
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	2201      	movs	r2, #1
 8002e4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2204      	movs	r2, #4
 8002e52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	2200      	movs	r2, #0
 8002e5a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->pRxBuffPtr = pData;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	68ba      	ldr	r2, [r7, #8]
 8002e60:	62da      	str	r2, [r3, #44]	@ 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	69db      	ldr	r3, [r3, #28]
 8002e68:	f003 0307 	and.w	r3, r3, #7
 8002e6c:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	2b03      	cmp	r3, #3
 8002e72:	d002      	beq.n	8002e7a <HAL_I2S_Receive_DMA+0x72>
 8002e74:	697b      	ldr	r3, [r7, #20]
 8002e76:	2b05      	cmp	r3, #5
 8002e78:	d10a      	bne.n	8002e90 <HAL_I2S_Receive_DMA+0x88>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002e7a:	88fb      	ldrh	r3, [r7, #6]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	b29a      	uxth	r2, r3
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002e84:	88fb      	ldrh	r3, [r7, #6]
 8002e86:	005b      	lsls	r3, r3, #1
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	865a      	strh	r2, [r3, #50]	@ 0x32
 8002e8e:	e005      	b.n	8002e9c <HAL_I2S_Receive_DMA+0x94>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	88fa      	ldrh	r2, [r7, #6]
 8002e94:	861a      	strh	r2, [r3, #48]	@ 0x30
    hi2s->RxXferCount = Size;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	88fa      	ldrh	r2, [r7, #6]
 8002e9a:	865a      	strh	r2, [r3, #50]	@ 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea0:	4a32      	ldr	r2, [pc, #200]	@ (8002f6c <HAL_I2S_Receive_DMA+0x164>)
 8002ea2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ea8:	4a31      	ldr	r2, [pc, #196]	@ (8002f70 <HAL_I2S_Receive_DMA+0x168>)
 8002eaa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002eb0:	4a30      	ldr	r2, [pc, #192]	@ (8002f74 <HAL_I2S_Receive_DMA+0x16c>)
 8002eb2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	69db      	ldr	r3, [r3, #28]
 8002eba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ebe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002ec2:	d10a      	bne.n	8002eda <HAL_I2S_Receive_DMA+0xd2>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	613b      	str	r3, [r7, #16]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	613b      	str	r3, [r7, #16]
 8002ed8:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	330c      	adds	r3, #12
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eea:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8002ef0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002ef2:	f7fe fe59 	bl	8001ba8 <HAL_DMA_Start_IT>
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d00f      	beq.n	8002f1c <HAL_I2S_Receive_DMA+0x114>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f00:	f043 0208 	orr.w	r2, r3, #8
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	2201      	movs	r2, #1
 8002f0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    __HAL_UNLOCK(hi2s);
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2200      	movs	r2, #0
 8002f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e022      	b.n	8002f62 <HAL_I2S_Receive_DMA+0x15a>
  }

  __HAL_UNLOCK(hi2s);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	2200      	movs	r2, #0
 8002f20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	f003 0301 	and.w	r3, r3, #1
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d107      	bne.n	8002f42 <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f042 0201 	orr.w	r2, r2, #1
 8002f40:	605a      	str	r2, [r3, #4]
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	69db      	ldr	r3, [r3, #28]
 8002f48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d107      	bne.n	8002f60 <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	69da      	ldr	r2, [r3, #28]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002f5e:	61da      	str	r2, [r3, #28]
  }

  return HAL_OK;
 8002f60:	2300      	movs	r3, #0
}
 8002f62:	4618      	mov	r0, r3
 8002f64:	3718      	adds	r7, #24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	bd80      	pop	{r7, pc}
 8002f6a:	bf00      	nop
 8002f6c:	08002fe3 	.word	0x08002fe3
 8002f70:	08002fa1 	.word	0x08002fa1
 8002f74:	08002fff 	.word	0x08002fff

08002f78 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002f80:	bf00      	nop
 8002f82:	370c      	adds	r7, #12
 8002f84:	46bd      	mov	sp, r7
 8002f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8a:	4770      	bx	lr

08002f8c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b083      	sub	sp, #12
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002f94:	bf00      	nop
 8002f96:	370c      	adds	r7, #12
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fac:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d10e      	bne.n	8002fd4 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	685a      	ldr	r2, [r3, #4]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f022 0201 	bic.w	r2, r2, #1
 8002fc4:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	865a      	strh	r2, [r3, #50]	@ 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002fd4:	68f8      	ldr	r0, [r7, #12]
 8002fd6:	f7fd fb27 	bl	8000628 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002fda:	bf00      	nop
 8002fdc:	3710      	adds	r7, #16
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}

08002fe2 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002fe2:	b580      	push	{r7, lr}
 8002fe4:	b084      	sub	sp, #16
 8002fe6:	af00      	add	r7, sp, #0
 8002fe8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fee:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f7fd fae3 	bl	80005bc <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002ff6:	bf00      	nop
 8002ff8:	3710      	adds	r7, #16
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bd80      	pop	{r7, pc}

08002ffe <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002ffe:	b580      	push	{r7, lr}
 8003000:	b084      	sub	sp, #16
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800300a:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	685a      	ldr	r2, [r3, #4]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f022 0203 	bic.w	r2, r2, #3
 800301a:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2200      	movs	r2, #0
 8003020:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2s->RxXferCount = 0U;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2200      	movs	r2, #0
 8003026:	865a      	strh	r2, [r3, #50]	@ 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2201      	movs	r2, #1
 800302c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003034:	f043 0208 	orr.w	r2, r3, #8
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800303c:	68f8      	ldr	r0, [r7, #12]
 800303e:	f7ff ffa5 	bl	8002f8c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8003042:	bf00      	nop
 8003044:	3710      	adds	r7, #16
 8003046:	46bd      	mov	sp, r7
 8003048:	bd80      	pop	{r7, pc}

0800304a <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800304a:	b580      	push	{r7, lr}
 800304c:	b082      	sub	sp, #8
 800304e:	af00      	add	r7, sp, #0
 8003050:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003056:	881a      	ldrh	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003062:	1c9a      	adds	r2, r3, #2
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800306c:	b29b      	uxth	r3, r3
 800306e:	3b01      	subs	r3, #1
 8003070:	b29a      	uxth	r2, r3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800307a:	b29b      	uxth	r3, r3
 800307c:	2b00      	cmp	r3, #0
 800307e:	d10e      	bne.n	800309e <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685a      	ldr	r2, [r3, #4]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800308e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2201      	movs	r2, #1
 8003094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7ff ff6d 	bl	8002f78 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800309e:	bf00      	nop
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b082      	sub	sp, #8
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	68da      	ldr	r2, [r3, #12]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b8:	b292      	uxth	r2, r2
 80030ba:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030c0:	1c9a      	adds	r2, r3, #2
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80030d8:	b29b      	uxth	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d10e      	bne.n	80030fc <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	685a      	ldr	r2, [r3, #4]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80030ec:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	2201      	movs	r2, #1
 80030f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80030f6:	6878      	ldr	r0, [r7, #4]
 80030f8:	f7fd fa96 	bl	8000628 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80030fc:	bf00      	nop
 80030fe:	3708      	adds	r7, #8
 8003100:	46bd      	mov	sp, r7
 8003102:	bd80      	pop	{r7, pc}

08003104 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b086      	sub	sp, #24
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800311a:	b2db      	uxtb	r3, r3
 800311c:	2b04      	cmp	r3, #4
 800311e:	d13a      	bne.n	8003196 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003120:	697b      	ldr	r3, [r7, #20]
 8003122:	f003 0301 	and.w	r3, r3, #1
 8003126:	2b01      	cmp	r3, #1
 8003128:	d109      	bne.n	800313e <I2S_IRQHandler+0x3a>
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003134:	2b40      	cmp	r3, #64	@ 0x40
 8003136:	d102      	bne.n	800313e <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003138:	6878      	ldr	r0, [r7, #4]
 800313a:	f7ff ffb4 	bl	80030a6 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003144:	2b40      	cmp	r3, #64	@ 0x40
 8003146:	d126      	bne.n	8003196 <I2S_IRQHandler+0x92>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f003 0320 	and.w	r3, r3, #32
 8003152:	2b20      	cmp	r3, #32
 8003154:	d11f      	bne.n	8003196 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003164:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003166:	2300      	movs	r3, #0
 8003168:	613b      	str	r3, [r7, #16]
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68db      	ldr	r3, [r3, #12]
 8003170:	613b      	str	r3, [r7, #16]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	689b      	ldr	r3, [r3, #8]
 8003178:	613b      	str	r3, [r7, #16]
 800317a:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2201      	movs	r2, #1
 8003180:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003188:	f043 0202 	orr.w	r2, r3, #2
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003190:	6878      	ldr	r0, [r7, #4]
 8003192:	f7ff fefb 	bl	8002f8c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800319c:	b2db      	uxtb	r3, r3
 800319e:	2b03      	cmp	r3, #3
 80031a0:	d136      	bne.n	8003210 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80031a2:	697b      	ldr	r3, [r7, #20]
 80031a4:	f003 0302 	and.w	r3, r3, #2
 80031a8:	2b02      	cmp	r3, #2
 80031aa:	d109      	bne.n	80031c0 <I2S_IRQHandler+0xbc>
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	685b      	ldr	r3, [r3, #4]
 80031b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031b6:	2b80      	cmp	r3, #128	@ 0x80
 80031b8:	d102      	bne.n	80031c0 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	f7ff ff45 	bl	800304a <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	f003 0308 	and.w	r3, r3, #8
 80031c6:	2b08      	cmp	r3, #8
 80031c8:	d122      	bne.n	8003210 <I2S_IRQHandler+0x10c>
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f003 0320 	and.w	r3, r3, #32
 80031d4:	2b20      	cmp	r3, #32
 80031d6:	d11b      	bne.n	8003210 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80031e6:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80031e8:	2300      	movs	r3, #0
 80031ea:	60fb      	str	r3, [r7, #12]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	60fb      	str	r3, [r7, #12]
 80031f4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003202:	f043 0204 	orr.w	r2, r3, #4
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800320a:	6878      	ldr	r0, [r7, #4]
 800320c:	f7ff febe 	bl	8002f8c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003210:	bf00      	nop
 8003212:	3718      	adds	r7, #24
 8003214:	46bd      	mov	sp, r7
 8003216:	bd80      	pop	{r7, pc}

08003218 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b088      	sub	sp, #32
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	689b      	ldr	r3, [r3, #8]
 8003226:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a92      	ldr	r2, [pc, #584]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d101      	bne.n	8003236 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003232:	4b92      	ldr	r3, [pc, #584]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003234:	e001      	b.n	800323a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003236:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800323a:	689b      	ldr	r3, [r3, #8]
 800323c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a8b      	ldr	r2, [pc, #556]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d101      	bne.n	8003254 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003250:	4b8a      	ldr	r3, [pc, #552]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003252:	e001      	b.n	8003258 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003254:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003264:	d004      	beq.n	8003270 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
 800326a:	2b00      	cmp	r3, #0
 800326c:	f040 8099 	bne.w	80033a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003270:	69fb      	ldr	r3, [r7, #28]
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b02      	cmp	r3, #2
 8003278:	d107      	bne.n	800328a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800327a:	697b      	ldr	r3, [r7, #20]
 800327c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003280:	2b00      	cmp	r3, #0
 8003282:	d002      	beq.n	800328a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003284:	6878      	ldr	r0, [r7, #4]
 8003286:	f000 f925 	bl	80034d4 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800328a:	69bb      	ldr	r3, [r7, #24]
 800328c:	f003 0301 	and.w	r3, r3, #1
 8003290:	2b01      	cmp	r3, #1
 8003292:	d107      	bne.n	80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003294:	693b      	ldr	r3, [r7, #16]
 8003296:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800329a:	2b00      	cmp	r3, #0
 800329c:	d002      	beq.n	80032a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800329e:	6878      	ldr	r0, [r7, #4]
 80032a0:	f000 f9c8 	bl	8003634 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80032a4:	69bb      	ldr	r3, [r7, #24]
 80032a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80032aa:	2b40      	cmp	r3, #64	@ 0x40
 80032ac:	d13a      	bne.n	8003324 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	f003 0320 	and.w	r3, r3, #32
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d035      	beq.n	8003324 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4a6e      	ldr	r2, [pc, #440]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80032be:	4293      	cmp	r3, r2
 80032c0:	d101      	bne.n	80032c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80032c2:	4b6e      	ldr	r3, [pc, #440]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80032c4:	e001      	b.n	80032ca <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80032c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032ca:	685a      	ldr	r2, [r3, #4]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4969      	ldr	r1, [pc, #420]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80032d2:	428b      	cmp	r3, r1
 80032d4:	d101      	bne.n	80032da <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80032d6:	4b69      	ldr	r3, [pc, #420]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80032d8:	e001      	b.n	80032de <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80032da:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80032de:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80032e2:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	685a      	ldr	r2, [r3, #4]
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80032f2:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80032f4:	2300      	movs	r3, #0
 80032f6:	60fb      	str	r3, [r7, #12]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	68db      	ldr	r3, [r3, #12]
 80032fe:	60fb      	str	r3, [r7, #12]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689b      	ldr	r3, [r3, #8]
 8003306:	60fb      	str	r3, [r7, #12]
 8003308:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003316:	f043 0202 	orr.w	r2, r3, #2
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800331e:	6878      	ldr	r0, [r7, #4]
 8003320:	f7ff fe34 	bl	8002f8c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	f003 0308 	and.w	r3, r3, #8
 800332a:	2b08      	cmp	r3, #8
 800332c:	f040 80c3 	bne.w	80034b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	f003 0320 	and.w	r3, r3, #32
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 80bd 	beq.w	80034b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800334a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4a49      	ldr	r2, [pc, #292]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003352:	4293      	cmp	r3, r2
 8003354:	d101      	bne.n	800335a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003356:	4b49      	ldr	r3, [pc, #292]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003358:	e001      	b.n	800335e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800335a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800335e:	685a      	ldr	r2, [r3, #4]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4944      	ldr	r1, [pc, #272]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003366:	428b      	cmp	r3, r1
 8003368:	d101      	bne.n	800336e <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800336a:	4b44      	ldr	r3, [pc, #272]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800336c:	e001      	b.n	8003372 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800336e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003372:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003376:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003378:	2300      	movs	r3, #0
 800337a:	60bb      	str	r3, [r7, #8]
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	689b      	ldr	r3, [r3, #8]
 8003382:	60bb      	str	r3, [r7, #8]
 8003384:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003392:	f043 0204 	orr.w	r2, r3, #4
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800339a:	6878      	ldr	r0, [r7, #4]
 800339c:	f7ff fdf6 	bl	8002f8c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80033a0:	e089      	b.n	80034b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	f003 0302 	and.w	r3, r3, #2
 80033a8:	2b02      	cmp	r3, #2
 80033aa:	d107      	bne.n	80033bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d002      	beq.n	80033bc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 80033b6:	6878      	ldr	r0, [r7, #4]
 80033b8:	f000 f8be 	bl	8003538 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	f003 0301 	and.w	r3, r3, #1
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d107      	bne.n	80033d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80033c6:	697b      	ldr	r3, [r7, #20]
 80033c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d002      	beq.n	80033d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80033d0:	6878      	ldr	r0, [r7, #4]
 80033d2:	f000 f8fd 	bl	80035d0 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033dc:	2b40      	cmp	r3, #64	@ 0x40
 80033de:	d12f      	bne.n	8003440 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	f003 0320 	and.w	r3, r3, #32
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d02a      	beq.n	8003440 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	685a      	ldr	r2, [r3, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80033f8:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4a1e      	ldr	r2, [pc, #120]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003400:	4293      	cmp	r3, r2
 8003402:	d101      	bne.n	8003408 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003404:	4b1d      	ldr	r3, [pc, #116]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003406:	e001      	b.n	800340c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003408:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800340c:	685a      	ldr	r2, [r3, #4]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4919      	ldr	r1, [pc, #100]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003414:	428b      	cmp	r3, r1
 8003416:	d101      	bne.n	800341c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003418:	4b18      	ldr	r3, [pc, #96]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800341a:	e001      	b.n	8003420 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800341c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003420:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003424:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	2201      	movs	r2, #1
 800342a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003432:	f043 0202 	orr.w	r2, r3, #2
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f7ff fda6 	bl	8002f8c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003440:	69bb      	ldr	r3, [r7, #24]
 8003442:	f003 0308 	and.w	r3, r3, #8
 8003446:	2b08      	cmp	r3, #8
 8003448:	d136      	bne.n	80034b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 800344a:	693b      	ldr	r3, [r7, #16]
 800344c:	f003 0320 	and.w	r3, r3, #32
 8003450:	2b00      	cmp	r3, #0
 8003452:	d031      	beq.n	80034b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	4a07      	ldr	r2, [pc, #28]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800345a:	4293      	cmp	r3, r2
 800345c:	d101      	bne.n	8003462 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800345e:	4b07      	ldr	r3, [pc, #28]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003460:	e001      	b.n	8003466 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8003462:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003466:	685a      	ldr	r2, [r3, #4]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4902      	ldr	r1, [pc, #8]	@ (8003478 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800346e:	428b      	cmp	r3, r1
 8003470:	d106      	bne.n	8003480 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8003472:	4b02      	ldr	r3, [pc, #8]	@ (800347c <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003474:	e006      	b.n	8003484 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003476:	bf00      	nop
 8003478:	40003800 	.word	0x40003800
 800347c:	40003400 	.word	0x40003400
 8003480:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003484:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003488:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	685a      	ldr	r2, [r3, #4]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003498:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	2201      	movs	r2, #1
 800349e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034a6:	f043 0204 	orr.w	r2, r3, #4
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80034ae:	6878      	ldr	r0, [r7, #4]
 80034b0:	f7ff fd6c 	bl	8002f8c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80034b4:	e000      	b.n	80034b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80034b6:	bf00      	nop
}
 80034b8:	bf00      	nop
 80034ba:	3720      	adds	r7, #32
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80034c8:	bf00      	nop
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b082      	sub	sp, #8
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034e0:	1c99      	adds	r1, r3, #2
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	6251      	str	r1, [r2, #36]	@ 0x24
 80034e6:	881a      	ldrh	r2, [r3, #0]
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	3b01      	subs	r3, #1
 80034f6:	b29a      	uxth	r2, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003500:	b29b      	uxth	r3, r3
 8003502:	2b00      	cmp	r3, #0
 8003504:	d113      	bne.n	800352e <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	685a      	ldr	r2, [r3, #4]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8003514:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800351a:	b29b      	uxth	r3, r3
 800351c:	2b00      	cmp	r3, #0
 800351e:	d106      	bne.n	800352e <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	2201      	movs	r2, #1
 8003524:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003528:	6878      	ldr	r0, [r7, #4]
 800352a:	f7ff ffc9 	bl	80034c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800352e:	bf00      	nop
 8003530:	3708      	adds	r7, #8
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}
	...

08003538 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003544:	1c99      	adds	r1, r3, #2
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	6251      	str	r1, [r2, #36]	@ 0x24
 800354a:	8819      	ldrh	r1, [r3, #0]
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a1d      	ldr	r2, [pc, #116]	@ (80035c8 <I2SEx_TxISR_I2SExt+0x90>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d101      	bne.n	800355a <I2SEx_TxISR_I2SExt+0x22>
 8003556:	4b1d      	ldr	r3, [pc, #116]	@ (80035cc <I2SEx_TxISR_I2SExt+0x94>)
 8003558:	e001      	b.n	800355e <I2SEx_TxISR_I2SExt+0x26>
 800355a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800355e:	460a      	mov	r2, r1
 8003560:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003566:	b29b      	uxth	r3, r3
 8003568:	3b01      	subs	r3, #1
 800356a:	b29a      	uxth	r2, r3
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003574:	b29b      	uxth	r3, r3
 8003576:	2b00      	cmp	r3, #0
 8003578:	d121      	bne.n	80035be <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a12      	ldr	r2, [pc, #72]	@ (80035c8 <I2SEx_TxISR_I2SExt+0x90>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d101      	bne.n	8003588 <I2SEx_TxISR_I2SExt+0x50>
 8003584:	4b11      	ldr	r3, [pc, #68]	@ (80035cc <I2SEx_TxISR_I2SExt+0x94>)
 8003586:	e001      	b.n	800358c <I2SEx_TxISR_I2SExt+0x54>
 8003588:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800358c:	685a      	ldr	r2, [r3, #4]
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	490d      	ldr	r1, [pc, #52]	@ (80035c8 <I2SEx_TxISR_I2SExt+0x90>)
 8003594:	428b      	cmp	r3, r1
 8003596:	d101      	bne.n	800359c <I2SEx_TxISR_I2SExt+0x64>
 8003598:	4b0c      	ldr	r3, [pc, #48]	@ (80035cc <I2SEx_TxISR_I2SExt+0x94>)
 800359a:	e001      	b.n	80035a0 <I2SEx_TxISR_I2SExt+0x68>
 800359c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80035a0:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80035a4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80035aa:	b29b      	uxth	r3, r3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d106      	bne.n	80035be <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2201      	movs	r2, #1
 80035b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80035b8:	6878      	ldr	r0, [r7, #4]
 80035ba:	f7ff ff81 	bl	80034c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80035be:	bf00      	nop
 80035c0:	3708      	adds	r7, #8
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}
 80035c6:	bf00      	nop
 80035c8:	40003800 	.word	0x40003800
 80035cc:	40003400 	.word	0x40003400

080035d0 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	68d8      	ldr	r0, [r3, #12]
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035e2:	1c99      	adds	r1, r3, #2
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80035e8:	b282      	uxth	r2, r0
 80035ea:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	3b01      	subs	r3, #1
 80035f4:	b29a      	uxth	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d113      	bne.n	800362c <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	685a      	ldr	r2, [r3, #4]
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003612:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003618:	b29b      	uxth	r3, r3
 800361a:	2b00      	cmp	r3, #0
 800361c:	d106      	bne.n	800362c <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	2201      	movs	r2, #1
 8003622:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003626:	6878      	ldr	r0, [r7, #4]
 8003628:	f7ff ff4a 	bl	80034c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800362c:	bf00      	nop
 800362e:	3708      	adds	r7, #8
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}

08003634 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a20      	ldr	r2, [pc, #128]	@ (80036c4 <I2SEx_RxISR_I2SExt+0x90>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d101      	bne.n	800364a <I2SEx_RxISR_I2SExt+0x16>
 8003646:	4b20      	ldr	r3, [pc, #128]	@ (80036c8 <I2SEx_RxISR_I2SExt+0x94>)
 8003648:	e001      	b.n	800364e <I2SEx_RxISR_I2SExt+0x1a>
 800364a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800364e:	68d8      	ldr	r0, [r3, #12]
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003654:	1c99      	adds	r1, r3, #2
 8003656:	687a      	ldr	r2, [r7, #4]
 8003658:	62d1      	str	r1, [r2, #44]	@ 0x2c
 800365a:	b282      	uxth	r2, r0
 800365c:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003662:	b29b      	uxth	r3, r3
 8003664:	3b01      	subs	r3, #1
 8003666:	b29a      	uxth	r2, r3
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8003670:	b29b      	uxth	r3, r3
 8003672:	2b00      	cmp	r3, #0
 8003674:	d121      	bne.n	80036ba <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a12      	ldr	r2, [pc, #72]	@ (80036c4 <I2SEx_RxISR_I2SExt+0x90>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d101      	bne.n	8003684 <I2SEx_RxISR_I2SExt+0x50>
 8003680:	4b11      	ldr	r3, [pc, #68]	@ (80036c8 <I2SEx_RxISR_I2SExt+0x94>)
 8003682:	e001      	b.n	8003688 <I2SEx_RxISR_I2SExt+0x54>
 8003684:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8003688:	685a      	ldr	r2, [r3, #4]
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	490d      	ldr	r1, [pc, #52]	@ (80036c4 <I2SEx_RxISR_I2SExt+0x90>)
 8003690:	428b      	cmp	r3, r1
 8003692:	d101      	bne.n	8003698 <I2SEx_RxISR_I2SExt+0x64>
 8003694:	4b0c      	ldr	r3, [pc, #48]	@ (80036c8 <I2SEx_RxISR_I2SExt+0x94>)
 8003696:	e001      	b.n	800369c <I2SEx_RxISR_I2SExt+0x68>
 8003698:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800369c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80036a0:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d106      	bne.n	80036ba <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2201      	movs	r2, #1
 80036b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f7ff ff03 	bl	80034c0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80036ba:	bf00      	nop
 80036bc:	3708      	adds	r7, #8
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40003800 	.word	0x40003800
 80036c8:	40003400 	.word	0x40003400

080036cc <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80036cc:	b580      	push	{r7, lr}
 80036ce:	b086      	sub	sp, #24
 80036d0:	af02      	add	r7, sp, #8
 80036d2:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d101      	bne.n	80036de <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80036da:	2301      	movs	r3, #1
 80036dc:	e101      	b.n	80038e2 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80036ea:	b2db      	uxtb	r3, r3
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d106      	bne.n	80036fe <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2200      	movs	r2, #0
 80036f4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80036f8:	6878      	ldr	r0, [r7, #4]
 80036fa:	f7fd fe1d 	bl	8001338 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2203      	movs	r2, #3
 8003702:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800370c:	d102      	bne.n	8003714 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	2200      	movs	r2, #0
 8003712:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4618      	mov	r0, r3
 800371a:	f001 ff4b 	bl	80055b4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6818      	ldr	r0, [r3, #0]
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	7c1a      	ldrb	r2, [r3, #16]
 8003726:	f88d 2000 	strb.w	r2, [sp]
 800372a:	3304      	adds	r3, #4
 800372c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800372e:	f001 fedd 	bl	80054ec <USB_CoreInit>
 8003732:	4603      	mov	r3, r0
 8003734:	2b00      	cmp	r3, #0
 8003736:	d005      	beq.n	8003744 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e0ce      	b.n	80038e2 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	2100      	movs	r1, #0
 800374a:	4618      	mov	r0, r3
 800374c:	f001 ff43 	bl	80055d6 <USB_SetCurrentMode>
 8003750:	4603      	mov	r3, r0
 8003752:	2b00      	cmp	r3, #0
 8003754:	d005      	beq.n	8003762 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2202      	movs	r2, #2
 800375a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e0bf      	b.n	80038e2 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003762:	2300      	movs	r3, #0
 8003764:	73fb      	strb	r3, [r7, #15]
 8003766:	e04a      	b.n	80037fe <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003768:	7bfa      	ldrb	r2, [r7, #15]
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	4613      	mov	r3, r2
 800376e:	00db      	lsls	r3, r3, #3
 8003770:	4413      	add	r3, r2
 8003772:	009b      	lsls	r3, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	3315      	adds	r3, #21
 8003778:	2201      	movs	r2, #1
 800377a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800377c:	7bfa      	ldrb	r2, [r7, #15]
 800377e:	6879      	ldr	r1, [r7, #4]
 8003780:	4613      	mov	r3, r2
 8003782:	00db      	lsls	r3, r3, #3
 8003784:	4413      	add	r3, r2
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	440b      	add	r3, r1
 800378a:	3314      	adds	r3, #20
 800378c:	7bfa      	ldrb	r2, [r7, #15]
 800378e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003790:	7bfa      	ldrb	r2, [r7, #15]
 8003792:	7bfb      	ldrb	r3, [r7, #15]
 8003794:	b298      	uxth	r0, r3
 8003796:	6879      	ldr	r1, [r7, #4]
 8003798:	4613      	mov	r3, r2
 800379a:	00db      	lsls	r3, r3, #3
 800379c:	4413      	add	r3, r2
 800379e:	009b      	lsls	r3, r3, #2
 80037a0:	440b      	add	r3, r1
 80037a2:	332e      	adds	r3, #46	@ 0x2e
 80037a4:	4602      	mov	r2, r0
 80037a6:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80037a8:	7bfa      	ldrb	r2, [r7, #15]
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	4613      	mov	r3, r2
 80037ae:	00db      	lsls	r3, r3, #3
 80037b0:	4413      	add	r3, r2
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	440b      	add	r3, r1
 80037b6:	3318      	adds	r3, #24
 80037b8:	2200      	movs	r2, #0
 80037ba:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80037bc:	7bfa      	ldrb	r2, [r7, #15]
 80037be:	6879      	ldr	r1, [r7, #4]
 80037c0:	4613      	mov	r3, r2
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	4413      	add	r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	331c      	adds	r3, #28
 80037cc:	2200      	movs	r2, #0
 80037ce:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80037d0:	7bfa      	ldrb	r2, [r7, #15]
 80037d2:	6879      	ldr	r1, [r7, #4]
 80037d4:	4613      	mov	r3, r2
 80037d6:	00db      	lsls	r3, r3, #3
 80037d8:	4413      	add	r3, r2
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	440b      	add	r3, r1
 80037de:	3320      	adds	r3, #32
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80037e4:	7bfa      	ldrb	r2, [r7, #15]
 80037e6:	6879      	ldr	r1, [r7, #4]
 80037e8:	4613      	mov	r3, r2
 80037ea:	00db      	lsls	r3, r3, #3
 80037ec:	4413      	add	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	440b      	add	r3, r1
 80037f2:	3324      	adds	r3, #36	@ 0x24
 80037f4:	2200      	movs	r2, #0
 80037f6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80037f8:	7bfb      	ldrb	r3, [r7, #15]
 80037fa:	3301      	adds	r3, #1
 80037fc:	73fb      	strb	r3, [r7, #15]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	791b      	ldrb	r3, [r3, #4]
 8003802:	7bfa      	ldrb	r2, [r7, #15]
 8003804:	429a      	cmp	r2, r3
 8003806:	d3af      	bcc.n	8003768 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003808:	2300      	movs	r3, #0
 800380a:	73fb      	strb	r3, [r7, #15]
 800380c:	e044      	b.n	8003898 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800380e:	7bfa      	ldrb	r2, [r7, #15]
 8003810:	6879      	ldr	r1, [r7, #4]
 8003812:	4613      	mov	r3, r2
 8003814:	00db      	lsls	r3, r3, #3
 8003816:	4413      	add	r3, r2
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	440b      	add	r3, r1
 800381c:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003820:	2200      	movs	r2, #0
 8003822:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003824:	7bfa      	ldrb	r2, [r7, #15]
 8003826:	6879      	ldr	r1, [r7, #4]
 8003828:	4613      	mov	r3, r2
 800382a:	00db      	lsls	r3, r3, #3
 800382c:	4413      	add	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003836:	7bfa      	ldrb	r2, [r7, #15]
 8003838:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800383a:	7bfa      	ldrb	r2, [r7, #15]
 800383c:	6879      	ldr	r1, [r7, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	00db      	lsls	r3, r3, #3
 8003842:	4413      	add	r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	440b      	add	r3, r1
 8003848:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800384c:	2200      	movs	r2, #0
 800384e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003850:	7bfa      	ldrb	r2, [r7, #15]
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	4613      	mov	r3, r2
 8003856:	00db      	lsls	r3, r3, #3
 8003858:	4413      	add	r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	440b      	add	r3, r1
 800385e:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003862:	2200      	movs	r2, #0
 8003864:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003866:	7bfa      	ldrb	r2, [r7, #15]
 8003868:	6879      	ldr	r1, [r7, #4]
 800386a:	4613      	mov	r3, r2
 800386c:	00db      	lsls	r3, r3, #3
 800386e:	4413      	add	r3, r2
 8003870:	009b      	lsls	r3, r3, #2
 8003872:	440b      	add	r3, r1
 8003874:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800387c:	7bfa      	ldrb	r2, [r7, #15]
 800387e:	6879      	ldr	r1, [r7, #4]
 8003880:	4613      	mov	r3, r2
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	4413      	add	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	440b      	add	r3, r1
 800388a:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800388e:	2200      	movs	r2, #0
 8003890:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003892:	7bfb      	ldrb	r3, [r7, #15]
 8003894:	3301      	adds	r3, #1
 8003896:	73fb      	strb	r3, [r7, #15]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	791b      	ldrb	r3, [r3, #4]
 800389c:	7bfa      	ldrb	r2, [r7, #15]
 800389e:	429a      	cmp	r2, r3
 80038a0:	d3b5      	bcc.n	800380e <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	6818      	ldr	r0, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	7c1a      	ldrb	r2, [r3, #16]
 80038aa:	f88d 2000 	strb.w	r2, [sp]
 80038ae:	3304      	adds	r3, #4
 80038b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038b2:	f001 fedd 	bl	8005670 <USB_DevInit>
 80038b6:	4603      	mov	r3, r0
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d005      	beq.n	80038c8 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2202      	movs	r2, #2
 80038c0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e00c      	b.n	80038e2 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	4618      	mov	r0, r3
 80038dc:	f002 f8a5 	bl	8005a2a <USB_DevDisconnect>

  return HAL_OK;
 80038e0:	2300      	movs	r3, #0
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	3710      	adds	r7, #16
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}
	...

080038ec <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	b086      	sub	sp, #24
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d101      	bne.n	80038fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038fa:	2301      	movs	r3, #1
 80038fc:	e267      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 0301 	and.w	r3, r3, #1
 8003906:	2b00      	cmp	r3, #0
 8003908:	d075      	beq.n	80039f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800390a:	4b88      	ldr	r3, [pc, #544]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 800390c:	689b      	ldr	r3, [r3, #8]
 800390e:	f003 030c 	and.w	r3, r3, #12
 8003912:	2b04      	cmp	r3, #4
 8003914:	d00c      	beq.n	8003930 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003916:	4b85      	ldr	r3, [pc, #532]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800391e:	2b08      	cmp	r3, #8
 8003920:	d112      	bne.n	8003948 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003922:	4b82      	ldr	r3, [pc, #520]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003924:	685b      	ldr	r3, [r3, #4]
 8003926:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800392a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800392e:	d10b      	bne.n	8003948 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003930:	4b7e      	ldr	r3, [pc, #504]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003938:	2b00      	cmp	r3, #0
 800393a:	d05b      	beq.n	80039f4 <HAL_RCC_OscConfig+0x108>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d157      	bne.n	80039f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e242      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003950:	d106      	bne.n	8003960 <HAL_RCC_OscConfig+0x74>
 8003952:	4b76      	ldr	r3, [pc, #472]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	4a75      	ldr	r2, [pc, #468]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003958:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800395c:	6013      	str	r3, [r2, #0]
 800395e:	e01d      	b.n	800399c <HAL_RCC_OscConfig+0xb0>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003968:	d10c      	bne.n	8003984 <HAL_RCC_OscConfig+0x98>
 800396a:	4b70      	ldr	r3, [pc, #448]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a6f      	ldr	r2, [pc, #444]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003970:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003974:	6013      	str	r3, [r2, #0]
 8003976:	4b6d      	ldr	r3, [pc, #436]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	4a6c      	ldr	r2, [pc, #432]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 800397c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003980:	6013      	str	r3, [r2, #0]
 8003982:	e00b      	b.n	800399c <HAL_RCC_OscConfig+0xb0>
 8003984:	4b69      	ldr	r3, [pc, #420]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a68      	ldr	r2, [pc, #416]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 800398a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800398e:	6013      	str	r3, [r2, #0]
 8003990:	4b66      	ldr	r3, [pc, #408]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	4a65      	ldr	r2, [pc, #404]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003996:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800399a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d013      	beq.n	80039cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039a4:	f7fd ff10 	bl	80017c8 <HAL_GetTick>
 80039a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039aa:	e008      	b.n	80039be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039ac:	f7fd ff0c 	bl	80017c8 <HAL_GetTick>
 80039b0:	4602      	mov	r2, r0
 80039b2:	693b      	ldr	r3, [r7, #16]
 80039b4:	1ad3      	subs	r3, r2, r3
 80039b6:	2b64      	cmp	r3, #100	@ 0x64
 80039b8:	d901      	bls.n	80039be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039ba:	2303      	movs	r3, #3
 80039bc:	e207      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039be:	4b5b      	ldr	r3, [pc, #364]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d0f0      	beq.n	80039ac <HAL_RCC_OscConfig+0xc0>
 80039ca:	e014      	b.n	80039f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039cc:	f7fd fefc 	bl	80017c8 <HAL_GetTick>
 80039d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039d2:	e008      	b.n	80039e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039d4:	f7fd fef8 	bl	80017c8 <HAL_GetTick>
 80039d8:	4602      	mov	r2, r0
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	1ad3      	subs	r3, r2, r3
 80039de:	2b64      	cmp	r3, #100	@ 0x64
 80039e0:	d901      	bls.n	80039e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039e2:	2303      	movs	r3, #3
 80039e4:	e1f3      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039e6:	4b51      	ldr	r3, [pc, #324]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d1f0      	bne.n	80039d4 <HAL_RCC_OscConfig+0xe8>
 80039f2:	e000      	b.n	80039f6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f003 0302 	and.w	r3, r3, #2
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d063      	beq.n	8003aca <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a02:	4b4a      	ldr	r3, [pc, #296]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003a04:	689b      	ldr	r3, [r3, #8]
 8003a06:	f003 030c 	and.w	r3, r3, #12
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00b      	beq.n	8003a26 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a0e:	4b47      	ldr	r3, [pc, #284]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003a10:	689b      	ldr	r3, [r3, #8]
 8003a12:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a16:	2b08      	cmp	r3, #8
 8003a18:	d11c      	bne.n	8003a54 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a1a:	4b44      	ldr	r3, [pc, #272]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003a1c:	685b      	ldr	r3, [r3, #4]
 8003a1e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d116      	bne.n	8003a54 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a26:	4b41      	ldr	r3, [pc, #260]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	f003 0302 	and.w	r3, r3, #2
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d005      	beq.n	8003a3e <HAL_RCC_OscConfig+0x152>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	68db      	ldr	r3, [r3, #12]
 8003a36:	2b01      	cmp	r3, #1
 8003a38:	d001      	beq.n	8003a3e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e1c7      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a3e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	691b      	ldr	r3, [r3, #16]
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	4937      	ldr	r1, [pc, #220]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003a4e:	4313      	orrs	r3, r2
 8003a50:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a52:	e03a      	b.n	8003aca <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	68db      	ldr	r3, [r3, #12]
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d020      	beq.n	8003a9e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a5c:	4b34      	ldr	r3, [pc, #208]	@ (8003b30 <HAL_RCC_OscConfig+0x244>)
 8003a5e:	2201      	movs	r2, #1
 8003a60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a62:	f7fd feb1 	bl	80017c8 <HAL_GetTick>
 8003a66:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a68:	e008      	b.n	8003a7c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a6a:	f7fd fead 	bl	80017c8 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d901      	bls.n	8003a7c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	e1a8      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d0f0      	beq.n	8003a6a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a88:	4b28      	ldr	r3, [pc, #160]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	00db      	lsls	r3, r3, #3
 8003a96:	4925      	ldr	r1, [pc, #148]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	600b      	str	r3, [r1, #0]
 8003a9c:	e015      	b.n	8003aca <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a9e:	4b24      	ldr	r3, [pc, #144]	@ (8003b30 <HAL_RCC_OscConfig+0x244>)
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa4:	f7fd fe90 	bl	80017c8 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aac:	f7fd fe8c 	bl	80017c8 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e187      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003abe:	4b1b      	ldr	r3, [pc, #108]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d1f0      	bne.n	8003aac <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0308 	and.w	r3, r3, #8
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d036      	beq.n	8003b44 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	695b      	ldr	r3, [r3, #20]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d016      	beq.n	8003b0c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ade:	4b15      	ldr	r3, [pc, #84]	@ (8003b34 <HAL_RCC_OscConfig+0x248>)
 8003ae0:	2201      	movs	r2, #1
 8003ae2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ae4:	f7fd fe70 	bl	80017c8 <HAL_GetTick>
 8003ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aea:	e008      	b.n	8003afe <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003aec:	f7fd fe6c 	bl	80017c8 <HAL_GetTick>
 8003af0:	4602      	mov	r2, r0
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	1ad3      	subs	r3, r2, r3
 8003af6:	2b02      	cmp	r3, #2
 8003af8:	d901      	bls.n	8003afe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003afa:	2303      	movs	r3, #3
 8003afc:	e167      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003afe:	4b0b      	ldr	r3, [pc, #44]	@ (8003b2c <HAL_RCC_OscConfig+0x240>)
 8003b00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b02:	f003 0302 	and.w	r3, r3, #2
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d0f0      	beq.n	8003aec <HAL_RCC_OscConfig+0x200>
 8003b0a:	e01b      	b.n	8003b44 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b0c:	4b09      	ldr	r3, [pc, #36]	@ (8003b34 <HAL_RCC_OscConfig+0x248>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b12:	f7fd fe59 	bl	80017c8 <HAL_GetTick>
 8003b16:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b18:	e00e      	b.n	8003b38 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b1a:	f7fd fe55 	bl	80017c8 <HAL_GetTick>
 8003b1e:	4602      	mov	r2, r0
 8003b20:	693b      	ldr	r3, [r7, #16]
 8003b22:	1ad3      	subs	r3, r2, r3
 8003b24:	2b02      	cmp	r3, #2
 8003b26:	d907      	bls.n	8003b38 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b28:	2303      	movs	r3, #3
 8003b2a:	e150      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
 8003b2c:	40023800 	.word	0x40023800
 8003b30:	42470000 	.word	0x42470000
 8003b34:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b38:	4b88      	ldr	r3, [pc, #544]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003b3a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b3c:	f003 0302 	and.w	r3, r3, #2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d1ea      	bne.n	8003b1a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0304 	and.w	r3, r3, #4
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	f000 8097 	beq.w	8003c80 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b52:	2300      	movs	r3, #0
 8003b54:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b56:	4b81      	ldr	r3, [pc, #516]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d10f      	bne.n	8003b82 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b62:	2300      	movs	r3, #0
 8003b64:	60bb      	str	r3, [r7, #8]
 8003b66:	4b7d      	ldr	r3, [pc, #500]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6a:	4a7c      	ldr	r2, [pc, #496]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003b6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b72:	4b7a      	ldr	r3, [pc, #488]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b76:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b7a:	60bb      	str	r3, [r7, #8]
 8003b7c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b82:	4b77      	ldr	r3, [pc, #476]	@ (8003d60 <HAL_RCC_OscConfig+0x474>)
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d118      	bne.n	8003bc0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b8e:	4b74      	ldr	r3, [pc, #464]	@ (8003d60 <HAL_RCC_OscConfig+0x474>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	4a73      	ldr	r2, [pc, #460]	@ (8003d60 <HAL_RCC_OscConfig+0x474>)
 8003b94:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b98:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b9a:	f7fd fe15 	bl	80017c8 <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003ba2:	f7fd fe11 	bl	80017c8 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e10c      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb4:	4b6a      	ldr	r3, [pc, #424]	@ (8003d60 <HAL_RCC_OscConfig+0x474>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d0f0      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	689b      	ldr	r3, [r3, #8]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d106      	bne.n	8003bd6 <HAL_RCC_OscConfig+0x2ea>
 8003bc8:	4b64      	ldr	r3, [pc, #400]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003bca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bcc:	4a63      	ldr	r2, [pc, #396]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003bce:	f043 0301 	orr.w	r3, r3, #1
 8003bd2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bd4:	e01c      	b.n	8003c10 <HAL_RCC_OscConfig+0x324>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	689b      	ldr	r3, [r3, #8]
 8003bda:	2b05      	cmp	r3, #5
 8003bdc:	d10c      	bne.n	8003bf8 <HAL_RCC_OscConfig+0x30c>
 8003bde:	4b5f      	ldr	r3, [pc, #380]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003be0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003be2:	4a5e      	ldr	r2, [pc, #376]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003be4:	f043 0304 	orr.w	r3, r3, #4
 8003be8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bea:	4b5c      	ldr	r3, [pc, #368]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003bec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bee:	4a5b      	ldr	r2, [pc, #364]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003bf0:	f043 0301 	orr.w	r3, r3, #1
 8003bf4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bf6:	e00b      	b.n	8003c10 <HAL_RCC_OscConfig+0x324>
 8003bf8:	4b58      	ldr	r3, [pc, #352]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003bfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bfc:	4a57      	ldr	r2, [pc, #348]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003bfe:	f023 0301 	bic.w	r3, r3, #1
 8003c02:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c04:	4b55      	ldr	r3, [pc, #340]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c08:	4a54      	ldr	r2, [pc, #336]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003c0a:	f023 0304 	bic.w	r3, r3, #4
 8003c0e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d015      	beq.n	8003c44 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c18:	f7fd fdd6 	bl	80017c8 <HAL_GetTick>
 8003c1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c1e:	e00a      	b.n	8003c36 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c20:	f7fd fdd2 	bl	80017c8 <HAL_GetTick>
 8003c24:	4602      	mov	r2, r0
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	1ad3      	subs	r3, r2, r3
 8003c2a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c2e:	4293      	cmp	r3, r2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e0cb      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c36:	4b49      	ldr	r3, [pc, #292]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003c38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0ee      	beq.n	8003c20 <HAL_RCC_OscConfig+0x334>
 8003c42:	e014      	b.n	8003c6e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c44:	f7fd fdc0 	bl	80017c8 <HAL_GetTick>
 8003c48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c4a:	e00a      	b.n	8003c62 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c4c:	f7fd fdbc 	bl	80017c8 <HAL_GetTick>
 8003c50:	4602      	mov	r2, r0
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	1ad3      	subs	r3, r2, r3
 8003c56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c5a:	4293      	cmp	r3, r2
 8003c5c:	d901      	bls.n	8003c62 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c5e:	2303      	movs	r3, #3
 8003c60:	e0b5      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c62:	4b3e      	ldr	r3, [pc, #248]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003c64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c66:	f003 0302 	and.w	r3, r3, #2
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d1ee      	bne.n	8003c4c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c6e:	7dfb      	ldrb	r3, [r7, #23]
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d105      	bne.n	8003c80 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c74:	4b39      	ldr	r3, [pc, #228]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c78:	4a38      	ldr	r2, [pc, #224]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003c7a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c7e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	699b      	ldr	r3, [r3, #24]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 80a1 	beq.w	8003dcc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c8a:	4b34      	ldr	r3, [pc, #208]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003c8c:	689b      	ldr	r3, [r3, #8]
 8003c8e:	f003 030c 	and.w	r3, r3, #12
 8003c92:	2b08      	cmp	r3, #8
 8003c94:	d05c      	beq.n	8003d50 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	699b      	ldr	r3, [r3, #24]
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d141      	bne.n	8003d22 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c9e:	4b31      	ldr	r3, [pc, #196]	@ (8003d64 <HAL_RCC_OscConfig+0x478>)
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca4:	f7fd fd90 	bl	80017c8 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cac:	f7fd fd8c 	bl	80017c8 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e087      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cbe:	4b27      	ldr	r3, [pc, #156]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f0      	bne.n	8003cac <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	69da      	ldr	r2, [r3, #28]
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a1b      	ldr	r3, [r3, #32]
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cd8:	019b      	lsls	r3, r3, #6
 8003cda:	431a      	orrs	r2, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ce0:	085b      	lsrs	r3, r3, #1
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	041b      	lsls	r3, r3, #16
 8003ce6:	431a      	orrs	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cec:	061b      	lsls	r3, r3, #24
 8003cee:	491b      	ldr	r1, [pc, #108]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003cf4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d64 <HAL_RCC_OscConfig+0x478>)
 8003cf6:	2201      	movs	r2, #1
 8003cf8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cfa:	f7fd fd65 	bl	80017c8 <HAL_GetTick>
 8003cfe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d00:	e008      	b.n	8003d14 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d02:	f7fd fd61 	bl	80017c8 <HAL_GetTick>
 8003d06:	4602      	mov	r2, r0
 8003d08:	693b      	ldr	r3, [r7, #16]
 8003d0a:	1ad3      	subs	r3, r2, r3
 8003d0c:	2b02      	cmp	r3, #2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e05c      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d14:	4b11      	ldr	r3, [pc, #68]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d0f0      	beq.n	8003d02 <HAL_RCC_OscConfig+0x416>
 8003d20:	e054      	b.n	8003dcc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d22:	4b10      	ldr	r3, [pc, #64]	@ (8003d64 <HAL_RCC_OscConfig+0x478>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d28:	f7fd fd4e 	bl	80017c8 <HAL_GetTick>
 8003d2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2e:	e008      	b.n	8003d42 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d30:	f7fd fd4a 	bl	80017c8 <HAL_GetTick>
 8003d34:	4602      	mov	r2, r0
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	1ad3      	subs	r3, r2, r3
 8003d3a:	2b02      	cmp	r3, #2
 8003d3c:	d901      	bls.n	8003d42 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d3e:	2303      	movs	r3, #3
 8003d40:	e045      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d42:	4b06      	ldr	r3, [pc, #24]	@ (8003d5c <HAL_RCC_OscConfig+0x470>)
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d1f0      	bne.n	8003d30 <HAL_RCC_OscConfig+0x444>
 8003d4e:	e03d      	b.n	8003dcc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d107      	bne.n	8003d68 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d58:	2301      	movs	r3, #1
 8003d5a:	e038      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
 8003d5c:	40023800 	.word	0x40023800
 8003d60:	40007000 	.word	0x40007000
 8003d64:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d68:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd8 <HAL_RCC_OscConfig+0x4ec>)
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	2b01      	cmp	r3, #1
 8003d74:	d028      	beq.n	8003dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d121      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d8e:	429a      	cmp	r2, r3
 8003d90:	d11a      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d92:	68fa      	ldr	r2, [r7, #12]
 8003d94:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d98:	4013      	ands	r3, r2
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d9e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d111      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003dae:	085b      	lsrs	r3, r3, #1
 8003db0:	3b01      	subs	r3, #1
 8003db2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d107      	bne.n	8003dc8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d001      	beq.n	8003dcc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e000      	b.n	8003dce <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3718      	adds	r7, #24
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	40023800 	.word	0x40023800

08003ddc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d101      	bne.n	8003df0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	e0cc      	b.n	8003f8a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003df0:	4b68      	ldr	r3, [pc, #416]	@ (8003f94 <HAL_RCC_ClockConfig+0x1b8>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 030f 	and.w	r3, r3, #15
 8003df8:	683a      	ldr	r2, [r7, #0]
 8003dfa:	429a      	cmp	r2, r3
 8003dfc:	d90c      	bls.n	8003e18 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dfe:	4b65      	ldr	r3, [pc, #404]	@ (8003f94 <HAL_RCC_ClockConfig+0x1b8>)
 8003e00:	683a      	ldr	r2, [r7, #0]
 8003e02:	b2d2      	uxtb	r2, r2
 8003e04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e06:	4b63      	ldr	r3, [pc, #396]	@ (8003f94 <HAL_RCC_ClockConfig+0x1b8>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f003 030f 	and.w	r3, r3, #15
 8003e0e:	683a      	ldr	r2, [r7, #0]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d001      	beq.n	8003e18 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e0b8      	b.n	8003f8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d020      	beq.n	8003e66 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d005      	beq.n	8003e3c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e30:	4b59      	ldr	r3, [pc, #356]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e32:	689b      	ldr	r3, [r3, #8]
 8003e34:	4a58      	ldr	r2, [pc, #352]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e36:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e3a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0308 	and.w	r3, r3, #8
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d005      	beq.n	8003e54 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e48:	4b53      	ldr	r3, [pc, #332]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4a:	689b      	ldr	r3, [r3, #8]
 8003e4c:	4a52      	ldr	r2, [pc, #328]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e4e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e52:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e54:	4b50      	ldr	r3, [pc, #320]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	494d      	ldr	r1, [pc, #308]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d044      	beq.n	8003efc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	2b01      	cmp	r3, #1
 8003e78:	d107      	bne.n	8003e8a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e7a:	4b47      	ldr	r3, [pc, #284]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d119      	bne.n	8003eba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e07f      	b.n	8003f8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	2b02      	cmp	r3, #2
 8003e90:	d003      	beq.n	8003e9a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e96:	2b03      	cmp	r3, #3
 8003e98:	d107      	bne.n	8003eaa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e9a:	4b3f      	ldr	r3, [pc, #252]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d109      	bne.n	8003eba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e06f      	b.n	8003f8a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003eaa:	4b3b      	ldr	r3, [pc, #236]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0302 	and.w	r3, r3, #2
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d101      	bne.n	8003eba <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e067      	b.n	8003f8a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eba:	4b37      	ldr	r3, [pc, #220]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f023 0203 	bic.w	r2, r3, #3
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	4934      	ldr	r1, [pc, #208]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ecc:	f7fd fc7c 	bl	80017c8 <HAL_GetTick>
 8003ed0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ed2:	e00a      	b.n	8003eea <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ed4:	f7fd fc78 	bl	80017c8 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d901      	bls.n	8003eea <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ee6:	2303      	movs	r3, #3
 8003ee8:	e04f      	b.n	8003f8a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eea:	4b2b      	ldr	r3, [pc, #172]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	f003 020c 	and.w	r2, r3, #12
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	009b      	lsls	r3, r3, #2
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d1eb      	bne.n	8003ed4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003efc:	4b25      	ldr	r3, [pc, #148]	@ (8003f94 <HAL_RCC_ClockConfig+0x1b8>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f003 030f 	and.w	r3, r3, #15
 8003f04:	683a      	ldr	r2, [r7, #0]
 8003f06:	429a      	cmp	r2, r3
 8003f08:	d20c      	bcs.n	8003f24 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f0a:	4b22      	ldr	r3, [pc, #136]	@ (8003f94 <HAL_RCC_ClockConfig+0x1b8>)
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	b2d2      	uxtb	r2, r2
 8003f10:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f12:	4b20      	ldr	r3, [pc, #128]	@ (8003f94 <HAL_RCC_ClockConfig+0x1b8>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 030f 	and.w	r3, r3, #15
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d001      	beq.n	8003f24 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f20:	2301      	movs	r3, #1
 8003f22:	e032      	b.n	8003f8a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f003 0304 	and.w	r3, r3, #4
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d008      	beq.n	8003f42 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f30:	4b19      	ldr	r3, [pc, #100]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	4916      	ldr	r1, [pc, #88]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f003 0308 	and.w	r3, r3, #8
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d009      	beq.n	8003f62 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f4e:	4b12      	ldr	r3, [pc, #72]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	691b      	ldr	r3, [r3, #16]
 8003f5a:	00db      	lsls	r3, r3, #3
 8003f5c:	490e      	ldr	r1, [pc, #56]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f62:	f000 f821 	bl	8003fa8 <HAL_RCC_GetSysClockFreq>
 8003f66:	4602      	mov	r2, r0
 8003f68:	4b0b      	ldr	r3, [pc, #44]	@ (8003f98 <HAL_RCC_ClockConfig+0x1bc>)
 8003f6a:	689b      	ldr	r3, [r3, #8]
 8003f6c:	091b      	lsrs	r3, r3, #4
 8003f6e:	f003 030f 	and.w	r3, r3, #15
 8003f72:	490a      	ldr	r1, [pc, #40]	@ (8003f9c <HAL_RCC_ClockConfig+0x1c0>)
 8003f74:	5ccb      	ldrb	r3, [r1, r3]
 8003f76:	fa22 f303 	lsr.w	r3, r2, r3
 8003f7a:	4a09      	ldr	r2, [pc, #36]	@ (8003fa0 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f7e:	4b09      	ldr	r3, [pc, #36]	@ (8003fa4 <HAL_RCC_ClockConfig+0x1c8>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4618      	mov	r0, r3
 8003f84:	f7fd fbdc 	bl	8001740 <HAL_InitTick>

  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3710      	adds	r7, #16
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop
 8003f94:	40023c00 	.word	0x40023c00
 8003f98:	40023800 	.word	0x40023800
 8003f9c:	08006a84 	.word	0x08006a84
 8003fa0:	20000044 	.word	0x20000044
 8003fa4:	20000048 	.word	0x20000048

08003fa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003fa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fac:	b094      	sub	sp, #80	@ 0x50
 8003fae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fc0:	4b79      	ldr	r3, [pc, #484]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fc2:	689b      	ldr	r3, [r3, #8]
 8003fc4:	f003 030c 	and.w	r3, r3, #12
 8003fc8:	2b08      	cmp	r3, #8
 8003fca:	d00d      	beq.n	8003fe8 <HAL_RCC_GetSysClockFreq+0x40>
 8003fcc:	2b08      	cmp	r3, #8
 8003fce:	f200 80e1 	bhi.w	8004194 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d002      	beq.n	8003fdc <HAL_RCC_GetSysClockFreq+0x34>
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	d003      	beq.n	8003fe2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003fda:	e0db      	b.n	8004194 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fdc:	4b73      	ldr	r3, [pc, #460]	@ (80041ac <HAL_RCC_GetSysClockFreq+0x204>)
 8003fde:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fe0:	e0db      	b.n	800419a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fe2:	4b73      	ldr	r3, [pc, #460]	@ (80041b0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003fe4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fe6:	e0d8      	b.n	800419a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fe8:	4b6f      	ldr	r3, [pc, #444]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003ff0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ff2:	4b6d      	ldr	r3, [pc, #436]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d063      	beq.n	80040c6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ffe:	4b6a      	ldr	r3, [pc, #424]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x200>)
 8004000:	685b      	ldr	r3, [r3, #4]
 8004002:	099b      	lsrs	r3, r3, #6
 8004004:	2200      	movs	r2, #0
 8004006:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004008:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800400a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800400c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004010:	633b      	str	r3, [r7, #48]	@ 0x30
 8004012:	2300      	movs	r3, #0
 8004014:	637b      	str	r3, [r7, #52]	@ 0x34
 8004016:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800401a:	4622      	mov	r2, r4
 800401c:	462b      	mov	r3, r5
 800401e:	f04f 0000 	mov.w	r0, #0
 8004022:	f04f 0100 	mov.w	r1, #0
 8004026:	0159      	lsls	r1, r3, #5
 8004028:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800402c:	0150      	lsls	r0, r2, #5
 800402e:	4602      	mov	r2, r0
 8004030:	460b      	mov	r3, r1
 8004032:	4621      	mov	r1, r4
 8004034:	1a51      	subs	r1, r2, r1
 8004036:	6139      	str	r1, [r7, #16]
 8004038:	4629      	mov	r1, r5
 800403a:	eb63 0301 	sbc.w	r3, r3, r1
 800403e:	617b      	str	r3, [r7, #20]
 8004040:	f04f 0200 	mov.w	r2, #0
 8004044:	f04f 0300 	mov.w	r3, #0
 8004048:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800404c:	4659      	mov	r1, fp
 800404e:	018b      	lsls	r3, r1, #6
 8004050:	4651      	mov	r1, sl
 8004052:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004056:	4651      	mov	r1, sl
 8004058:	018a      	lsls	r2, r1, #6
 800405a:	4651      	mov	r1, sl
 800405c:	ebb2 0801 	subs.w	r8, r2, r1
 8004060:	4659      	mov	r1, fp
 8004062:	eb63 0901 	sbc.w	r9, r3, r1
 8004066:	f04f 0200 	mov.w	r2, #0
 800406a:	f04f 0300 	mov.w	r3, #0
 800406e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004072:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004076:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800407a:	4690      	mov	r8, r2
 800407c:	4699      	mov	r9, r3
 800407e:	4623      	mov	r3, r4
 8004080:	eb18 0303 	adds.w	r3, r8, r3
 8004084:	60bb      	str	r3, [r7, #8]
 8004086:	462b      	mov	r3, r5
 8004088:	eb49 0303 	adc.w	r3, r9, r3
 800408c:	60fb      	str	r3, [r7, #12]
 800408e:	f04f 0200 	mov.w	r2, #0
 8004092:	f04f 0300 	mov.w	r3, #0
 8004096:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800409a:	4629      	mov	r1, r5
 800409c:	024b      	lsls	r3, r1, #9
 800409e:	4621      	mov	r1, r4
 80040a0:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80040a4:	4621      	mov	r1, r4
 80040a6:	024a      	lsls	r2, r1, #9
 80040a8:	4610      	mov	r0, r2
 80040aa:	4619      	mov	r1, r3
 80040ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040ae:	2200      	movs	r2, #0
 80040b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040b2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040b4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040b8:	f7fc f8ea 	bl	8000290 <__aeabi_uldivmod>
 80040bc:	4602      	mov	r2, r0
 80040be:	460b      	mov	r3, r1
 80040c0:	4613      	mov	r3, r2
 80040c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040c4:	e058      	b.n	8004178 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040c6:	4b38      	ldr	r3, [pc, #224]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x200>)
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	099b      	lsrs	r3, r3, #6
 80040cc:	2200      	movs	r2, #0
 80040ce:	4618      	mov	r0, r3
 80040d0:	4611      	mov	r1, r2
 80040d2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040d6:	623b      	str	r3, [r7, #32]
 80040d8:	2300      	movs	r3, #0
 80040da:	627b      	str	r3, [r7, #36]	@ 0x24
 80040dc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040e0:	4642      	mov	r2, r8
 80040e2:	464b      	mov	r3, r9
 80040e4:	f04f 0000 	mov.w	r0, #0
 80040e8:	f04f 0100 	mov.w	r1, #0
 80040ec:	0159      	lsls	r1, r3, #5
 80040ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040f2:	0150      	lsls	r0, r2, #5
 80040f4:	4602      	mov	r2, r0
 80040f6:	460b      	mov	r3, r1
 80040f8:	4641      	mov	r1, r8
 80040fa:	ebb2 0a01 	subs.w	sl, r2, r1
 80040fe:	4649      	mov	r1, r9
 8004100:	eb63 0b01 	sbc.w	fp, r3, r1
 8004104:	f04f 0200 	mov.w	r2, #0
 8004108:	f04f 0300 	mov.w	r3, #0
 800410c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004110:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004114:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004118:	ebb2 040a 	subs.w	r4, r2, sl
 800411c:	eb63 050b 	sbc.w	r5, r3, fp
 8004120:	f04f 0200 	mov.w	r2, #0
 8004124:	f04f 0300 	mov.w	r3, #0
 8004128:	00eb      	lsls	r3, r5, #3
 800412a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800412e:	00e2      	lsls	r2, r4, #3
 8004130:	4614      	mov	r4, r2
 8004132:	461d      	mov	r5, r3
 8004134:	4643      	mov	r3, r8
 8004136:	18e3      	adds	r3, r4, r3
 8004138:	603b      	str	r3, [r7, #0]
 800413a:	464b      	mov	r3, r9
 800413c:	eb45 0303 	adc.w	r3, r5, r3
 8004140:	607b      	str	r3, [r7, #4]
 8004142:	f04f 0200 	mov.w	r2, #0
 8004146:	f04f 0300 	mov.w	r3, #0
 800414a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800414e:	4629      	mov	r1, r5
 8004150:	028b      	lsls	r3, r1, #10
 8004152:	4621      	mov	r1, r4
 8004154:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004158:	4621      	mov	r1, r4
 800415a:	028a      	lsls	r2, r1, #10
 800415c:	4610      	mov	r0, r2
 800415e:	4619      	mov	r1, r3
 8004160:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004162:	2200      	movs	r2, #0
 8004164:	61bb      	str	r3, [r7, #24]
 8004166:	61fa      	str	r2, [r7, #28]
 8004168:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800416c:	f7fc f890 	bl	8000290 <__aeabi_uldivmod>
 8004170:	4602      	mov	r2, r0
 8004172:	460b      	mov	r3, r1
 8004174:	4613      	mov	r3, r2
 8004176:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004178:	4b0b      	ldr	r3, [pc, #44]	@ (80041a8 <HAL_RCC_GetSysClockFreq+0x200>)
 800417a:	685b      	ldr	r3, [r3, #4]
 800417c:	0c1b      	lsrs	r3, r3, #16
 800417e:	f003 0303 	and.w	r3, r3, #3
 8004182:	3301      	adds	r3, #1
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004188:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800418a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800418c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004190:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004192:	e002      	b.n	800419a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004194:	4b05      	ldr	r3, [pc, #20]	@ (80041ac <HAL_RCC_GetSysClockFreq+0x204>)
 8004196:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004198:	bf00      	nop
    }
  }
  return sysclockfreq;
 800419a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800419c:	4618      	mov	r0, r3
 800419e:	3750      	adds	r7, #80	@ 0x50
 80041a0:	46bd      	mov	sp, r7
 80041a2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80041a6:	bf00      	nop
 80041a8:	40023800 	.word	0x40023800
 80041ac:	00f42400 	.word	0x00f42400
 80041b0:	007a1200 	.word	0x007a1200

080041b4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041b4:	b480      	push	{r7}
 80041b6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041b8:	4b03      	ldr	r3, [pc, #12]	@ (80041c8 <HAL_RCC_GetHCLKFreq+0x14>)
 80041ba:	681b      	ldr	r3, [r3, #0]
}
 80041bc:	4618      	mov	r0, r3
 80041be:	46bd      	mov	sp, r7
 80041c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c4:	4770      	bx	lr
 80041c6:	bf00      	nop
 80041c8:	20000044 	.word	0x20000044

080041cc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041d0:	f7ff fff0 	bl	80041b4 <HAL_RCC_GetHCLKFreq>
 80041d4:	4602      	mov	r2, r0
 80041d6:	4b05      	ldr	r3, [pc, #20]	@ (80041ec <HAL_RCC_GetPCLK1Freq+0x20>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	0a9b      	lsrs	r3, r3, #10
 80041dc:	f003 0307 	and.w	r3, r3, #7
 80041e0:	4903      	ldr	r1, [pc, #12]	@ (80041f0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041e2:	5ccb      	ldrb	r3, [r1, r3]
 80041e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	bd80      	pop	{r7, pc}
 80041ec:	40023800 	.word	0x40023800
 80041f0:	08006a94 	.word	0x08006a94

080041f4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041f8:	f7ff ffdc 	bl	80041b4 <HAL_RCC_GetHCLKFreq>
 80041fc:	4602      	mov	r2, r0
 80041fe:	4b05      	ldr	r3, [pc, #20]	@ (8004214 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004200:	689b      	ldr	r3, [r3, #8]
 8004202:	0b5b      	lsrs	r3, r3, #13
 8004204:	f003 0307 	and.w	r3, r3, #7
 8004208:	4903      	ldr	r1, [pc, #12]	@ (8004218 <HAL_RCC_GetPCLK2Freq+0x24>)
 800420a:	5ccb      	ldrb	r3, [r1, r3]
 800420c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004210:	4618      	mov	r0, r3
 8004212:	bd80      	pop	{r7, pc}
 8004214:	40023800 	.word	0x40023800
 8004218:	08006a94 	.word	0x08006a94

0800421c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800421c:	b580      	push	{r7, lr}
 800421e:	b086      	sub	sp, #24
 8004220:	af00      	add	r7, sp, #0
 8004222:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004224:	2300      	movs	r3, #0
 8004226:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004228:	2300      	movs	r3, #0
 800422a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	2b00      	cmp	r3, #0
 8004236:	d10b      	bne.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004240:	2b00      	cmp	r3, #0
 8004242:	d105      	bne.n	8004250 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800424c:	2b00      	cmp	r3, #0
 800424e:	d075      	beq.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004250:	4b91      	ldr	r3, [pc, #580]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004252:	2200      	movs	r2, #0
 8004254:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004256:	f7fd fab7 	bl	80017c8 <HAL_GetTick>
 800425a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800425c:	e008      	b.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800425e:	f7fd fab3 	bl	80017c8 <HAL_GetTick>
 8004262:	4602      	mov	r2, r0
 8004264:	697b      	ldr	r3, [r7, #20]
 8004266:	1ad3      	subs	r3, r2, r3
 8004268:	2b02      	cmp	r3, #2
 800426a:	d901      	bls.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800426c:	2303      	movs	r3, #3
 800426e:	e189      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004270:	4b8a      	ldr	r3, [pc, #552]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1f0      	bne.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f003 0301 	and.w	r3, r3, #1
 8004284:	2b00      	cmp	r3, #0
 8004286:	d009      	beq.n	800429c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	019a      	lsls	r2, r3, #6
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	071b      	lsls	r3, r3, #28
 8004294:	4981      	ldr	r1, [pc, #516]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004296:	4313      	orrs	r3, r2
 8004298:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f003 0302 	and.w	r3, r3, #2
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d01f      	beq.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80042a8:	4b7c      	ldr	r3, [pc, #496]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80042ae:	0f1b      	lsrs	r3, r3, #28
 80042b0:	f003 0307 	and.w	r3, r3, #7
 80042b4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	019a      	lsls	r2, r3, #6
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	061b      	lsls	r3, r3, #24
 80042c2:	431a      	orrs	r2, r3
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	071b      	lsls	r3, r3, #28
 80042c8:	4974      	ldr	r1, [pc, #464]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80042d0:	4b72      	ldr	r3, [pc, #456]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80042d6:	f023 021f 	bic.w	r2, r3, #31
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	69db      	ldr	r3, [r3, #28]
 80042de:	3b01      	subs	r3, #1
 80042e0:	496e      	ldr	r1, [pc, #440]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d00d      	beq.n	8004310 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	019a      	lsls	r2, r3, #6
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	68db      	ldr	r3, [r3, #12]
 80042fe:	061b      	lsls	r3, r3, #24
 8004300:	431a      	orrs	r2, r3
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	071b      	lsls	r3, r3, #28
 8004308:	4964      	ldr	r1, [pc, #400]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800430a:	4313      	orrs	r3, r2
 800430c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004310:	4b61      	ldr	r3, [pc, #388]	@ (8004498 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004312:	2201      	movs	r2, #1
 8004314:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004316:	f7fd fa57 	bl	80017c8 <HAL_GetTick>
 800431a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800431c:	e008      	b.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800431e:	f7fd fa53 	bl	80017c8 <HAL_GetTick>
 8004322:	4602      	mov	r2, r0
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	1ad3      	subs	r3, r2, r3
 8004328:	2b02      	cmp	r3, #2
 800432a:	d901      	bls.n	8004330 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800432c:	2303      	movs	r3, #3
 800432e:	e129      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004330:	4b5a      	ldr	r3, [pc, #360]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004338:	2b00      	cmp	r3, #0
 800433a:	d0f0      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f003 0304 	and.w	r3, r3, #4
 8004344:	2b00      	cmp	r3, #0
 8004346:	d105      	bne.n	8004354 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004350:	2b00      	cmp	r3, #0
 8004352:	d079      	beq.n	8004448 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004354:	4b52      	ldr	r3, [pc, #328]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004356:	2200      	movs	r2, #0
 8004358:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800435a:	f7fd fa35 	bl	80017c8 <HAL_GetTick>
 800435e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004360:	e008      	b.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004362:	f7fd fa31 	bl	80017c8 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	697b      	ldr	r3, [r7, #20]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	d901      	bls.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e107      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004374:	4b49      	ldr	r3, [pc, #292]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800437c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004380:	d0ef      	beq.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f003 0304 	and.w	r3, r3, #4
 800438a:	2b00      	cmp	r3, #0
 800438c:	d020      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800438e:	4b43      	ldr	r3, [pc, #268]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004394:	0f1b      	lsrs	r3, r3, #28
 8004396:	f003 0307 	and.w	r3, r3, #7
 800439a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	691b      	ldr	r3, [r3, #16]
 80043a0:	019a      	lsls	r2, r3, #6
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	695b      	ldr	r3, [r3, #20]
 80043a6:	061b      	lsls	r3, r3, #24
 80043a8:	431a      	orrs	r2, r3
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	071b      	lsls	r3, r3, #28
 80043ae:	493b      	ldr	r1, [pc, #236]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043b0:	4313      	orrs	r3, r2
 80043b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80043b6:	4b39      	ldr	r3, [pc, #228]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043bc:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6a1b      	ldr	r3, [r3, #32]
 80043c4:	3b01      	subs	r3, #1
 80043c6:	021b      	lsls	r3, r3, #8
 80043c8:	4934      	ldr	r1, [pc, #208]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043ca:	4313      	orrs	r3, r2
 80043cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	f003 0308 	and.w	r3, r3, #8
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d01e      	beq.n	800441a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80043dc:	4b2f      	ldr	r3, [pc, #188]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e2:	0e1b      	lsrs	r3, r3, #24
 80043e4:	f003 030f 	and.w	r3, r3, #15
 80043e8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	691b      	ldr	r3, [r3, #16]
 80043ee:	019a      	lsls	r2, r3, #6
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	061b      	lsls	r3, r3, #24
 80043f4:	431a      	orrs	r2, r3
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	699b      	ldr	r3, [r3, #24]
 80043fa:	071b      	lsls	r3, r3, #28
 80043fc:	4927      	ldr	r1, [pc, #156]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80043fe:	4313      	orrs	r3, r2
 8004400:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004404:	4b25      	ldr	r3, [pc, #148]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004406:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800440a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004412:	4922      	ldr	r1, [pc, #136]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004414:	4313      	orrs	r3, r2
 8004416:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800441a:	4b21      	ldr	r3, [pc, #132]	@ (80044a0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800441c:	2201      	movs	r2, #1
 800441e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004420:	f7fd f9d2 	bl	80017c8 <HAL_GetTick>
 8004424:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004426:	e008      	b.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004428:	f7fd f9ce 	bl	80017c8 <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	697b      	ldr	r3, [r7, #20]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b02      	cmp	r3, #2
 8004434:	d901      	bls.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e0a4      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800443a:	4b18      	ldr	r3, [pc, #96]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004442:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004446:	d1ef      	bne.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0320 	and.w	r3, r3, #32
 8004450:	2b00      	cmp	r3, #0
 8004452:	f000 808b 	beq.w	800456c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004456:	2300      	movs	r3, #0
 8004458:	60fb      	str	r3, [r7, #12]
 800445a:	4b10      	ldr	r3, [pc, #64]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800445c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445e:	4a0f      	ldr	r2, [pc, #60]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004464:	6413      	str	r3, [r2, #64]	@ 0x40
 8004466:	4b0d      	ldr	r3, [pc, #52]	@ (800449c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800446e:	60fb      	str	r3, [r7, #12]
 8004470:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004472:	4b0c      	ldr	r3, [pc, #48]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a0b      	ldr	r2, [pc, #44]	@ (80044a4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004478:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800447c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800447e:	f7fd f9a3 	bl	80017c8 <HAL_GetTick>
 8004482:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004484:	e010      	b.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004486:	f7fd f99f 	bl	80017c8 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	697b      	ldr	r3, [r7, #20]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b02      	cmp	r3, #2
 8004492:	d909      	bls.n	80044a8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e075      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004498:	42470068 	.word	0x42470068
 800449c:	40023800 	.word	0x40023800
 80044a0:	42470070 	.word	0x42470070
 80044a4:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80044a8:	4b38      	ldr	r3, [pc, #224]	@ (800458c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d0e8      	beq.n	8004486 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80044b4:	4b36      	ldr	r3, [pc, #216]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044bc:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d02f      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044c8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044cc:	693a      	ldr	r2, [r7, #16]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d028      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80044d2:	4b2f      	ldr	r3, [pc, #188]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044da:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80044dc:	4b2d      	ldr	r3, [pc, #180]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80044de:	2201      	movs	r2, #1
 80044e0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80044e2:	4b2c      	ldr	r3, [pc, #176]	@ (8004594 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80044e4:	2200      	movs	r2, #0
 80044e6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80044e8:	4a29      	ldr	r2, [pc, #164]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80044ee:	4b28      	ldr	r3, [pc, #160]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80044f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80044f2:	f003 0301 	and.w	r3, r3, #1
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d114      	bne.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80044fa:	f7fd f965 	bl	80017c8 <HAL_GetTick>
 80044fe:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004500:	e00a      	b.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004502:	f7fd f961 	bl	80017c8 <HAL_GetTick>
 8004506:	4602      	mov	r2, r0
 8004508:	697b      	ldr	r3, [r7, #20]
 800450a:	1ad3      	subs	r3, r2, r3
 800450c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004510:	4293      	cmp	r3, r2
 8004512:	d901      	bls.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e035      	b.n	8004584 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004518:	4b1d      	ldr	r3, [pc, #116]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800451a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d0ee      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004528:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800452c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004530:	d10d      	bne.n	800454e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8004532:	4b17      	ldr	r3, [pc, #92]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800453e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8004542:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004546:	4912      	ldr	r1, [pc, #72]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004548:	4313      	orrs	r3, r2
 800454a:	608b      	str	r3, [r1, #8]
 800454c:	e005      	b.n	800455a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800454e:	4b10      	ldr	r3, [pc, #64]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004550:	689b      	ldr	r3, [r3, #8]
 8004552:	4a0f      	ldr	r2, [pc, #60]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004554:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8004558:	6093      	str	r3, [r2, #8]
 800455a:	4b0d      	ldr	r3, [pc, #52]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800455c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004562:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004566:	490a      	ldr	r1, [pc, #40]	@ (8004590 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004568:	4313      	orrs	r3, r2
 800456a:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 0310 	and.w	r3, r3, #16
 8004574:	2b00      	cmp	r3, #0
 8004576:	d004      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 800457e:	4b06      	ldr	r3, [pc, #24]	@ (8004598 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8004580:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004582:	2300      	movs	r3, #0
}
 8004584:	4618      	mov	r0, r3
 8004586:	3718      	adds	r7, #24
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	40007000 	.word	0x40007000
 8004590:	40023800 	.word	0x40023800
 8004594:	42470e40 	.word	0x42470e40
 8004598:	424711e0 	.word	0x424711e0

0800459c <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800459c:	b480      	push	{r7}
 800459e:	b087      	sub	sp, #28
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80045a4:	2300      	movs	r3, #0
 80045a6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80045a8:	2300      	movs	r3, #0
 80045aa:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80045ac:	2300      	movs	r3, #0
 80045ae:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80045b0:	2300      	movs	r3, #0
 80045b2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2b01      	cmp	r3, #1
 80045b8:	d13f      	bne.n	800463a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80045ba:	4b24      	ldr	r3, [pc, #144]	@ (800464c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80045c2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d006      	beq.n	80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80045d0:	d12f      	bne.n	8004632 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80045d2:	4b1f      	ldr	r3, [pc, #124]	@ (8004650 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80045d4:	617b      	str	r3, [r7, #20]
          break;
 80045d6:	e02f      	b.n	8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
        case RCC_I2SCLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80045d8:	4b1c      	ldr	r3, [pc, #112]	@ (800464c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80045e0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80045e4:	d108      	bne.n	80045f8 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80045e6:	4b19      	ldr	r3, [pc, #100]	@ (800464c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80045ee:	4a19      	ldr	r2, [pc, #100]	@ (8004654 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80045f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045f4:	613b      	str	r3, [r7, #16]
 80045f6:	e007      	b.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80045f8:	4b14      	ldr	r3, [pc, #80]	@ (800464c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004600:	4a15      	ldr	r2, [pc, #84]	@ (8004658 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004602:	fbb2 f3f3 	udiv	r3, r2, r3
 8004606:	613b      	str	r3, [r7, #16]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004608:	4b10      	ldr	r3, [pc, #64]	@ (800464c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800460a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800460e:	099b      	lsrs	r3, r3, #6
 8004610:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	fb02 f303 	mul.w	r3, r2, r3
 800461a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800461c:	4b0b      	ldr	r3, [pc, #44]	@ (800464c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800461e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004622:	0f1b      	lsrs	r3, r3, #28
 8004624:	f003 0307 	and.w	r3, r3, #7
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	fbb2 f3f3 	udiv	r3, r2, r3
 800462e:	617b      	str	r3, [r7, #20]
          break;
 8004630:	e002      	b.n	8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8004632:	2300      	movs	r3, #0
 8004634:	617b      	str	r3, [r7, #20]
          break;
 8004636:	bf00      	nop
        }
      }
      break;
 8004638:	e000      	b.n	800463c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800463a:	bf00      	nop
    }
  }
  return frequency;
 800463c:	697b      	ldr	r3, [r7, #20]
}
 800463e:	4618      	mov	r0, r3
 8004640:	371c      	adds	r7, #28
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr
 800464a:	bf00      	nop
 800464c:	40023800 	.word	0x40023800
 8004650:	00bb8000 	.word	0x00bb8000
 8004654:	007a1200 	.word	0x007a1200
 8004658:	00f42400 	.word	0x00f42400

0800465c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e041      	b.n	80046f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f7fc fdee 	bl	8001264 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2202      	movs	r2, #2
 800468c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3304      	adds	r3, #4
 8004698:	4619      	mov	r1, r3
 800469a:	4610      	mov	r0, r2
 800469c:	f000 f95e 	bl	800495c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80046f0:	2300      	movs	r3, #0
}
 80046f2:	4618      	mov	r0, r3
 80046f4:	3708      	adds	r7, #8
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}
	...

080046fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b01      	cmp	r3, #1
 800470e:	d001      	beq.n	8004714 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004710:	2301      	movs	r3, #1
 8004712:	e046      	b.n	80047a2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2202      	movs	r2, #2
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a23      	ldr	r2, [pc, #140]	@ (80047b0 <HAL_TIM_Base_Start+0xb4>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d022      	beq.n	800476c <HAL_TIM_Base_Start+0x70>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800472e:	d01d      	beq.n	800476c <HAL_TIM_Base_Start+0x70>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a1f      	ldr	r2, [pc, #124]	@ (80047b4 <HAL_TIM_Base_Start+0xb8>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d018      	beq.n	800476c <HAL_TIM_Base_Start+0x70>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a1e      	ldr	r2, [pc, #120]	@ (80047b8 <HAL_TIM_Base_Start+0xbc>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d013      	beq.n	800476c <HAL_TIM_Base_Start+0x70>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a1c      	ldr	r2, [pc, #112]	@ (80047bc <HAL_TIM_Base_Start+0xc0>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d00e      	beq.n	800476c <HAL_TIM_Base_Start+0x70>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a1b      	ldr	r2, [pc, #108]	@ (80047c0 <HAL_TIM_Base_Start+0xc4>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d009      	beq.n	800476c <HAL_TIM_Base_Start+0x70>
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	4a19      	ldr	r2, [pc, #100]	@ (80047c4 <HAL_TIM_Base_Start+0xc8>)
 800475e:	4293      	cmp	r3, r2
 8004760:	d004      	beq.n	800476c <HAL_TIM_Base_Start+0x70>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	4a18      	ldr	r2, [pc, #96]	@ (80047c8 <HAL_TIM_Base_Start+0xcc>)
 8004768:	4293      	cmp	r3, r2
 800476a:	d111      	bne.n	8004790 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 0307 	and.w	r3, r3, #7
 8004776:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	2b06      	cmp	r3, #6
 800477c:	d010      	beq.n	80047a0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f042 0201 	orr.w	r2, r2, #1
 800478c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800478e:	e007      	b.n	80047a0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f042 0201 	orr.w	r2, r2, #1
 800479e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3714      	adds	r7, #20
 80047a6:	46bd      	mov	sp, r7
 80047a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ac:	4770      	bx	lr
 80047ae:	bf00      	nop
 80047b0:	40010000 	.word	0x40010000
 80047b4:	40000400 	.word	0x40000400
 80047b8:	40000800 	.word	0x40000800
 80047bc:	40000c00 	.word	0x40000c00
 80047c0:	40010400 	.word	0x40010400
 80047c4:	40014000 	.word	0x40014000
 80047c8:	40001800 	.word	0x40001800

080047cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b084      	sub	sp, #16
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
 80047d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047d6:	2300      	movs	r3, #0
 80047d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	d101      	bne.n	80047e8 <HAL_TIM_ConfigClockSource+0x1c>
 80047e4:	2302      	movs	r3, #2
 80047e6:	e0b4      	b.n	8004952 <HAL_TIM_ConfigClockSource+0x186>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2201      	movs	r2, #1
 80047ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	2202      	movs	r2, #2
 80047f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	689b      	ldr	r3, [r3, #8]
 80047fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004800:	68bb      	ldr	r3, [r7, #8]
 8004802:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004806:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004808:	68bb      	ldr	r3, [r7, #8]
 800480a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800480e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68ba      	ldr	r2, [r7, #8]
 8004816:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004820:	d03e      	beq.n	80048a0 <HAL_TIM_ConfigClockSource+0xd4>
 8004822:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004826:	f200 8087 	bhi.w	8004938 <HAL_TIM_ConfigClockSource+0x16c>
 800482a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800482e:	f000 8086 	beq.w	800493e <HAL_TIM_ConfigClockSource+0x172>
 8004832:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004836:	d87f      	bhi.n	8004938 <HAL_TIM_ConfigClockSource+0x16c>
 8004838:	2b70      	cmp	r3, #112	@ 0x70
 800483a:	d01a      	beq.n	8004872 <HAL_TIM_ConfigClockSource+0xa6>
 800483c:	2b70      	cmp	r3, #112	@ 0x70
 800483e:	d87b      	bhi.n	8004938 <HAL_TIM_ConfigClockSource+0x16c>
 8004840:	2b60      	cmp	r3, #96	@ 0x60
 8004842:	d050      	beq.n	80048e6 <HAL_TIM_ConfigClockSource+0x11a>
 8004844:	2b60      	cmp	r3, #96	@ 0x60
 8004846:	d877      	bhi.n	8004938 <HAL_TIM_ConfigClockSource+0x16c>
 8004848:	2b50      	cmp	r3, #80	@ 0x50
 800484a:	d03c      	beq.n	80048c6 <HAL_TIM_ConfigClockSource+0xfa>
 800484c:	2b50      	cmp	r3, #80	@ 0x50
 800484e:	d873      	bhi.n	8004938 <HAL_TIM_ConfigClockSource+0x16c>
 8004850:	2b40      	cmp	r3, #64	@ 0x40
 8004852:	d058      	beq.n	8004906 <HAL_TIM_ConfigClockSource+0x13a>
 8004854:	2b40      	cmp	r3, #64	@ 0x40
 8004856:	d86f      	bhi.n	8004938 <HAL_TIM_ConfigClockSource+0x16c>
 8004858:	2b30      	cmp	r3, #48	@ 0x30
 800485a:	d064      	beq.n	8004926 <HAL_TIM_ConfigClockSource+0x15a>
 800485c:	2b30      	cmp	r3, #48	@ 0x30
 800485e:	d86b      	bhi.n	8004938 <HAL_TIM_ConfigClockSource+0x16c>
 8004860:	2b20      	cmp	r3, #32
 8004862:	d060      	beq.n	8004926 <HAL_TIM_ConfigClockSource+0x15a>
 8004864:	2b20      	cmp	r3, #32
 8004866:	d867      	bhi.n	8004938 <HAL_TIM_ConfigClockSource+0x16c>
 8004868:	2b00      	cmp	r3, #0
 800486a:	d05c      	beq.n	8004926 <HAL_TIM_ConfigClockSource+0x15a>
 800486c:	2b10      	cmp	r3, #16
 800486e:	d05a      	beq.n	8004926 <HAL_TIM_ConfigClockSource+0x15a>
 8004870:	e062      	b.n	8004938 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004882:	f000 f98b 	bl	8004b9c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	689b      	ldr	r3, [r3, #8]
 800488c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800488e:	68bb      	ldr	r3, [r7, #8]
 8004890:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004894:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	68ba      	ldr	r2, [r7, #8]
 800489c:	609a      	str	r2, [r3, #8]
      break;
 800489e:	e04f      	b.n	8004940 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048a8:	683b      	ldr	r3, [r7, #0]
 80048aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048b0:	f000 f974 	bl	8004b9c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	689a      	ldr	r2, [r3, #8]
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048c2:	609a      	str	r2, [r3, #8]
      break;
 80048c4:	e03c      	b.n	8004940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80048d2:	461a      	mov	r2, r3
 80048d4:	f000 f8e8 	bl	8004aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2150      	movs	r1, #80	@ 0x50
 80048de:	4618      	mov	r0, r3
 80048e0:	f000 f941 	bl	8004b66 <TIM_ITRx_SetConfig>
      break;
 80048e4:	e02c      	b.n	8004940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80048f2:	461a      	mov	r2, r3
 80048f4:	f000 f907 	bl	8004b06 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2160      	movs	r1, #96	@ 0x60
 80048fe:	4618      	mov	r0, r3
 8004900:	f000 f931 	bl	8004b66 <TIM_ITRx_SetConfig>
      break;
 8004904:	e01c      	b.n	8004940 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004912:	461a      	mov	r2, r3
 8004914:	f000 f8c8 	bl	8004aa8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2140      	movs	r1, #64	@ 0x40
 800491e:	4618      	mov	r0, r3
 8004920:	f000 f921 	bl	8004b66 <TIM_ITRx_SetConfig>
      break;
 8004924:	e00c      	b.n	8004940 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	4619      	mov	r1, r3
 8004930:	4610      	mov	r0, r2
 8004932:	f000 f918 	bl	8004b66 <TIM_ITRx_SetConfig>
      break;
 8004936:	e003      	b.n	8004940 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004938:	2301      	movs	r3, #1
 800493a:	73fb      	strb	r3, [r7, #15]
      break;
 800493c:	e000      	b.n	8004940 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800493e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004950:	7bfb      	ldrb	r3, [r7, #15]
}
 8004952:	4618      	mov	r0, r3
 8004954:	3710      	adds	r7, #16
 8004956:	46bd      	mov	sp, r7
 8004958:	bd80      	pop	{r7, pc}
	...

0800495c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800495c:	b480      	push	{r7}
 800495e:	b085      	sub	sp, #20
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
 8004964:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	4a43      	ldr	r2, [pc, #268]	@ (8004a7c <TIM_Base_SetConfig+0x120>)
 8004970:	4293      	cmp	r3, r2
 8004972:	d013      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800497a:	d00f      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	4a40      	ldr	r2, [pc, #256]	@ (8004a80 <TIM_Base_SetConfig+0x124>)
 8004980:	4293      	cmp	r3, r2
 8004982:	d00b      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	4a3f      	ldr	r2, [pc, #252]	@ (8004a84 <TIM_Base_SetConfig+0x128>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d007      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	4a3e      	ldr	r2, [pc, #248]	@ (8004a88 <TIM_Base_SetConfig+0x12c>)
 8004990:	4293      	cmp	r3, r2
 8004992:	d003      	beq.n	800499c <TIM_Base_SetConfig+0x40>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	4a3d      	ldr	r2, [pc, #244]	@ (8004a8c <TIM_Base_SetConfig+0x130>)
 8004998:	4293      	cmp	r3, r2
 800499a:	d108      	bne.n	80049ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	68fa      	ldr	r2, [r7, #12]
 80049aa:	4313      	orrs	r3, r2
 80049ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4a32      	ldr	r2, [pc, #200]	@ (8004a7c <TIM_Base_SetConfig+0x120>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d02b      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049bc:	d027      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4a2f      	ldr	r2, [pc, #188]	@ (8004a80 <TIM_Base_SetConfig+0x124>)
 80049c2:	4293      	cmp	r3, r2
 80049c4:	d023      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a2e      	ldr	r2, [pc, #184]	@ (8004a84 <TIM_Base_SetConfig+0x128>)
 80049ca:	4293      	cmp	r3, r2
 80049cc:	d01f      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a2d      	ldr	r2, [pc, #180]	@ (8004a88 <TIM_Base_SetConfig+0x12c>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d01b      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	4a2c      	ldr	r2, [pc, #176]	@ (8004a8c <TIM_Base_SetConfig+0x130>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d017      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	4a2b      	ldr	r2, [pc, #172]	@ (8004a90 <TIM_Base_SetConfig+0x134>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d013      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	4a2a      	ldr	r2, [pc, #168]	@ (8004a94 <TIM_Base_SetConfig+0x138>)
 80049ea:	4293      	cmp	r3, r2
 80049ec:	d00f      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	4a29      	ldr	r2, [pc, #164]	@ (8004a98 <TIM_Base_SetConfig+0x13c>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d00b      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	4a28      	ldr	r2, [pc, #160]	@ (8004a9c <TIM_Base_SetConfig+0x140>)
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d007      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	4a27      	ldr	r2, [pc, #156]	@ (8004aa0 <TIM_Base_SetConfig+0x144>)
 8004a02:	4293      	cmp	r3, r2
 8004a04:	d003      	beq.n	8004a0e <TIM_Base_SetConfig+0xb2>
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	4a26      	ldr	r2, [pc, #152]	@ (8004aa4 <TIM_Base_SetConfig+0x148>)
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	d108      	bne.n	8004a20 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	68db      	ldr	r3, [r3, #12]
 8004a1a:	68fa      	ldr	r2, [r7, #12]
 8004a1c:	4313      	orrs	r3, r2
 8004a1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a26:	683b      	ldr	r3, [r7, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	4a0e      	ldr	r2, [pc, #56]	@ (8004a7c <TIM_Base_SetConfig+0x120>)
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d003      	beq.n	8004a4e <TIM_Base_SetConfig+0xf2>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a10      	ldr	r2, [pc, #64]	@ (8004a8c <TIM_Base_SetConfig+0x130>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d103      	bne.n	8004a56 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a4e:	683b      	ldr	r3, [r7, #0]
 8004a50:	691a      	ldr	r2, [r3, #16]
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f043 0204 	orr.w	r2, r3, #4
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	2201      	movs	r2, #1
 8004a66:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68fa      	ldr	r2, [r7, #12]
 8004a6c:	601a      	str	r2, [r3, #0]
}
 8004a6e:	bf00      	nop
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
 8004a7a:	bf00      	nop
 8004a7c:	40010000 	.word	0x40010000
 8004a80:	40000400 	.word	0x40000400
 8004a84:	40000800 	.word	0x40000800
 8004a88:	40000c00 	.word	0x40000c00
 8004a8c:	40010400 	.word	0x40010400
 8004a90:	40014000 	.word	0x40014000
 8004a94:	40014400 	.word	0x40014400
 8004a98:	40014800 	.word	0x40014800
 8004a9c:	40001800 	.word	0x40001800
 8004aa0:	40001c00 	.word	0x40001c00
 8004aa4:	40002000 	.word	0x40002000

08004aa8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b087      	sub	sp, #28
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	60f8      	str	r0, [r7, #12]
 8004ab0:	60b9      	str	r1, [r7, #8]
 8004ab2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ab4:	68fb      	ldr	r3, [r7, #12]
 8004ab6:	6a1b      	ldr	r3, [r3, #32]
 8004ab8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6a1b      	ldr	r3, [r3, #32]
 8004abe:	f023 0201 	bic.w	r2, r3, #1
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	011b      	lsls	r3, r3, #4
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	f023 030a 	bic.w	r3, r3, #10
 8004ae4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004ae6:	697a      	ldr	r2, [r7, #20]
 8004ae8:	68bb      	ldr	r3, [r7, #8]
 8004aea:	4313      	orrs	r3, r2
 8004aec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	693a      	ldr	r2, [r7, #16]
 8004af2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	697a      	ldr	r2, [r7, #20]
 8004af8:	621a      	str	r2, [r3, #32]
}
 8004afa:	bf00      	nop
 8004afc:	371c      	adds	r7, #28
 8004afe:	46bd      	mov	sp, r7
 8004b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b04:	4770      	bx	lr

08004b06 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b06:	b480      	push	{r7}
 8004b08:	b087      	sub	sp, #28
 8004b0a:	af00      	add	r7, sp, #0
 8004b0c:	60f8      	str	r0, [r7, #12]
 8004b0e:	60b9      	str	r1, [r7, #8]
 8004b10:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6a1b      	ldr	r3, [r3, #32]
 8004b1c:	f023 0210 	bic.w	r2, r3, #16
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	699b      	ldr	r3, [r3, #24]
 8004b28:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b30:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	031b      	lsls	r3, r3, #12
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b42:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	011b      	lsls	r3, r3, #4
 8004b48:	697a      	ldr	r2, [r7, #20]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	693a      	ldr	r2, [r7, #16]
 8004b52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	697a      	ldr	r2, [r7, #20]
 8004b58:	621a      	str	r2, [r3, #32]
}
 8004b5a:	bf00      	nop
 8004b5c:	371c      	adds	r7, #28
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b66:	b480      	push	{r7}
 8004b68:	b085      	sub	sp, #20
 8004b6a:	af00      	add	r7, sp, #0
 8004b6c:	6078      	str	r0, [r7, #4]
 8004b6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b7e:	683a      	ldr	r2, [r7, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	4313      	orrs	r3, r2
 8004b84:	f043 0307 	orr.w	r3, r3, #7
 8004b88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68fa      	ldr	r2, [r7, #12]
 8004b8e:	609a      	str	r2, [r3, #8]
}
 8004b90:	bf00      	nop
 8004b92:	3714      	adds	r7, #20
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b087      	sub	sp, #28
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	60f8      	str	r0, [r7, #12]
 8004ba4:	60b9      	str	r1, [r7, #8]
 8004ba6:	607a      	str	r2, [r7, #4]
 8004ba8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	689b      	ldr	r3, [r3, #8]
 8004bae:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bb0:	697b      	ldr	r3, [r7, #20]
 8004bb2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bb6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	021a      	lsls	r2, r3, #8
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	431a      	orrs	r2, r3
 8004bc0:	68bb      	ldr	r3, [r7, #8]
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	697a      	ldr	r2, [r7, #20]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	697a      	ldr	r2, [r7, #20]
 8004bce:	609a      	str	r2, [r3, #8]
}
 8004bd0:	bf00      	nop
 8004bd2:	371c      	adds	r7, #28
 8004bd4:	46bd      	mov	sp, r7
 8004bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bda:	4770      	bx	lr

08004bdc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bec:	2b01      	cmp	r3, #1
 8004bee:	d101      	bne.n	8004bf4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bf0:	2302      	movs	r3, #2
 8004bf2:	e05a      	b.n	8004caa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2201      	movs	r2, #1
 8004bf8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2202      	movs	r2, #2
 8004c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	685b      	ldr	r3, [r3, #4]
 8004c0a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	689b      	ldr	r3, [r3, #8]
 8004c12:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c1a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	68fa      	ldr	r2, [r7, #12]
 8004c22:	4313      	orrs	r3, r2
 8004c24:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	4a21      	ldr	r2, [pc, #132]	@ (8004cb8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004c34:	4293      	cmp	r3, r2
 8004c36:	d022      	beq.n	8004c7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c40:	d01d      	beq.n	8004c7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	4a1d      	ldr	r2, [pc, #116]	@ (8004cbc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	d018      	beq.n	8004c7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a1b      	ldr	r2, [pc, #108]	@ (8004cc0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004c52:	4293      	cmp	r3, r2
 8004c54:	d013      	beq.n	8004c7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a1a      	ldr	r2, [pc, #104]	@ (8004cc4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d00e      	beq.n	8004c7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	4a18      	ldr	r2, [pc, #96]	@ (8004cc8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004c66:	4293      	cmp	r3, r2
 8004c68:	d009      	beq.n	8004c7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4a17      	ldr	r2, [pc, #92]	@ (8004ccc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d004      	beq.n	8004c7e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a15      	ldr	r2, [pc, #84]	@ (8004cd0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d10c      	bne.n	8004c98 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c84:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	68ba      	ldr	r2, [r7, #8]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68ba      	ldr	r2, [r7, #8]
 8004c96:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ca8:	2300      	movs	r3, #0
}
 8004caa:	4618      	mov	r0, r3
 8004cac:	3714      	adds	r7, #20
 8004cae:	46bd      	mov	sp, r7
 8004cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	40010000 	.word	0x40010000
 8004cbc:	40000400 	.word	0x40000400
 8004cc0:	40000800 	.word	0x40000800
 8004cc4:	40000c00 	.word	0x40000c00
 8004cc8:	40010400 	.word	0x40010400
 8004ccc:	40014000 	.word	0x40014000
 8004cd0:	40001800 	.word	0x40001800

08004cd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cd4:	b580      	push	{r7, lr}
 8004cd6:	b082      	sub	sp, #8
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d101      	bne.n	8004ce6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	e042      	b.n	8004d6c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cec:	b2db      	uxtb	r3, r3
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d106      	bne.n	8004d00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f7fc fad4 	bl	80012a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2224      	movs	r2, #36	@ 0x24
 8004d04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	68da      	ldr	r2, [r3, #12]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d18:	6878      	ldr	r0, [r7, #4]
 8004d1a:	f000 f973 	bl	8005004 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	691a      	ldr	r2, [r3, #16]
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	695a      	ldr	r2, [r3, #20]
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	68da      	ldr	r2, [r3, #12]
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2220      	movs	r2, #32
 8004d58:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2200      	movs	r2, #0
 8004d68:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d6a:	2300      	movs	r3, #0
}
 8004d6c:	4618      	mov	r0, r3
 8004d6e:	3708      	adds	r7, #8
 8004d70:	46bd      	mov	sp, r7
 8004d72:	bd80      	pop	{r7, pc}

08004d74 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b08a      	sub	sp, #40	@ 0x28
 8004d78:	af02      	add	r7, sp, #8
 8004d7a:	60f8      	str	r0, [r7, #12]
 8004d7c:	60b9      	str	r1, [r7, #8]
 8004d7e:	603b      	str	r3, [r7, #0]
 8004d80:	4613      	mov	r3, r2
 8004d82:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d84:	2300      	movs	r3, #0
 8004d86:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d8e:	b2db      	uxtb	r3, r3
 8004d90:	2b20      	cmp	r3, #32
 8004d92:	d175      	bne.n	8004e80 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d002      	beq.n	8004da0 <HAL_UART_Transmit+0x2c>
 8004d9a:	88fb      	ldrh	r3, [r7, #6]
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d101      	bne.n	8004da4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004da0:	2301      	movs	r3, #1
 8004da2:	e06e      	b.n	8004e82 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2200      	movs	r2, #0
 8004da8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2221      	movs	r2, #33	@ 0x21
 8004dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004db2:	f7fc fd09 	bl	80017c8 <HAL_GetTick>
 8004db6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	88fa      	ldrh	r2, [r7, #6]
 8004dbc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	88fa      	ldrh	r2, [r7, #6]
 8004dc2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dcc:	d108      	bne.n	8004de0 <HAL_UART_Transmit+0x6c>
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	691b      	ldr	r3, [r3, #16]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d104      	bne.n	8004de0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004dda:	68bb      	ldr	r3, [r7, #8]
 8004ddc:	61bb      	str	r3, [r7, #24]
 8004dde:	e003      	b.n	8004de8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004de0:	68bb      	ldr	r3, [r7, #8]
 8004de2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004de4:	2300      	movs	r3, #0
 8004de6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004de8:	e02e      	b.n	8004e48 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	2200      	movs	r2, #0
 8004df2:	2180      	movs	r1, #128	@ 0x80
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f000 f848 	bl	8004e8a <UART_WaitOnFlagUntilTimeout>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d005      	beq.n	8004e0c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2220      	movs	r2, #32
 8004e04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004e08:	2303      	movs	r3, #3
 8004e0a:	e03a      	b.n	8004e82 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d10b      	bne.n	8004e2a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e12:	69bb      	ldr	r3, [r7, #24]
 8004e14:	881b      	ldrh	r3, [r3, #0]
 8004e16:	461a      	mov	r2, r3
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	3302      	adds	r3, #2
 8004e26:	61bb      	str	r3, [r7, #24]
 8004e28:	e007      	b.n	8004e3a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	781a      	ldrb	r2, [r3, #0]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e34:	69fb      	ldr	r3, [r7, #28]
 8004e36:	3301      	adds	r3, #1
 8004e38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e3e:	b29b      	uxth	r3, r3
 8004e40:	3b01      	subs	r3, #1
 8004e42:	b29a      	uxth	r2, r3
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e4c:	b29b      	uxth	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d1cb      	bne.n	8004dea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	9300      	str	r3, [sp, #0]
 8004e56:	697b      	ldr	r3, [r7, #20]
 8004e58:	2200      	movs	r2, #0
 8004e5a:	2140      	movs	r1, #64	@ 0x40
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f000 f814 	bl	8004e8a <UART_WaitOnFlagUntilTimeout>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d005      	beq.n	8004e74 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004e70:	2303      	movs	r3, #3
 8004e72:	e006      	b.n	8004e82 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e74:	68fb      	ldr	r3, [r7, #12]
 8004e76:	2220      	movs	r2, #32
 8004e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	e000      	b.n	8004e82 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004e80:	2302      	movs	r3, #2
  }
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3720      	adds	r7, #32
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}

08004e8a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e8a:	b580      	push	{r7, lr}
 8004e8c:	b086      	sub	sp, #24
 8004e8e:	af00      	add	r7, sp, #0
 8004e90:	60f8      	str	r0, [r7, #12]
 8004e92:	60b9      	str	r1, [r7, #8]
 8004e94:	603b      	str	r3, [r7, #0]
 8004e96:	4613      	mov	r3, r2
 8004e98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e9a:	e03b      	b.n	8004f14 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e9c:	6a3b      	ldr	r3, [r7, #32]
 8004e9e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004ea2:	d037      	beq.n	8004f14 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ea4:	f7fc fc90 	bl	80017c8 <HAL_GetTick>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	1ad3      	subs	r3, r2, r3
 8004eae:	6a3a      	ldr	r2, [r7, #32]
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d302      	bcc.n	8004eba <UART_WaitOnFlagUntilTimeout+0x30>
 8004eb4:	6a3b      	ldr	r3, [r7, #32]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d101      	bne.n	8004ebe <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004eba:	2303      	movs	r3, #3
 8004ebc:	e03a      	b.n	8004f34 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	68db      	ldr	r3, [r3, #12]
 8004ec4:	f003 0304 	and.w	r3, r3, #4
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d023      	beq.n	8004f14 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	2b80      	cmp	r3, #128	@ 0x80
 8004ed0:	d020      	beq.n	8004f14 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ed2:	68bb      	ldr	r3, [r7, #8]
 8004ed4:	2b40      	cmp	r3, #64	@ 0x40
 8004ed6:	d01d      	beq.n	8004f14 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	f003 0308 	and.w	r3, r3, #8
 8004ee2:	2b08      	cmp	r3, #8
 8004ee4:	d116      	bne.n	8004f14 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	617b      	str	r3, [r7, #20]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	617b      	str	r3, [r7, #20]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	685b      	ldr	r3, [r3, #4]
 8004ef8:	617b      	str	r3, [r7, #20]
 8004efa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004efc:	68f8      	ldr	r0, [r7, #12]
 8004efe:	f000 f81d 	bl	8004f3c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2208      	movs	r2, #8
 8004f06:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f10:	2301      	movs	r3, #1
 8004f12:	e00f      	b.n	8004f34 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	681a      	ldr	r2, [r3, #0]
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	4013      	ands	r3, r2
 8004f1e:	68ba      	ldr	r2, [r7, #8]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	bf0c      	ite	eq
 8004f24:	2301      	moveq	r3, #1
 8004f26:	2300      	movne	r3, #0
 8004f28:	b2db      	uxtb	r3, r3
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	79fb      	ldrb	r3, [r7, #7]
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d0b4      	beq.n	8004e9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3718      	adds	r7, #24
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}

08004f3c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b095      	sub	sp, #84	@ 0x54
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	330c      	adds	r3, #12
 8004f4a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f4e:	e853 3f00 	ldrex	r3, [r3]
 8004f52:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f56:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f5a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	330c      	adds	r3, #12
 8004f62:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f64:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f68:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f6c:	e841 2300 	strex	r3, r2, [r1]
 8004f70:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f72:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1e5      	bne.n	8004f44 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	3314      	adds	r3, #20
 8004f7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f80:	6a3b      	ldr	r3, [r7, #32]
 8004f82:	e853 3f00 	ldrex	r3, [r3]
 8004f86:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	f023 0301 	bic.w	r3, r3, #1
 8004f8e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	3314      	adds	r3, #20
 8004f96:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f98:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fa0:	e841 2300 	strex	r3, r2, [r1]
 8004fa4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1e5      	bne.n	8004f78 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d119      	bne.n	8004fe8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	330c      	adds	r3, #12
 8004fba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	e853 3f00 	ldrex	r3, [r3]
 8004fc2:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	f023 0310 	bic.w	r3, r3, #16
 8004fca:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	330c      	adds	r3, #12
 8004fd2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fd4:	61ba      	str	r2, [r7, #24]
 8004fd6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fd8:	6979      	ldr	r1, [r7, #20]
 8004fda:	69ba      	ldr	r2, [r7, #24]
 8004fdc:	e841 2300 	strex	r3, r2, [r1]
 8004fe0:	613b      	str	r3, [r7, #16]
   return(result);
 8004fe2:	693b      	ldr	r3, [r7, #16]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d1e5      	bne.n	8004fb4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2220      	movs	r2, #32
 8004fec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ff6:	bf00      	nop
 8004ff8:	3754      	adds	r7, #84	@ 0x54
 8004ffa:	46bd      	mov	sp, r7
 8004ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005000:	4770      	bx	lr
	...

08005004 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005004:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005008:	b0c0      	sub	sp, #256	@ 0x100
 800500a:	af00      	add	r7, sp, #0
 800500c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	691b      	ldr	r3, [r3, #16]
 8005018:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800501c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005020:	68d9      	ldr	r1, [r3, #12]
 8005022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005026:	681a      	ldr	r2, [r3, #0]
 8005028:	ea40 0301 	orr.w	r3, r0, r1
 800502c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800502e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005032:	689a      	ldr	r2, [r3, #8]
 8005034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	431a      	orrs	r2, r3
 800503c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005040:	695b      	ldr	r3, [r3, #20]
 8005042:	431a      	orrs	r2, r3
 8005044:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005048:	69db      	ldr	r3, [r3, #28]
 800504a:	4313      	orrs	r3, r2
 800504c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800505c:	f021 010c 	bic.w	r1, r1, #12
 8005060:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800506a:	430b      	orrs	r3, r1
 800506c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800506e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	695b      	ldr	r3, [r3, #20]
 8005076:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800507a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800507e:	6999      	ldr	r1, [r3, #24]
 8005080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	ea40 0301 	orr.w	r3, r0, r1
 800508a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800508c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005090:	681a      	ldr	r2, [r3, #0]
 8005092:	4b8f      	ldr	r3, [pc, #572]	@ (80052d0 <UART_SetConfig+0x2cc>)
 8005094:	429a      	cmp	r2, r3
 8005096:	d005      	beq.n	80050a4 <UART_SetConfig+0xa0>
 8005098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	4b8d      	ldr	r3, [pc, #564]	@ (80052d4 <UART_SetConfig+0x2d0>)
 80050a0:	429a      	cmp	r2, r3
 80050a2:	d104      	bne.n	80050ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80050a4:	f7ff f8a6 	bl	80041f4 <HAL_RCC_GetPCLK2Freq>
 80050a8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80050ac:	e003      	b.n	80050b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80050ae:	f7ff f88d 	bl	80041cc <HAL_RCC_GetPCLK1Freq>
 80050b2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050ba:	69db      	ldr	r3, [r3, #28]
 80050bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050c0:	f040 810c 	bne.w	80052dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80050c8:	2200      	movs	r2, #0
 80050ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80050ce:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80050d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80050d6:	4622      	mov	r2, r4
 80050d8:	462b      	mov	r3, r5
 80050da:	1891      	adds	r1, r2, r2
 80050dc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80050de:	415b      	adcs	r3, r3
 80050e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80050e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80050e6:	4621      	mov	r1, r4
 80050e8:	eb12 0801 	adds.w	r8, r2, r1
 80050ec:	4629      	mov	r1, r5
 80050ee:	eb43 0901 	adc.w	r9, r3, r1
 80050f2:	f04f 0200 	mov.w	r2, #0
 80050f6:	f04f 0300 	mov.w	r3, #0
 80050fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80050fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005102:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005106:	4690      	mov	r8, r2
 8005108:	4699      	mov	r9, r3
 800510a:	4623      	mov	r3, r4
 800510c:	eb18 0303 	adds.w	r3, r8, r3
 8005110:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005114:	462b      	mov	r3, r5
 8005116:	eb49 0303 	adc.w	r3, r9, r3
 800511a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800511e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800512a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800512e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005132:	460b      	mov	r3, r1
 8005134:	18db      	adds	r3, r3, r3
 8005136:	653b      	str	r3, [r7, #80]	@ 0x50
 8005138:	4613      	mov	r3, r2
 800513a:	eb42 0303 	adc.w	r3, r2, r3
 800513e:	657b      	str	r3, [r7, #84]	@ 0x54
 8005140:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005144:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005148:	f7fb f8a2 	bl	8000290 <__aeabi_uldivmod>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4b61      	ldr	r3, [pc, #388]	@ (80052d8 <UART_SetConfig+0x2d4>)
 8005152:	fba3 2302 	umull	r2, r3, r3, r2
 8005156:	095b      	lsrs	r3, r3, #5
 8005158:	011c      	lsls	r4, r3, #4
 800515a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800515e:	2200      	movs	r2, #0
 8005160:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005164:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005168:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800516c:	4642      	mov	r2, r8
 800516e:	464b      	mov	r3, r9
 8005170:	1891      	adds	r1, r2, r2
 8005172:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005174:	415b      	adcs	r3, r3
 8005176:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005178:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800517c:	4641      	mov	r1, r8
 800517e:	eb12 0a01 	adds.w	sl, r2, r1
 8005182:	4649      	mov	r1, r9
 8005184:	eb43 0b01 	adc.w	fp, r3, r1
 8005188:	f04f 0200 	mov.w	r2, #0
 800518c:	f04f 0300 	mov.w	r3, #0
 8005190:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005194:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005198:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800519c:	4692      	mov	sl, r2
 800519e:	469b      	mov	fp, r3
 80051a0:	4643      	mov	r3, r8
 80051a2:	eb1a 0303 	adds.w	r3, sl, r3
 80051a6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80051aa:	464b      	mov	r3, r9
 80051ac:	eb4b 0303 	adc.w	r3, fp, r3
 80051b0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80051b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051b8:	685b      	ldr	r3, [r3, #4]
 80051ba:	2200      	movs	r2, #0
 80051bc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80051c0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80051c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80051c8:	460b      	mov	r3, r1
 80051ca:	18db      	adds	r3, r3, r3
 80051cc:	643b      	str	r3, [r7, #64]	@ 0x40
 80051ce:	4613      	mov	r3, r2
 80051d0:	eb42 0303 	adc.w	r3, r2, r3
 80051d4:	647b      	str	r3, [r7, #68]	@ 0x44
 80051d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80051da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80051de:	f7fb f857 	bl	8000290 <__aeabi_uldivmod>
 80051e2:	4602      	mov	r2, r0
 80051e4:	460b      	mov	r3, r1
 80051e6:	4611      	mov	r1, r2
 80051e8:	4b3b      	ldr	r3, [pc, #236]	@ (80052d8 <UART_SetConfig+0x2d4>)
 80051ea:	fba3 2301 	umull	r2, r3, r3, r1
 80051ee:	095b      	lsrs	r3, r3, #5
 80051f0:	2264      	movs	r2, #100	@ 0x64
 80051f2:	fb02 f303 	mul.w	r3, r2, r3
 80051f6:	1acb      	subs	r3, r1, r3
 80051f8:	00db      	lsls	r3, r3, #3
 80051fa:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80051fe:	4b36      	ldr	r3, [pc, #216]	@ (80052d8 <UART_SetConfig+0x2d4>)
 8005200:	fba3 2302 	umull	r2, r3, r3, r2
 8005204:	095b      	lsrs	r3, r3, #5
 8005206:	005b      	lsls	r3, r3, #1
 8005208:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800520c:	441c      	add	r4, r3
 800520e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005212:	2200      	movs	r2, #0
 8005214:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005218:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800521c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005220:	4642      	mov	r2, r8
 8005222:	464b      	mov	r3, r9
 8005224:	1891      	adds	r1, r2, r2
 8005226:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005228:	415b      	adcs	r3, r3
 800522a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800522c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005230:	4641      	mov	r1, r8
 8005232:	1851      	adds	r1, r2, r1
 8005234:	6339      	str	r1, [r7, #48]	@ 0x30
 8005236:	4649      	mov	r1, r9
 8005238:	414b      	adcs	r3, r1
 800523a:	637b      	str	r3, [r7, #52]	@ 0x34
 800523c:	f04f 0200 	mov.w	r2, #0
 8005240:	f04f 0300 	mov.w	r3, #0
 8005244:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005248:	4659      	mov	r1, fp
 800524a:	00cb      	lsls	r3, r1, #3
 800524c:	4651      	mov	r1, sl
 800524e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005252:	4651      	mov	r1, sl
 8005254:	00ca      	lsls	r2, r1, #3
 8005256:	4610      	mov	r0, r2
 8005258:	4619      	mov	r1, r3
 800525a:	4603      	mov	r3, r0
 800525c:	4642      	mov	r2, r8
 800525e:	189b      	adds	r3, r3, r2
 8005260:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005264:	464b      	mov	r3, r9
 8005266:	460a      	mov	r2, r1
 8005268:	eb42 0303 	adc.w	r3, r2, r3
 800526c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005270:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005274:	685b      	ldr	r3, [r3, #4]
 8005276:	2200      	movs	r2, #0
 8005278:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800527c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005280:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005284:	460b      	mov	r3, r1
 8005286:	18db      	adds	r3, r3, r3
 8005288:	62bb      	str	r3, [r7, #40]	@ 0x28
 800528a:	4613      	mov	r3, r2
 800528c:	eb42 0303 	adc.w	r3, r2, r3
 8005290:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005292:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005296:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800529a:	f7fa fff9 	bl	8000290 <__aeabi_uldivmod>
 800529e:	4602      	mov	r2, r0
 80052a0:	460b      	mov	r3, r1
 80052a2:	4b0d      	ldr	r3, [pc, #52]	@ (80052d8 <UART_SetConfig+0x2d4>)
 80052a4:	fba3 1302 	umull	r1, r3, r3, r2
 80052a8:	095b      	lsrs	r3, r3, #5
 80052aa:	2164      	movs	r1, #100	@ 0x64
 80052ac:	fb01 f303 	mul.w	r3, r1, r3
 80052b0:	1ad3      	subs	r3, r2, r3
 80052b2:	00db      	lsls	r3, r3, #3
 80052b4:	3332      	adds	r3, #50	@ 0x32
 80052b6:	4a08      	ldr	r2, [pc, #32]	@ (80052d8 <UART_SetConfig+0x2d4>)
 80052b8:	fba2 2303 	umull	r2, r3, r2, r3
 80052bc:	095b      	lsrs	r3, r3, #5
 80052be:	f003 0207 	and.w	r2, r3, #7
 80052c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4422      	add	r2, r4
 80052ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052cc:	e106      	b.n	80054dc <UART_SetConfig+0x4d8>
 80052ce:	bf00      	nop
 80052d0:	40011000 	.word	0x40011000
 80052d4:	40011400 	.word	0x40011400
 80052d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80052e0:	2200      	movs	r2, #0
 80052e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80052e6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80052ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80052ee:	4642      	mov	r2, r8
 80052f0:	464b      	mov	r3, r9
 80052f2:	1891      	adds	r1, r2, r2
 80052f4:	6239      	str	r1, [r7, #32]
 80052f6:	415b      	adcs	r3, r3
 80052f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80052fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80052fe:	4641      	mov	r1, r8
 8005300:	1854      	adds	r4, r2, r1
 8005302:	4649      	mov	r1, r9
 8005304:	eb43 0501 	adc.w	r5, r3, r1
 8005308:	f04f 0200 	mov.w	r2, #0
 800530c:	f04f 0300 	mov.w	r3, #0
 8005310:	00eb      	lsls	r3, r5, #3
 8005312:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005316:	00e2      	lsls	r2, r4, #3
 8005318:	4614      	mov	r4, r2
 800531a:	461d      	mov	r5, r3
 800531c:	4643      	mov	r3, r8
 800531e:	18e3      	adds	r3, r4, r3
 8005320:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005324:	464b      	mov	r3, r9
 8005326:	eb45 0303 	adc.w	r3, r5, r3
 800532a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800532e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	2200      	movs	r2, #0
 8005336:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800533a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800533e:	f04f 0200 	mov.w	r2, #0
 8005342:	f04f 0300 	mov.w	r3, #0
 8005346:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800534a:	4629      	mov	r1, r5
 800534c:	008b      	lsls	r3, r1, #2
 800534e:	4621      	mov	r1, r4
 8005350:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005354:	4621      	mov	r1, r4
 8005356:	008a      	lsls	r2, r1, #2
 8005358:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800535c:	f7fa ff98 	bl	8000290 <__aeabi_uldivmod>
 8005360:	4602      	mov	r2, r0
 8005362:	460b      	mov	r3, r1
 8005364:	4b60      	ldr	r3, [pc, #384]	@ (80054e8 <UART_SetConfig+0x4e4>)
 8005366:	fba3 2302 	umull	r2, r3, r3, r2
 800536a:	095b      	lsrs	r3, r3, #5
 800536c:	011c      	lsls	r4, r3, #4
 800536e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005372:	2200      	movs	r2, #0
 8005374:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005378:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800537c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005380:	4642      	mov	r2, r8
 8005382:	464b      	mov	r3, r9
 8005384:	1891      	adds	r1, r2, r2
 8005386:	61b9      	str	r1, [r7, #24]
 8005388:	415b      	adcs	r3, r3
 800538a:	61fb      	str	r3, [r7, #28]
 800538c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005390:	4641      	mov	r1, r8
 8005392:	1851      	adds	r1, r2, r1
 8005394:	6139      	str	r1, [r7, #16]
 8005396:	4649      	mov	r1, r9
 8005398:	414b      	adcs	r3, r1
 800539a:	617b      	str	r3, [r7, #20]
 800539c:	f04f 0200 	mov.w	r2, #0
 80053a0:	f04f 0300 	mov.w	r3, #0
 80053a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053a8:	4659      	mov	r1, fp
 80053aa:	00cb      	lsls	r3, r1, #3
 80053ac:	4651      	mov	r1, sl
 80053ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053b2:	4651      	mov	r1, sl
 80053b4:	00ca      	lsls	r2, r1, #3
 80053b6:	4610      	mov	r0, r2
 80053b8:	4619      	mov	r1, r3
 80053ba:	4603      	mov	r3, r0
 80053bc:	4642      	mov	r2, r8
 80053be:	189b      	adds	r3, r3, r2
 80053c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80053c4:	464b      	mov	r3, r9
 80053c6:	460a      	mov	r2, r1
 80053c8:	eb42 0303 	adc.w	r3, r2, r3
 80053cc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80053d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	2200      	movs	r2, #0
 80053d8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80053da:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80053dc:	f04f 0200 	mov.w	r2, #0
 80053e0:	f04f 0300 	mov.w	r3, #0
 80053e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80053e8:	4649      	mov	r1, r9
 80053ea:	008b      	lsls	r3, r1, #2
 80053ec:	4641      	mov	r1, r8
 80053ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053f2:	4641      	mov	r1, r8
 80053f4:	008a      	lsls	r2, r1, #2
 80053f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80053fa:	f7fa ff49 	bl	8000290 <__aeabi_uldivmod>
 80053fe:	4602      	mov	r2, r0
 8005400:	460b      	mov	r3, r1
 8005402:	4611      	mov	r1, r2
 8005404:	4b38      	ldr	r3, [pc, #224]	@ (80054e8 <UART_SetConfig+0x4e4>)
 8005406:	fba3 2301 	umull	r2, r3, r3, r1
 800540a:	095b      	lsrs	r3, r3, #5
 800540c:	2264      	movs	r2, #100	@ 0x64
 800540e:	fb02 f303 	mul.w	r3, r2, r3
 8005412:	1acb      	subs	r3, r1, r3
 8005414:	011b      	lsls	r3, r3, #4
 8005416:	3332      	adds	r3, #50	@ 0x32
 8005418:	4a33      	ldr	r2, [pc, #204]	@ (80054e8 <UART_SetConfig+0x4e4>)
 800541a:	fba2 2303 	umull	r2, r3, r2, r3
 800541e:	095b      	lsrs	r3, r3, #5
 8005420:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005424:	441c      	add	r4, r3
 8005426:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800542a:	2200      	movs	r2, #0
 800542c:	673b      	str	r3, [r7, #112]	@ 0x70
 800542e:	677a      	str	r2, [r7, #116]	@ 0x74
 8005430:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005434:	4642      	mov	r2, r8
 8005436:	464b      	mov	r3, r9
 8005438:	1891      	adds	r1, r2, r2
 800543a:	60b9      	str	r1, [r7, #8]
 800543c:	415b      	adcs	r3, r3
 800543e:	60fb      	str	r3, [r7, #12]
 8005440:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005444:	4641      	mov	r1, r8
 8005446:	1851      	adds	r1, r2, r1
 8005448:	6039      	str	r1, [r7, #0]
 800544a:	4649      	mov	r1, r9
 800544c:	414b      	adcs	r3, r1
 800544e:	607b      	str	r3, [r7, #4]
 8005450:	f04f 0200 	mov.w	r2, #0
 8005454:	f04f 0300 	mov.w	r3, #0
 8005458:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800545c:	4659      	mov	r1, fp
 800545e:	00cb      	lsls	r3, r1, #3
 8005460:	4651      	mov	r1, sl
 8005462:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005466:	4651      	mov	r1, sl
 8005468:	00ca      	lsls	r2, r1, #3
 800546a:	4610      	mov	r0, r2
 800546c:	4619      	mov	r1, r3
 800546e:	4603      	mov	r3, r0
 8005470:	4642      	mov	r2, r8
 8005472:	189b      	adds	r3, r3, r2
 8005474:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005476:	464b      	mov	r3, r9
 8005478:	460a      	mov	r2, r1
 800547a:	eb42 0303 	adc.w	r3, r2, r3
 800547e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005480:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005484:	685b      	ldr	r3, [r3, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	663b      	str	r3, [r7, #96]	@ 0x60
 800548a:	667a      	str	r2, [r7, #100]	@ 0x64
 800548c:	f04f 0200 	mov.w	r2, #0
 8005490:	f04f 0300 	mov.w	r3, #0
 8005494:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005498:	4649      	mov	r1, r9
 800549a:	008b      	lsls	r3, r1, #2
 800549c:	4641      	mov	r1, r8
 800549e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054a2:	4641      	mov	r1, r8
 80054a4:	008a      	lsls	r2, r1, #2
 80054a6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80054aa:	f7fa fef1 	bl	8000290 <__aeabi_uldivmod>
 80054ae:	4602      	mov	r2, r0
 80054b0:	460b      	mov	r3, r1
 80054b2:	4b0d      	ldr	r3, [pc, #52]	@ (80054e8 <UART_SetConfig+0x4e4>)
 80054b4:	fba3 1302 	umull	r1, r3, r3, r2
 80054b8:	095b      	lsrs	r3, r3, #5
 80054ba:	2164      	movs	r1, #100	@ 0x64
 80054bc:	fb01 f303 	mul.w	r3, r1, r3
 80054c0:	1ad3      	subs	r3, r2, r3
 80054c2:	011b      	lsls	r3, r3, #4
 80054c4:	3332      	adds	r3, #50	@ 0x32
 80054c6:	4a08      	ldr	r2, [pc, #32]	@ (80054e8 <UART_SetConfig+0x4e4>)
 80054c8:	fba2 2303 	umull	r2, r3, r2, r3
 80054cc:	095b      	lsrs	r3, r3, #5
 80054ce:	f003 020f 	and.w	r2, r3, #15
 80054d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	4422      	add	r2, r4
 80054da:	609a      	str	r2, [r3, #8]
}
 80054dc:	bf00      	nop
 80054de:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80054e2:	46bd      	mov	sp, r7
 80054e4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80054e8:	51eb851f 	.word	0x51eb851f

080054ec <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80054ec:	b084      	sub	sp, #16
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b084      	sub	sp, #16
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	6078      	str	r0, [r7, #4]
 80054f6:	f107 001c 	add.w	r0, r7, #28
 80054fa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80054fe:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8005502:	2b01      	cmp	r3, #1
 8005504:	d123      	bne.n	800554e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800550a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	68db      	ldr	r3, [r3, #12]
 8005516:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800551a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800551e:	687a      	ldr	r2, [r7, #4]
 8005520:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	68db      	ldr	r3, [r3, #12]
 8005526:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800552e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005532:	2b01      	cmp	r3, #1
 8005534:	d105      	bne.n	8005542 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005542:	6878      	ldr	r0, [r7, #4]
 8005544:	f000 faa0 	bl	8005a88 <USB_CoreReset>
 8005548:	4603      	mov	r3, r0
 800554a:	73fb      	strb	r3, [r7, #15]
 800554c:	e01b      	b.n	8005586 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	68db      	ldr	r3, [r3, #12]
 8005552:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 fa94 	bl	8005a88 <USB_CoreReset>
 8005560:	4603      	mov	r3, r0
 8005562:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005564:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005568:	2b00      	cmp	r3, #0
 800556a:	d106      	bne.n	800557a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005570:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	639a      	str	r2, [r3, #56]	@ 0x38
 8005578:	e005      	b.n	8005586 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800557e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005586:	7fbb      	ldrb	r3, [r7, #30]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d10b      	bne.n	80055a4 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	f043 0206 	orr.w	r2, r3, #6
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f043 0220 	orr.w	r2, r3, #32
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80055a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80055a6:	4618      	mov	r0, r3
 80055a8:	3710      	adds	r7, #16
 80055aa:	46bd      	mov	sp, r7
 80055ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80055b0:	b004      	add	sp, #16
 80055b2:	4770      	bx	lr

080055b4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f023 0201 	bic.w	r2, r3, #1
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	370c      	adds	r7, #12
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr

080055d6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b084      	sub	sp, #16
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
 80055de:	460b      	mov	r3, r1
 80055e0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80055e2:	2300      	movs	r3, #0
 80055e4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	68db      	ldr	r3, [r3, #12]
 80055ea:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80055f2:	78fb      	ldrb	r3, [r7, #3]
 80055f4:	2b01      	cmp	r3, #1
 80055f6:	d115      	bne.n	8005624 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005604:	200a      	movs	r0, #10
 8005606:	f7fc f8eb 	bl	80017e0 <HAL_Delay>
      ms += 10U;
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	330a      	adds	r3, #10
 800560e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005610:	6878      	ldr	r0, [r7, #4]
 8005612:	f000 fa2b 	bl	8005a6c <USB_GetMode>
 8005616:	4603      	mov	r3, r0
 8005618:	2b01      	cmp	r3, #1
 800561a:	d01e      	beq.n	800565a <USB_SetCurrentMode+0x84>
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2bc7      	cmp	r3, #199	@ 0xc7
 8005620:	d9f0      	bls.n	8005604 <USB_SetCurrentMode+0x2e>
 8005622:	e01a      	b.n	800565a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005624:	78fb      	ldrb	r3, [r7, #3]
 8005626:	2b00      	cmp	r3, #0
 8005628:	d115      	bne.n	8005656 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	68db      	ldr	r3, [r3, #12]
 800562e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005636:	200a      	movs	r0, #10
 8005638:	f7fc f8d2 	bl	80017e0 <HAL_Delay>
      ms += 10U;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	330a      	adds	r3, #10
 8005640:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 fa12 	bl	8005a6c <USB_GetMode>
 8005648:	4603      	mov	r3, r0
 800564a:	2b00      	cmp	r3, #0
 800564c:	d005      	beq.n	800565a <USB_SetCurrentMode+0x84>
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	2bc7      	cmp	r3, #199	@ 0xc7
 8005652:	d9f0      	bls.n	8005636 <USB_SetCurrentMode+0x60>
 8005654:	e001      	b.n	800565a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005656:	2301      	movs	r3, #1
 8005658:	e005      	b.n	8005666 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	2bc8      	cmp	r3, #200	@ 0xc8
 800565e:	d101      	bne.n	8005664 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005660:	2301      	movs	r3, #1
 8005662:	e000      	b.n	8005666 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005664:	2300      	movs	r3, #0
}
 8005666:	4618      	mov	r0, r3
 8005668:	3710      	adds	r7, #16
 800566a:	46bd      	mov	sp, r7
 800566c:	bd80      	pop	{r7, pc}
	...

08005670 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005670:	b084      	sub	sp, #16
 8005672:	b580      	push	{r7, lr}
 8005674:	b086      	sub	sp, #24
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
 800567a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800567e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005682:	2300      	movs	r3, #0
 8005684:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800568a:	2300      	movs	r3, #0
 800568c:	613b      	str	r3, [r7, #16]
 800568e:	e009      	b.n	80056a4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005690:	687a      	ldr	r2, [r7, #4]
 8005692:	693b      	ldr	r3, [r7, #16]
 8005694:	3340      	adds	r3, #64	@ 0x40
 8005696:	009b      	lsls	r3, r3, #2
 8005698:	4413      	add	r3, r2
 800569a:	2200      	movs	r2, #0
 800569c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800569e:	693b      	ldr	r3, [r7, #16]
 80056a0:	3301      	adds	r3, #1
 80056a2:	613b      	str	r3, [r7, #16]
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	2b0e      	cmp	r3, #14
 80056a8:	d9f2      	bls.n	8005690 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 80056aa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d11c      	bne.n	80056ec <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056c0:	f043 0302 	orr.w	r3, r3, #2
 80056c4:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056ca:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80056ea:	e00b      	b.n	8005704 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056f0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056fc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800570a:	461a      	mov	r2, r3
 800570c:	2300      	movs	r3, #0
 800570e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005710:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005714:	2b01      	cmp	r3, #1
 8005716:	d10d      	bne.n	8005734 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005718:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800571c:	2b00      	cmp	r3, #0
 800571e:	d104      	bne.n	800572a <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005720:	2100      	movs	r1, #0
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f968 	bl	80059f8 <USB_SetDevSpeed>
 8005728:	e008      	b.n	800573c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800572a:	2101      	movs	r1, #1
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f963 	bl	80059f8 <USB_SetDevSpeed>
 8005732:	e003      	b.n	800573c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005734:	2103      	movs	r1, #3
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f95e 	bl	80059f8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800573c:	2110      	movs	r1, #16
 800573e:	6878      	ldr	r0, [r7, #4]
 8005740:	f000 f8fa 	bl	8005938 <USB_FlushTxFifo>
 8005744:	4603      	mov	r3, r0
 8005746:	2b00      	cmp	r3, #0
 8005748:	d001      	beq.n	800574e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800574a:	2301      	movs	r3, #1
 800574c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800574e:	6878      	ldr	r0, [r7, #4]
 8005750:	f000 f924 	bl	800599c <USB_FlushRxFifo>
 8005754:	4603      	mov	r3, r0
 8005756:	2b00      	cmp	r3, #0
 8005758:	d001      	beq.n	800575e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800575a:	2301      	movs	r3, #1
 800575c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005764:	461a      	mov	r2, r3
 8005766:	2300      	movs	r3, #0
 8005768:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005770:	461a      	mov	r2, r3
 8005772:	2300      	movs	r3, #0
 8005774:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800577c:	461a      	mov	r2, r3
 800577e:	2300      	movs	r3, #0
 8005780:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005782:	2300      	movs	r3, #0
 8005784:	613b      	str	r3, [r7, #16]
 8005786:	e043      	b.n	8005810 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005788:	693b      	ldr	r3, [r7, #16]
 800578a:	015a      	lsls	r2, r3, #5
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	4413      	add	r3, r2
 8005790:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800579a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800579e:	d118      	bne.n	80057d2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 80057a0:	693b      	ldr	r3, [r7, #16]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d10a      	bne.n	80057bc <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 80057a6:	693b      	ldr	r3, [r7, #16]
 80057a8:	015a      	lsls	r2, r3, #5
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	4413      	add	r3, r2
 80057ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057b2:	461a      	mov	r2, r3
 80057b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80057b8:	6013      	str	r3, [r2, #0]
 80057ba:	e013      	b.n	80057e4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	015a      	lsls	r2, r3, #5
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	4413      	add	r3, r2
 80057c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057c8:	461a      	mov	r2, r3
 80057ca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80057ce:	6013      	str	r3, [r2, #0]
 80057d0:	e008      	b.n	80057e4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	015a      	lsls	r2, r3, #5
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	4413      	add	r3, r2
 80057da:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057de:	461a      	mov	r2, r3
 80057e0:	2300      	movs	r3, #0
 80057e2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	015a      	lsls	r2, r3, #5
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	4413      	add	r3, r2
 80057ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f0:	461a      	mov	r2, r3
 80057f2:	2300      	movs	r3, #0
 80057f4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	015a      	lsls	r2, r3, #5
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	4413      	add	r3, r2
 80057fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005802:	461a      	mov	r2, r3
 8005804:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005808:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800580a:	693b      	ldr	r3, [r7, #16]
 800580c:	3301      	adds	r3, #1
 800580e:	613b      	str	r3, [r7, #16]
 8005810:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005814:	461a      	mov	r2, r3
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	4293      	cmp	r3, r2
 800581a:	d3b5      	bcc.n	8005788 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800581c:	2300      	movs	r3, #0
 800581e:	613b      	str	r3, [r7, #16]
 8005820:	e043      	b.n	80058aa <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	015a      	lsls	r2, r3, #5
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	4413      	add	r3, r2
 800582a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005834:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005838:	d118      	bne.n	800586c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d10a      	bne.n	8005856 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005840:	693b      	ldr	r3, [r7, #16]
 8005842:	015a      	lsls	r2, r3, #5
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	4413      	add	r3, r2
 8005848:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800584c:	461a      	mov	r2, r3
 800584e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005852:	6013      	str	r3, [r2, #0]
 8005854:	e013      	b.n	800587e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005856:	693b      	ldr	r3, [r7, #16]
 8005858:	015a      	lsls	r2, r3, #5
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	4413      	add	r3, r2
 800585e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005862:	461a      	mov	r2, r3
 8005864:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005868:	6013      	str	r3, [r2, #0]
 800586a:	e008      	b.n	800587e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	015a      	lsls	r2, r3, #5
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	4413      	add	r3, r2
 8005874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005878:	461a      	mov	r2, r3
 800587a:	2300      	movs	r3, #0
 800587c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800587e:	693b      	ldr	r3, [r7, #16]
 8005880:	015a      	lsls	r2, r3, #5
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	4413      	add	r3, r2
 8005886:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800588a:	461a      	mov	r2, r3
 800588c:	2300      	movs	r3, #0
 800588e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005890:	693b      	ldr	r3, [r7, #16]
 8005892:	015a      	lsls	r2, r3, #5
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	4413      	add	r3, r2
 8005898:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800589c:	461a      	mov	r2, r3
 800589e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80058a2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	3301      	adds	r3, #1
 80058a8:	613b      	str	r3, [r7, #16]
 80058aa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80058ae:	461a      	mov	r2, r3
 80058b0:	693b      	ldr	r3, [r7, #16]
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d3b5      	bcc.n	8005822 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058bc:	691b      	ldr	r3, [r3, #16]
 80058be:	68fa      	ldr	r2, [r7, #12]
 80058c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058c8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	2200      	movs	r2, #0
 80058ce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 80058d6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80058d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d105      	bne.n	80058ec <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	f043 0210 	orr.w	r2, r3, #16
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	699a      	ldr	r2, [r3, #24]
 80058f0:	4b10      	ldr	r3, [pc, #64]	@ (8005934 <USB_DevInit+0x2c4>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80058f8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d005      	beq.n	800590c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	699b      	ldr	r3, [r3, #24]
 8005904:	f043 0208 	orr.w	r2, r3, #8
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800590c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005910:	2b01      	cmp	r3, #1
 8005912:	d107      	bne.n	8005924 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	699b      	ldr	r3, [r3, #24]
 8005918:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800591c:	f043 0304 	orr.w	r3, r3, #4
 8005920:	687a      	ldr	r2, [r7, #4]
 8005922:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005924:	7dfb      	ldrb	r3, [r7, #23]
}
 8005926:	4618      	mov	r0, r3
 8005928:	3718      	adds	r7, #24
 800592a:	46bd      	mov	sp, r7
 800592c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005930:	b004      	add	sp, #16
 8005932:	4770      	bx	lr
 8005934:	803c3800 	.word	0x803c3800

08005938 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005938:	b480      	push	{r7}
 800593a:	b085      	sub	sp, #20
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
 8005940:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005942:	2300      	movs	r3, #0
 8005944:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	3301      	adds	r3, #1
 800594a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005952:	d901      	bls.n	8005958 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005954:	2303      	movs	r3, #3
 8005956:	e01b      	b.n	8005990 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	691b      	ldr	r3, [r3, #16]
 800595c:	2b00      	cmp	r3, #0
 800595e:	daf2      	bge.n	8005946 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005960:	2300      	movs	r3, #0
 8005962:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	019b      	lsls	r3, r3, #6
 8005968:	f043 0220 	orr.w	r2, r3, #32
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	3301      	adds	r3, #1
 8005974:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800597c:	d901      	bls.n	8005982 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800597e:	2303      	movs	r3, #3
 8005980:	e006      	b.n	8005990 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	691b      	ldr	r3, [r3, #16]
 8005986:	f003 0320 	and.w	r3, r3, #32
 800598a:	2b20      	cmp	r3, #32
 800598c:	d0f0      	beq.n	8005970 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800598e:	2300      	movs	r3, #0
}
 8005990:	4618      	mov	r0, r3
 8005992:	3714      	adds	r7, #20
 8005994:	46bd      	mov	sp, r7
 8005996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599a:	4770      	bx	lr

0800599c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800599c:	b480      	push	{r7}
 800599e:	b085      	sub	sp, #20
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80059a4:	2300      	movs	r3, #0
 80059a6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	3301      	adds	r3, #1
 80059ac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059b4:	d901      	bls.n	80059ba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80059b6:	2303      	movs	r3, #3
 80059b8:	e018      	b.n	80059ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	daf2      	bge.n	80059a8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80059c2:	2300      	movs	r3, #0
 80059c4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2210      	movs	r2, #16
 80059ca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	3301      	adds	r3, #1
 80059d0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80059d8:	d901      	bls.n	80059de <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e006      	b.n	80059ec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	f003 0310 	and.w	r3, r3, #16
 80059e6:	2b10      	cmp	r3, #16
 80059e8:	d0f0      	beq.n	80059cc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80059ea:	2300      	movs	r3, #0
}
 80059ec:	4618      	mov	r0, r3
 80059ee:	3714      	adds	r7, #20
 80059f0:	46bd      	mov	sp, r7
 80059f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f6:	4770      	bx	lr

080059f8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b085      	sub	sp, #20
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
 8005a00:	460b      	mov	r3, r1
 8005a02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	78fb      	ldrb	r3, [r7, #3]
 8005a12:	68f9      	ldr	r1, [r7, #12]
 8005a14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3714      	adds	r7, #20
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr

08005a2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a2a:	b480      	push	{r7}
 8005a2c:	b085      	sub	sp, #20
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	68fa      	ldr	r2, [r7, #12]
 8005a40:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8005a44:	f023 0303 	bic.w	r3, r3, #3
 8005a48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	68fa      	ldr	r2, [r7, #12]
 8005a54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a58:	f043 0302 	orr.w	r3, r3, #2
 8005a5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3714      	adds	r7, #20
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	695b      	ldr	r3, [r3, #20]
 8005a78:	f003 0301 	and.w	r3, r3, #1
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	370c      	adds	r7, #12
 8005a80:	46bd      	mov	sp, r7
 8005a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a86:	4770      	bx	lr

08005a88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b085      	sub	sp, #20
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005a90:	2300      	movs	r3, #0
 8005a92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	3301      	adds	r3, #1
 8005a98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005aa0:	d901      	bls.n	8005aa6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e022      	b.n	8005aec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	691b      	ldr	r3, [r3, #16]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	daf2      	bge.n	8005a94 <USB_CoreReset+0xc>

  count = 10U;
 8005aae:	230a      	movs	r3, #10
 8005ab0:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8005ab2:	e002      	b.n	8005aba <USB_CoreReset+0x32>
  {
    count--;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	3b01      	subs	r3, #1
 8005ab8:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1f9      	bne.n	8005ab4 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	691b      	ldr	r3, [r3, #16]
 8005ac4:	f043 0201 	orr.w	r2, r3, #1
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	3301      	adds	r3, #1
 8005ad0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005ad8:	d901      	bls.n	8005ade <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8005ada:	2303      	movs	r3, #3
 8005adc:	e006      	b.n	8005aec <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	691b      	ldr	r3, [r3, #16]
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b01      	cmp	r3, #1
 8005ae8:	d0f0      	beq.n	8005acc <USB_CoreReset+0x44>

  return HAL_OK;
 8005aea:	2300      	movs	r3, #0
}
 8005aec:	4618      	mov	r0, r3
 8005aee:	3714      	adds	r7, #20
 8005af0:	46bd      	mov	sp, r7
 8005af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af6:	4770      	bx	lr

08005af8 <std>:
 8005af8:	2300      	movs	r3, #0
 8005afa:	b510      	push	{r4, lr}
 8005afc:	4604      	mov	r4, r0
 8005afe:	e9c0 3300 	strd	r3, r3, [r0]
 8005b02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005b06:	6083      	str	r3, [r0, #8]
 8005b08:	8181      	strh	r1, [r0, #12]
 8005b0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8005b0c:	81c2      	strh	r2, [r0, #14]
 8005b0e:	6183      	str	r3, [r0, #24]
 8005b10:	4619      	mov	r1, r3
 8005b12:	2208      	movs	r2, #8
 8005b14:	305c      	adds	r0, #92	@ 0x5c
 8005b16:	f000 f9f9 	bl	8005f0c <memset>
 8005b1a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b50 <std+0x58>)
 8005b1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8005b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b54 <std+0x5c>)
 8005b20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005b22:	4b0d      	ldr	r3, [pc, #52]	@ (8005b58 <std+0x60>)
 8005b24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005b26:	4b0d      	ldr	r3, [pc, #52]	@ (8005b5c <std+0x64>)
 8005b28:	6323      	str	r3, [r4, #48]	@ 0x30
 8005b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8005b60 <std+0x68>)
 8005b2c:	6224      	str	r4, [r4, #32]
 8005b2e:	429c      	cmp	r4, r3
 8005b30:	d006      	beq.n	8005b40 <std+0x48>
 8005b32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005b36:	4294      	cmp	r4, r2
 8005b38:	d002      	beq.n	8005b40 <std+0x48>
 8005b3a:	33d0      	adds	r3, #208	@ 0xd0
 8005b3c:	429c      	cmp	r4, r3
 8005b3e:	d105      	bne.n	8005b4c <std+0x54>
 8005b40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005b44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b48:	f000 ba58 	b.w	8005ffc <__retarget_lock_init_recursive>
 8005b4c:	bd10      	pop	{r4, pc}
 8005b4e:	bf00      	nop
 8005b50:	08005d5d 	.word	0x08005d5d
 8005b54:	08005d7f 	.word	0x08005d7f
 8005b58:	08005db7 	.word	0x08005db7
 8005b5c:	08005ddb 	.word	0x08005ddb
 8005b60:	20003800 	.word	0x20003800

08005b64 <stdio_exit_handler>:
 8005b64:	4a02      	ldr	r2, [pc, #8]	@ (8005b70 <stdio_exit_handler+0xc>)
 8005b66:	4903      	ldr	r1, [pc, #12]	@ (8005b74 <stdio_exit_handler+0x10>)
 8005b68:	4803      	ldr	r0, [pc, #12]	@ (8005b78 <stdio_exit_handler+0x14>)
 8005b6a:	f000 b869 	b.w	8005c40 <_fwalk_sglue>
 8005b6e:	bf00      	nop
 8005b70:	20000050 	.word	0x20000050
 8005b74:	08006899 	.word	0x08006899
 8005b78:	20000060 	.word	0x20000060

08005b7c <cleanup_stdio>:
 8005b7c:	6841      	ldr	r1, [r0, #4]
 8005b7e:	4b0c      	ldr	r3, [pc, #48]	@ (8005bb0 <cleanup_stdio+0x34>)
 8005b80:	4299      	cmp	r1, r3
 8005b82:	b510      	push	{r4, lr}
 8005b84:	4604      	mov	r4, r0
 8005b86:	d001      	beq.n	8005b8c <cleanup_stdio+0x10>
 8005b88:	f000 fe86 	bl	8006898 <_fflush_r>
 8005b8c:	68a1      	ldr	r1, [r4, #8]
 8005b8e:	4b09      	ldr	r3, [pc, #36]	@ (8005bb4 <cleanup_stdio+0x38>)
 8005b90:	4299      	cmp	r1, r3
 8005b92:	d002      	beq.n	8005b9a <cleanup_stdio+0x1e>
 8005b94:	4620      	mov	r0, r4
 8005b96:	f000 fe7f 	bl	8006898 <_fflush_r>
 8005b9a:	68e1      	ldr	r1, [r4, #12]
 8005b9c:	4b06      	ldr	r3, [pc, #24]	@ (8005bb8 <cleanup_stdio+0x3c>)
 8005b9e:	4299      	cmp	r1, r3
 8005ba0:	d004      	beq.n	8005bac <cleanup_stdio+0x30>
 8005ba2:	4620      	mov	r0, r4
 8005ba4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ba8:	f000 be76 	b.w	8006898 <_fflush_r>
 8005bac:	bd10      	pop	{r4, pc}
 8005bae:	bf00      	nop
 8005bb0:	20003800 	.word	0x20003800
 8005bb4:	20003868 	.word	0x20003868
 8005bb8:	200038d0 	.word	0x200038d0

08005bbc <global_stdio_init.part.0>:
 8005bbc:	b510      	push	{r4, lr}
 8005bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8005bec <global_stdio_init.part.0+0x30>)
 8005bc0:	4c0b      	ldr	r4, [pc, #44]	@ (8005bf0 <global_stdio_init.part.0+0x34>)
 8005bc2:	4a0c      	ldr	r2, [pc, #48]	@ (8005bf4 <global_stdio_init.part.0+0x38>)
 8005bc4:	601a      	str	r2, [r3, #0]
 8005bc6:	4620      	mov	r0, r4
 8005bc8:	2200      	movs	r2, #0
 8005bca:	2104      	movs	r1, #4
 8005bcc:	f7ff ff94 	bl	8005af8 <std>
 8005bd0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	2109      	movs	r1, #9
 8005bd8:	f7ff ff8e 	bl	8005af8 <std>
 8005bdc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005be0:	2202      	movs	r2, #2
 8005be2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005be6:	2112      	movs	r1, #18
 8005be8:	f7ff bf86 	b.w	8005af8 <std>
 8005bec:	20003938 	.word	0x20003938
 8005bf0:	20003800 	.word	0x20003800
 8005bf4:	08005b65 	.word	0x08005b65

08005bf8 <__sfp_lock_acquire>:
 8005bf8:	4801      	ldr	r0, [pc, #4]	@ (8005c00 <__sfp_lock_acquire+0x8>)
 8005bfa:	f000 ba00 	b.w	8005ffe <__retarget_lock_acquire_recursive>
 8005bfe:	bf00      	nop
 8005c00:	20003941 	.word	0x20003941

08005c04 <__sfp_lock_release>:
 8005c04:	4801      	ldr	r0, [pc, #4]	@ (8005c0c <__sfp_lock_release+0x8>)
 8005c06:	f000 b9fb 	b.w	8006000 <__retarget_lock_release_recursive>
 8005c0a:	bf00      	nop
 8005c0c:	20003941 	.word	0x20003941

08005c10 <__sinit>:
 8005c10:	b510      	push	{r4, lr}
 8005c12:	4604      	mov	r4, r0
 8005c14:	f7ff fff0 	bl	8005bf8 <__sfp_lock_acquire>
 8005c18:	6a23      	ldr	r3, [r4, #32]
 8005c1a:	b11b      	cbz	r3, 8005c24 <__sinit+0x14>
 8005c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005c20:	f7ff bff0 	b.w	8005c04 <__sfp_lock_release>
 8005c24:	4b04      	ldr	r3, [pc, #16]	@ (8005c38 <__sinit+0x28>)
 8005c26:	6223      	str	r3, [r4, #32]
 8005c28:	4b04      	ldr	r3, [pc, #16]	@ (8005c3c <__sinit+0x2c>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d1f5      	bne.n	8005c1c <__sinit+0xc>
 8005c30:	f7ff ffc4 	bl	8005bbc <global_stdio_init.part.0>
 8005c34:	e7f2      	b.n	8005c1c <__sinit+0xc>
 8005c36:	bf00      	nop
 8005c38:	08005b7d 	.word	0x08005b7d
 8005c3c:	20003938 	.word	0x20003938

08005c40 <_fwalk_sglue>:
 8005c40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005c44:	4607      	mov	r7, r0
 8005c46:	4688      	mov	r8, r1
 8005c48:	4614      	mov	r4, r2
 8005c4a:	2600      	movs	r6, #0
 8005c4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005c50:	f1b9 0901 	subs.w	r9, r9, #1
 8005c54:	d505      	bpl.n	8005c62 <_fwalk_sglue+0x22>
 8005c56:	6824      	ldr	r4, [r4, #0]
 8005c58:	2c00      	cmp	r4, #0
 8005c5a:	d1f7      	bne.n	8005c4c <_fwalk_sglue+0xc>
 8005c5c:	4630      	mov	r0, r6
 8005c5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005c62:	89ab      	ldrh	r3, [r5, #12]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d907      	bls.n	8005c78 <_fwalk_sglue+0x38>
 8005c68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	d003      	beq.n	8005c78 <_fwalk_sglue+0x38>
 8005c70:	4629      	mov	r1, r5
 8005c72:	4638      	mov	r0, r7
 8005c74:	47c0      	blx	r8
 8005c76:	4306      	orrs	r6, r0
 8005c78:	3568      	adds	r5, #104	@ 0x68
 8005c7a:	e7e9      	b.n	8005c50 <_fwalk_sglue+0x10>

08005c7c <iprintf>:
 8005c7c:	b40f      	push	{r0, r1, r2, r3}
 8005c7e:	b507      	push	{r0, r1, r2, lr}
 8005c80:	4906      	ldr	r1, [pc, #24]	@ (8005c9c <iprintf+0x20>)
 8005c82:	ab04      	add	r3, sp, #16
 8005c84:	6808      	ldr	r0, [r1, #0]
 8005c86:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c8a:	6881      	ldr	r1, [r0, #8]
 8005c8c:	9301      	str	r3, [sp, #4]
 8005c8e:	f000 fadb 	bl	8006248 <_vfiprintf_r>
 8005c92:	b003      	add	sp, #12
 8005c94:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c98:	b004      	add	sp, #16
 8005c9a:	4770      	bx	lr
 8005c9c:	2000005c 	.word	0x2000005c

08005ca0 <_puts_r>:
 8005ca0:	6a03      	ldr	r3, [r0, #32]
 8005ca2:	b570      	push	{r4, r5, r6, lr}
 8005ca4:	6884      	ldr	r4, [r0, #8]
 8005ca6:	4605      	mov	r5, r0
 8005ca8:	460e      	mov	r6, r1
 8005caa:	b90b      	cbnz	r3, 8005cb0 <_puts_r+0x10>
 8005cac:	f7ff ffb0 	bl	8005c10 <__sinit>
 8005cb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005cb2:	07db      	lsls	r3, r3, #31
 8005cb4:	d405      	bmi.n	8005cc2 <_puts_r+0x22>
 8005cb6:	89a3      	ldrh	r3, [r4, #12]
 8005cb8:	0598      	lsls	r0, r3, #22
 8005cba:	d402      	bmi.n	8005cc2 <_puts_r+0x22>
 8005cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005cbe:	f000 f99e 	bl	8005ffe <__retarget_lock_acquire_recursive>
 8005cc2:	89a3      	ldrh	r3, [r4, #12]
 8005cc4:	0719      	lsls	r1, r3, #28
 8005cc6:	d502      	bpl.n	8005cce <_puts_r+0x2e>
 8005cc8:	6923      	ldr	r3, [r4, #16]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d135      	bne.n	8005d3a <_puts_r+0x9a>
 8005cce:	4621      	mov	r1, r4
 8005cd0:	4628      	mov	r0, r5
 8005cd2:	f000 f8c5 	bl	8005e60 <__swsetup_r>
 8005cd6:	b380      	cbz	r0, 8005d3a <_puts_r+0x9a>
 8005cd8:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005cdc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005cde:	07da      	lsls	r2, r3, #31
 8005ce0:	d405      	bmi.n	8005cee <_puts_r+0x4e>
 8005ce2:	89a3      	ldrh	r3, [r4, #12]
 8005ce4:	059b      	lsls	r3, r3, #22
 8005ce6:	d402      	bmi.n	8005cee <_puts_r+0x4e>
 8005ce8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005cea:	f000 f989 	bl	8006000 <__retarget_lock_release_recursive>
 8005cee:	4628      	mov	r0, r5
 8005cf0:	bd70      	pop	{r4, r5, r6, pc}
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	da04      	bge.n	8005d00 <_puts_r+0x60>
 8005cf6:	69a2      	ldr	r2, [r4, #24]
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	dc17      	bgt.n	8005d2c <_puts_r+0x8c>
 8005cfc:	290a      	cmp	r1, #10
 8005cfe:	d015      	beq.n	8005d2c <_puts_r+0x8c>
 8005d00:	6823      	ldr	r3, [r4, #0]
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	6022      	str	r2, [r4, #0]
 8005d06:	7019      	strb	r1, [r3, #0]
 8005d08:	68a3      	ldr	r3, [r4, #8]
 8005d0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	60a3      	str	r3, [r4, #8]
 8005d12:	2900      	cmp	r1, #0
 8005d14:	d1ed      	bne.n	8005cf2 <_puts_r+0x52>
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	da11      	bge.n	8005d3e <_puts_r+0x9e>
 8005d1a:	4622      	mov	r2, r4
 8005d1c:	210a      	movs	r1, #10
 8005d1e:	4628      	mov	r0, r5
 8005d20:	f000 f85f 	bl	8005de2 <__swbuf_r>
 8005d24:	3001      	adds	r0, #1
 8005d26:	d0d7      	beq.n	8005cd8 <_puts_r+0x38>
 8005d28:	250a      	movs	r5, #10
 8005d2a:	e7d7      	b.n	8005cdc <_puts_r+0x3c>
 8005d2c:	4622      	mov	r2, r4
 8005d2e:	4628      	mov	r0, r5
 8005d30:	f000 f857 	bl	8005de2 <__swbuf_r>
 8005d34:	3001      	adds	r0, #1
 8005d36:	d1e7      	bne.n	8005d08 <_puts_r+0x68>
 8005d38:	e7ce      	b.n	8005cd8 <_puts_r+0x38>
 8005d3a:	3e01      	subs	r6, #1
 8005d3c:	e7e4      	b.n	8005d08 <_puts_r+0x68>
 8005d3e:	6823      	ldr	r3, [r4, #0]
 8005d40:	1c5a      	adds	r2, r3, #1
 8005d42:	6022      	str	r2, [r4, #0]
 8005d44:	220a      	movs	r2, #10
 8005d46:	701a      	strb	r2, [r3, #0]
 8005d48:	e7ee      	b.n	8005d28 <_puts_r+0x88>
	...

08005d4c <puts>:
 8005d4c:	4b02      	ldr	r3, [pc, #8]	@ (8005d58 <puts+0xc>)
 8005d4e:	4601      	mov	r1, r0
 8005d50:	6818      	ldr	r0, [r3, #0]
 8005d52:	f7ff bfa5 	b.w	8005ca0 <_puts_r>
 8005d56:	bf00      	nop
 8005d58:	2000005c 	.word	0x2000005c

08005d5c <__sread>:
 8005d5c:	b510      	push	{r4, lr}
 8005d5e:	460c      	mov	r4, r1
 8005d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d64:	f000 f8fc 	bl	8005f60 <_read_r>
 8005d68:	2800      	cmp	r0, #0
 8005d6a:	bfab      	itete	ge
 8005d6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005d6e:	89a3      	ldrhlt	r3, [r4, #12]
 8005d70:	181b      	addge	r3, r3, r0
 8005d72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005d76:	bfac      	ite	ge
 8005d78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005d7a:	81a3      	strhlt	r3, [r4, #12]
 8005d7c:	bd10      	pop	{r4, pc}

08005d7e <__swrite>:
 8005d7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d82:	461f      	mov	r7, r3
 8005d84:	898b      	ldrh	r3, [r1, #12]
 8005d86:	05db      	lsls	r3, r3, #23
 8005d88:	4605      	mov	r5, r0
 8005d8a:	460c      	mov	r4, r1
 8005d8c:	4616      	mov	r6, r2
 8005d8e:	d505      	bpl.n	8005d9c <__swrite+0x1e>
 8005d90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005d94:	2302      	movs	r3, #2
 8005d96:	2200      	movs	r2, #0
 8005d98:	f000 f8d0 	bl	8005f3c <_lseek_r>
 8005d9c:	89a3      	ldrh	r3, [r4, #12]
 8005d9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005da2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005da6:	81a3      	strh	r3, [r4, #12]
 8005da8:	4632      	mov	r2, r6
 8005daa:	463b      	mov	r3, r7
 8005dac:	4628      	mov	r0, r5
 8005dae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005db2:	f000 b8e7 	b.w	8005f84 <_write_r>

08005db6 <__sseek>:
 8005db6:	b510      	push	{r4, lr}
 8005db8:	460c      	mov	r4, r1
 8005dba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dbe:	f000 f8bd 	bl	8005f3c <_lseek_r>
 8005dc2:	1c43      	adds	r3, r0, #1
 8005dc4:	89a3      	ldrh	r3, [r4, #12]
 8005dc6:	bf15      	itete	ne
 8005dc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005dca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005dce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005dd2:	81a3      	strheq	r3, [r4, #12]
 8005dd4:	bf18      	it	ne
 8005dd6:	81a3      	strhne	r3, [r4, #12]
 8005dd8:	bd10      	pop	{r4, pc}

08005dda <__sclose>:
 8005dda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dde:	f000 b89d 	b.w	8005f1c <_close_r>

08005de2 <__swbuf_r>:
 8005de2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005de4:	460e      	mov	r6, r1
 8005de6:	4614      	mov	r4, r2
 8005de8:	4605      	mov	r5, r0
 8005dea:	b118      	cbz	r0, 8005df4 <__swbuf_r+0x12>
 8005dec:	6a03      	ldr	r3, [r0, #32]
 8005dee:	b90b      	cbnz	r3, 8005df4 <__swbuf_r+0x12>
 8005df0:	f7ff ff0e 	bl	8005c10 <__sinit>
 8005df4:	69a3      	ldr	r3, [r4, #24]
 8005df6:	60a3      	str	r3, [r4, #8]
 8005df8:	89a3      	ldrh	r3, [r4, #12]
 8005dfa:	071a      	lsls	r2, r3, #28
 8005dfc:	d501      	bpl.n	8005e02 <__swbuf_r+0x20>
 8005dfe:	6923      	ldr	r3, [r4, #16]
 8005e00:	b943      	cbnz	r3, 8005e14 <__swbuf_r+0x32>
 8005e02:	4621      	mov	r1, r4
 8005e04:	4628      	mov	r0, r5
 8005e06:	f000 f82b 	bl	8005e60 <__swsetup_r>
 8005e0a:	b118      	cbz	r0, 8005e14 <__swbuf_r+0x32>
 8005e0c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005e10:	4638      	mov	r0, r7
 8005e12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e14:	6823      	ldr	r3, [r4, #0]
 8005e16:	6922      	ldr	r2, [r4, #16]
 8005e18:	1a98      	subs	r0, r3, r2
 8005e1a:	6963      	ldr	r3, [r4, #20]
 8005e1c:	b2f6      	uxtb	r6, r6
 8005e1e:	4283      	cmp	r3, r0
 8005e20:	4637      	mov	r7, r6
 8005e22:	dc05      	bgt.n	8005e30 <__swbuf_r+0x4e>
 8005e24:	4621      	mov	r1, r4
 8005e26:	4628      	mov	r0, r5
 8005e28:	f000 fd36 	bl	8006898 <_fflush_r>
 8005e2c:	2800      	cmp	r0, #0
 8005e2e:	d1ed      	bne.n	8005e0c <__swbuf_r+0x2a>
 8005e30:	68a3      	ldr	r3, [r4, #8]
 8005e32:	3b01      	subs	r3, #1
 8005e34:	60a3      	str	r3, [r4, #8]
 8005e36:	6823      	ldr	r3, [r4, #0]
 8005e38:	1c5a      	adds	r2, r3, #1
 8005e3a:	6022      	str	r2, [r4, #0]
 8005e3c:	701e      	strb	r6, [r3, #0]
 8005e3e:	6962      	ldr	r2, [r4, #20]
 8005e40:	1c43      	adds	r3, r0, #1
 8005e42:	429a      	cmp	r2, r3
 8005e44:	d004      	beq.n	8005e50 <__swbuf_r+0x6e>
 8005e46:	89a3      	ldrh	r3, [r4, #12]
 8005e48:	07db      	lsls	r3, r3, #31
 8005e4a:	d5e1      	bpl.n	8005e10 <__swbuf_r+0x2e>
 8005e4c:	2e0a      	cmp	r6, #10
 8005e4e:	d1df      	bne.n	8005e10 <__swbuf_r+0x2e>
 8005e50:	4621      	mov	r1, r4
 8005e52:	4628      	mov	r0, r5
 8005e54:	f000 fd20 	bl	8006898 <_fflush_r>
 8005e58:	2800      	cmp	r0, #0
 8005e5a:	d0d9      	beq.n	8005e10 <__swbuf_r+0x2e>
 8005e5c:	e7d6      	b.n	8005e0c <__swbuf_r+0x2a>
	...

08005e60 <__swsetup_r>:
 8005e60:	b538      	push	{r3, r4, r5, lr}
 8005e62:	4b29      	ldr	r3, [pc, #164]	@ (8005f08 <__swsetup_r+0xa8>)
 8005e64:	4605      	mov	r5, r0
 8005e66:	6818      	ldr	r0, [r3, #0]
 8005e68:	460c      	mov	r4, r1
 8005e6a:	b118      	cbz	r0, 8005e74 <__swsetup_r+0x14>
 8005e6c:	6a03      	ldr	r3, [r0, #32]
 8005e6e:	b90b      	cbnz	r3, 8005e74 <__swsetup_r+0x14>
 8005e70:	f7ff fece 	bl	8005c10 <__sinit>
 8005e74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e78:	0719      	lsls	r1, r3, #28
 8005e7a:	d422      	bmi.n	8005ec2 <__swsetup_r+0x62>
 8005e7c:	06da      	lsls	r2, r3, #27
 8005e7e:	d407      	bmi.n	8005e90 <__swsetup_r+0x30>
 8005e80:	2209      	movs	r2, #9
 8005e82:	602a      	str	r2, [r5, #0]
 8005e84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005e88:	81a3      	strh	r3, [r4, #12]
 8005e8a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e8e:	e033      	b.n	8005ef8 <__swsetup_r+0x98>
 8005e90:	0758      	lsls	r0, r3, #29
 8005e92:	d512      	bpl.n	8005eba <__swsetup_r+0x5a>
 8005e94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005e96:	b141      	cbz	r1, 8005eaa <__swsetup_r+0x4a>
 8005e98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005e9c:	4299      	cmp	r1, r3
 8005e9e:	d002      	beq.n	8005ea6 <__swsetup_r+0x46>
 8005ea0:	4628      	mov	r0, r5
 8005ea2:	f000 f8af 	bl	8006004 <_free_r>
 8005ea6:	2300      	movs	r3, #0
 8005ea8:	6363      	str	r3, [r4, #52]	@ 0x34
 8005eaa:	89a3      	ldrh	r3, [r4, #12]
 8005eac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005eb0:	81a3      	strh	r3, [r4, #12]
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	6063      	str	r3, [r4, #4]
 8005eb6:	6923      	ldr	r3, [r4, #16]
 8005eb8:	6023      	str	r3, [r4, #0]
 8005eba:	89a3      	ldrh	r3, [r4, #12]
 8005ebc:	f043 0308 	orr.w	r3, r3, #8
 8005ec0:	81a3      	strh	r3, [r4, #12]
 8005ec2:	6923      	ldr	r3, [r4, #16]
 8005ec4:	b94b      	cbnz	r3, 8005eda <__swsetup_r+0x7a>
 8005ec6:	89a3      	ldrh	r3, [r4, #12]
 8005ec8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005ecc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ed0:	d003      	beq.n	8005eda <__swsetup_r+0x7a>
 8005ed2:	4621      	mov	r1, r4
 8005ed4:	4628      	mov	r0, r5
 8005ed6:	f000 fd2d 	bl	8006934 <__smakebuf_r>
 8005eda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ede:	f013 0201 	ands.w	r2, r3, #1
 8005ee2:	d00a      	beq.n	8005efa <__swsetup_r+0x9a>
 8005ee4:	2200      	movs	r2, #0
 8005ee6:	60a2      	str	r2, [r4, #8]
 8005ee8:	6962      	ldr	r2, [r4, #20]
 8005eea:	4252      	negs	r2, r2
 8005eec:	61a2      	str	r2, [r4, #24]
 8005eee:	6922      	ldr	r2, [r4, #16]
 8005ef0:	b942      	cbnz	r2, 8005f04 <__swsetup_r+0xa4>
 8005ef2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005ef6:	d1c5      	bne.n	8005e84 <__swsetup_r+0x24>
 8005ef8:	bd38      	pop	{r3, r4, r5, pc}
 8005efa:	0799      	lsls	r1, r3, #30
 8005efc:	bf58      	it	pl
 8005efe:	6962      	ldrpl	r2, [r4, #20]
 8005f00:	60a2      	str	r2, [r4, #8]
 8005f02:	e7f4      	b.n	8005eee <__swsetup_r+0x8e>
 8005f04:	2000      	movs	r0, #0
 8005f06:	e7f7      	b.n	8005ef8 <__swsetup_r+0x98>
 8005f08:	2000005c 	.word	0x2000005c

08005f0c <memset>:
 8005f0c:	4402      	add	r2, r0
 8005f0e:	4603      	mov	r3, r0
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d100      	bne.n	8005f16 <memset+0xa>
 8005f14:	4770      	bx	lr
 8005f16:	f803 1b01 	strb.w	r1, [r3], #1
 8005f1a:	e7f9      	b.n	8005f10 <memset+0x4>

08005f1c <_close_r>:
 8005f1c:	b538      	push	{r3, r4, r5, lr}
 8005f1e:	4d06      	ldr	r5, [pc, #24]	@ (8005f38 <_close_r+0x1c>)
 8005f20:	2300      	movs	r3, #0
 8005f22:	4604      	mov	r4, r0
 8005f24:	4608      	mov	r0, r1
 8005f26:	602b      	str	r3, [r5, #0]
 8005f28:	f7fb fabf 	bl	80014aa <_close>
 8005f2c:	1c43      	adds	r3, r0, #1
 8005f2e:	d102      	bne.n	8005f36 <_close_r+0x1a>
 8005f30:	682b      	ldr	r3, [r5, #0]
 8005f32:	b103      	cbz	r3, 8005f36 <_close_r+0x1a>
 8005f34:	6023      	str	r3, [r4, #0]
 8005f36:	bd38      	pop	{r3, r4, r5, pc}
 8005f38:	2000393c 	.word	0x2000393c

08005f3c <_lseek_r>:
 8005f3c:	b538      	push	{r3, r4, r5, lr}
 8005f3e:	4d07      	ldr	r5, [pc, #28]	@ (8005f5c <_lseek_r+0x20>)
 8005f40:	4604      	mov	r4, r0
 8005f42:	4608      	mov	r0, r1
 8005f44:	4611      	mov	r1, r2
 8005f46:	2200      	movs	r2, #0
 8005f48:	602a      	str	r2, [r5, #0]
 8005f4a:	461a      	mov	r2, r3
 8005f4c:	f7fb fad4 	bl	80014f8 <_lseek>
 8005f50:	1c43      	adds	r3, r0, #1
 8005f52:	d102      	bne.n	8005f5a <_lseek_r+0x1e>
 8005f54:	682b      	ldr	r3, [r5, #0]
 8005f56:	b103      	cbz	r3, 8005f5a <_lseek_r+0x1e>
 8005f58:	6023      	str	r3, [r4, #0]
 8005f5a:	bd38      	pop	{r3, r4, r5, pc}
 8005f5c:	2000393c 	.word	0x2000393c

08005f60 <_read_r>:
 8005f60:	b538      	push	{r3, r4, r5, lr}
 8005f62:	4d07      	ldr	r5, [pc, #28]	@ (8005f80 <_read_r+0x20>)
 8005f64:	4604      	mov	r4, r0
 8005f66:	4608      	mov	r0, r1
 8005f68:	4611      	mov	r1, r2
 8005f6a:	2200      	movs	r2, #0
 8005f6c:	602a      	str	r2, [r5, #0]
 8005f6e:	461a      	mov	r2, r3
 8005f70:	f7fb fa7e 	bl	8001470 <_read>
 8005f74:	1c43      	adds	r3, r0, #1
 8005f76:	d102      	bne.n	8005f7e <_read_r+0x1e>
 8005f78:	682b      	ldr	r3, [r5, #0]
 8005f7a:	b103      	cbz	r3, 8005f7e <_read_r+0x1e>
 8005f7c:	6023      	str	r3, [r4, #0]
 8005f7e:	bd38      	pop	{r3, r4, r5, pc}
 8005f80:	2000393c 	.word	0x2000393c

08005f84 <_write_r>:
 8005f84:	b538      	push	{r3, r4, r5, lr}
 8005f86:	4d07      	ldr	r5, [pc, #28]	@ (8005fa4 <_write_r+0x20>)
 8005f88:	4604      	mov	r4, r0
 8005f8a:	4608      	mov	r0, r1
 8005f8c:	4611      	mov	r1, r2
 8005f8e:	2200      	movs	r2, #0
 8005f90:	602a      	str	r2, [r5, #0]
 8005f92:	461a      	mov	r2, r3
 8005f94:	f7fa ff36 	bl	8000e04 <_write>
 8005f98:	1c43      	adds	r3, r0, #1
 8005f9a:	d102      	bne.n	8005fa2 <_write_r+0x1e>
 8005f9c:	682b      	ldr	r3, [r5, #0]
 8005f9e:	b103      	cbz	r3, 8005fa2 <_write_r+0x1e>
 8005fa0:	6023      	str	r3, [r4, #0]
 8005fa2:	bd38      	pop	{r3, r4, r5, pc}
 8005fa4:	2000393c 	.word	0x2000393c

08005fa8 <__errno>:
 8005fa8:	4b01      	ldr	r3, [pc, #4]	@ (8005fb0 <__errno+0x8>)
 8005faa:	6818      	ldr	r0, [r3, #0]
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	2000005c 	.word	0x2000005c

08005fb4 <__libc_init_array>:
 8005fb4:	b570      	push	{r4, r5, r6, lr}
 8005fb6:	4d0d      	ldr	r5, [pc, #52]	@ (8005fec <__libc_init_array+0x38>)
 8005fb8:	4c0d      	ldr	r4, [pc, #52]	@ (8005ff0 <__libc_init_array+0x3c>)
 8005fba:	1b64      	subs	r4, r4, r5
 8005fbc:	10a4      	asrs	r4, r4, #2
 8005fbe:	2600      	movs	r6, #0
 8005fc0:	42a6      	cmp	r6, r4
 8005fc2:	d109      	bne.n	8005fd8 <__libc_init_array+0x24>
 8005fc4:	4d0b      	ldr	r5, [pc, #44]	@ (8005ff4 <__libc_init_array+0x40>)
 8005fc6:	4c0c      	ldr	r4, [pc, #48]	@ (8005ff8 <__libc_init_array+0x44>)
 8005fc8:	f000 fd22 	bl	8006a10 <_init>
 8005fcc:	1b64      	subs	r4, r4, r5
 8005fce:	10a4      	asrs	r4, r4, #2
 8005fd0:	2600      	movs	r6, #0
 8005fd2:	42a6      	cmp	r6, r4
 8005fd4:	d105      	bne.n	8005fe2 <__libc_init_array+0x2e>
 8005fd6:	bd70      	pop	{r4, r5, r6, pc}
 8005fd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fdc:	4798      	blx	r3
 8005fde:	3601      	adds	r6, #1
 8005fe0:	e7ee      	b.n	8005fc0 <__libc_init_array+0xc>
 8005fe2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fe6:	4798      	blx	r3
 8005fe8:	3601      	adds	r6, #1
 8005fea:	e7f2      	b.n	8005fd2 <__libc_init_array+0x1e>
 8005fec:	08006ae0 	.word	0x08006ae0
 8005ff0:	08006ae0 	.word	0x08006ae0
 8005ff4:	08006ae0 	.word	0x08006ae0
 8005ff8:	08006ae4 	.word	0x08006ae4

08005ffc <__retarget_lock_init_recursive>:
 8005ffc:	4770      	bx	lr

08005ffe <__retarget_lock_acquire_recursive>:
 8005ffe:	4770      	bx	lr

08006000 <__retarget_lock_release_recursive>:
 8006000:	4770      	bx	lr
	...

08006004 <_free_r>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	4605      	mov	r5, r0
 8006008:	2900      	cmp	r1, #0
 800600a:	d041      	beq.n	8006090 <_free_r+0x8c>
 800600c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006010:	1f0c      	subs	r4, r1, #4
 8006012:	2b00      	cmp	r3, #0
 8006014:	bfb8      	it	lt
 8006016:	18e4      	addlt	r4, r4, r3
 8006018:	f000 f8e0 	bl	80061dc <__malloc_lock>
 800601c:	4a1d      	ldr	r2, [pc, #116]	@ (8006094 <_free_r+0x90>)
 800601e:	6813      	ldr	r3, [r2, #0]
 8006020:	b933      	cbnz	r3, 8006030 <_free_r+0x2c>
 8006022:	6063      	str	r3, [r4, #4]
 8006024:	6014      	str	r4, [r2, #0]
 8006026:	4628      	mov	r0, r5
 8006028:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800602c:	f000 b8dc 	b.w	80061e8 <__malloc_unlock>
 8006030:	42a3      	cmp	r3, r4
 8006032:	d908      	bls.n	8006046 <_free_r+0x42>
 8006034:	6820      	ldr	r0, [r4, #0]
 8006036:	1821      	adds	r1, r4, r0
 8006038:	428b      	cmp	r3, r1
 800603a:	bf01      	itttt	eq
 800603c:	6819      	ldreq	r1, [r3, #0]
 800603e:	685b      	ldreq	r3, [r3, #4]
 8006040:	1809      	addeq	r1, r1, r0
 8006042:	6021      	streq	r1, [r4, #0]
 8006044:	e7ed      	b.n	8006022 <_free_r+0x1e>
 8006046:	461a      	mov	r2, r3
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	b10b      	cbz	r3, 8006050 <_free_r+0x4c>
 800604c:	42a3      	cmp	r3, r4
 800604e:	d9fa      	bls.n	8006046 <_free_r+0x42>
 8006050:	6811      	ldr	r1, [r2, #0]
 8006052:	1850      	adds	r0, r2, r1
 8006054:	42a0      	cmp	r0, r4
 8006056:	d10b      	bne.n	8006070 <_free_r+0x6c>
 8006058:	6820      	ldr	r0, [r4, #0]
 800605a:	4401      	add	r1, r0
 800605c:	1850      	adds	r0, r2, r1
 800605e:	4283      	cmp	r3, r0
 8006060:	6011      	str	r1, [r2, #0]
 8006062:	d1e0      	bne.n	8006026 <_free_r+0x22>
 8006064:	6818      	ldr	r0, [r3, #0]
 8006066:	685b      	ldr	r3, [r3, #4]
 8006068:	6053      	str	r3, [r2, #4]
 800606a:	4408      	add	r0, r1
 800606c:	6010      	str	r0, [r2, #0]
 800606e:	e7da      	b.n	8006026 <_free_r+0x22>
 8006070:	d902      	bls.n	8006078 <_free_r+0x74>
 8006072:	230c      	movs	r3, #12
 8006074:	602b      	str	r3, [r5, #0]
 8006076:	e7d6      	b.n	8006026 <_free_r+0x22>
 8006078:	6820      	ldr	r0, [r4, #0]
 800607a:	1821      	adds	r1, r4, r0
 800607c:	428b      	cmp	r3, r1
 800607e:	bf04      	itt	eq
 8006080:	6819      	ldreq	r1, [r3, #0]
 8006082:	685b      	ldreq	r3, [r3, #4]
 8006084:	6063      	str	r3, [r4, #4]
 8006086:	bf04      	itt	eq
 8006088:	1809      	addeq	r1, r1, r0
 800608a:	6021      	streq	r1, [r4, #0]
 800608c:	6054      	str	r4, [r2, #4]
 800608e:	e7ca      	b.n	8006026 <_free_r+0x22>
 8006090:	bd38      	pop	{r3, r4, r5, pc}
 8006092:	bf00      	nop
 8006094:	20003948 	.word	0x20003948

08006098 <sbrk_aligned>:
 8006098:	b570      	push	{r4, r5, r6, lr}
 800609a:	4e0f      	ldr	r6, [pc, #60]	@ (80060d8 <sbrk_aligned+0x40>)
 800609c:	460c      	mov	r4, r1
 800609e:	6831      	ldr	r1, [r6, #0]
 80060a0:	4605      	mov	r5, r0
 80060a2:	b911      	cbnz	r1, 80060aa <sbrk_aligned+0x12>
 80060a4:	f000 fca4 	bl	80069f0 <_sbrk_r>
 80060a8:	6030      	str	r0, [r6, #0]
 80060aa:	4621      	mov	r1, r4
 80060ac:	4628      	mov	r0, r5
 80060ae:	f000 fc9f 	bl	80069f0 <_sbrk_r>
 80060b2:	1c43      	adds	r3, r0, #1
 80060b4:	d103      	bne.n	80060be <sbrk_aligned+0x26>
 80060b6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80060ba:	4620      	mov	r0, r4
 80060bc:	bd70      	pop	{r4, r5, r6, pc}
 80060be:	1cc4      	adds	r4, r0, #3
 80060c0:	f024 0403 	bic.w	r4, r4, #3
 80060c4:	42a0      	cmp	r0, r4
 80060c6:	d0f8      	beq.n	80060ba <sbrk_aligned+0x22>
 80060c8:	1a21      	subs	r1, r4, r0
 80060ca:	4628      	mov	r0, r5
 80060cc:	f000 fc90 	bl	80069f0 <_sbrk_r>
 80060d0:	3001      	adds	r0, #1
 80060d2:	d1f2      	bne.n	80060ba <sbrk_aligned+0x22>
 80060d4:	e7ef      	b.n	80060b6 <sbrk_aligned+0x1e>
 80060d6:	bf00      	nop
 80060d8:	20003944 	.word	0x20003944

080060dc <_malloc_r>:
 80060dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e0:	1ccd      	adds	r5, r1, #3
 80060e2:	f025 0503 	bic.w	r5, r5, #3
 80060e6:	3508      	adds	r5, #8
 80060e8:	2d0c      	cmp	r5, #12
 80060ea:	bf38      	it	cc
 80060ec:	250c      	movcc	r5, #12
 80060ee:	2d00      	cmp	r5, #0
 80060f0:	4606      	mov	r6, r0
 80060f2:	db01      	blt.n	80060f8 <_malloc_r+0x1c>
 80060f4:	42a9      	cmp	r1, r5
 80060f6:	d904      	bls.n	8006102 <_malloc_r+0x26>
 80060f8:	230c      	movs	r3, #12
 80060fa:	6033      	str	r3, [r6, #0]
 80060fc:	2000      	movs	r0, #0
 80060fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006102:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80061d8 <_malloc_r+0xfc>
 8006106:	f000 f869 	bl	80061dc <__malloc_lock>
 800610a:	f8d8 3000 	ldr.w	r3, [r8]
 800610e:	461c      	mov	r4, r3
 8006110:	bb44      	cbnz	r4, 8006164 <_malloc_r+0x88>
 8006112:	4629      	mov	r1, r5
 8006114:	4630      	mov	r0, r6
 8006116:	f7ff ffbf 	bl	8006098 <sbrk_aligned>
 800611a:	1c43      	adds	r3, r0, #1
 800611c:	4604      	mov	r4, r0
 800611e:	d158      	bne.n	80061d2 <_malloc_r+0xf6>
 8006120:	f8d8 4000 	ldr.w	r4, [r8]
 8006124:	4627      	mov	r7, r4
 8006126:	2f00      	cmp	r7, #0
 8006128:	d143      	bne.n	80061b2 <_malloc_r+0xd6>
 800612a:	2c00      	cmp	r4, #0
 800612c:	d04b      	beq.n	80061c6 <_malloc_r+0xea>
 800612e:	6823      	ldr	r3, [r4, #0]
 8006130:	4639      	mov	r1, r7
 8006132:	4630      	mov	r0, r6
 8006134:	eb04 0903 	add.w	r9, r4, r3
 8006138:	f000 fc5a 	bl	80069f0 <_sbrk_r>
 800613c:	4581      	cmp	r9, r0
 800613e:	d142      	bne.n	80061c6 <_malloc_r+0xea>
 8006140:	6821      	ldr	r1, [r4, #0]
 8006142:	1a6d      	subs	r5, r5, r1
 8006144:	4629      	mov	r1, r5
 8006146:	4630      	mov	r0, r6
 8006148:	f7ff ffa6 	bl	8006098 <sbrk_aligned>
 800614c:	3001      	adds	r0, #1
 800614e:	d03a      	beq.n	80061c6 <_malloc_r+0xea>
 8006150:	6823      	ldr	r3, [r4, #0]
 8006152:	442b      	add	r3, r5
 8006154:	6023      	str	r3, [r4, #0]
 8006156:	f8d8 3000 	ldr.w	r3, [r8]
 800615a:	685a      	ldr	r2, [r3, #4]
 800615c:	bb62      	cbnz	r2, 80061b8 <_malloc_r+0xdc>
 800615e:	f8c8 7000 	str.w	r7, [r8]
 8006162:	e00f      	b.n	8006184 <_malloc_r+0xa8>
 8006164:	6822      	ldr	r2, [r4, #0]
 8006166:	1b52      	subs	r2, r2, r5
 8006168:	d420      	bmi.n	80061ac <_malloc_r+0xd0>
 800616a:	2a0b      	cmp	r2, #11
 800616c:	d917      	bls.n	800619e <_malloc_r+0xc2>
 800616e:	1961      	adds	r1, r4, r5
 8006170:	42a3      	cmp	r3, r4
 8006172:	6025      	str	r5, [r4, #0]
 8006174:	bf18      	it	ne
 8006176:	6059      	strne	r1, [r3, #4]
 8006178:	6863      	ldr	r3, [r4, #4]
 800617a:	bf08      	it	eq
 800617c:	f8c8 1000 	streq.w	r1, [r8]
 8006180:	5162      	str	r2, [r4, r5]
 8006182:	604b      	str	r3, [r1, #4]
 8006184:	4630      	mov	r0, r6
 8006186:	f000 f82f 	bl	80061e8 <__malloc_unlock>
 800618a:	f104 000b 	add.w	r0, r4, #11
 800618e:	1d23      	adds	r3, r4, #4
 8006190:	f020 0007 	bic.w	r0, r0, #7
 8006194:	1ac2      	subs	r2, r0, r3
 8006196:	bf1c      	itt	ne
 8006198:	1a1b      	subne	r3, r3, r0
 800619a:	50a3      	strne	r3, [r4, r2]
 800619c:	e7af      	b.n	80060fe <_malloc_r+0x22>
 800619e:	6862      	ldr	r2, [r4, #4]
 80061a0:	42a3      	cmp	r3, r4
 80061a2:	bf0c      	ite	eq
 80061a4:	f8c8 2000 	streq.w	r2, [r8]
 80061a8:	605a      	strne	r2, [r3, #4]
 80061aa:	e7eb      	b.n	8006184 <_malloc_r+0xa8>
 80061ac:	4623      	mov	r3, r4
 80061ae:	6864      	ldr	r4, [r4, #4]
 80061b0:	e7ae      	b.n	8006110 <_malloc_r+0x34>
 80061b2:	463c      	mov	r4, r7
 80061b4:	687f      	ldr	r7, [r7, #4]
 80061b6:	e7b6      	b.n	8006126 <_malloc_r+0x4a>
 80061b8:	461a      	mov	r2, r3
 80061ba:	685b      	ldr	r3, [r3, #4]
 80061bc:	42a3      	cmp	r3, r4
 80061be:	d1fb      	bne.n	80061b8 <_malloc_r+0xdc>
 80061c0:	2300      	movs	r3, #0
 80061c2:	6053      	str	r3, [r2, #4]
 80061c4:	e7de      	b.n	8006184 <_malloc_r+0xa8>
 80061c6:	230c      	movs	r3, #12
 80061c8:	6033      	str	r3, [r6, #0]
 80061ca:	4630      	mov	r0, r6
 80061cc:	f000 f80c 	bl	80061e8 <__malloc_unlock>
 80061d0:	e794      	b.n	80060fc <_malloc_r+0x20>
 80061d2:	6005      	str	r5, [r0, #0]
 80061d4:	e7d6      	b.n	8006184 <_malloc_r+0xa8>
 80061d6:	bf00      	nop
 80061d8:	20003948 	.word	0x20003948

080061dc <__malloc_lock>:
 80061dc:	4801      	ldr	r0, [pc, #4]	@ (80061e4 <__malloc_lock+0x8>)
 80061de:	f7ff bf0e 	b.w	8005ffe <__retarget_lock_acquire_recursive>
 80061e2:	bf00      	nop
 80061e4:	20003940 	.word	0x20003940

080061e8 <__malloc_unlock>:
 80061e8:	4801      	ldr	r0, [pc, #4]	@ (80061f0 <__malloc_unlock+0x8>)
 80061ea:	f7ff bf09 	b.w	8006000 <__retarget_lock_release_recursive>
 80061ee:	bf00      	nop
 80061f0:	20003940 	.word	0x20003940

080061f4 <__sfputc_r>:
 80061f4:	6893      	ldr	r3, [r2, #8]
 80061f6:	3b01      	subs	r3, #1
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	b410      	push	{r4}
 80061fc:	6093      	str	r3, [r2, #8]
 80061fe:	da08      	bge.n	8006212 <__sfputc_r+0x1e>
 8006200:	6994      	ldr	r4, [r2, #24]
 8006202:	42a3      	cmp	r3, r4
 8006204:	db01      	blt.n	800620a <__sfputc_r+0x16>
 8006206:	290a      	cmp	r1, #10
 8006208:	d103      	bne.n	8006212 <__sfputc_r+0x1e>
 800620a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800620e:	f7ff bde8 	b.w	8005de2 <__swbuf_r>
 8006212:	6813      	ldr	r3, [r2, #0]
 8006214:	1c58      	adds	r0, r3, #1
 8006216:	6010      	str	r0, [r2, #0]
 8006218:	7019      	strb	r1, [r3, #0]
 800621a:	4608      	mov	r0, r1
 800621c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006220:	4770      	bx	lr

08006222 <__sfputs_r>:
 8006222:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006224:	4606      	mov	r6, r0
 8006226:	460f      	mov	r7, r1
 8006228:	4614      	mov	r4, r2
 800622a:	18d5      	adds	r5, r2, r3
 800622c:	42ac      	cmp	r4, r5
 800622e:	d101      	bne.n	8006234 <__sfputs_r+0x12>
 8006230:	2000      	movs	r0, #0
 8006232:	e007      	b.n	8006244 <__sfputs_r+0x22>
 8006234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006238:	463a      	mov	r2, r7
 800623a:	4630      	mov	r0, r6
 800623c:	f7ff ffda 	bl	80061f4 <__sfputc_r>
 8006240:	1c43      	adds	r3, r0, #1
 8006242:	d1f3      	bne.n	800622c <__sfputs_r+0xa>
 8006244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006248 <_vfiprintf_r>:
 8006248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800624c:	460d      	mov	r5, r1
 800624e:	b09d      	sub	sp, #116	@ 0x74
 8006250:	4614      	mov	r4, r2
 8006252:	4698      	mov	r8, r3
 8006254:	4606      	mov	r6, r0
 8006256:	b118      	cbz	r0, 8006260 <_vfiprintf_r+0x18>
 8006258:	6a03      	ldr	r3, [r0, #32]
 800625a:	b90b      	cbnz	r3, 8006260 <_vfiprintf_r+0x18>
 800625c:	f7ff fcd8 	bl	8005c10 <__sinit>
 8006260:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006262:	07d9      	lsls	r1, r3, #31
 8006264:	d405      	bmi.n	8006272 <_vfiprintf_r+0x2a>
 8006266:	89ab      	ldrh	r3, [r5, #12]
 8006268:	059a      	lsls	r2, r3, #22
 800626a:	d402      	bmi.n	8006272 <_vfiprintf_r+0x2a>
 800626c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800626e:	f7ff fec6 	bl	8005ffe <__retarget_lock_acquire_recursive>
 8006272:	89ab      	ldrh	r3, [r5, #12]
 8006274:	071b      	lsls	r3, r3, #28
 8006276:	d501      	bpl.n	800627c <_vfiprintf_r+0x34>
 8006278:	692b      	ldr	r3, [r5, #16]
 800627a:	b99b      	cbnz	r3, 80062a4 <_vfiprintf_r+0x5c>
 800627c:	4629      	mov	r1, r5
 800627e:	4630      	mov	r0, r6
 8006280:	f7ff fdee 	bl	8005e60 <__swsetup_r>
 8006284:	b170      	cbz	r0, 80062a4 <_vfiprintf_r+0x5c>
 8006286:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006288:	07dc      	lsls	r4, r3, #31
 800628a:	d504      	bpl.n	8006296 <_vfiprintf_r+0x4e>
 800628c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006290:	b01d      	add	sp, #116	@ 0x74
 8006292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006296:	89ab      	ldrh	r3, [r5, #12]
 8006298:	0598      	lsls	r0, r3, #22
 800629a:	d4f7      	bmi.n	800628c <_vfiprintf_r+0x44>
 800629c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800629e:	f7ff feaf 	bl	8006000 <__retarget_lock_release_recursive>
 80062a2:	e7f3      	b.n	800628c <_vfiprintf_r+0x44>
 80062a4:	2300      	movs	r3, #0
 80062a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80062a8:	2320      	movs	r3, #32
 80062aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80062b2:	2330      	movs	r3, #48	@ 0x30
 80062b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006464 <_vfiprintf_r+0x21c>
 80062b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80062bc:	f04f 0901 	mov.w	r9, #1
 80062c0:	4623      	mov	r3, r4
 80062c2:	469a      	mov	sl, r3
 80062c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062c8:	b10a      	cbz	r2, 80062ce <_vfiprintf_r+0x86>
 80062ca:	2a25      	cmp	r2, #37	@ 0x25
 80062cc:	d1f9      	bne.n	80062c2 <_vfiprintf_r+0x7a>
 80062ce:	ebba 0b04 	subs.w	fp, sl, r4
 80062d2:	d00b      	beq.n	80062ec <_vfiprintf_r+0xa4>
 80062d4:	465b      	mov	r3, fp
 80062d6:	4622      	mov	r2, r4
 80062d8:	4629      	mov	r1, r5
 80062da:	4630      	mov	r0, r6
 80062dc:	f7ff ffa1 	bl	8006222 <__sfputs_r>
 80062e0:	3001      	adds	r0, #1
 80062e2:	f000 80a7 	beq.w	8006434 <_vfiprintf_r+0x1ec>
 80062e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062e8:	445a      	add	r2, fp
 80062ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80062ec:	f89a 3000 	ldrb.w	r3, [sl]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 809f 	beq.w	8006434 <_vfiprintf_r+0x1ec>
 80062f6:	2300      	movs	r3, #0
 80062f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80062fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006300:	f10a 0a01 	add.w	sl, sl, #1
 8006304:	9304      	str	r3, [sp, #16]
 8006306:	9307      	str	r3, [sp, #28]
 8006308:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800630c:	931a      	str	r3, [sp, #104]	@ 0x68
 800630e:	4654      	mov	r4, sl
 8006310:	2205      	movs	r2, #5
 8006312:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006316:	4853      	ldr	r0, [pc, #332]	@ (8006464 <_vfiprintf_r+0x21c>)
 8006318:	f7f9 ff6a 	bl	80001f0 <memchr>
 800631c:	9a04      	ldr	r2, [sp, #16]
 800631e:	b9d8      	cbnz	r0, 8006358 <_vfiprintf_r+0x110>
 8006320:	06d1      	lsls	r1, r2, #27
 8006322:	bf44      	itt	mi
 8006324:	2320      	movmi	r3, #32
 8006326:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800632a:	0713      	lsls	r3, r2, #28
 800632c:	bf44      	itt	mi
 800632e:	232b      	movmi	r3, #43	@ 0x2b
 8006330:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006334:	f89a 3000 	ldrb.w	r3, [sl]
 8006338:	2b2a      	cmp	r3, #42	@ 0x2a
 800633a:	d015      	beq.n	8006368 <_vfiprintf_r+0x120>
 800633c:	9a07      	ldr	r2, [sp, #28]
 800633e:	4654      	mov	r4, sl
 8006340:	2000      	movs	r0, #0
 8006342:	f04f 0c0a 	mov.w	ip, #10
 8006346:	4621      	mov	r1, r4
 8006348:	f811 3b01 	ldrb.w	r3, [r1], #1
 800634c:	3b30      	subs	r3, #48	@ 0x30
 800634e:	2b09      	cmp	r3, #9
 8006350:	d94b      	bls.n	80063ea <_vfiprintf_r+0x1a2>
 8006352:	b1b0      	cbz	r0, 8006382 <_vfiprintf_r+0x13a>
 8006354:	9207      	str	r2, [sp, #28]
 8006356:	e014      	b.n	8006382 <_vfiprintf_r+0x13a>
 8006358:	eba0 0308 	sub.w	r3, r0, r8
 800635c:	fa09 f303 	lsl.w	r3, r9, r3
 8006360:	4313      	orrs	r3, r2
 8006362:	9304      	str	r3, [sp, #16]
 8006364:	46a2      	mov	sl, r4
 8006366:	e7d2      	b.n	800630e <_vfiprintf_r+0xc6>
 8006368:	9b03      	ldr	r3, [sp, #12]
 800636a:	1d19      	adds	r1, r3, #4
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	9103      	str	r1, [sp, #12]
 8006370:	2b00      	cmp	r3, #0
 8006372:	bfbb      	ittet	lt
 8006374:	425b      	neglt	r3, r3
 8006376:	f042 0202 	orrlt.w	r2, r2, #2
 800637a:	9307      	strge	r3, [sp, #28]
 800637c:	9307      	strlt	r3, [sp, #28]
 800637e:	bfb8      	it	lt
 8006380:	9204      	strlt	r2, [sp, #16]
 8006382:	7823      	ldrb	r3, [r4, #0]
 8006384:	2b2e      	cmp	r3, #46	@ 0x2e
 8006386:	d10a      	bne.n	800639e <_vfiprintf_r+0x156>
 8006388:	7863      	ldrb	r3, [r4, #1]
 800638a:	2b2a      	cmp	r3, #42	@ 0x2a
 800638c:	d132      	bne.n	80063f4 <_vfiprintf_r+0x1ac>
 800638e:	9b03      	ldr	r3, [sp, #12]
 8006390:	1d1a      	adds	r2, r3, #4
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	9203      	str	r2, [sp, #12]
 8006396:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800639a:	3402      	adds	r4, #2
 800639c:	9305      	str	r3, [sp, #20]
 800639e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006474 <_vfiprintf_r+0x22c>
 80063a2:	7821      	ldrb	r1, [r4, #0]
 80063a4:	2203      	movs	r2, #3
 80063a6:	4650      	mov	r0, sl
 80063a8:	f7f9 ff22 	bl	80001f0 <memchr>
 80063ac:	b138      	cbz	r0, 80063be <_vfiprintf_r+0x176>
 80063ae:	9b04      	ldr	r3, [sp, #16]
 80063b0:	eba0 000a 	sub.w	r0, r0, sl
 80063b4:	2240      	movs	r2, #64	@ 0x40
 80063b6:	4082      	lsls	r2, r0
 80063b8:	4313      	orrs	r3, r2
 80063ba:	3401      	adds	r4, #1
 80063bc:	9304      	str	r3, [sp, #16]
 80063be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063c2:	4829      	ldr	r0, [pc, #164]	@ (8006468 <_vfiprintf_r+0x220>)
 80063c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063c8:	2206      	movs	r2, #6
 80063ca:	f7f9 ff11 	bl	80001f0 <memchr>
 80063ce:	2800      	cmp	r0, #0
 80063d0:	d03f      	beq.n	8006452 <_vfiprintf_r+0x20a>
 80063d2:	4b26      	ldr	r3, [pc, #152]	@ (800646c <_vfiprintf_r+0x224>)
 80063d4:	bb1b      	cbnz	r3, 800641e <_vfiprintf_r+0x1d6>
 80063d6:	9b03      	ldr	r3, [sp, #12]
 80063d8:	3307      	adds	r3, #7
 80063da:	f023 0307 	bic.w	r3, r3, #7
 80063de:	3308      	adds	r3, #8
 80063e0:	9303      	str	r3, [sp, #12]
 80063e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063e4:	443b      	add	r3, r7
 80063e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80063e8:	e76a      	b.n	80062c0 <_vfiprintf_r+0x78>
 80063ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80063ee:	460c      	mov	r4, r1
 80063f0:	2001      	movs	r0, #1
 80063f2:	e7a8      	b.n	8006346 <_vfiprintf_r+0xfe>
 80063f4:	2300      	movs	r3, #0
 80063f6:	3401      	adds	r4, #1
 80063f8:	9305      	str	r3, [sp, #20]
 80063fa:	4619      	mov	r1, r3
 80063fc:	f04f 0c0a 	mov.w	ip, #10
 8006400:	4620      	mov	r0, r4
 8006402:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006406:	3a30      	subs	r2, #48	@ 0x30
 8006408:	2a09      	cmp	r2, #9
 800640a:	d903      	bls.n	8006414 <_vfiprintf_r+0x1cc>
 800640c:	2b00      	cmp	r3, #0
 800640e:	d0c6      	beq.n	800639e <_vfiprintf_r+0x156>
 8006410:	9105      	str	r1, [sp, #20]
 8006412:	e7c4      	b.n	800639e <_vfiprintf_r+0x156>
 8006414:	fb0c 2101 	mla	r1, ip, r1, r2
 8006418:	4604      	mov	r4, r0
 800641a:	2301      	movs	r3, #1
 800641c:	e7f0      	b.n	8006400 <_vfiprintf_r+0x1b8>
 800641e:	ab03      	add	r3, sp, #12
 8006420:	9300      	str	r3, [sp, #0]
 8006422:	462a      	mov	r2, r5
 8006424:	4b12      	ldr	r3, [pc, #72]	@ (8006470 <_vfiprintf_r+0x228>)
 8006426:	a904      	add	r1, sp, #16
 8006428:	4630      	mov	r0, r6
 800642a:	f3af 8000 	nop.w
 800642e:	4607      	mov	r7, r0
 8006430:	1c78      	adds	r0, r7, #1
 8006432:	d1d6      	bne.n	80063e2 <_vfiprintf_r+0x19a>
 8006434:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006436:	07d9      	lsls	r1, r3, #31
 8006438:	d405      	bmi.n	8006446 <_vfiprintf_r+0x1fe>
 800643a:	89ab      	ldrh	r3, [r5, #12]
 800643c:	059a      	lsls	r2, r3, #22
 800643e:	d402      	bmi.n	8006446 <_vfiprintf_r+0x1fe>
 8006440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006442:	f7ff fddd 	bl	8006000 <__retarget_lock_release_recursive>
 8006446:	89ab      	ldrh	r3, [r5, #12]
 8006448:	065b      	lsls	r3, r3, #25
 800644a:	f53f af1f 	bmi.w	800628c <_vfiprintf_r+0x44>
 800644e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006450:	e71e      	b.n	8006290 <_vfiprintf_r+0x48>
 8006452:	ab03      	add	r3, sp, #12
 8006454:	9300      	str	r3, [sp, #0]
 8006456:	462a      	mov	r2, r5
 8006458:	4b05      	ldr	r3, [pc, #20]	@ (8006470 <_vfiprintf_r+0x228>)
 800645a:	a904      	add	r1, sp, #16
 800645c:	4630      	mov	r0, r6
 800645e:	f000 f879 	bl	8006554 <_printf_i>
 8006462:	e7e4      	b.n	800642e <_vfiprintf_r+0x1e6>
 8006464:	08006aa4 	.word	0x08006aa4
 8006468:	08006aae 	.word	0x08006aae
 800646c:	00000000 	.word	0x00000000
 8006470:	08006223 	.word	0x08006223
 8006474:	08006aaa 	.word	0x08006aaa

08006478 <_printf_common>:
 8006478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800647c:	4616      	mov	r6, r2
 800647e:	4698      	mov	r8, r3
 8006480:	688a      	ldr	r2, [r1, #8]
 8006482:	690b      	ldr	r3, [r1, #16]
 8006484:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006488:	4293      	cmp	r3, r2
 800648a:	bfb8      	it	lt
 800648c:	4613      	movlt	r3, r2
 800648e:	6033      	str	r3, [r6, #0]
 8006490:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006494:	4607      	mov	r7, r0
 8006496:	460c      	mov	r4, r1
 8006498:	b10a      	cbz	r2, 800649e <_printf_common+0x26>
 800649a:	3301      	adds	r3, #1
 800649c:	6033      	str	r3, [r6, #0]
 800649e:	6823      	ldr	r3, [r4, #0]
 80064a0:	0699      	lsls	r1, r3, #26
 80064a2:	bf42      	ittt	mi
 80064a4:	6833      	ldrmi	r3, [r6, #0]
 80064a6:	3302      	addmi	r3, #2
 80064a8:	6033      	strmi	r3, [r6, #0]
 80064aa:	6825      	ldr	r5, [r4, #0]
 80064ac:	f015 0506 	ands.w	r5, r5, #6
 80064b0:	d106      	bne.n	80064c0 <_printf_common+0x48>
 80064b2:	f104 0a19 	add.w	sl, r4, #25
 80064b6:	68e3      	ldr	r3, [r4, #12]
 80064b8:	6832      	ldr	r2, [r6, #0]
 80064ba:	1a9b      	subs	r3, r3, r2
 80064bc:	42ab      	cmp	r3, r5
 80064be:	dc26      	bgt.n	800650e <_printf_common+0x96>
 80064c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80064c4:	6822      	ldr	r2, [r4, #0]
 80064c6:	3b00      	subs	r3, #0
 80064c8:	bf18      	it	ne
 80064ca:	2301      	movne	r3, #1
 80064cc:	0692      	lsls	r2, r2, #26
 80064ce:	d42b      	bmi.n	8006528 <_printf_common+0xb0>
 80064d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80064d4:	4641      	mov	r1, r8
 80064d6:	4638      	mov	r0, r7
 80064d8:	47c8      	blx	r9
 80064da:	3001      	adds	r0, #1
 80064dc:	d01e      	beq.n	800651c <_printf_common+0xa4>
 80064de:	6823      	ldr	r3, [r4, #0]
 80064e0:	6922      	ldr	r2, [r4, #16]
 80064e2:	f003 0306 	and.w	r3, r3, #6
 80064e6:	2b04      	cmp	r3, #4
 80064e8:	bf02      	ittt	eq
 80064ea:	68e5      	ldreq	r5, [r4, #12]
 80064ec:	6833      	ldreq	r3, [r6, #0]
 80064ee:	1aed      	subeq	r5, r5, r3
 80064f0:	68a3      	ldr	r3, [r4, #8]
 80064f2:	bf0c      	ite	eq
 80064f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064f8:	2500      	movne	r5, #0
 80064fa:	4293      	cmp	r3, r2
 80064fc:	bfc4      	itt	gt
 80064fe:	1a9b      	subgt	r3, r3, r2
 8006500:	18ed      	addgt	r5, r5, r3
 8006502:	2600      	movs	r6, #0
 8006504:	341a      	adds	r4, #26
 8006506:	42b5      	cmp	r5, r6
 8006508:	d11a      	bne.n	8006540 <_printf_common+0xc8>
 800650a:	2000      	movs	r0, #0
 800650c:	e008      	b.n	8006520 <_printf_common+0xa8>
 800650e:	2301      	movs	r3, #1
 8006510:	4652      	mov	r2, sl
 8006512:	4641      	mov	r1, r8
 8006514:	4638      	mov	r0, r7
 8006516:	47c8      	blx	r9
 8006518:	3001      	adds	r0, #1
 800651a:	d103      	bne.n	8006524 <_printf_common+0xac>
 800651c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006524:	3501      	adds	r5, #1
 8006526:	e7c6      	b.n	80064b6 <_printf_common+0x3e>
 8006528:	18e1      	adds	r1, r4, r3
 800652a:	1c5a      	adds	r2, r3, #1
 800652c:	2030      	movs	r0, #48	@ 0x30
 800652e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006532:	4422      	add	r2, r4
 8006534:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006538:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800653c:	3302      	adds	r3, #2
 800653e:	e7c7      	b.n	80064d0 <_printf_common+0x58>
 8006540:	2301      	movs	r3, #1
 8006542:	4622      	mov	r2, r4
 8006544:	4641      	mov	r1, r8
 8006546:	4638      	mov	r0, r7
 8006548:	47c8      	blx	r9
 800654a:	3001      	adds	r0, #1
 800654c:	d0e6      	beq.n	800651c <_printf_common+0xa4>
 800654e:	3601      	adds	r6, #1
 8006550:	e7d9      	b.n	8006506 <_printf_common+0x8e>
	...

08006554 <_printf_i>:
 8006554:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006558:	7e0f      	ldrb	r7, [r1, #24]
 800655a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800655c:	2f78      	cmp	r7, #120	@ 0x78
 800655e:	4691      	mov	r9, r2
 8006560:	4680      	mov	r8, r0
 8006562:	460c      	mov	r4, r1
 8006564:	469a      	mov	sl, r3
 8006566:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800656a:	d807      	bhi.n	800657c <_printf_i+0x28>
 800656c:	2f62      	cmp	r7, #98	@ 0x62
 800656e:	d80a      	bhi.n	8006586 <_printf_i+0x32>
 8006570:	2f00      	cmp	r7, #0
 8006572:	f000 80d1 	beq.w	8006718 <_printf_i+0x1c4>
 8006576:	2f58      	cmp	r7, #88	@ 0x58
 8006578:	f000 80b8 	beq.w	80066ec <_printf_i+0x198>
 800657c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006580:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006584:	e03a      	b.n	80065fc <_printf_i+0xa8>
 8006586:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800658a:	2b15      	cmp	r3, #21
 800658c:	d8f6      	bhi.n	800657c <_printf_i+0x28>
 800658e:	a101      	add	r1, pc, #4	@ (adr r1, 8006594 <_printf_i+0x40>)
 8006590:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006594:	080065ed 	.word	0x080065ed
 8006598:	08006601 	.word	0x08006601
 800659c:	0800657d 	.word	0x0800657d
 80065a0:	0800657d 	.word	0x0800657d
 80065a4:	0800657d 	.word	0x0800657d
 80065a8:	0800657d 	.word	0x0800657d
 80065ac:	08006601 	.word	0x08006601
 80065b0:	0800657d 	.word	0x0800657d
 80065b4:	0800657d 	.word	0x0800657d
 80065b8:	0800657d 	.word	0x0800657d
 80065bc:	0800657d 	.word	0x0800657d
 80065c0:	080066ff 	.word	0x080066ff
 80065c4:	0800662b 	.word	0x0800662b
 80065c8:	080066b9 	.word	0x080066b9
 80065cc:	0800657d 	.word	0x0800657d
 80065d0:	0800657d 	.word	0x0800657d
 80065d4:	08006721 	.word	0x08006721
 80065d8:	0800657d 	.word	0x0800657d
 80065dc:	0800662b 	.word	0x0800662b
 80065e0:	0800657d 	.word	0x0800657d
 80065e4:	0800657d 	.word	0x0800657d
 80065e8:	080066c1 	.word	0x080066c1
 80065ec:	6833      	ldr	r3, [r6, #0]
 80065ee:	1d1a      	adds	r2, r3, #4
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	6032      	str	r2, [r6, #0]
 80065f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80065f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80065fc:	2301      	movs	r3, #1
 80065fe:	e09c      	b.n	800673a <_printf_i+0x1e6>
 8006600:	6833      	ldr	r3, [r6, #0]
 8006602:	6820      	ldr	r0, [r4, #0]
 8006604:	1d19      	adds	r1, r3, #4
 8006606:	6031      	str	r1, [r6, #0]
 8006608:	0606      	lsls	r6, r0, #24
 800660a:	d501      	bpl.n	8006610 <_printf_i+0xbc>
 800660c:	681d      	ldr	r5, [r3, #0]
 800660e:	e003      	b.n	8006618 <_printf_i+0xc4>
 8006610:	0645      	lsls	r5, r0, #25
 8006612:	d5fb      	bpl.n	800660c <_printf_i+0xb8>
 8006614:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006618:	2d00      	cmp	r5, #0
 800661a:	da03      	bge.n	8006624 <_printf_i+0xd0>
 800661c:	232d      	movs	r3, #45	@ 0x2d
 800661e:	426d      	negs	r5, r5
 8006620:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006624:	4858      	ldr	r0, [pc, #352]	@ (8006788 <_printf_i+0x234>)
 8006626:	230a      	movs	r3, #10
 8006628:	e011      	b.n	800664e <_printf_i+0xfa>
 800662a:	6821      	ldr	r1, [r4, #0]
 800662c:	6833      	ldr	r3, [r6, #0]
 800662e:	0608      	lsls	r0, r1, #24
 8006630:	f853 5b04 	ldr.w	r5, [r3], #4
 8006634:	d402      	bmi.n	800663c <_printf_i+0xe8>
 8006636:	0649      	lsls	r1, r1, #25
 8006638:	bf48      	it	mi
 800663a:	b2ad      	uxthmi	r5, r5
 800663c:	2f6f      	cmp	r7, #111	@ 0x6f
 800663e:	4852      	ldr	r0, [pc, #328]	@ (8006788 <_printf_i+0x234>)
 8006640:	6033      	str	r3, [r6, #0]
 8006642:	bf14      	ite	ne
 8006644:	230a      	movne	r3, #10
 8006646:	2308      	moveq	r3, #8
 8006648:	2100      	movs	r1, #0
 800664a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800664e:	6866      	ldr	r6, [r4, #4]
 8006650:	60a6      	str	r6, [r4, #8]
 8006652:	2e00      	cmp	r6, #0
 8006654:	db05      	blt.n	8006662 <_printf_i+0x10e>
 8006656:	6821      	ldr	r1, [r4, #0]
 8006658:	432e      	orrs	r6, r5
 800665a:	f021 0104 	bic.w	r1, r1, #4
 800665e:	6021      	str	r1, [r4, #0]
 8006660:	d04b      	beq.n	80066fa <_printf_i+0x1a6>
 8006662:	4616      	mov	r6, r2
 8006664:	fbb5 f1f3 	udiv	r1, r5, r3
 8006668:	fb03 5711 	mls	r7, r3, r1, r5
 800666c:	5dc7      	ldrb	r7, [r0, r7]
 800666e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006672:	462f      	mov	r7, r5
 8006674:	42bb      	cmp	r3, r7
 8006676:	460d      	mov	r5, r1
 8006678:	d9f4      	bls.n	8006664 <_printf_i+0x110>
 800667a:	2b08      	cmp	r3, #8
 800667c:	d10b      	bne.n	8006696 <_printf_i+0x142>
 800667e:	6823      	ldr	r3, [r4, #0]
 8006680:	07df      	lsls	r7, r3, #31
 8006682:	d508      	bpl.n	8006696 <_printf_i+0x142>
 8006684:	6923      	ldr	r3, [r4, #16]
 8006686:	6861      	ldr	r1, [r4, #4]
 8006688:	4299      	cmp	r1, r3
 800668a:	bfde      	ittt	le
 800668c:	2330      	movle	r3, #48	@ 0x30
 800668e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006692:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8006696:	1b92      	subs	r2, r2, r6
 8006698:	6122      	str	r2, [r4, #16]
 800669a:	f8cd a000 	str.w	sl, [sp]
 800669e:	464b      	mov	r3, r9
 80066a0:	aa03      	add	r2, sp, #12
 80066a2:	4621      	mov	r1, r4
 80066a4:	4640      	mov	r0, r8
 80066a6:	f7ff fee7 	bl	8006478 <_printf_common>
 80066aa:	3001      	adds	r0, #1
 80066ac:	d14a      	bne.n	8006744 <_printf_i+0x1f0>
 80066ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80066b2:	b004      	add	sp, #16
 80066b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066b8:	6823      	ldr	r3, [r4, #0]
 80066ba:	f043 0320 	orr.w	r3, r3, #32
 80066be:	6023      	str	r3, [r4, #0]
 80066c0:	4832      	ldr	r0, [pc, #200]	@ (800678c <_printf_i+0x238>)
 80066c2:	2778      	movs	r7, #120	@ 0x78
 80066c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80066c8:	6823      	ldr	r3, [r4, #0]
 80066ca:	6831      	ldr	r1, [r6, #0]
 80066cc:	061f      	lsls	r7, r3, #24
 80066ce:	f851 5b04 	ldr.w	r5, [r1], #4
 80066d2:	d402      	bmi.n	80066da <_printf_i+0x186>
 80066d4:	065f      	lsls	r7, r3, #25
 80066d6:	bf48      	it	mi
 80066d8:	b2ad      	uxthmi	r5, r5
 80066da:	6031      	str	r1, [r6, #0]
 80066dc:	07d9      	lsls	r1, r3, #31
 80066de:	bf44      	itt	mi
 80066e0:	f043 0320 	orrmi.w	r3, r3, #32
 80066e4:	6023      	strmi	r3, [r4, #0]
 80066e6:	b11d      	cbz	r5, 80066f0 <_printf_i+0x19c>
 80066e8:	2310      	movs	r3, #16
 80066ea:	e7ad      	b.n	8006648 <_printf_i+0xf4>
 80066ec:	4826      	ldr	r0, [pc, #152]	@ (8006788 <_printf_i+0x234>)
 80066ee:	e7e9      	b.n	80066c4 <_printf_i+0x170>
 80066f0:	6823      	ldr	r3, [r4, #0]
 80066f2:	f023 0320 	bic.w	r3, r3, #32
 80066f6:	6023      	str	r3, [r4, #0]
 80066f8:	e7f6      	b.n	80066e8 <_printf_i+0x194>
 80066fa:	4616      	mov	r6, r2
 80066fc:	e7bd      	b.n	800667a <_printf_i+0x126>
 80066fe:	6833      	ldr	r3, [r6, #0]
 8006700:	6825      	ldr	r5, [r4, #0]
 8006702:	6961      	ldr	r1, [r4, #20]
 8006704:	1d18      	adds	r0, r3, #4
 8006706:	6030      	str	r0, [r6, #0]
 8006708:	062e      	lsls	r6, r5, #24
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	d501      	bpl.n	8006712 <_printf_i+0x1be>
 800670e:	6019      	str	r1, [r3, #0]
 8006710:	e002      	b.n	8006718 <_printf_i+0x1c4>
 8006712:	0668      	lsls	r0, r5, #25
 8006714:	d5fb      	bpl.n	800670e <_printf_i+0x1ba>
 8006716:	8019      	strh	r1, [r3, #0]
 8006718:	2300      	movs	r3, #0
 800671a:	6123      	str	r3, [r4, #16]
 800671c:	4616      	mov	r6, r2
 800671e:	e7bc      	b.n	800669a <_printf_i+0x146>
 8006720:	6833      	ldr	r3, [r6, #0]
 8006722:	1d1a      	adds	r2, r3, #4
 8006724:	6032      	str	r2, [r6, #0]
 8006726:	681e      	ldr	r6, [r3, #0]
 8006728:	6862      	ldr	r2, [r4, #4]
 800672a:	2100      	movs	r1, #0
 800672c:	4630      	mov	r0, r6
 800672e:	f7f9 fd5f 	bl	80001f0 <memchr>
 8006732:	b108      	cbz	r0, 8006738 <_printf_i+0x1e4>
 8006734:	1b80      	subs	r0, r0, r6
 8006736:	6060      	str	r0, [r4, #4]
 8006738:	6863      	ldr	r3, [r4, #4]
 800673a:	6123      	str	r3, [r4, #16]
 800673c:	2300      	movs	r3, #0
 800673e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006742:	e7aa      	b.n	800669a <_printf_i+0x146>
 8006744:	6923      	ldr	r3, [r4, #16]
 8006746:	4632      	mov	r2, r6
 8006748:	4649      	mov	r1, r9
 800674a:	4640      	mov	r0, r8
 800674c:	47d0      	blx	sl
 800674e:	3001      	adds	r0, #1
 8006750:	d0ad      	beq.n	80066ae <_printf_i+0x15a>
 8006752:	6823      	ldr	r3, [r4, #0]
 8006754:	079b      	lsls	r3, r3, #30
 8006756:	d413      	bmi.n	8006780 <_printf_i+0x22c>
 8006758:	68e0      	ldr	r0, [r4, #12]
 800675a:	9b03      	ldr	r3, [sp, #12]
 800675c:	4298      	cmp	r0, r3
 800675e:	bfb8      	it	lt
 8006760:	4618      	movlt	r0, r3
 8006762:	e7a6      	b.n	80066b2 <_printf_i+0x15e>
 8006764:	2301      	movs	r3, #1
 8006766:	4632      	mov	r2, r6
 8006768:	4649      	mov	r1, r9
 800676a:	4640      	mov	r0, r8
 800676c:	47d0      	blx	sl
 800676e:	3001      	adds	r0, #1
 8006770:	d09d      	beq.n	80066ae <_printf_i+0x15a>
 8006772:	3501      	adds	r5, #1
 8006774:	68e3      	ldr	r3, [r4, #12]
 8006776:	9903      	ldr	r1, [sp, #12]
 8006778:	1a5b      	subs	r3, r3, r1
 800677a:	42ab      	cmp	r3, r5
 800677c:	dcf2      	bgt.n	8006764 <_printf_i+0x210>
 800677e:	e7eb      	b.n	8006758 <_printf_i+0x204>
 8006780:	2500      	movs	r5, #0
 8006782:	f104 0619 	add.w	r6, r4, #25
 8006786:	e7f5      	b.n	8006774 <_printf_i+0x220>
 8006788:	08006ab5 	.word	0x08006ab5
 800678c:	08006ac6 	.word	0x08006ac6

08006790 <__sflush_r>:
 8006790:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006798:	0716      	lsls	r6, r2, #28
 800679a:	4605      	mov	r5, r0
 800679c:	460c      	mov	r4, r1
 800679e:	d454      	bmi.n	800684a <__sflush_r+0xba>
 80067a0:	684b      	ldr	r3, [r1, #4]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	dc02      	bgt.n	80067ac <__sflush_r+0x1c>
 80067a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	dd48      	ble.n	800683e <__sflush_r+0xae>
 80067ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80067ae:	2e00      	cmp	r6, #0
 80067b0:	d045      	beq.n	800683e <__sflush_r+0xae>
 80067b2:	2300      	movs	r3, #0
 80067b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80067b8:	682f      	ldr	r7, [r5, #0]
 80067ba:	6a21      	ldr	r1, [r4, #32]
 80067bc:	602b      	str	r3, [r5, #0]
 80067be:	d030      	beq.n	8006822 <__sflush_r+0x92>
 80067c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80067c2:	89a3      	ldrh	r3, [r4, #12]
 80067c4:	0759      	lsls	r1, r3, #29
 80067c6:	d505      	bpl.n	80067d4 <__sflush_r+0x44>
 80067c8:	6863      	ldr	r3, [r4, #4]
 80067ca:	1ad2      	subs	r2, r2, r3
 80067cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80067ce:	b10b      	cbz	r3, 80067d4 <__sflush_r+0x44>
 80067d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80067d2:	1ad2      	subs	r2, r2, r3
 80067d4:	2300      	movs	r3, #0
 80067d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80067d8:	6a21      	ldr	r1, [r4, #32]
 80067da:	4628      	mov	r0, r5
 80067dc:	47b0      	blx	r6
 80067de:	1c43      	adds	r3, r0, #1
 80067e0:	89a3      	ldrh	r3, [r4, #12]
 80067e2:	d106      	bne.n	80067f2 <__sflush_r+0x62>
 80067e4:	6829      	ldr	r1, [r5, #0]
 80067e6:	291d      	cmp	r1, #29
 80067e8:	d82b      	bhi.n	8006842 <__sflush_r+0xb2>
 80067ea:	4a2a      	ldr	r2, [pc, #168]	@ (8006894 <__sflush_r+0x104>)
 80067ec:	40ca      	lsrs	r2, r1
 80067ee:	07d6      	lsls	r6, r2, #31
 80067f0:	d527      	bpl.n	8006842 <__sflush_r+0xb2>
 80067f2:	2200      	movs	r2, #0
 80067f4:	6062      	str	r2, [r4, #4]
 80067f6:	04d9      	lsls	r1, r3, #19
 80067f8:	6922      	ldr	r2, [r4, #16]
 80067fa:	6022      	str	r2, [r4, #0]
 80067fc:	d504      	bpl.n	8006808 <__sflush_r+0x78>
 80067fe:	1c42      	adds	r2, r0, #1
 8006800:	d101      	bne.n	8006806 <__sflush_r+0x76>
 8006802:	682b      	ldr	r3, [r5, #0]
 8006804:	b903      	cbnz	r3, 8006808 <__sflush_r+0x78>
 8006806:	6560      	str	r0, [r4, #84]	@ 0x54
 8006808:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800680a:	602f      	str	r7, [r5, #0]
 800680c:	b1b9      	cbz	r1, 800683e <__sflush_r+0xae>
 800680e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006812:	4299      	cmp	r1, r3
 8006814:	d002      	beq.n	800681c <__sflush_r+0x8c>
 8006816:	4628      	mov	r0, r5
 8006818:	f7ff fbf4 	bl	8006004 <_free_r>
 800681c:	2300      	movs	r3, #0
 800681e:	6363      	str	r3, [r4, #52]	@ 0x34
 8006820:	e00d      	b.n	800683e <__sflush_r+0xae>
 8006822:	2301      	movs	r3, #1
 8006824:	4628      	mov	r0, r5
 8006826:	47b0      	blx	r6
 8006828:	4602      	mov	r2, r0
 800682a:	1c50      	adds	r0, r2, #1
 800682c:	d1c9      	bne.n	80067c2 <__sflush_r+0x32>
 800682e:	682b      	ldr	r3, [r5, #0]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d0c6      	beq.n	80067c2 <__sflush_r+0x32>
 8006834:	2b1d      	cmp	r3, #29
 8006836:	d001      	beq.n	800683c <__sflush_r+0xac>
 8006838:	2b16      	cmp	r3, #22
 800683a:	d11e      	bne.n	800687a <__sflush_r+0xea>
 800683c:	602f      	str	r7, [r5, #0]
 800683e:	2000      	movs	r0, #0
 8006840:	e022      	b.n	8006888 <__sflush_r+0xf8>
 8006842:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006846:	b21b      	sxth	r3, r3
 8006848:	e01b      	b.n	8006882 <__sflush_r+0xf2>
 800684a:	690f      	ldr	r7, [r1, #16]
 800684c:	2f00      	cmp	r7, #0
 800684e:	d0f6      	beq.n	800683e <__sflush_r+0xae>
 8006850:	0793      	lsls	r3, r2, #30
 8006852:	680e      	ldr	r6, [r1, #0]
 8006854:	bf08      	it	eq
 8006856:	694b      	ldreq	r3, [r1, #20]
 8006858:	600f      	str	r7, [r1, #0]
 800685a:	bf18      	it	ne
 800685c:	2300      	movne	r3, #0
 800685e:	eba6 0807 	sub.w	r8, r6, r7
 8006862:	608b      	str	r3, [r1, #8]
 8006864:	f1b8 0f00 	cmp.w	r8, #0
 8006868:	dde9      	ble.n	800683e <__sflush_r+0xae>
 800686a:	6a21      	ldr	r1, [r4, #32]
 800686c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800686e:	4643      	mov	r3, r8
 8006870:	463a      	mov	r2, r7
 8006872:	4628      	mov	r0, r5
 8006874:	47b0      	blx	r6
 8006876:	2800      	cmp	r0, #0
 8006878:	dc08      	bgt.n	800688c <__sflush_r+0xfc>
 800687a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800687e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006882:	81a3      	strh	r3, [r4, #12]
 8006884:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800688c:	4407      	add	r7, r0
 800688e:	eba8 0800 	sub.w	r8, r8, r0
 8006892:	e7e7      	b.n	8006864 <__sflush_r+0xd4>
 8006894:	20400001 	.word	0x20400001

08006898 <_fflush_r>:
 8006898:	b538      	push	{r3, r4, r5, lr}
 800689a:	690b      	ldr	r3, [r1, #16]
 800689c:	4605      	mov	r5, r0
 800689e:	460c      	mov	r4, r1
 80068a0:	b913      	cbnz	r3, 80068a8 <_fflush_r+0x10>
 80068a2:	2500      	movs	r5, #0
 80068a4:	4628      	mov	r0, r5
 80068a6:	bd38      	pop	{r3, r4, r5, pc}
 80068a8:	b118      	cbz	r0, 80068b2 <_fflush_r+0x1a>
 80068aa:	6a03      	ldr	r3, [r0, #32]
 80068ac:	b90b      	cbnz	r3, 80068b2 <_fflush_r+0x1a>
 80068ae:	f7ff f9af 	bl	8005c10 <__sinit>
 80068b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d0f3      	beq.n	80068a2 <_fflush_r+0xa>
 80068ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80068bc:	07d0      	lsls	r0, r2, #31
 80068be:	d404      	bmi.n	80068ca <_fflush_r+0x32>
 80068c0:	0599      	lsls	r1, r3, #22
 80068c2:	d402      	bmi.n	80068ca <_fflush_r+0x32>
 80068c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068c6:	f7ff fb9a 	bl	8005ffe <__retarget_lock_acquire_recursive>
 80068ca:	4628      	mov	r0, r5
 80068cc:	4621      	mov	r1, r4
 80068ce:	f7ff ff5f 	bl	8006790 <__sflush_r>
 80068d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80068d4:	07da      	lsls	r2, r3, #31
 80068d6:	4605      	mov	r5, r0
 80068d8:	d4e4      	bmi.n	80068a4 <_fflush_r+0xc>
 80068da:	89a3      	ldrh	r3, [r4, #12]
 80068dc:	059b      	lsls	r3, r3, #22
 80068de:	d4e1      	bmi.n	80068a4 <_fflush_r+0xc>
 80068e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80068e2:	f7ff fb8d 	bl	8006000 <__retarget_lock_release_recursive>
 80068e6:	e7dd      	b.n	80068a4 <_fflush_r+0xc>

080068e8 <__swhatbuf_r>:
 80068e8:	b570      	push	{r4, r5, r6, lr}
 80068ea:	460c      	mov	r4, r1
 80068ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80068f0:	2900      	cmp	r1, #0
 80068f2:	b096      	sub	sp, #88	@ 0x58
 80068f4:	4615      	mov	r5, r2
 80068f6:	461e      	mov	r6, r3
 80068f8:	da0d      	bge.n	8006916 <__swhatbuf_r+0x2e>
 80068fa:	89a3      	ldrh	r3, [r4, #12]
 80068fc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006900:	f04f 0100 	mov.w	r1, #0
 8006904:	bf14      	ite	ne
 8006906:	2340      	movne	r3, #64	@ 0x40
 8006908:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800690c:	2000      	movs	r0, #0
 800690e:	6031      	str	r1, [r6, #0]
 8006910:	602b      	str	r3, [r5, #0]
 8006912:	b016      	add	sp, #88	@ 0x58
 8006914:	bd70      	pop	{r4, r5, r6, pc}
 8006916:	466a      	mov	r2, sp
 8006918:	f000 f848 	bl	80069ac <_fstat_r>
 800691c:	2800      	cmp	r0, #0
 800691e:	dbec      	blt.n	80068fa <__swhatbuf_r+0x12>
 8006920:	9901      	ldr	r1, [sp, #4]
 8006922:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006926:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800692a:	4259      	negs	r1, r3
 800692c:	4159      	adcs	r1, r3
 800692e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006932:	e7eb      	b.n	800690c <__swhatbuf_r+0x24>

08006934 <__smakebuf_r>:
 8006934:	898b      	ldrh	r3, [r1, #12]
 8006936:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006938:	079d      	lsls	r5, r3, #30
 800693a:	4606      	mov	r6, r0
 800693c:	460c      	mov	r4, r1
 800693e:	d507      	bpl.n	8006950 <__smakebuf_r+0x1c>
 8006940:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006944:	6023      	str	r3, [r4, #0]
 8006946:	6123      	str	r3, [r4, #16]
 8006948:	2301      	movs	r3, #1
 800694a:	6163      	str	r3, [r4, #20]
 800694c:	b003      	add	sp, #12
 800694e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006950:	ab01      	add	r3, sp, #4
 8006952:	466a      	mov	r2, sp
 8006954:	f7ff ffc8 	bl	80068e8 <__swhatbuf_r>
 8006958:	9f00      	ldr	r7, [sp, #0]
 800695a:	4605      	mov	r5, r0
 800695c:	4639      	mov	r1, r7
 800695e:	4630      	mov	r0, r6
 8006960:	f7ff fbbc 	bl	80060dc <_malloc_r>
 8006964:	b948      	cbnz	r0, 800697a <__smakebuf_r+0x46>
 8006966:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800696a:	059a      	lsls	r2, r3, #22
 800696c:	d4ee      	bmi.n	800694c <__smakebuf_r+0x18>
 800696e:	f023 0303 	bic.w	r3, r3, #3
 8006972:	f043 0302 	orr.w	r3, r3, #2
 8006976:	81a3      	strh	r3, [r4, #12]
 8006978:	e7e2      	b.n	8006940 <__smakebuf_r+0xc>
 800697a:	89a3      	ldrh	r3, [r4, #12]
 800697c:	6020      	str	r0, [r4, #0]
 800697e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006982:	81a3      	strh	r3, [r4, #12]
 8006984:	9b01      	ldr	r3, [sp, #4]
 8006986:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800698a:	b15b      	cbz	r3, 80069a4 <__smakebuf_r+0x70>
 800698c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006990:	4630      	mov	r0, r6
 8006992:	f000 f81d 	bl	80069d0 <_isatty_r>
 8006996:	b128      	cbz	r0, 80069a4 <__smakebuf_r+0x70>
 8006998:	89a3      	ldrh	r3, [r4, #12]
 800699a:	f023 0303 	bic.w	r3, r3, #3
 800699e:	f043 0301 	orr.w	r3, r3, #1
 80069a2:	81a3      	strh	r3, [r4, #12]
 80069a4:	89a3      	ldrh	r3, [r4, #12]
 80069a6:	431d      	orrs	r5, r3
 80069a8:	81a5      	strh	r5, [r4, #12]
 80069aa:	e7cf      	b.n	800694c <__smakebuf_r+0x18>

080069ac <_fstat_r>:
 80069ac:	b538      	push	{r3, r4, r5, lr}
 80069ae:	4d07      	ldr	r5, [pc, #28]	@ (80069cc <_fstat_r+0x20>)
 80069b0:	2300      	movs	r3, #0
 80069b2:	4604      	mov	r4, r0
 80069b4:	4608      	mov	r0, r1
 80069b6:	4611      	mov	r1, r2
 80069b8:	602b      	str	r3, [r5, #0]
 80069ba:	f7fa fd82 	bl	80014c2 <_fstat>
 80069be:	1c43      	adds	r3, r0, #1
 80069c0:	d102      	bne.n	80069c8 <_fstat_r+0x1c>
 80069c2:	682b      	ldr	r3, [r5, #0]
 80069c4:	b103      	cbz	r3, 80069c8 <_fstat_r+0x1c>
 80069c6:	6023      	str	r3, [r4, #0]
 80069c8:	bd38      	pop	{r3, r4, r5, pc}
 80069ca:	bf00      	nop
 80069cc:	2000393c 	.word	0x2000393c

080069d0 <_isatty_r>:
 80069d0:	b538      	push	{r3, r4, r5, lr}
 80069d2:	4d06      	ldr	r5, [pc, #24]	@ (80069ec <_isatty_r+0x1c>)
 80069d4:	2300      	movs	r3, #0
 80069d6:	4604      	mov	r4, r0
 80069d8:	4608      	mov	r0, r1
 80069da:	602b      	str	r3, [r5, #0]
 80069dc:	f7fa fd81 	bl	80014e2 <_isatty>
 80069e0:	1c43      	adds	r3, r0, #1
 80069e2:	d102      	bne.n	80069ea <_isatty_r+0x1a>
 80069e4:	682b      	ldr	r3, [r5, #0]
 80069e6:	b103      	cbz	r3, 80069ea <_isatty_r+0x1a>
 80069e8:	6023      	str	r3, [r4, #0]
 80069ea:	bd38      	pop	{r3, r4, r5, pc}
 80069ec:	2000393c 	.word	0x2000393c

080069f0 <_sbrk_r>:
 80069f0:	b538      	push	{r3, r4, r5, lr}
 80069f2:	4d06      	ldr	r5, [pc, #24]	@ (8006a0c <_sbrk_r+0x1c>)
 80069f4:	2300      	movs	r3, #0
 80069f6:	4604      	mov	r4, r0
 80069f8:	4608      	mov	r0, r1
 80069fa:	602b      	str	r3, [r5, #0]
 80069fc:	f7fa fd8a 	bl	8001514 <_sbrk>
 8006a00:	1c43      	adds	r3, r0, #1
 8006a02:	d102      	bne.n	8006a0a <_sbrk_r+0x1a>
 8006a04:	682b      	ldr	r3, [r5, #0]
 8006a06:	b103      	cbz	r3, 8006a0a <_sbrk_r+0x1a>
 8006a08:	6023      	str	r3, [r4, #0]
 8006a0a:	bd38      	pop	{r3, r4, r5, pc}
 8006a0c:	2000393c 	.word	0x2000393c

08006a10 <_init>:
 8006a10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a12:	bf00      	nop
 8006a14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a16:	bc08      	pop	{r3}
 8006a18:	469e      	mov	lr, r3
 8006a1a:	4770      	bx	lr

08006a1c <_fini>:
 8006a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a1e:	bf00      	nop
 8006a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a22:	bc08      	pop	{r3}
 8006a24:	469e      	mov	lr, r3
 8006a26:	4770      	bx	lr
