{
  "creator": "Yosys 0.6 (git sha1 5869d26, i686-pc-mingw32-gcc 4.8.1 -Os)",
  "modules": {
    "test": {
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "c": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "d": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "e": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "f": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "g": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$auto$simplemap.cc:85:simplemap_bitop$110": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:7"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 10 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$111": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 12 ],
            "Y": [ 13 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$112": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:9"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 8 ],
            "Y": [ 11 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$113": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 15 ],
            "Y": [ 9 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$114": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 7 ],
            "B": [ 2 ],
            "Y": [ 15 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$115": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:7"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 10 ],
            "B": [ 4 ],
            "Y": [ 14 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$116": {
          "hide_name": 1,
          "type": "$_OR_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:8"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 5 ],
            "Y": [ 12 ]
          }
        }
      },
      "netnames": {
        "$and$tests/Verilogfiles/testAO.v:10$64_Y": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:10"
          }
        },
        "$and$tests/Verilogfiles/testAO.v:7$59_Y": {
          "hide_name": 1,
          "bits": [ 10 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:7"
          }
        },
        "$or$tests/Verilogfiles/testAO.v:10$63_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:10"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:4"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:4"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:4"
          }
        },
        "d": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:4"
          }
        },
        "e": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:4"
          }
        },
        "f": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:4"
          }
        },
        "g": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:4"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:5"
          }
        },
        "x": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:6"
          }
        },
        "y": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:6"
          }
        },
        "z": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "tests/Verilogfiles/testAO.v:6"
          }
        }
      }
    },
    "test12": {
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "c": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "d": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "e": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "f": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "g": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "h": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "out": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$auto$simplemap.cc:85:simplemap_bitop$52": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 11 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$53": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 11 ],
            "B": [ 4 ],
            "Y": [ 12 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$54": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 12 ],
            "B": [ 5 ],
            "Y": [ 13 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$55": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 13 ],
            "B": [ 6 ],
            "Y": [ 14 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$56": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 14 ],
            "B": [ 7 ],
            "Y": [ 15 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$57": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 15 ],
            "B": [ 8 ],
            "Y": [ 16 ]
          }
        },
        "$auto$simplemap.cc:85:simplemap_bitop$58": {
          "hide_name": 1,
          "type": "$_AND_",
          "parameters": {
          },
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 16 ],
            "B": [ 9 ],
            "Y": [ 10 ]
          }
        }
      },
      "netnames": {
        "$and$tests/Verilogfiles/test1.v:5$1_Y": {
          "hide_name": 1,
          "bits": [ 11 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          }
        },
        "$and$tests/Verilogfiles/test1.v:5$2_Y": {
          "hide_name": 1,
          "bits": [ 12 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          }
        },
        "$and$tests/Verilogfiles/test1.v:5$3_Y": {
          "hide_name": 1,
          "bits": [ 13 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          }
        },
        "$and$tests/Verilogfiles/test1.v:5$4_Y": {
          "hide_name": 1,
          "bits": [ 14 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          }
        },
        "$and$tests/Verilogfiles/test1.v:5$5_Y": {
          "hide_name": 1,
          "bits": [ 15 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          }
        },
        "$and$tests/Verilogfiles/test1.v:5$6_Y": {
          "hide_name": 1,
          "bits": [ 16 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:5"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:3"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:3"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:3"
          }
        },
        "d": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:3"
          }
        },
        "e": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:3"
          }
        },
        "f": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:3"
          }
        },
        "g": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:3"
          }
        },
        "h": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:3"
          }
        },
        "out": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "tests/Verilogfiles/test1.v:4"
          }
        }
      }
    }
  }
}
