
#Circuit Summary:
#---------------
#number of inputs = 32
#number of outputs = 32
#number of gates = 4800
#number of wires = 4832
#atpg: cputime for reading in circuit ./sample_circuits/c6288.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ./sample_circuits/c6288.ckt: 0.4s 0.4s
#atpg: cputime for rearranging gate inputs ./sample_circuits/c6288.ckt: 0.0s 0.4s
#atpg: cputime for creating dummy nodes ./sample_circuits/c6288.ckt: 0.0s 0.4s
#atpg: cputime for generating fault list ./sample_circuits/c6288.ckt: 0.0s 0.4s
#atpg: cputime for compute reachability ./sample_circuits/c6288.ckt: 0.0s 0.5s
T'01011011101110000101010101111011 0'
T'10010101101001110011100011001000 0'
T'11001110110000110010001100110011 1'
T'01111000100001111011111000001110 0'
T'11000111010100001111001101001001 1'
T'01000111111110011011011101001001 1'
T'11111101100110111010110110010010 0'
T'10001110100101111111010000111100 1'
T'11100100100101000010101110110011 1'
T'00000011101011000010010011010001 0'
T'00110001011010110101110011110001 1'
T'00001001111101110111110101101001 0'
T'01100010010001100101010010001000 0'
T'10111001001000101011010100001110 1'
T'11111000001101100010000101101110 1'
T'00001110011111000010010110011100 1'
T'00011001111101011000101111111100 1'
T'00101010010011010001010000101011 0'
T'01001010001000101110101010011110 0'
T'01011101011010111101001000001101 1'
T'00110100110010011111100101100010 0'
T'11100111001111100110101100100111 0'
T'10110011011101000110100011000100 0'
T'00011001010110110010111011110010 0'
T'01000001010111000110111000110000 1'
T'11101010000011010110000110011100 0'
T'01101101101001100111000000011010 1'
T'11001011001010100111010110101110 0'
T'11000110101101011100100011100101 1'
T'00101001010111111101000111110100 1'
T'10001101100100000100001011000111 1'
T'01111001111100111000011111011111 1'
T'01111101110001001100101101111011 1'
T'10111100101011110100000101010000 0'
T'00111010100010111111011001011000 0'
T'10110011100101001101001000001011 0'
T'11011101111001110011101110001101 0'
T'01011001011011000000011101110100 0'
T'11000000100111101100001110001110 0'
T'00110111110111111001010101111011 1'
T'00010000011001111010011110111001 0'
T'11011100110101011110101000011100 0'
T'10011000101100111110100001100011 0'
T'01100110101111011101111101110001 0'
T'01000110100010000010000110110010 1'
T'10010110010000010101100001110011 0'
T'11111110001110011000010010011010 1'
T'11111010000010111110111011110101 1'
T'00000110100101101000101101110000 0'
T'01010010011011111110110111010000 0'
T'11010110110111111010101010011110 0'
T'10111010110110111110011110011010 0'
T'01011010000111110110011010011110 0'
T'00111111111110011010100001010111 1'
T'00001101000110111001011010101011 0'
T'01110101110011001101010110010100 0'
T'11101011110011101111100101101110 0'
T'01100100111110101100001001000000 0'
T'10100011001111100000011111011110 1'
T'00100111100000001100100000100110 1'
T'10100111110111110101111011100000 0'
T'01011101110000110010011101001111 0'
T'01000111011101011101000110010110 1'
T'10110011111001000011111110111000 0'
T'11011011001100101001011100001000 0'
T'01000101100110101010001101011111 0'
T'01001100001110001110111010100100 1'
T'11110101111100001011111010100101 1'
T'00001110110011111001011100111111 1'
T'10001111000101101101110001001001 0'
T'10101001100111101011010111100011 1'
T'01111011111000001111110011011001 0'

#number of aborted faults = 0

#number of redundant faults = 0

#number of calling podem1 = 0

#total number of backtracks = 0
#atpg: cputime for test pattern generation ./sample_circuits/c6288.ckt: 19.0s 19.5s
