{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79992,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 7.7573e-05,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000181454,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 3.01515e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000181454,
	"finish__design__instance__count__class:buffer": 18,
	"finish__design__instance__area__class:buffer": 107.603,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 55.0528,
	"finish__design__instance__count__class:timing_repair_buffer": 30,
	"finish__design__instance__area__class:timing_repair_buffer": 140.134,
	"finish__design__instance__count__class:inverter": 29,
	"finish__design__instance__area__class:inverter": 113.859,
	"finish__design__instance__count__class:sequential_cell": 10,
	"finish__design__instance__area__class:sequential_cell": 250.24,
	"finish__design__instance__count__class:multi_input_combinational_cell": 232,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1756.68,
	"finish__design__instance__count": 323,
	"finish__design__instance__area": 2423.57,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.60862,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.72321,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.822591,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000255991,
	"finish__power__switching__total": 0.00016697,
	"finish__power__leakage__total": 1.06425e-09,
	"finish__power__total": 0.000422962,
	"finish__design__io": 31,
	"finish__design__die__area": 4133.85,
	"finish__design__core__area": 3688.54,
	"finish__design__instance__count": 371,
	"finish__design__instance__area": 2483.63,
	"finish__design__instance__count__stdcell": 371,
	"finish__design__instance__area__stdcell": 2483.63,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.673338,
	"finish__design__instance__utilization__stdcell": 0.673338,
	"finish__design__rows": 22,
	"finish__design__rows:unithd": 22,
	"finish__design__sites": 2948,
	"finish__design__sites:unithd": 2948,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}