<stg><name>ProcessingElement.17_Pipeline_Pipeline_N_Pipeline_M</name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %n1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="n1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_16, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %aPipes_17, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_16, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_17, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:7 %brmerge282_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %brmerge282

]]></Node>
<StgValue><ssdm name="brmerge282_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %size_n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_n

]]></Node>
<StgValue><ssdm name="size_n_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:9 %cond_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond

]]></Node>
<StgValue><ssdm name="cond_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
newFuncRoot:10 %mul_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %mul

]]></Node>
<StgValue><ssdm name="mul_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:11 %cond90_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %cond90

]]></Node>
<StgValue><ssdm name="cond90_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %size_m_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_m

]]></Node>
<StgValue><ssdm name="size_m_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:13 %cmp111_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp111

]]></Node>
<StgValue><ssdm name="cmp111_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
newFuncRoot:14 %m0_read = read i23 @_ssdm_op_Read.ap_auto.i23, i23 %m0

]]></Node>
<StgValue><ssdm name="m0_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:15 %store_ln0 = store i11 0, i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:16 %store_ln64 = store i5 0, i5 %n1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:17 %store_ln67 = store i7 0, i7 %m1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:18 %br_ln64 = br void %for.body58

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.body58:0 %indvar_flatten6_load = load i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body58:1 %icmp_ln64 = icmp_eq  i11 %indvar_flatten6_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln64"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body58:2 %add_ln64 = add i11 %indvar_flatten6_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body58:3 %br_ln64 = br i1 %icmp_ln64, void %for.inc165, void %for.inc168.exitStub

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc165:0 %m1_load = load i7 %m1

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc165:4 %icmp_ln67 = icmp_eq  i7 %m1_load, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc165:5 %select_ln64 = select i1 %icmp_ln67, i7 0, i7 %m1_load

]]></Node>
<StgValue><ssdm name="select_ln64"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc165:22 %tmp = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln64, i32 4, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc165:23 %icmp_ln82 = icmp_ne  i3 %tmp, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc165:24 %tmp_29 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln64, i32 5, i32 6

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc165:25 %icmp_ln83 = icmp_eq  i2 %tmp_29, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc165:26 %and_ln80 = and i1 %icmp_ln82, i1 %brmerge282_read

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc165:27 %and_ln80_22 = and i1 %and_ln80, i1 %icmp_ln83

]]></Node>
<StgValue><ssdm name="and_ln80_22"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc165:28 %br_ln80 = br i1 %and_ln80_22, void %if.end86_ifconv, void %if.then72

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="and_ln80_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then72:1 %icmp_ln85 = icmp_eq  i7 %select_ln64, i7 16

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="and_ln80_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then72:2 %br_ln85 = br i1 %icmp_ln85, void %if.then83, void %if.then75

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
<literal name="and_ln80_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
if.end85:0 %br_ln97 = br void %if.end86_ifconv

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.end86_ifconv:100 %add_ln67 = add i7 %select_ln64, i7 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end86_ifconv:101 %store_ln64 = store i11 %add_ln64, i11 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end86_ifconv:103 %store_ln67 = store i7 %add_ln67, i7 %m1

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc165:1 %n1_load = load i5 %n1

]]></Node>
<StgValue><ssdm name="n1_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc165:6 %add_ln64_23 = add i5 %n1_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln64_23"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
for.inc165:7 %select_ln64_23 = select i1 %icmp_ln67, i5 %add_ln64_23, i5 %n1_load

]]></Node>
<StgValue><ssdm name="select_ln64_23"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="27" op_0_bw="5">
<![CDATA[
for.inc165:8 %zext_ln64 = zext i5 %select_ln64_23

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc165:9 %add91 = add i5 %select_ln64_23, i5 %cond90_read

]]></Node>
<StgValue><ssdm name="add91"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.inc165:12 %add106 = add i27 %mul_read, i27 %zext_ln64

]]></Node>
<StgValue><ssdm name="add106"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="27">
<![CDATA[
for.inc165:13 %add106_cast = zext i27 %add106

]]></Node>
<StgValue><ssdm name="add106_cast"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="4" op_0_bw="5">
<![CDATA[
for.inc165:14 %empty_271 = trunc i5 %select_ln64_23

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc165:16 %add = add i5 %select_ln64_23, i5 %cond_read

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="5">
<![CDATA[
for.inc165:17 %add_cast = zext i5 %add

]]></Node>
<StgValue><ssdm name="add_cast"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165:18 %aBuffer_addr_25 = getelementptr i32 %aBuffer, i64 0, i64 %add_cast

]]></Node>
<StgValue><ssdm name="aBuffer_addr_25"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc165:19 %inBoundsN = icmp_ult  i32 %add106_cast, i32 %size_n_read

]]></Node>
<StgValue><ssdm name="inBoundsN"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80_22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then72:0 %read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %aPipes_16

]]></Node>
<StgValue><ssdm name="read"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80_22" val="1"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then83:0 %write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %aPipes_17, i32 %read

]]></Node>
<StgValue><ssdm name="write_ln406"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80_22" val="1"/>
<literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
if.then83:1 %br_ln0 = br void %if.end85

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80_22" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
if.then75:0 %store_ln150 = store i32 %read, i5 %aBuffer_addr_25

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln80_22" val="1"/>
<literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
if.then75:1 %br_ln89 = br void %if.end85

]]></Node>
<StgValue><ssdm name="br_ln89"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end86_ifconv:102 %store_ln64 = store i5 %select_ln64_23, i5 %n1

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="5">
<![CDATA[
for.inc165:10 %add91_cast = zext i5 %add91

]]></Node>
<StgValue><ssdm name="add91_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc165:11 %aBuffer_addr = getelementptr i32 %aBuffer, i64 0, i64 %add91_cast

]]></Node>
<StgValue><ssdm name="aBuffer_addr"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end86_ifconv:0 %aVal = load i5 %aBuffer_addr

]]></Node>
<StgValue><ssdm name="aVal"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc165:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Pipeline_N_Pipeline_M_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc165:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
for.inc165:15 %mul17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty_271, i6 0

]]></Node>
<StgValue><ssdm name="mul17"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="7">
<![CDATA[
for.inc165:20 %zext_ln67 = zext i7 %select_ln64

]]></Node>
<StgValue><ssdm name="zext_ln67"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc165:21 %specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln70"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5" op_1_bw="0">
<![CDATA[
if.end86_ifconv:0 %aVal = load i5 %aBuffer_addr

]]></Node>
<StgValue><ssdm name="aVal"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
if.end86_ifconv:1 %bVal = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bPipes_16

]]></Node>
<StgValue><ssdm name="bVal"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.end86_ifconv:2 %write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bPipes_17, i256 %bVal

]]></Node>
<StgValue><ssdm name="write_ln406"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.end86_ifconv:3 %add115 = add i10 %mul17, i10 %zext_ln67

]]></Node>
<StgValue><ssdm name="add115"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="10">
<![CDATA[
if.end86_ifconv:4 %add115_cast = zext i10 %add115

]]></Node>
<StgValue><ssdm name="add115_cast"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="7">
<![CDATA[
if.end86_ifconv:5 %empty = trunc i7 %select_ln64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:6 %add7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 0

]]></Node>
<StgValue><ssdm name="add7"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.end86_ifconv:7 %cBuffer_addr = getelementptr i256 %cBuffer, i64 0, i64 %add115_cast

]]></Node>
<StgValue><ssdm name="cBuffer_addr"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp111_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="256" op_0_bw="10">
<![CDATA[
if.end86_ifconv:8 %cPrev = load i10 %cBuffer_addr

]]></Node>
<StgValue><ssdm name="cPrev"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:10 %inBoundsM = icmp_ult  i32 %add7, i32 %size_m_read

]]></Node>
<StgValue><ssdm name="inBoundsM"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:12 %bitcast_ln32 = bitcast i32 %aVal

]]></Node>
<StgValue><ssdm name="bitcast_ln32"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="256">
<![CDATA[
if.end86_ifconv:13 %trunc_ln170 = trunc i256 %bVal

]]></Node>
<StgValue><ssdm name="trunc_ln170"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:14 %bitcast_ln32_353 = bitcast i32 %trunc_ln170

]]></Node>
<StgValue><ssdm name="bitcast_ln32_353"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:15 %res_568 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_353

]]></Node>
<StgValue><ssdm name="res_568"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:21 %or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:22 %inBoundsM_169 = icmp_ult  i32 %or_ln, i32 %size_m_read

]]></Node>
<StgValue><ssdm name="inBoundsM_169"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:24 %tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:25 %bitcast_ln32_355 = bitcast i32 %tmp_s

]]></Node>
<StgValue><ssdm name="bitcast_ln32_355"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:26 %res_569 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_355

]]></Node>
<StgValue><ssdm name="res_569"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:32 %or_ln125_s = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 2

]]></Node>
<StgValue><ssdm name="or_ln125_s"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:33 %inBoundsM_170 = icmp_ult  i32 %or_ln125_s, i32 %size_m_read

]]></Node>
<StgValue><ssdm name="inBoundsM_170"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:35 %tmp_338 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_338"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:36 %bitcast_ln32_357 = bitcast i32 %tmp_338

]]></Node>
<StgValue><ssdm name="bitcast_ln32_357"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:37 %res_570 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_357

]]></Node>
<StgValue><ssdm name="res_570"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:43 %or_ln125_103 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 3

]]></Node>
<StgValue><ssdm name="or_ln125_103"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:44 %inBoundsM_171 = icmp_ult  i32 %or_ln125_103, i32 %size_m_read

]]></Node>
<StgValue><ssdm name="inBoundsM_171"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:46 %tmp_340 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_340"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:47 %bitcast_ln32_359 = bitcast i32 %tmp_340

]]></Node>
<StgValue><ssdm name="bitcast_ln32_359"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:48 %res_571 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_359

]]></Node>
<StgValue><ssdm name="res_571"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:54 %or_ln125_104 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 4

]]></Node>
<StgValue><ssdm name="or_ln125_104"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:55 %inBoundsM_172 = icmp_ult  i32 %or_ln125_104, i32 %size_m_read

]]></Node>
<StgValue><ssdm name="inBoundsM_172"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:57 %tmp_342 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_342"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:58 %bitcast_ln32_361 = bitcast i32 %tmp_342

]]></Node>
<StgValue><ssdm name="bitcast_ln32_361"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:59 %res_572 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_361

]]></Node>
<StgValue><ssdm name="res_572"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:65 %or_ln125_105 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 5

]]></Node>
<StgValue><ssdm name="or_ln125_105"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:66 %inBoundsM_173 = icmp_ult  i32 %or_ln125_105, i32 %size_m_read

]]></Node>
<StgValue><ssdm name="inBoundsM_173"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:68 %tmp_344 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_344"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:69 %bitcast_ln32_363 = bitcast i32 %tmp_344

]]></Node>
<StgValue><ssdm name="bitcast_ln32_363"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:70 %res_573 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_363

]]></Node>
<StgValue><ssdm name="res_573"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:76 %or_ln125_106 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 6

]]></Node>
<StgValue><ssdm name="or_ln125_106"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:77 %inBoundsM_174 = icmp_ult  i32 %or_ln125_106, i32 %size_m_read

]]></Node>
<StgValue><ssdm name="inBoundsM_174"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:79 %tmp_346 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_346"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:80 %bitcast_ln32_365 = bitcast i32 %tmp_346

]]></Node>
<StgValue><ssdm name="bitcast_ln32_365"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:81 %res_574 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_365

]]></Node>
<StgValue><ssdm name="res_574"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="23" op_2_bw="6" op_3_bw="3">
<![CDATA[
if.end86_ifconv:87 %or_ln125_107 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i23.i6.i3, i23 %m0_read, i6 %empty, i3 7

]]></Node>
<StgValue><ssdm name="or_ln125_107"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:88 %inBoundsM_175 = icmp_ult  i32 %or_ln125_107, i32 %size_m_read

]]></Node>
<StgValue><ssdm name="inBoundsM_175"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:90 %tmp_348 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %bVal, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_348"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:91 %bitcast_ln32_367 = bitcast i32 %tmp_348

]]></Node>
<StgValue><ssdm name="bitcast_ln32_367"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:92 %res_575 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_367

]]></Node>
<StgValue><ssdm name="res_575"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="126" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="cmp111_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="256" op_0_bw="10">
<![CDATA[
if.end86_ifconv:8 %cPrev = load i10 %cBuffer_addr

]]></Node>
<StgValue><ssdm name="cPrev"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
if.end86_ifconv:9 %cPrev_2 = select i1 %cmp111_read, i256 0, i256 %cPrev

]]></Node>
<StgValue><ssdm name="cPrev_2"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:15 %res_568 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_353

]]></Node>
<StgValue><ssdm name="res_568"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="256">
<![CDATA[
if.end86_ifconv:16 %trunc_ln170_25 = trunc i256 %cPrev_2

]]></Node>
<StgValue><ssdm name="trunc_ln170_25"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:26 %res_569 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_355

]]></Node>
<StgValue><ssdm name="res_569"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:27 %tmp_337 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="tmp_337"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:37 %res_570 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_357

]]></Node>
<StgValue><ssdm name="res_570"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:38 %tmp_339 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="tmp_339"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:48 %res_571 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_359

]]></Node>
<StgValue><ssdm name="res_571"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:49 %tmp_341 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="tmp_341"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:59 %res_572 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_361

]]></Node>
<StgValue><ssdm name="res_572"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:60 %tmp_343 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="tmp_343"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:70 %res_573 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_363

]]></Node>
<StgValue><ssdm name="res_573"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:71 %tmp_345 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="tmp_345"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:81 %res_574 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_365

]]></Node>
<StgValue><ssdm name="res_574"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:82 %tmp_347 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="tmp_347"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:92 %res_575 = fmul i32 %bitcast_ln32, i32 %bitcast_ln32_367

]]></Node>
<StgValue><ssdm name="res_575"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.end86_ifconv:93 %tmp_349 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %cPrev_2, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_349"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:17 %bitcast_ln32_354 = bitcast i32 %trunc_ln170_25

]]></Node>
<StgValue><ssdm name="bitcast_ln32_354"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:18 %res = fadd i32 %bitcast_ln32_354, i32 %res_568

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:28 %bitcast_ln32_356 = bitcast i32 %tmp_337

]]></Node>
<StgValue><ssdm name="bitcast_ln32_356"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:29 %res_555 = fadd i32 %bitcast_ln32_356, i32 %res_569

]]></Node>
<StgValue><ssdm name="res_555"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:39 %bitcast_ln32_358 = bitcast i32 %tmp_339

]]></Node>
<StgValue><ssdm name="bitcast_ln32_358"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:40 %res_557 = fadd i32 %bitcast_ln32_358, i32 %res_570

]]></Node>
<StgValue><ssdm name="res_557"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:50 %bitcast_ln32_360 = bitcast i32 %tmp_341

]]></Node>
<StgValue><ssdm name="bitcast_ln32_360"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:51 %res_559 = fadd i32 %bitcast_ln32_360, i32 %res_571

]]></Node>
<StgValue><ssdm name="res_559"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:61 %bitcast_ln32_362 = bitcast i32 %tmp_343

]]></Node>
<StgValue><ssdm name="bitcast_ln32_362"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:62 %res_561 = fadd i32 %bitcast_ln32_362, i32 %res_572

]]></Node>
<StgValue><ssdm name="res_561"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:72 %bitcast_ln32_364 = bitcast i32 %tmp_345

]]></Node>
<StgValue><ssdm name="bitcast_ln32_364"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:73 %res_563 = fadd i32 %bitcast_ln32_364, i32 %res_573

]]></Node>
<StgValue><ssdm name="res_563"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:83 %bitcast_ln32_366 = bitcast i32 %tmp_347

]]></Node>
<StgValue><ssdm name="bitcast_ln32_366"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:84 %res_565 = fadd i32 %bitcast_ln32_366, i32 %res_574

]]></Node>
<StgValue><ssdm name="res_565"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:94 %bitcast_ln32_368 = bitcast i32 %tmp_349

]]></Node>
<StgValue><ssdm name="bitcast_ln32_368"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:95 %res_567 = fadd i32 %bitcast_ln32_368, i32 %res_575

]]></Node>
<StgValue><ssdm name="res_567"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="160" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:18 %res = fadd i32 %bitcast_ln32_354, i32 %res_568

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:29 %res_555 = fadd i32 %bitcast_ln32_356, i32 %res_569

]]></Node>
<StgValue><ssdm name="res_555"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:40 %res_557 = fadd i32 %bitcast_ln32_358, i32 %res_570

]]></Node>
<StgValue><ssdm name="res_557"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:51 %res_559 = fadd i32 %bitcast_ln32_360, i32 %res_571

]]></Node>
<StgValue><ssdm name="res_559"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:62 %res_561 = fadd i32 %bitcast_ln32_362, i32 %res_572

]]></Node>
<StgValue><ssdm name="res_561"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:73 %res_563 = fadd i32 %bitcast_ln32_364, i32 %res_573

]]></Node>
<StgValue><ssdm name="res_563"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:84 %res_565 = fadd i32 %bitcast_ln32_366, i32 %res_574

]]></Node>
<StgValue><ssdm name="res_565"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:95 %res_567 = fadd i32 %bitcast_ln32_368, i32 %res_575

]]></Node>
<StgValue><ssdm name="res_567"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="168" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:11 %inBounds = and i1 %inBoundsN, i1 %inBoundsM

]]></Node>
<StgValue><ssdm name="inBounds"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:18 %res = fadd i32 %bitcast_ln32_354, i32 %res_568

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:19 %select_ln296 = select i1 %inBounds, i32 %res, i32 %bitcast_ln32_354

]]></Node>
<StgValue><ssdm name="select_ln296"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:23 %inBounds_169 = and i1 %inBoundsN, i1 %inBoundsM_169

]]></Node>
<StgValue><ssdm name="inBounds_169"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:29 %res_555 = fadd i32 %bitcast_ln32_356, i32 %res_569

]]></Node>
<StgValue><ssdm name="res_555"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:30 %select_ln296_155 = select i1 %inBounds_169, i32 %res_555, i32 %bitcast_ln32_356

]]></Node>
<StgValue><ssdm name="select_ln296_155"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:34 %inBounds_170 = and i1 %inBoundsN, i1 %inBoundsM_170

]]></Node>
<StgValue><ssdm name="inBounds_170"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:40 %res_557 = fadd i32 %bitcast_ln32_358, i32 %res_570

]]></Node>
<StgValue><ssdm name="res_557"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:41 %select_ln296_156 = select i1 %inBounds_170, i32 %res_557, i32 %bitcast_ln32_358

]]></Node>
<StgValue><ssdm name="select_ln296_156"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:45 %inBounds_171 = and i1 %inBoundsN, i1 %inBoundsM_171

]]></Node>
<StgValue><ssdm name="inBounds_171"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:51 %res_559 = fadd i32 %bitcast_ln32_360, i32 %res_571

]]></Node>
<StgValue><ssdm name="res_559"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:52 %select_ln296_157 = select i1 %inBounds_171, i32 %res_559, i32 %bitcast_ln32_360

]]></Node>
<StgValue><ssdm name="select_ln296_157"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:56 %inBounds_172 = and i1 %inBoundsN, i1 %inBoundsM_172

]]></Node>
<StgValue><ssdm name="inBounds_172"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:62 %res_561 = fadd i32 %bitcast_ln32_362, i32 %res_572

]]></Node>
<StgValue><ssdm name="res_561"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:63 %select_ln296_158 = select i1 %inBounds_172, i32 %res_561, i32 %bitcast_ln32_362

]]></Node>
<StgValue><ssdm name="select_ln296_158"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:67 %inBounds_173 = and i1 %inBoundsN, i1 %inBoundsM_173

]]></Node>
<StgValue><ssdm name="inBounds_173"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:73 %res_563 = fadd i32 %bitcast_ln32_364, i32 %res_573

]]></Node>
<StgValue><ssdm name="res_563"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:74 %select_ln296_159 = select i1 %inBounds_173, i32 %res_563, i32 %bitcast_ln32_364

]]></Node>
<StgValue><ssdm name="select_ln296_159"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:78 %inBounds_174 = and i1 %inBoundsN, i1 %inBoundsM_174

]]></Node>
<StgValue><ssdm name="inBounds_174"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:84 %res_565 = fadd i32 %bitcast_ln32_366, i32 %res_574

]]></Node>
<StgValue><ssdm name="res_565"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:85 %select_ln296_160 = select i1 %inBounds_174, i32 %res_565, i32 %bitcast_ln32_366

]]></Node>
<StgValue><ssdm name="select_ln296_160"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.end86_ifconv:89 %inBounds_175 = and i1 %inBoundsN, i1 %inBoundsM_175

]]></Node>
<StgValue><ssdm name="inBounds_175"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end86_ifconv:95 %res_567 = fadd i32 %bitcast_ln32_368, i32 %res_575

]]></Node>
<StgValue><ssdm name="res_567"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end86_ifconv:96 %select_ln296_161 = select i1 %inBounds_175, i32 %res_567, i32 %bitcast_ln32_368

]]></Node>
<StgValue><ssdm name="select_ln296_161"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln64" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0">
<![CDATA[
for.inc168.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:20 %bitcast_ln36 = bitcast i32 %select_ln296

]]></Node>
<StgValue><ssdm name="bitcast_ln36"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:31 %bitcast_ln36_155 = bitcast i32 %select_ln296_155

]]></Node>
<StgValue><ssdm name="bitcast_ln36_155"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:42 %bitcast_ln36_156 = bitcast i32 %select_ln296_156

]]></Node>
<StgValue><ssdm name="bitcast_ln36_156"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:53 %bitcast_ln36_157 = bitcast i32 %select_ln296_157

]]></Node>
<StgValue><ssdm name="bitcast_ln36_157"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:64 %bitcast_ln36_158 = bitcast i32 %select_ln296_158

]]></Node>
<StgValue><ssdm name="bitcast_ln36_158"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:75 %bitcast_ln36_159 = bitcast i32 %select_ln296_159

]]></Node>
<StgValue><ssdm name="bitcast_ln36_159"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:86 %bitcast_ln36_160 = bitcast i32 %select_ln296_160

]]></Node>
<StgValue><ssdm name="bitcast_ln36_160"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
if.end86_ifconv:97 %bitcast_ln36_161 = bitcast i32 %select_ln296_161

]]></Node>
<StgValue><ssdm name="bitcast_ln36_161"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
if.end86_ifconv:98 %tmp_350 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln36_161, i32 %bitcast_ln36_160, i32 %bitcast_ln36_159, i32 %bitcast_ln36_158, i32 %bitcast_ln36_157, i32 %bitcast_ln36_156, i32 %bitcast_ln36_155, i32 %bitcast_ln36

]]></Node>
<StgValue><ssdm name="tmp_350"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="256" op_1_bw="10" op_2_bw="0">
<![CDATA[
if.end86_ifconv:99 %store_ln150 = store i256 %tmp_350, i10 %cBuffer_addr

]]></Node>
<StgValue><ssdm name="store_ln150"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
if.end86_ifconv:104 %br_ln67 = br void %for.body58

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
