<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v</a>
defines: 
time_elapsed: 1.160s
ram usage: 35928 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpyts7tlvv/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-22" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:22</a>: No timescale set for &#34;spu_ma_mon&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-22" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:22</a>: Compile module &#34;work@spu_ma_mon&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-22" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:22</a>: Top level module &#34;work@spu_ma_mon&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpyts7tlvv/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_spu_ma_mon
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpyts7tlvv/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpyts7tlvv/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@spu_ma_mon)
 |vpiName:work@spu_ma_mon
 |uhdmallPackages:
 \_package: builtin, parent:work@spu_ma_mon
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@spu_ma_mon, file:<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v</a>, line:22, parent:work@spu_ma_mon
   |vpiDefName:work@spu_ma_mon
   |vpiFullName:work@spu_ma_mon
   |vpiProcess:
   \_always: , line:40
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:40
       |vpiCondition:
       \_operation: , line:40
         |vpiOpType:40
         |vpiOperand:
         \_ref_obj: (clk), line:40
           |vpiName:clk
           |vpiFullName:work@spu_ma_mon.clk
       |vpiStmt:
       \_begin: , line:41
         |vpiFullName:work@spu_ma_mon
         |vpiStmt:
         \_if_stmt: , line:43
           |vpiCondition:
           \_operation: , line:43
             |vpiOpType:29
             |vpiOperand:
             \_ref_obj: (wrmi_mamul_1sthalf), line:43
               |vpiName:wrmi_mamul_1sthalf
               |vpiFullName:work@spu_ma_mon.wrmi_mamul_1sthalf
             |vpiOperand:
             \_ref_obj: (wrmi_maaeqb_1sthalf), line:43
               |vpiName:wrmi_maaeqb_1sthalf
               |vpiFullName:work@spu_ma_mon.wrmi_maaeqb_1sthalf
           |vpiStmt:
           \_begin: , line:43
             |vpiFullName:work@spu_ma_mon
             |vpiStmt:
             \_sys_func_call: ($display), line:44
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:44
                 |vpiConstType:6
                 |vpiDecompile:&#34;%0d:spu_ma&gt; &#34;
                 |vpiSize:14
                 |STRING:&#34;%0d:spu_ma&gt; &#34;
               |vpiArgument:
               \_sys_func_call: ($time), line:44
                 |vpiName:$time
               |vpiArgument:
               \_constant: , line:44
                 |vpiConstType:6
                 |vpiDecompile:&#34;M[&#34;
                 |vpiSize:4
                 |STRING:&#34;M[&#34;
               |vpiArgument:
               \_ref_obj: (iptr), line:44
                 |vpiName:iptr
               |vpiArgument:
               \_constant: , line:44
                 |vpiConstType:6
                 |vpiDecompile:&#34;] = %h&#34;
                 |vpiSize:8
                 |STRING:&#34;] = %h&#34;
               |vpiArgument:
               \_ref_obj: (mul_data), line:44
                 |vpiName:mul_data
             |vpiStmt:
             \_sys_func_call: ($info), line:48
               |vpiName:$info
               |vpiArgument:
               \_constant: , line:48
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
               |vpiArgument:
               \_constant: , line:48
                 |vpiConstType:6
                 |vpiDecompile:&#34;SPU_MON_M[&#34;
                 |vpiSize:12
                 |STRING:&#34;SPU_MON_M[&#34;
               |vpiArgument:
               \_ref_obj: (iptr), line:48
                 |vpiName:iptr
               |vpiArgument:
               \_constant: , line:48
                 |vpiConstType:6
                 |vpiDecompile:&#34;] = %h&#34;
                 |vpiSize:8
                 |STRING:&#34;] = %h&#34;
               |vpiArgument:
               \_ref_obj: (mul_data), line:48
                 |vpiName:mul_data
         |vpiStmt:
         \_if_stmt: , line:52
           |vpiCondition:
           \_operation: , line:52
             |vpiOpType:29
             |vpiOperand:
             \_ref_obj: (wrmi_mamul_2ndhalf), line:52
               |vpiName:wrmi_mamul_2ndhalf
               |vpiFullName:work@spu_ma_mon.wrmi_mamul_2ndhalf
             |vpiOperand:
             \_ref_obj: (wrmi_maaeqb_2ndhalf), line:52
               |vpiName:wrmi_maaeqb_2ndhalf
               |vpiFullName:work@spu_ma_mon.wrmi_maaeqb_2ndhalf
           |vpiStmt:
           \_begin: , line:52
             |vpiFullName:work@spu_ma_mon
             |vpiStmt:
             \_sys_func_call: ($display), line:53
               |vpiName:$display
               |vpiArgument:
               \_constant: , line:53
                 |vpiConstType:6
                 |vpiDecompile:&#34;%0d:spu_ma&gt; &#34;
                 |vpiSize:14
                 |STRING:&#34;%0d:spu_ma&gt; &#34;
               |vpiArgument:
               \_sys_func_call: ($time), line:53
                 |vpiName:$time
               |vpiArgument:
               \_constant: , line:53
                 |vpiConstType:6
                 |vpiDecompile:&#34;M[&#34;
                 |vpiSize:4
                 |STRING:&#34;M[&#34;
               |vpiArgument:
               \_ref_obj: (iminus_lenminus1), line:53
                 |vpiName:iminus_lenminus1
               |vpiArgument:
               \_constant: , line:53
                 |vpiConstType:6
                 |vpiDecompile:&#34;] = %h&#34;
                 |vpiSize:8
                 |STRING:&#34;] = %h&#34;
               |vpiArgument:
               \_ref_obj: (mul_data), line:53
                 |vpiName:mul_data
             |vpiStmt:
             \_sys_func_call: ($info), line:57
               |vpiName:$info
               |vpiArgument:
               \_constant: , line:57
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
               |vpiArgument:
               \_constant: , line:57
                 |vpiConstType:6
                 |vpiDecompile:&#34;SPU_MON_M[&#34;
                 |vpiSize:12
                 |STRING:&#34;SPU_MON_M[&#34;
               |vpiArgument:
               \_ref_obj: (iminus_lenminus1), line:57
                 |vpiName:iminus_lenminus1
               |vpiArgument:
               \_constant: , line:57
                 |vpiConstType:6
                 |vpiDecompile:&#34;] = %h&#34;
                 |vpiSize:8
                 |STRING:&#34;] = %h&#34;
               |vpiArgument:
               \_ref_obj: (mul_data), line:57
                 |vpiName:mul_data
   |vpiPort:
   \_port: (clk), line:24
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:24
         |vpiName:clk
         |vpiFullName:work@spu_ma_mon.clk
   |vpiPort:
   \_port: (wrmi_mamul_1sthalf), line:24
     |vpiName:wrmi_mamul_1sthalf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wrmi_mamul_1sthalf), line:24
         |vpiName:wrmi_mamul_1sthalf
         |vpiFullName:work@spu_ma_mon.wrmi_mamul_1sthalf
   |vpiPort:
   \_port: (wrmi_mamul_2ndhalf), line:24
     |vpiName:wrmi_mamul_2ndhalf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wrmi_mamul_2ndhalf), line:24
         |vpiName:wrmi_mamul_2ndhalf
         |vpiFullName:work@spu_ma_mon.wrmi_mamul_2ndhalf
   |vpiPort:
   \_port: (wrmi_maaeqb_1sthalf), line:25
     |vpiName:wrmi_maaeqb_1sthalf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wrmi_maaeqb_1sthalf), line:25
         |vpiName:wrmi_maaeqb_1sthalf
         |vpiFullName:work@spu_ma_mon.wrmi_maaeqb_1sthalf
   |vpiPort:
   \_port: (wrmi_maaeqb_2ndhalf), line:25
     |vpiName:wrmi_maaeqb_2ndhalf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wrmi_maaeqb_2ndhalf), line:25
         |vpiName:wrmi_maaeqb_2ndhalf
         |vpiFullName:work@spu_ma_mon.wrmi_maaeqb_2ndhalf
   |vpiPort:
   \_port: (iptr), line:26
     |vpiName:iptr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iptr), line:26
         |vpiName:iptr
         |vpiFullName:work@spu_ma_mon.iptr
   |vpiPort:
   \_port: (iminus_lenminus1), line:26
     |vpiName:iminus_lenminus1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iminus_lenminus1), line:26
         |vpiName:iminus_lenminus1
         |vpiFullName:work@spu_ma_mon.iminus_lenminus1
   |vpiPort:
   \_port: (mul_data), line:26
     |vpiName:mul_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mul_data), line:26
         |vpiName:mul_data
         |vpiFullName:work@spu_ma_mon.mul_data
   |vpiNet:
   \_logic_net: (clk), line:24
   |vpiNet:
   \_logic_net: (wrmi_mamul_1sthalf), line:24
   |vpiNet:
   \_logic_net: (wrmi_mamul_2ndhalf), line:24
   |vpiNet:
   \_logic_net: (wrmi_maaeqb_1sthalf), line:25
   |vpiNet:
   \_logic_net: (wrmi_maaeqb_2ndhalf), line:25
   |vpiNet:
   \_logic_net: (iptr), line:26
   |vpiNet:
   \_logic_net: (iminus_lenminus1), line:26
   |vpiNet:
   \_logic_net: (mul_data), line:26
 |uhdmtopModules:
 \_module: work@spu_ma_mon (work@spu_ma_mon), file:<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v</a>, line:22
   |vpiDefName:work@spu_ma_mon
   |vpiName:work@spu_ma_mon
   |vpiPort:
   \_port: (clk), line:24, parent:work@spu_ma_mon
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:24, parent:work@spu_ma_mon
         |vpiName:clk
         |vpiFullName:work@spu_ma_mon.clk
   |vpiPort:
   \_port: (wrmi_mamul_1sthalf), line:24, parent:work@spu_ma_mon
     |vpiName:wrmi_mamul_1sthalf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wrmi_mamul_1sthalf), line:24, parent:work@spu_ma_mon
         |vpiName:wrmi_mamul_1sthalf
         |vpiFullName:work@spu_ma_mon.wrmi_mamul_1sthalf
   |vpiPort:
   \_port: (wrmi_mamul_2ndhalf), line:24, parent:work@spu_ma_mon
     |vpiName:wrmi_mamul_2ndhalf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wrmi_mamul_2ndhalf), line:24, parent:work@spu_ma_mon
         |vpiName:wrmi_mamul_2ndhalf
         |vpiFullName:work@spu_ma_mon.wrmi_mamul_2ndhalf
   |vpiPort:
   \_port: (wrmi_maaeqb_1sthalf), line:25, parent:work@spu_ma_mon
     |vpiName:wrmi_maaeqb_1sthalf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wrmi_maaeqb_1sthalf), line:25, parent:work@spu_ma_mon
         |vpiName:wrmi_maaeqb_1sthalf
         |vpiFullName:work@spu_ma_mon.wrmi_maaeqb_1sthalf
   |vpiPort:
   \_port: (wrmi_maaeqb_2ndhalf), line:25, parent:work@spu_ma_mon
     |vpiName:wrmi_maaeqb_2ndhalf
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (wrmi_maaeqb_2ndhalf), line:25, parent:work@spu_ma_mon
         |vpiName:wrmi_maaeqb_2ndhalf
         |vpiFullName:work@spu_ma_mon.wrmi_maaeqb_2ndhalf
   |vpiPort:
   \_port: (iptr), line:26, parent:work@spu_ma_mon
     |vpiName:iptr
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iptr), line:26, parent:work@spu_ma_mon
         |vpiName:iptr
         |vpiFullName:work@spu_ma_mon.iptr
   |vpiPort:
   \_port: (iminus_lenminus1), line:26, parent:work@spu_ma_mon
     |vpiName:iminus_lenminus1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (iminus_lenminus1), line:26, parent:work@spu_ma_mon
         |vpiName:iminus_lenminus1
         |vpiFullName:work@spu_ma_mon.iminus_lenminus1
   |vpiPort:
   \_port: (mul_data), line:26, parent:work@spu_ma_mon
     |vpiName:mul_data
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (mul_data), line:26, parent:work@spu_ma_mon
         |vpiName:mul_data
         |vpiFullName:work@spu_ma_mon.mul_data
   |vpiNet:
   \_logic_net: (clk), line:24, parent:work@spu_ma_mon
   |vpiNet:
   \_logic_net: (wrmi_mamul_1sthalf), line:24, parent:work@spu_ma_mon
   |vpiNet:
   \_logic_net: (wrmi_mamul_2ndhalf), line:24, parent:work@spu_ma_mon
   |vpiNet:
   \_logic_net: (wrmi_maaeqb_1sthalf), line:25, parent:work@spu_ma_mon
   |vpiNet:
   \_logic_net: (wrmi_maaeqb_2ndhalf), line:25, parent:work@spu_ma_mon
   |vpiNet:
   \_logic_net: (iptr), line:26, parent:work@spu_ma_mon
   |vpiNet:
   \_logic_net: (iminus_lenminus1), line:26, parent:work@spu_ma_mon
   |vpiNet:
   \_logic_net: (mul_data), line:26, parent:work@spu_ma_mon
Object: \work_spu_ma_mon of type 3000
Object: \work_spu_ma_mon of type 32
Object: \clk of type 44
Object: \wrmi_mamul_1sthalf of type 44
Object: \wrmi_mamul_2ndhalf of type 44
Object: \wrmi_maaeqb_1sthalf of type 44
Object: \wrmi_maaeqb_2ndhalf of type 44
Object: \iptr of type 44
Object: \iminus_lenminus1 of type 44
Object: \mul_data of type 44
Object: \clk of type 36
Object: \wrmi_mamul_1sthalf of type 36
Object: \wrmi_mamul_2ndhalf of type 36
Object: \wrmi_maaeqb_1sthalf of type 36
Object: \wrmi_maaeqb_2ndhalf of type 36
Object: \iptr of type 36
Object: \iminus_lenminus1 of type 36
Object: \mul_data of type 36
Object: \work_spu_ma_mon of type 32
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \clk of type 608
Object:  of type 4
Object:  of type 22
Object:  of type 39
Object: \wrmi_mamul_1sthalf of type 608
Object: \wrmi_maaeqb_1sthalf of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$time of type 56
Object:  of type 7
Object: \iptr of type 608
Object:  of type 7
Object: \mul_data of type 608
Object: \$info of type 56
Object:  of type 7
Object:  of type 7
Object: \iptr of type 608
Object:  of type 7
Object: \mul_data of type 608
Object:  of type 22
Object:  of type 39
Object: \wrmi_mamul_2ndhalf of type 608
Object: \wrmi_maaeqb_2ndhalf of type 608
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object: \$time of type 56
Object:  of type 7
Object: \iminus_lenminus1 of type 608
Object:  of type 7
Object: \mul_data of type 608
Object: \$info of type 56
Object:  of type 7
Object:  of type 7
Object: \iminus_lenminus1 of type 608
Object:  of type 7
Object: \mul_data of type 608
Object: \clk of type 36
Object: \wrmi_mamul_1sthalf of type 36
Object: \wrmi_mamul_2ndhalf of type 36
Object: \wrmi_maaeqb_1sthalf of type 36
Object: \wrmi_maaeqb_2ndhalf of type 36
Object: \iptr of type 36
Object: \iminus_lenminus1 of type 36
Object: \mul_data of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_spu_ma_mon&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d2730] str=&#39;\work_spu_ma_mon&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-24" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:24</a>.0-24.0&gt; [0x25d2a10] str=&#39;\clk&#39; input port=1
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-24" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:24</a>.0-24.0&gt; [0x25d2da0] str=&#39;\wrmi_mamul_1sthalf&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-24" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:24</a>.0-24.0&gt; [0x25d2f70] str=&#39;\wrmi_mamul_2ndhalf&#39; input port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-25" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:25</a>.0-25.0&gt; [0x25d3120] str=&#39;\wrmi_maaeqb_1sthalf&#39; input port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-25" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:25</a>.0-25.0&gt; [0x25d32b0] str=&#39;\wrmi_maaeqb_2ndhalf&#39; input port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-26" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:26</a>.0-26.0&gt; [0x25d3460] str=&#39;\iptr&#39; input port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-26" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:26</a>.0-26.0&gt; [0x25d3660] str=&#39;\iminus_lenminus1&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-26" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:26</a>.0-26.0&gt; [0x25d3810] str=&#39;\mul_data&#39; input port=8
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:40</a>.0-40.0&gt; [0x25d3bc0]
        AST_NEGEDGE &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:40</a>.0-40.0&gt; [0x25d3f00]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:40</a>.0-40.0&gt; [0x25d4190] str=&#39;\clk&#39;
        AST_BLOCK &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-40" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:40</a>.0-40.0&gt; [0x25d3d50]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-41" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:41</a>.0-41.0&gt; [0x25d4490]
            AST_BLOCK &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:43</a>.0-43.0&gt; [0x25d45d0]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d4740]
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:43</a>.0-43.0&gt; [0x25d49f0]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:43</a>.0-43.0&gt; [0x25d4e90] str=&#39;\wrmi_mamul_1sthalf&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:43</a>.0-43.0&gt; [0x25d5250] str=&#39;\wrmi_maaeqb_1sthalf&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d53e0]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d5500] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d72a0]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-43" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:43</a>.0-43.0&gt; [0x25d5620]
                      AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:44</a>.0-44.0&gt; [0x25d5780] str=&#39;$display&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:44</a>.0-44.0&gt; [0x25d5d50] str=&#39;&#34;%0d:spu_ma&gt; &#34;&#39; bits=&#39;0010001000100101001100000110010000111010011100110111000001110101010111110110110101100001001111100010000000100010&#39;(112) range=[111:0] int=1631461410
                        AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:44</a>.0-44.0&gt; [0x25d5ad0] str=&#39;$time&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:44</a>.0-44.0&gt; [0x25d6240] str=&#39;&#34;M[&#34;&#39; bits=&#39;00100010010011010101101100100010&#39;(32) range=[31:0] int=575494946
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:44</a>.0-44.0&gt; [0x25d6100] str=&#39;\iptr&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:44</a>.0-44.0&gt; [0x25d6590] str=&#39;&#34;] = %h&#34;&#39; bits=&#39;0010001001011101001000000011110100100000001001010110100000100010&#39;(64) range=[63:0] int=539322402
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:44</a>.0-44.0&gt; [0x25d6400] str=&#39;\mul_data&#39;
                      AST_FCALL &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:48</a>.0-48.0&gt; [0x25d67c0] str=&#39;\$info&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:48</a>.0-48.0&gt; [0x25d6a70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:48</a>.0-48.0&gt; [0x25d6cd0] str=&#39;&#34;SPU_MON_M[&#34;&#39; bits=&#39;001000100101001101010000010101010101111101001101010011110100111001011111010011010101101100100010&#39;(96) range=[95:0] int=1598905122
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:48</a>.0-48.0&gt; [0x25d68e0] str=&#39;\iptr&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:48</a>.0-48.0&gt; [0x25d7070] str=&#39;&#34;] = %h&#34;&#39; bits=&#39;0010001001011101001000000011110100100000001001010110100000100010&#39;(64) range=[63:0] int=539322402
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:48</a>.0-48.0&gt; [0x25d6f00] str=&#39;\mul_data&#39;
            AST_BLOCK &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-52" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:52</a>.0-52.0&gt; [0x25d73c0]
              AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d74e0]
                AST_BIT_OR &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-52" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:52</a>.0-52.0&gt; [0x25d7600]
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-52" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:52</a>.0-52.0&gt; [0x25d7770] str=&#39;\wrmi_mamul_2ndhalf&#39;
                  AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-52" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:52</a>.0-52.0&gt; [0x25d7930] str=&#39;\wrmi_maaeqb_2ndhalf&#39;
                AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d7ac0]
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d7be0] bits=&#39;1&#39;(1) range=[0:0] int=1
                  AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x25d9590]
                    AST_BLOCK &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-52" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:52</a>.0-52.0&gt; [0x25d7d00]
                      AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:53</a>.0-53.0&gt; [0x25d7e60] str=&#39;$display&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:53</a>.0-53.0&gt; [0x25d8200] str=&#39;&#34;%0d:spu_ma&gt; &#34;&#39; bits=&#39;0010001000100101001100000110010000111010011100110111000001110101010111110110110101100001001111100010000000100010&#39;(112) range=[111:0] int=1631461410
                        AST_TCALL &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:53</a>.0-53.0&gt; [0x25d8030] str=&#39;$time&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:53</a>.0-53.0&gt; [0x25d85a0] str=&#39;&#34;M[&#34;&#39; bits=&#39;00100010010011010101101100100010&#39;(32) range=[31:0] int=575494946
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:53</a>.0-53.0&gt; [0x25d8460] str=&#39;\iminus_lenminus1&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:53</a>.0-53.0&gt; [0x25d88f0] str=&#39;&#34;] = %h&#34;&#39; bits=&#39;0010001001011101001000000011110100100000001001010110100000100010&#39;(64) range=[63:0] int=539322402
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-53" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:53</a>.0-53.0&gt; [0x25d8760] str=&#39;\mul_data&#39;
                      AST_FCALL &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:57</a>.0-57.0&gt; [0x25d8b20] str=&#39;\$info&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:57</a>.0-57.0&gt; [0x25d8dd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:57</a>.0-57.0&gt; [0x25d8fc0] str=&#39;&#34;SPU_MON_M[&#34;&#39; bits=&#39;001000100101001101010000010101010101111101001101010011110100111001011111010011010101101100100010&#39;(96) range=[95:0] int=1598905122
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:57</a>.0-57.0&gt; [0x25d8c40] str=&#39;\iminus_lenminus1&#39;
                        AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:57</a>.0-57.0&gt; [0x25d9360] str=&#39;&#34;] = %h&#34;&#39; bits=&#39;0010001001011101001000000011110100100000001001010110100000100010&#39;(64) range=[63:0] int=539322402
                        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-57" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:57</a>.0-57.0&gt; [0x25d91f0] str=&#39;\mul_data&#39;
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-44" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:44</a>: Warning: System task `$display&#39; outside initial block is unsupported.
<a href="../../../../third_party/tests/utd-sv/spu_ma_mon.v.html#l-48" target="file-frame">third_party/tests/utd-sv/spu_ma_mon.v:48</a>: ERROR: Can&#39;t resolve function name `\$info&#39;.

</pre>
</body>