// Seed: 3571799769
module module_0 ();
  reg id_1;
  always @(posedge id_1) begin
    if (1) begin
      $display(id_1, id_1);
      fork
        #1;
        begin
          force id_1 = 1;
          begin
            $display(id_1, 1 == $display(id_1));
            disable id_2;
          end
        end
      join
    end else begin
      id_1 <= id_1;
    end
  end
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wor id_2,
    input tri1 id_3,
    input wire id_4,
    output supply0 id_5,
    output uwire id_6,
    output supply0 id_7,
    output wand id_8,
    input uwire id_9,
    output tri0 id_10,
    output wor id_11,
    input wand id_12,
    input tri0 id_13,
    input supply1 id_14,
    input supply1 id_15,
    input supply1 id_16,
    input uwire id_17,
    input uwire id_18,
    input uwire id_19,
    output wor id_20,
    input uwire id_21,
    input supply0 id_22
);
  uwire id_24 = (1);
  module_0();
  wire  id_25;
  wire  id_26;
endmodule
