<stg><name>order_book_Pipeline_ASK_PUSH_LOOP2</name>


<trans_list>

<trans id="1053" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1054" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1058" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1055" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %new_idx_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="new_idx_8"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %level = alloca i32 1

]]></Node>
<StgValue><ssdm name="level"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %input_price = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_price"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %input_size_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_size_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %input_orderID_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_orderID_6"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %input_direction = alloca i32 1

]]></Node>
<StgValue><ssdm name="input_direction"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %insert_path_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path_3

]]></Node>
<StgValue><ssdm name="insert_path_3_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %insert_level_0_i564_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %insert_level_0_i564

]]></Node>
<StgValue><ssdm name="insert_level_0_i564_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:9 %tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size

]]></Node>
<StgValue><ssdm name="input_size_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %input_orderID_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_orderID

]]></Node>
<StgValue><ssdm name="input_orderID_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:12 %zext_ln182_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %zext_ln182

]]></Node>
<StgValue><ssdm name="zext_ln182_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="3">
<![CDATA[
newFuncRoot:13 %zext_ln182_cast = zext i3 %zext_ln182_read

]]></Node>
<StgValue><ssdm name="zext_ln182_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:14 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:16 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:17 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:19 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:20 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:22 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:23 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:25 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:26 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:28 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:29 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:31 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:32 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:33 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:34 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:35 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:36 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:37 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:38 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:39 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:40 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:41 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:42 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:43 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:44 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:45 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:46 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:47 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:48 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:49 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:50 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:51 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:52 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:53 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:54 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:55 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:56 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:57 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:58 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:59 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:60 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:61 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:62 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:63 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:64 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:65 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:66 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:67 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:68 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:69 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:70 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:71 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:72 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:73 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:74 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:75 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:76 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:77 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:78 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:79 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:80 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:81 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:82 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:83 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:84 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:85 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:86 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:87 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:88 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:89 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:90 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:91 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:92 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:93 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:94 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:95 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:96 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:97 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:98 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:99 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:100 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:101 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:102 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:103 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:104 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:105 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:106 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:107 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:108 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:109 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:110 %store_ln362 = store i3 4, i3 %input_direction

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:111 %store_ln362 = store i16 %input_orderID_read, i16 %input_orderID_6

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:112 %store_ln362 = store i8 %input_size_read, i8 %input_size_6

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:113 %store_ln362 = store i16 %tmp, i16 %input_price

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:114 %store_ln184 = store i3 0, i3 %level

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:115 %store_ln202 = store i4 %zext_ln182_cast, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:116 %store_ln26 = store i6 0, i6 %new_idx_8

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:117 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body.i:0 %new_idx = load i6 %new_idx_8

]]></Node>
<StgValue><ssdm name="new_idx"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body.i:1 %i_4 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body.i:2 %level_3 = load i3 %level

]]></Node>
<StgValue><ssdm name="level_3"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i:5 %icmp_ln202 = icmp_eq  i3 %level_3, i3 %insert_level_0_i564_read

]]></Node>
<StgValue><ssdm name="icmp_ln202"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i:7 %add_ln217 = add i3 %level_3, i3 1

]]></Node>
<StgValue><ssdm name="add_ln217"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:8 %br_ln202 = br i1 %icmp_ln202, void %for.body.i.split, void %_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.split:3 %lshr_ln362_3 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %new_idx, i32 2, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln362_3"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="4">
<![CDATA[
for.body.i.split:4 %zext_ln362 = zext i4 %lshr_ln362_3

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:5 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_615, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_616, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_617, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_618, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_619, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_620, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_621, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_622, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_623, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_624, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_625, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_626, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_627, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_628, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_629, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_630, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_631, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:22 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_632, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_633, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_634, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_635, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_636, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_637, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:28 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_638, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:39 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:44 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:56 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:57 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:61 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_587, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:62 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_588, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:63 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_589, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:64 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_590, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:65 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_591, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:66 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_592, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:67 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_593, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:68 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_594, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:69 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_595, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:70 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_596, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:71 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_597, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:72 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_598, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:73 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_599, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:74 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_600, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:75 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_601, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:76 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_602, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:77 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_603, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:78 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_604, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:79 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_605, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:80 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_606, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:81 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_607, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:82 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_608, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:83 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_609, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.split:84 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_610, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:85 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:86 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:87 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:88 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:90 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:91 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:92 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:93 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:95 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:96 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:97 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:98 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:100 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:101 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:102 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:103 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:105 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:106 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:107 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:108 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:110 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:111 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:112 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:113 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
if.end74.i:0 %i_5 = add i4 %i_4, i4 15

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="32" op_0_bw="4">
<![CDATA[
if.end74.i:1 %sext_ln26 = sext i4 %i_5

]]></Node>
<StgValue><ssdm name="sext_ln26"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.end74.i:2 %bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_3_read, i32 %sext_ln26

]]></Node>
<StgValue><ssdm name="bit"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end74.i:7 %store_ln184 = store i3 %add_ln217, i3 %level

]]></Node>
<StgValue><ssdm name="store_ln184"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end74.i:8 %store_ln202 = store i4 %i_5, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln202"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="6">
<![CDATA[
for.body.i.split:0 %trunc_ln202 = trunc i6 %new_idx

]]></Node>
<StgValue><ssdm name="trunc_ln202"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:33 %tmp_36 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1587, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1588, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1589, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1590, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:38 %tmp_37 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1591, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1592, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1593, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1594, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:39 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:43 %tmp_38 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1595, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1596, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1597, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1598, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:44 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:48 %tmp_39 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1599, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1600, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1601, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1602, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:52 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:53 %tmp_40 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1603, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1604, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1605, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1606, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:56 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:57 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:58 %tmp_41 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1607, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1608, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1609, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1610, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="16" op_14_bw="3">
<![CDATA[
for.body.i.split:59 %input_price_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %tmp_36, i3 1, i16 %tmp_37, i3 2, i16 %tmp_38, i3 3, i16 %tmp_39, i3 4, i16 %tmp_40, i3 5, i16 %tmp_41, i16 0, i3 %level_3

]]></Node>
<StgValue><ssdm name="input_price_5"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:85 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:86 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:87 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:88 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:89 %tmp_43 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1635, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1636, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1637, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1638, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:90 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:91 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:92 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:93 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:94 %tmp_44 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1639, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1640, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1641, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1642, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:95 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:96 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:97 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:98 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:99 %tmp_45 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1643, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1644, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1645, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1646, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:100 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:101 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:102 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:103 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:104 %tmp_46 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1647, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1648, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1649, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1650, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:105 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:106 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:107 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:108 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:109 %tmp_47 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1651, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1652, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1653, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1654, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:110 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:111 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:112 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="4">
<![CDATA[
for.body.i.split:113 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="16" op_1_bw="2" op_2_bw="16" op_3_bw="2" op_4_bw="16" op_5_bw="2" op_6_bw="16" op_7_bw="2" op_8_bw="16" op_9_bw="16" op_10_bw="2">
<![CDATA[
for.body.i.split:114 %tmp_48 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1655, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1656, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1657, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1658, i16 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="16" op_1_bw="3" op_2_bw="16" op_3_bw="3" op_4_bw="16" op_5_bw="3" op_6_bw="16" op_7_bw="3" op_8_bw="16" op_9_bw="3" op_10_bw="16" op_11_bw="3" op_12_bw="16" op_13_bw="16" op_14_bw="3">
<![CDATA[
for.body.i.split:115 %input_orderID_9 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.6i16.i16.i3, i3 0, i16 %tmp_43, i3 1, i16 %tmp_44, i3 2, i16 %tmp_45, i3 3, i16 %tmp_46, i3 4, i16 %tmp_47, i3 5, i16 %tmp_48, i16 0, i3 %level_3

]]></Node>
<StgValue><ssdm name="input_orderID_9"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="5" op_0_bw="6">
<![CDATA[
if.end74.i:3 %trunc_ln29 = trunc i6 %new_idx

]]></Node>
<StgValue><ssdm name="trunc_ln29"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="bit" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
if.end74.i:4 %shl_ln29 = shl i6 %new_idx, i6 1

]]></Node>
<StgValue><ssdm name="shl_ln29"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="bit" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
if.end74.i:5 %or_ln29_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %trunc_ln29, i1 1

]]></Node>
<StgValue><ssdm name="or_ln29_1"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
if.end74.i:6 %new_idx_3 = select i1 %bit, i6 %or_ln29_1, i6 %shl_ln29

]]></Node>
<StgValue><ssdm name="new_idx_3"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end74.i:9 %store_ln26 = store i6 %new_idx_3, i6 %new_idx_8

]]></Node>
<StgValue><ssdm name="store_ln26"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
if.end74.i:10 %br_ln202 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i:3 %input_price_4 = load i16 %input_price

]]></Node>
<StgValue><ssdm name="input_price_4"/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body.i:4 %input_orderID_8 = load i16 %input_orderID_6

]]></Node>
<StgValue><ssdm name="input_orderID_8"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body.i:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 6, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.i.split:1 %specpipeline_ln205 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln205"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.i.split:2 %specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln202"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:60 %icmp_ln206 = icmp_slt  i16 %input_price_4, i16 %input_price_5

]]></Node>
<StgValue><ssdm name="icmp_ln206"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.i.split:116 %icmp_ln206_1 = icmp_eq  i16 %input_orderID_9, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln206_1"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i.split:117 %or_ln206 = or i1 %icmp_ln206, i1 %icmp_ln206_1

]]></Node>
<StgValue><ssdm name="or_ln206"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.split:118 %br_ln206 = br i1 %or_ln206, void %if.else48.i, void %if.then39.i

]]></Node>
<StgValue><ssdm name="br_ln206"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else48.i:0 %icmp_ln211 = icmp_eq  i16 %input_price_4, i16 %input_price_5

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.else48.i:1 %icmp_ln211_1 = icmp_ult  i16 %input_orderID_8, i16 %input_orderID_9

]]></Node>
<StgValue><ssdm name="icmp_ln211_1"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else48.i:2 %and_ln211 = and i1 %icmp_ln211, i1 %icmp_ln211_1

]]></Node>
<StgValue><ssdm name="and_ln211"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else48.i:3 %br_ln211 = br i1 %and_ln211, void %if.end74.i, void %if.then63.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:0 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:2 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:5 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:22 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:28 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:33 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:38 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:39 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:44 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then63.i:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:56 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:58 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:59 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:60 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:61 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:63 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:64 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:65 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:66 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:68 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:69 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:70 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:71 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:73 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:74 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:75 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:76 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:79 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:80 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:81 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:82 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:84 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:85 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:86 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:87 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:89 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:90 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:91 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:92 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:94 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:95 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:96 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:97 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:99 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:100 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:101 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:102 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:104 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:105 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:106 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:107 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.then63.i:110 %switch_ln213 = switch i3 %level_3, void %V22.i27.i1327.case.04023, i3 5, void %V22.i27.i1327.case.54028, i3 1, void %V22.i27.i1327.case.14024, i3 2, void %V22.i27.i1327.case.24025, i3 3, void %V22.i27.i1327.case.34026, i3 4, void %V22.i27.i1327.case.44027

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.44027:0 %switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34445, i2 0, void %arrayidx6810.i1333.3.case.04442, i2 1, void %arrayidx6810.i1333.3.case.14443, i2 2, void %arrayidx6810.i1333.3.case.24444

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit4441:0 %br_ln213 = br void %arrayidx6810.i1333.3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.34026:0 %switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34439, i2 0, void %arrayidx6810.i1333.3.case.04436, i2 1, void %arrayidx6810.i1333.3.case.14437, i2 2, void %arrayidx6810.i1333.3.case.24438

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit4435:0 %br_ln213 = br void %arrayidx6810.i1333.3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.24025:0 %switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34433, i2 0, void %arrayidx6810.i1333.3.case.04430, i2 1, void %arrayidx6810.i1333.3.case.14431, i2 2, void %arrayidx6810.i1333.3.case.24432

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit4429:0 %br_ln213 = br void %arrayidx6810.i1333.3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.14024:0 %switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34427, i2 0, void %arrayidx6810.i1333.3.case.04424, i2 1, void %arrayidx6810.i1333.3.case.14425, i2 2, void %arrayidx6810.i1333.3.case.24426

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit4423:0 %br_ln213 = br void %arrayidx6810.i1333.3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.54028:0 %switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34451, i2 0, void %arrayidx6810.i1333.3.case.04448, i2 1, void %arrayidx6810.i1333.3.case.14449, i2 2, void %arrayidx6810.i1333.3.case.24450

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit4447:0 %br_ln213 = br void %arrayidx6810.i1333.3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.04023:0 %switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i1333.3.case.34421, i2 0, void %arrayidx6810.i1333.3.case.04418, i2 1, void %arrayidx6810.i1333.3.case.14419, i2 2, void %arrayidx6810.i1333.3.case.24420

]]></Node>
<StgValue><ssdm name="switch_ln213"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit4417:0 %br_ln213 = br void %arrayidx6810.i1333.3.exit

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit:1 %store_ln362 = store i16 %input_orderID_9, i16 %input_orderID_6

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:0 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_643, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_644, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:2 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_645, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_646, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_647, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:5 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_648, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:6 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_649, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:7 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_650, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_651, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:9 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_652, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:10 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_653, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:11 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_654, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:12 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_655, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:13 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_656, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:14 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_657, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:15 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_658, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_659, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:17 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_660, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:18 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_661, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:19 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_662, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:20 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_663, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:21 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_664, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:22 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_665, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:23 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_666, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:24 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_559, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:25 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_560, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:26 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_561, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:27 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_562, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:28 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_563, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:29 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_564, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:30 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_565, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:31 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_566, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:32 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_567, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:33 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_568, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:34 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_569, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:35 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_570, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:36 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_571, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:37 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_572, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:38 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_573, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:39 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_574, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:40 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_575, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:41 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_576, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:42 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_577, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:43 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_578, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:44 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_579, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:45 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_580, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:46 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_581, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then39.i:47 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_582, i64 0, i64 %zext_ln362

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:56 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:58 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:59 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:60 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:61 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:63 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:64 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:65 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:66 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:68 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:69 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:70 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:71 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:73 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:74 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:75 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:76 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:79 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:80 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:81 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:82 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:84 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:85 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:86 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:87 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:89 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:90 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:91 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:92 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:94 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:95 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:96 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:97 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:99 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:100 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:101 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:102 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:104 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:105 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:106 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:107 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
if.then39.i:110 %switch_ln208 = switch i3 %level_3, void %V22.i27.i1327.case.0, i3 5, void %V22.i27.i1327.case.5, i3 1, void %V22.i27.i1327.case.1, i3 2, void %V22.i27.i1327.case.2, i3 3, void %V22.i27.i1327.case.3, i3 4, void %V22.i27.i1327.case.4

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.4:0 %switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34403, i2 0, void %arrayidx4312.i1335.3.case.04400, i2 1, void %arrayidx4312.i1335.3.case.14401, i2 2, void %arrayidx4312.i1335.3.case.24402

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit4399:0 %br_ln208 = br void %arrayidx4312.i1335.3.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.3:0 %switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34397, i2 0, void %arrayidx4312.i1335.3.case.04394, i2 1, void %arrayidx4312.i1335.3.case.14395, i2 2, void %arrayidx4312.i1335.3.case.24396

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit4393:0 %br_ln208 = br void %arrayidx4312.i1335.3.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.2:0 %switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34391, i2 0, void %arrayidx4312.i1335.3.case.04388, i2 1, void %arrayidx4312.i1335.3.case.14389, i2 2, void %arrayidx4312.i1335.3.case.24390

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit4387:0 %br_ln208 = br void %arrayidx4312.i1335.3.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.1:0 %switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34385, i2 0, void %arrayidx4312.i1335.3.case.04382, i2 1, void %arrayidx4312.i1335.3.case.14383, i2 2, void %arrayidx4312.i1335.3.case.24384

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit4381:0 %br_ln208 = br void %arrayidx4312.i1335.3.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.5:0 %switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34409, i2 0, void %arrayidx4312.i1335.3.case.04406, i2 1, void %arrayidx4312.i1335.3.case.14407, i2 2, void %arrayidx4312.i1335.3.case.24408

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit4405:0 %br_ln208 = br void %arrayidx4312.i1335.3.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
V22.i27.i1327.case.0:0 %switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i1335.3.case.34379, i2 0, void %arrayidx4312.i1335.3.case.04376, i2 1, void %arrayidx4312.i1335.3.case.14377, i2 2, void %arrayidx4312.i1335.3.case.24378

]]></Node>
<StgValue><ssdm name="switch_ln208"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit4375:0 %br_ln208 = br void %arrayidx4312.i1335.3.exit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit:1 %store_ln362 = store i16 %input_orderID_9, i16 %input_orderID_6

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit:3 %store_ln362 = store i16 %input_price_5, i16 %input_price

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="1004" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub:0 %input_size_6_load = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load"/></StgValue>
</operation>

<operation id="1005" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub:1 %input_direction_load = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load"/></StgValue>
</operation>

<operation id="1006" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="6">
<![CDATA[
_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub:2 %write_ln202 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %new_idx_8_out, i6 %new_idx

]]></Node>
<StgValue><ssdm name="write_ln202"/></StgValue>
</operation>

<operation id="1007" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3">
<![CDATA[
_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub:3 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_6_out, i3 %input_direction_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1008" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub:4 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_orderID_6_out, i16 %input_orderID_8

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1009" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub:5 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_6_out, i8 %input_size_6_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1010" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub:6 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_6_out, i16 %input_price_4

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="1011" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="0">
<![CDATA[
_Z7add_askPA64_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit.loopexit.exitStub:7 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="538" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707"/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708"/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then63.i:52 %tmp_88 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1707, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1708, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1709, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1710, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713"/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:56 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714"/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then63.i:57 %tmp_89 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1711, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1712, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1713, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1714, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:58 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715"/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:59 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:60 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:61 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718"/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then63.i:62 %tmp_90 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1715, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1716, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1717, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1718, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:63 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:64 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720"/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:65 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:66 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then63.i:67 %tmp_91 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1719, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1720, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1721, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1722, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:68 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723"/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:69 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:70 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725"/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:71 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then63.i:72 %tmp_92 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1723, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1724, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1725, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1726, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:73 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727"/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:74 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728"/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:75 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="4">
<![CDATA[
if.then63.i:76 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730"/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then63.i:77 %tmp_93 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1727, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1728, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1729, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1730, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
if.then63.i:78 %input_size_1 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %tmp_88, i3 1, i8 %tmp_89, i3 2, i8 %tmp_90, i3 3, i8 %tmp_91, i3 4, i8 %tmp_92, i3 5, i8 %tmp_93, i8 0, i3 %level_3

]]></Node>
<StgValue><ssdm name="input_size_1"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:79 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731"/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:80 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732"/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:81 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:82 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734"/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then63.i:83 %tmp_94 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1731, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1732, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1733, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1734, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:84 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:85 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736"/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:86 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737"/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:87 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then63.i:88 %tmp_95 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1735, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1736, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1737, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1738, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:89 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:90 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:91 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741"/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:92 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742"/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then63.i:93 %tmp_96 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1739, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1740, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1741, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1742, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:94 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743"/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:95 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:96 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:97 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746"/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then63.i:98 %tmp_97 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1743, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1744, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1745, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1746, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:99 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:100 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:101 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749"/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:102 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then63.i:103 %tmp_98 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1747, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1748, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1749, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1750, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:104 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751"/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:105 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752"/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:106 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="4">
<![CDATA[
if.then63.i:107 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then63.i:108 %tmp_99 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1751, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1752, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1753, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1754, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3">
<![CDATA[
if.then63.i:109 %input_direction_1 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.6i3.i3.i3, i3 0, i3 %tmp_94, i3 1, i3 %tmp_95, i3 2, i3 %tmp_96, i3 3, i3 %tmp_97, i3 4, i3 %tmp_98, i3 5, i3 %tmp_99, i3 0, i3 %level_3

]]></Node>
<StgValue><ssdm name="input_direction_1"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24444:0 %input_size_6_load63 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load63"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24444:1 %input_direction_load_96 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_96"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24444:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24444:3 %store_ln213 = store i8 %input_size_6_load63, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1677

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24444:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24444:5 %store_ln213 = store i3 %input_direction_load_96, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1701

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24444:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4441

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14443:0 %input_size_6_load64 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load64"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14443:1 %input_direction_load_95 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_95"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14443:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14443:3 %store_ln213 = store i8 %input_size_6_load64, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1676

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14443:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14443:5 %store_ln213 = store i3 %input_direction_load_95, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1700

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14443:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4441

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04442:0 %input_size_6_load65 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load65"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04442:1 %input_direction_load_94 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_94"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04442:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04442:3 %store_ln213 = store i8 %input_size_6_load65, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1675

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04442:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04442:5 %store_ln213 = store i3 %input_direction_load_94, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1699

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04442:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4441

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34445:0 %input_size_6_load62 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load62"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34445:1 %input_direction_load_93 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_93"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34445:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34445:3 %store_ln213 = store i8 %input_size_6_load62, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1678

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34445:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34445:5 %store_ln213 = store i3 %input_direction_load_93, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1702

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34445:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4441

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24438:0 %input_size_6_load67 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load67"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24438:1 %input_direction_load_92 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_92"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24438:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24438:3 %store_ln213 = store i8 %input_size_6_load67, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1673

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24438:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24438:5 %store_ln213 = store i3 %input_direction_load_92, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1697

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24438:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4435

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14437:0 %input_size_6_load68 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load68"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14437:1 %input_direction_load_91 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_91"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14437:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14437:3 %store_ln213 = store i8 %input_size_6_load68, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1672

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14437:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14437:5 %store_ln213 = store i3 %input_direction_load_91, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1696

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14437:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4435

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04436:0 %input_size_6_load69 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load69"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04436:1 %input_direction_load_90 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_90"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04436:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04436:3 %store_ln213 = store i8 %input_size_6_load69, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1671

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04436:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04436:5 %store_ln213 = store i3 %input_direction_load_90, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1695

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04436:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4435

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34439:0 %input_size_6_load66 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load66"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34439:1 %input_direction_load_89 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_89"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34439:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34439:3 %store_ln213 = store i8 %input_size_6_load66, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1674

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34439:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34439:5 %store_ln213 = store i3 %input_direction_load_89, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1698

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34439:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4435

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24432:0 %input_size_6_load71 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load71"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24432:1 %input_direction_load_88 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_88"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24432:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24432:3 %store_ln213 = store i8 %input_size_6_load71, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1669

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24432:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24432:5 %store_ln213 = store i3 %input_direction_load_88, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1693

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24432:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4429

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14431:0 %input_size_6_load72 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load72"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14431:1 %input_direction_load_87 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_87"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14431:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14431:3 %store_ln213 = store i8 %input_size_6_load72, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1668

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14431:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14431:5 %store_ln213 = store i3 %input_direction_load_87, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1692

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14431:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4429

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04430:0 %input_size_6_load73 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load73"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04430:1 %input_direction_load_86 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_86"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04430:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04430:3 %store_ln213 = store i8 %input_size_6_load73, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1667

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04430:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04430:5 %store_ln213 = store i3 %input_direction_load_86, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1691

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04430:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4429

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34433:0 %input_size_6_load_12 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_12"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34433:1 %input_direction_load_85 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_85"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34433:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34433:3 %store_ln213 = store i8 %input_size_6_load_12, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1670

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34433:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34433:5 %store_ln213 = store i3 %input_direction_load_85, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1694

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34433:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4429

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24426:0 %input_size_6_load75 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load75"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24426:1 %input_direction_load_84 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_84"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24426:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24426:3 %store_ln213 = store i8 %input_size_6_load75, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1665

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24426:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24426:5 %store_ln213 = store i3 %input_direction_load_84, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1689

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24426:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4423

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14425:0 %input_size_6_load76 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load76"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14425:1 %input_direction_load_83 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_83"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14425:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14425:3 %store_ln213 = store i8 %input_size_6_load76, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1664

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14425:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14425:5 %store_ln213 = store i3 %input_direction_load_83, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1688

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14425:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4423

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04424:0 %input_size_6_load77 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load77"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04424:1 %input_direction_load_82 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_82"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04424:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04424:3 %store_ln213 = store i8 %input_size_6_load77, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1663

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04424:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04424:5 %store_ln213 = store i3 %input_direction_load_82, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1687

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04424:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4423

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34427:0 %input_size_6_load74 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load74"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34427:1 %input_direction_load_81 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_81"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34427:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34427:3 %store_ln213 = store i8 %input_size_6_load74, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1666

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34427:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34427:5 %store_ln213 = store i3 %input_direction_load_81, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1690

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34427:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4423

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24450:0 %input_size_6_load59 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load59"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24450:1 %input_direction_load_80 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_80"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24450:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24450:3 %store_ln213 = store i8 %input_size_6_load59, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1681

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24450:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24450:5 %store_ln213 = store i3 %input_direction_load_80, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1705

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24450:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4447

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14449:0 %input_size_6_load_11 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_11"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14449:1 %input_direction_load_79 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_79"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14449:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14449:3 %store_ln213 = store i8 %input_size_6_load_11, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1680

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14449:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14449:5 %store_ln213 = store i3 %input_direction_load_79, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1704

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14449:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4447

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04448:0 %input_size_6_load61 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load61"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04448:1 %input_direction_load_78 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_78"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04448:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04448:3 %store_ln213 = store i8 %input_size_6_load61, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1679

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04448:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04448:5 %store_ln213 = store i3 %input_direction_load_78, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1703

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04448:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4447

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34451:0 %input_size_6_load58 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load58"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34451:1 %input_direction_load_77 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_77"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34451:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34451:3 %store_ln213 = store i8 %input_size_6_load58, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1682

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34451:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34451:5 %store_ln213 = store i3 %input_direction_load_77, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1706

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34451:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4447

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24420:0 %input_size_6_load79 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load79"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24420:1 %input_direction_load_76 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_76"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24420:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24420:3 %store_ln213 = store i8 %input_size_6_load79, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1661

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24420:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24420:5 %store_ln213 = store i3 %input_direction_load_76, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1685

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.24420:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4417

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14419:0 %input_size_6_load_10 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_10"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14419:1 %input_direction_load_75 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_75"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14419:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14419:3 %store_ln213 = store i8 %input_size_6_load_10, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1660

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14419:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14419:5 %store_ln213 = store i3 %input_direction_load_75, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1684

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.14419:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4417

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04418:0 %input_size_6_load81 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load81"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04418:1 %input_direction_load_74 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_74"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04418:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04418:3 %store_ln213 = store i8 %input_size_6_load81, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1659

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04418:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04418:5 %store_ln213 = store i3 %input_direction_load_74, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1683

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.04418:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4417

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34421:0 %input_size_6_load78 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load78"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34421:1 %input_direction_load_73 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_73"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34421:2 %store_ln213 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34421:3 %store_ln213 = store i8 %input_size_6_load78, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1662

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34421:4 %store_ln213 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34421:5 %store_ln213 = store i3 %input_direction_load_73, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1686

]]></Node>
<StgValue><ssdm name="store_ln213"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.case.34421:6 %br_ln213 = br void %arrayidx6810.i1333.3.exit4417

]]></Node>
<StgValue><ssdm name="br_ln213"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:48 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:49 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:50 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:51 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then39.i:52 %tmp_s = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1515, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1516, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1517, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1518, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:53 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:54 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:55 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:56 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then39.i:57 %tmp_77 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1519, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1520, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1521, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1522, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:58 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:59 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:60 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:61 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then39.i:62 %tmp_78 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1523, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1524, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1525, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1526, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:63 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:64 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:65 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:66 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then39.i:67 %tmp_79 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1527, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1528, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1529, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1530, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:68 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:69 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:70 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:71 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then39.i:72 %tmp_80 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1531, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1532, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1533, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1534, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:73 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:74 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:75 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="4">
<![CDATA[
if.then39.i:76 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="8" op_3_bw="2" op_4_bw="8" op_5_bw="2" op_6_bw="8" op_7_bw="2" op_8_bw="8" op_9_bw="8" op_10_bw="2">
<![CDATA[
if.then39.i:77 %tmp_81 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1535, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1536, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1537, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1538, i8 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="8" op_3_bw="3" op_4_bw="8" op_5_bw="3" op_6_bw="8" op_7_bw="3" op_8_bw="8" op_9_bw="3" op_10_bw="8" op_11_bw="3" op_12_bw="8" op_13_bw="8" op_14_bw="3">
<![CDATA[
if.then39.i:78 %input_size_7 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %tmp_s, i3 1, i8 %tmp_77, i3 2, i8 %tmp_78, i3 3, i8 %tmp_79, i3 4, i8 %tmp_80, i3 5, i8 %tmp_81, i8 0, i3 %level_3

]]></Node>
<StgValue><ssdm name="input_size_7"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="0"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:79 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:80 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-2"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:81 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="trunc_ln202" val="-1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:82 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then39.i:83 %tmp_82 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1539, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1540, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1541, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1542, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:84 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:85 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:86 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:87 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then39.i:88 %tmp_83 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1543, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1544, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1545, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1546, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:89 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:90 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:91 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:92 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then39.i:93 %tmp_84 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1547, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1548, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1549, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1550, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:94 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:95 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:96 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:97 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then39.i:98 %tmp_85 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1551, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1552, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1553, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1554, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:99 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:100 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:101 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:102 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then39.i:103 %tmp_86 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1555, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1556, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1557, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1558, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:104 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:105 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:106 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="3" op_0_bw="4">
<![CDATA[
if.then39.i:107 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562 = load i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514

]]></Node>
<StgValue><ssdm name="order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="3" op_3_bw="2" op_4_bw="3" op_5_bw="2" op_6_bw="3" op_7_bw="2" op_8_bw="3" op_9_bw="3" op_10_bw="2">
<![CDATA[
if.then39.i:108 %tmp_87 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1559, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1560, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1561, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1562, i3 0, i2 %trunc_ln202

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="3" op_0_bw="3" op_1_bw="3" op_2_bw="3" op_3_bw="3" op_4_bw="3" op_5_bw="3" op_6_bw="3" op_7_bw="3" op_8_bw="3" op_9_bw="3" op_10_bw="3" op_11_bw="3" op_12_bw="3" op_13_bw="3" op_14_bw="3">
<![CDATA[
if.then39.i:109 %input_direction_4 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.6i3.i3.i3, i3 0, i3 %tmp_82, i3 1, i3 %tmp_83, i3 2, i3 %tmp_84, i3 3, i3 %tmp_85, i3 4, i3 %tmp_86, i3 5, i3 %tmp_87, i3 0, i3 %level_3

]]></Node>
<StgValue><ssdm name="input_direction_4"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24402:0 %input_size_6_load87 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load87"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24402:1 %input_direction_load_72 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_72"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24402:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1581

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24402:3 %store_ln208 = store i8 %input_size_6_load87, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1485

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="834" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24402:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1629

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="835" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24402:5 %store_ln208 = store i3 %input_direction_load_72, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1509

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="836" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24402:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4399

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="837" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14401:0 %input_size_6_load88 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load88"/></StgValue>
</operation>

<operation id="838" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14401:1 %input_direction_load_71 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_71"/></StgValue>
</operation>

<operation id="839" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14401:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1580

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="840" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14401:3 %store_ln208 = store i8 %input_size_6_load88, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1484

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="841" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14401:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1628

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="842" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14401:5 %store_ln208 = store i3 %input_direction_load_71, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1508

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="843" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14401:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4399

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="844" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04400:0 %input_size_6_load_9 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_9"/></StgValue>
</operation>

<operation id="845" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04400:1 %input_direction_load_70 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_70"/></StgValue>
</operation>

<operation id="846" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04400:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1579

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="847" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04400:3 %store_ln208 = store i8 %input_size_6_load_9, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1483

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="848" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04400:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1627

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="849" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04400:5 %store_ln208 = store i3 %input_direction_load_70, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1507

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="850" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04400:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4399

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="851" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34403:0 %input_size_6_load86 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load86"/></StgValue>
</operation>

<operation id="852" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34403:1 %input_direction_load_69 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_69"/></StgValue>
</operation>

<operation id="853" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34403:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1582

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="854" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34403:3 %store_ln208 = store i8 %input_size_6_load86, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1486

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="855" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34403:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1630

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="856" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34403:5 %store_ln208 = store i3 %input_direction_load_69, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1510

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="857" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34403:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4399

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="858" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24396:0 %input_size_6_load91 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load91"/></StgValue>
</operation>

<operation id="859" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24396:1 %input_direction_load_68 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_68"/></StgValue>
</operation>

<operation id="860" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24396:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1577

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="861" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24396:3 %store_ln208 = store i8 %input_size_6_load91, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1481

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="862" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24396:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1625

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="863" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24396:5 %store_ln208 = store i3 %input_direction_load_68, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1505

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="864" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24396:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4393

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="865" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14395:0 %input_size_6_load92 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load92"/></StgValue>
</operation>

<operation id="866" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14395:1 %input_direction_load_67 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_67"/></StgValue>
</operation>

<operation id="867" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14395:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1576

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="868" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14395:3 %store_ln208 = store i8 %input_size_6_load92, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1480

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="869" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14395:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1624

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="870" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14395:5 %store_ln208 = store i3 %input_direction_load_67, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1504

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="871" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14395:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4393

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="872" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04394:0 %input_size_6_load93 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load93"/></StgValue>
</operation>

<operation id="873" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04394:1 %input_direction_load_66 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_66"/></StgValue>
</operation>

<operation id="874" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04394:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1575

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="875" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04394:3 %store_ln208 = store i8 %input_size_6_load93, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1479

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="876" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04394:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1623

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="877" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04394:5 %store_ln208 = store i3 %input_direction_load_66, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1503

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="878" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04394:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4393

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="879" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34397:0 %input_size_6_load_8 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_8"/></StgValue>
</operation>

<operation id="880" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34397:1 %input_direction_load_65 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_65"/></StgValue>
</operation>

<operation id="881" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34397:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1578

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="882" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34397:3 %store_ln208 = store i8 %input_size_6_load_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1482

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="883" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34397:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1626

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="884" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34397:5 %store_ln208 = store i3 %input_direction_load_65, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1506

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="885" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34397:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4393

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="886" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24390:0 %input_size_6_load95 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load95"/></StgValue>
</operation>

<operation id="887" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24390:1 %input_direction_load_64 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_64"/></StgValue>
</operation>

<operation id="888" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24390:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1573

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="889" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24390:3 %store_ln208 = store i8 %input_size_6_load95, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1477

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="890" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24390:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1621

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="891" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24390:5 %store_ln208 = store i3 %input_direction_load_64, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1501

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="892" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24390:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4387

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="893" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14389:0 %input_size_6_load96 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load96"/></StgValue>
</operation>

<operation id="894" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14389:1 %input_direction_load_63 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_63"/></StgValue>
</operation>

<operation id="895" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14389:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1572

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="896" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14389:3 %store_ln208 = store i8 %input_size_6_load96, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1476

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="897" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14389:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1620

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="898" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14389:5 %store_ln208 = store i3 %input_direction_load_63, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1500

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="899" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14389:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4387

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="900" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04388:0 %input_size_6_load97 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load97"/></StgValue>
</operation>

<operation id="901" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04388:1 %input_direction_load_62 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_62"/></StgValue>
</operation>

<operation id="902" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04388:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1571

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="903" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04388:3 %store_ln208 = store i8 %input_size_6_load97, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1475

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="904" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04388:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1619

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="905" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04388:5 %store_ln208 = store i3 %input_direction_load_62, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1499

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="906" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04388:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4387

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="907" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34391:0 %input_size_6_load94 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load94"/></StgValue>
</operation>

<operation id="908" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34391:1 %input_direction_load_61 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_61"/></StgValue>
</operation>

<operation id="909" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34391:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1574

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="910" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34391:3 %store_ln208 = store i8 %input_size_6_load94, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1478

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="911" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34391:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1622

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="912" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34391:5 %store_ln208 = store i3 %input_direction_load_61, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1502

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="913" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="2"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34391:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4387

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="914" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24384:0 %input_size_6_load_7 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_7"/></StgValue>
</operation>

<operation id="915" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24384:1 %input_direction_load_60 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_60"/></StgValue>
</operation>

<operation id="916" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24384:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1569

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="917" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24384:3 %store_ln208 = store i8 %input_size_6_load_7, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1473

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="918" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24384:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1617

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="919" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24384:5 %store_ln208 = store i3 %input_direction_load_60, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1497

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="920" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24384:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4381

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="921" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14383:0 %input_size_6_load_6 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_6"/></StgValue>
</operation>

<operation id="922" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14383:1 %input_direction_load_59 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_59"/></StgValue>
</operation>

<operation id="923" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14383:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1568

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="924" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14383:3 %store_ln208 = store i8 %input_size_6_load_6, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1472

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="925" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14383:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1616

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="926" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14383:5 %store_ln208 = store i3 %input_direction_load_59, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1496

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="927" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14383:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4381

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="928" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04382:0 %input_size_6_load101 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load101"/></StgValue>
</operation>

<operation id="929" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04382:1 %input_direction_load_58 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_58"/></StgValue>
</operation>

<operation id="930" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04382:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1567

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="931" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04382:3 %store_ln208 = store i8 %input_size_6_load101, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1471

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="932" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04382:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1615

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="933" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04382:5 %store_ln208 = store i3 %input_direction_load_58, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1495

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="934" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04382:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4381

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="935" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34385:0 %input_size_6_load_5 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_5"/></StgValue>
</operation>

<operation id="936" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34385:1 %input_direction_load_57 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_57"/></StgValue>
</operation>

<operation id="937" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34385:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1570

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="938" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34385:3 %store_ln208 = store i8 %input_size_6_load_5, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1474

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="939" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34385:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1618

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="940" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34385:5 %store_ln208 = store i3 %input_direction_load_57, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1498

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="941" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="1"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34385:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4381

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="942" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24408:0 %input_size_6_load83 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load83"/></StgValue>
</operation>

<operation id="943" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24408:1 %input_direction_load_56 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_56"/></StgValue>
</operation>

<operation id="944" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24408:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1585

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="945" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24408:3 %store_ln208 = store i8 %input_size_6_load83, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1489

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="946" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24408:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1633

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="947" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24408:5 %store_ln208 = store i3 %input_direction_load_56, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1513

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="948" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24408:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4405

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="949" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14407:0 %input_size_6_load84 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load84"/></StgValue>
</operation>

<operation id="950" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14407:1 %input_direction_load_55 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_55"/></StgValue>
</operation>

<operation id="951" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14407:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1584

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="952" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14407:3 %store_ln208 = store i8 %input_size_6_load84, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1488

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="953" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14407:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1632

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="954" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14407:5 %store_ln208 = store i3 %input_direction_load_55, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1512

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="955" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14407:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4405

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="956" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04406:0 %input_size_6_load_4 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_4"/></StgValue>
</operation>

<operation id="957" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04406:1 %input_direction_load_54 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_54"/></StgValue>
</operation>

<operation id="958" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04406:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1583

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="959" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04406:3 %store_ln208 = store i8 %input_size_6_load_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1487

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="960" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04406:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1631

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="961" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04406:5 %store_ln208 = store i3 %input_direction_load_54, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1511

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="962" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04406:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4405

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="963" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34409:0 %input_size_6_load82 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load82"/></StgValue>
</operation>

<operation id="964" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34409:1 %input_direction_load_53 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_53"/></StgValue>
</operation>

<operation id="965" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34409:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1586

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="966" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34409:3 %store_ln208 = store i8 %input_size_6_load82, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1490

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="967" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34409:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1634

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="968" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34409:5 %store_ln208 = store i3 %input_direction_load_53, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1514

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="969" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="-3"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34409:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4405

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="970" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24378:0 %input_size_6_load103 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load103"/></StgValue>
</operation>

<operation id="971" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24378:1 %input_direction_load_52 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_52"/></StgValue>
</operation>

<operation id="972" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24378:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1565

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="973" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24378:3 %store_ln208 = store i8 %input_size_6_load103, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1469

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="974" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24378:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1613

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="975" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24378:5 %store_ln208 = store i3 %input_direction_load_52, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1493

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="976" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.24378:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4375

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="977" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14377:0 %input_size_6_load_3 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_3"/></StgValue>
</operation>

<operation id="978" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14377:1 %input_direction_load_51 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_51"/></StgValue>
</operation>

<operation id="979" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14377:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1564

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="980" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14377:3 %store_ln208 = store i8 %input_size_6_load_3, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1468

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="981" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14377:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1612

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="982" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14377:5 %store_ln208 = store i3 %input_direction_load_51, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1492

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="983" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.14377:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4375

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="984" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04376:0 %input_size_6_load_2 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_2"/></StgValue>
</operation>

<operation id="985" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04376:1 %input_direction_load_50 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_50"/></StgValue>
</operation>

<operation id="986" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04376:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1563

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="987" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04376:3 %store_ln208 = store i8 %input_size_6_load_2, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1467

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="988" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04376:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1611

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="989" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04376:5 %store_ln208 = store i3 %input_direction_load_50, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1491

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="990" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.04376:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4375

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="991" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34379:0 %input_size_6_load_1 = load i8 %input_size_6

]]></Node>
<StgValue><ssdm name="input_size_6_load_1"/></StgValue>
</operation>

<operation id="992" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34379:1 %input_direction_load_49 = load i3 %input_direction

]]></Node>
<StgValue><ssdm name="input_direction_load_49"/></StgValue>
</operation>

<operation id="993" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34379:2 %store_ln208 = store i16 %input_price_4, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1566

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="994" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34379:3 %store_ln208 = store i8 %input_size_6_load_1, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1470

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="995" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="16" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34379:4 %store_ln208 = store i16 %input_orderID_8, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1614

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="996" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="3" op_1_bw="4" op_2_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34379:5 %store_ln208 = store i3 %input_direction_load_49, i4 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1494

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="997" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln202" val="0"/>
<literal name="or_ln206" val="1"/>
<literal name="level_3" val="!5"/>
<literal name="level_3" val="!1"/>
<literal name="level_3" val="!2"/>
<literal name="level_3" val="!3"/>
<literal name="level_3" val="!4"/>
<literal name="trunc_ln202" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.case.34379:6 %br_ln208 = br void %arrayidx4312.i1335.3.exit4375

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="998" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit:0 %store_ln362 = store i3 %input_direction_1, i3 %input_direction

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit:2 %store_ln362 = store i8 %input_size_1, i8 %input_size_6

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="0"/>
<literal name="and_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="0" op_0_bw="0">
<![CDATA[
arrayidx6810.i1333.3.exit:3 %br_ln215 = br void %if.end74.i

]]></Node>
<StgValue><ssdm name="br_ln215"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit:0 %store_ln362 = store i3 %input_direction_4, i3 %input_direction

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="1002" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit:2 %store_ln362 = store i8 %input_size_7, i8 %input_size_6

]]></Node>
<StgValue><ssdm name="store_ln362"/></StgValue>
</operation>

<operation id="1003" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln206" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4312.i1335.3.exit:4 %br_ln210 = br void %if.end74.i

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
