vendor_name = ModelSim
source_file = 1, C:/Users/choug/VLSI_Projects/counter_test/counter.sv
source_file = 1, C:/Users/choug/VLSI_Projects/counter_test/Waveform.vwf
source_file = 1, C:/Users/choug/VLSI_Projects/counter_test/db/counter.cbx.xml
design_name = counter
instance = comp, \out_count[0]~output , out_count[0]~output, counter, 1
instance = comp, \out_count[1]~output , out_count[1]~output, counter, 1
instance = comp, \out_count[2]~output , out_count[2]~output, counter, 1
instance = comp, \out_count[3]~output , out_count[3]~output, counter, 1
instance = comp, \out_count[4]~output , out_count[4]~output, counter, 1
instance = comp, \clk~input , clk~input, counter, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, counter, 1
instance = comp, \out_count[1]~5 , out_count[1]~5, counter, 1
instance = comp, \rst~input , rst~input, counter, 1
instance = comp, \rst~inputclkctrl , rst~inputclkctrl, counter, 1
instance = comp, \out_count[2]~7 , out_count[2]~7, counter, 1
instance = comp, \out_count[2]~reg0 , out_count[2]~reg0, counter, 1
instance = comp, \out_count[3]~9 , out_count[3]~9, counter, 1
instance = comp, \out_count[3]~reg0 , out_count[3]~reg0, counter, 1
instance = comp, \out_count[4]~11 , out_count[4]~11, counter, 1
instance = comp, \out_count[4]~reg0 , out_count[4]~reg0, counter, 1
instance = comp, \Equal0~1 , Equal0~1, counter, 1
instance = comp, \out_count[1]~reg0 , out_count[1]~reg0, counter, 1
instance = comp, \Equal0~0 , Equal0~0, counter, 1
instance = comp, \out_count[0]~4 , out_count[0]~4, counter, 1
instance = comp, \out_count[0]~reg0 , out_count[0]~reg0, counter, 1
instance = comp, \en~input , en~input, counter, 1
