# axi4lite
SystemVerilog implementation of an AXI4-Lite Master and Slave with a self-checking testbench and protocol assertions (SVA). Demonstrates RTL design + verification flow using Questa
