

================================================================
== Vitis HLS Report for 'relu_stage_0_1'
================================================================
* Date:           Sat Jan 10 20:13:48 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.496 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8769|     8769|  87.690 us|  87.690 us|  8769|  8769|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                  Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48  |relu_stage_0_1_Pipeline_VITIS_LOOP_56_1  |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55       |relu_stage_0_1_Pipeline_l_S_j_0_j1       |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +---------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i1  |     8768|     8768|       137|          -|          -|    64|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       27|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       75|      219|    -|
|Memory               |        1|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|       95|    -|
|Register             |        -|     -|       27|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        1|     0|      102|      341|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |                      Instance                     |                  Module                 | BRAM_18K| DSP| FF | LUT | URAM|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48  |relu_stage_0_1_Pipeline_VITIS_LOOP_56_1  |        0|   0|  17|   74|    0|
    |grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55       |relu_stage_0_1_Pipeline_l_S_j_0_j1       |        0|   0|  58|  145|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+
    |Total                                              |                                         |        0|   0|  75|  219|    0|
    +---------------------------------------------------+-----------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|       Module       | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |v18_U  |relu_stage_0_1_v18  |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                    |        1|  0|   0|    0|    64|   32|     1|         2048|
    +-------+--------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln54_fu_77_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln54_fu_71_p2  |      icmp|   0|  0|  11|           7|           8|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  27|          15|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  31|          6|    1|          6|
    |ap_done       |   9|          2|    1|          2|
    |i1_fu_40      |   9|          2|    7|         14|
    |v18_address0  |  14|          3|    6|         18|
    |v18_ce0       |  14|          3|    1|          3|
    |v18_we0       |   9|          2|    1|          2|
    |v441_read     |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  95|         20|   18|         47|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+---+----+-----+-----------+
    |                              Name                              | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                       |  5|   0|    5|          0|
    |ap_done_reg                                                     |  1|   0|    1|          0|
    |grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg  |  1|   0|    1|          0|
    |grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg       |  1|   0|    1|          0|
    |i1_fu_40                                                        |  7|   0|    7|          0|
    |tmp_3_cast_reg_115                                              |  6|   0|   12|          6|
    |trunc_ln65_reg_110                                              |  6|   0|    6|          0|
    +----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                           | 27|   0|   33|          6|
    +----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  relu_stage_0.1|  return value|
|v15_address0  |  out|   12|   ap_memory|             v15|         array|
|v15_ce0       |  out|    1|   ap_memory|             v15|         array|
|v15_we0       |  out|    1|   ap_memory|             v15|         array|
|v15_d0        |  out|   32|   ap_memory|             v15|         array|
|v441_dout     |   in|   32|     ap_fifo|            v441|       pointer|
|v441_empty_n  |   in|    1|     ap_fifo|            v441|       pointer|
|v441_read     |  out|    1|     ap_fifo|            v441|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 6 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v441, void @empty_6, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.29ns)   --->   "%v18 = alloca i64 1" [kernel.cpp:55]   --->   Operation 8 'alloca' 'v18' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln54 = store i7 0, i7 %i1" [kernel.cpp:54]   --->   Operation 9 'store' 'store_ln54' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln54 = br void" [kernel.cpp:54]   --->   Operation 10 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.31>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i1_1 = load i7 %i1" [kernel.cpp:65]   --->   Operation 11 'load' 'i1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.71ns)   --->   "%icmp_ln54 = icmp_eq  i7 %i1_1, i7 64" [kernel.cpp:54]   --->   Operation 12 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.85ns)   --->   "%add_ln54 = add i7 %i1_1, i7 1" [kernel.cpp:54]   --->   Operation 14 'add' 'add_ln54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %.split4, void" [kernel.cpp:54]   --->   Operation 15 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i7 %i1_1" [kernel.cpp:65]   --->   Operation 16 'trunc' 'trunc_ln65' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty_38 = wait i32 @_ssdm_op_Wait"   --->   Operation 17 'wait' 'empty_38' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @relu_stage_0.1_Pipeline_VITIS_LOOP_56_1, i32 %v441, i32 %v18"   --->   Operation 18 'call' 'call_ln0' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln54 = store i7 %add_ln54, i7 %i1" [kernel.cpp:54]   --->   Operation 19 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.46>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [kernel.cpp:68]   --->   Operation 20 'ret' 'ret_ln68' <Predicate = (icmp_ln54)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @relu_stage_0.1_Pipeline_VITIS_LOOP_56_1, i32 %v441, i32 %v18"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln65, i6 0" [kernel.cpp:55]   --->   Operation 22 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 23 [2/2] (0.00ns)   --->   "%call_ln55 = call void @relu_stage_0.1_Pipeline_l_S_j_0_j1, i12 %tmp_3_cast, i32 %v15, i32 %v18" [kernel.cpp:55]   --->   Operation 23 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:55]   --->   Operation 24 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln55 = call void @relu_stage_0.1_Pipeline_l_S_j_0_j1, i12 %tmp_3_cast, i32 %v15, i32 %v18" [kernel.cpp:55]   --->   Operation 25 'call' 'call_ln55' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v441]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i1                (alloca           ) [ 011111]
specinterface_ln0 (specinterface    ) [ 000000]
v18               (alloca           ) [ 001111]
store_ln54        (store            ) [ 000000]
br_ln54           (br               ) [ 000000]
i1_1              (load             ) [ 000000]
icmp_ln54         (icmp             ) [ 001111]
empty             (speclooptripcount) [ 000000]
add_ln54          (add              ) [ 000000]
br_ln54           (br               ) [ 000000]
trunc_ln65        (trunc            ) [ 000110]
empty_38          (wait             ) [ 000000]
store_ln54        (store            ) [ 000000]
ret_ln68          (ret              ) [ 000000]
call_ln0          (call             ) [ 000000]
tmp_3_cast        (bitconcatenate   ) [ 000001]
specloopname_ln55 (specloopname     ) [ 000000]
call_ln55         (call             ) [ 000000]
br_ln0            (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v15">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v15"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v441">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v441"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_stage_0.1_Pipeline_VITIS_LOOP_56_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relu_stage_0.1_Pipeline_l_S_j_0_j1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i1_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="v18_alloca_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v18/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="12" slack="0"/>
<pin id="58" dir="0" index="2" bw="32" slack="0"/>
<pin id="59" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="60" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln55/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln54_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="7" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i1_1_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="7" slack="1"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_1/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln54_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="7" slack="0"/>
<pin id="73" dir="0" index="1" bw="7" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="add_ln54_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="trunc_ln65_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="7" slack="0"/>
<pin id="85" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="store_ln54_store_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="7" slack="0"/>
<pin id="89" dir="0" index="1" bw="7" slack="1"/>
<pin id="90" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_3_cast_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="2"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="100" class="1005" name="i1_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="7" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="110" class="1005" name="trunc_ln65_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="2"/>
<pin id="112" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln65 "/>
</bind>
</comp>

<comp id="115" class="1005" name="tmp_3_cast_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="12" slack="1"/>
<pin id="117" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="53"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="61"><net_src comp="34" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="62"><net_src comp="0" pin="0"/><net_sink comp="55" pin=2"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="68" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="68" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="86"><net_src comp="68" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="77" pin="2"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="99"><net_src comp="92" pin="3"/><net_sink comp="55" pin=1"/></net>

<net id="103"><net_src comp="40" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="104"><net_src comp="100" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="105"><net_src comp="100" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="106"><net_src comp="100" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="113"><net_src comp="83" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="118"><net_src comp="92" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="55" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v15 | {4 5 }
 - Input state : 
	Port: relu_stage_0.1 : v441 | {2 3 }
  - Chain level:
	State 1
		store_ln54 : 1
	State 2
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		trunc_ln65 : 1
		store_ln54 : 2
	State 3
	State 4
		call_ln55 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------|---------|---------|---------|
| Operation|                  Functional Unit                  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------|---------|---------|---------|
|   call   | grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48 |    0    |    14   |    24   |
|          |    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55   |   0.92  |    65   |   124   |
|----------|---------------------------------------------------|---------|---------|---------|
|    add   |                   add_ln54_fu_77                  |    0    |    0    |    14   |
|----------|---------------------------------------------------|---------|---------|---------|
|   icmp   |                  icmp_ln54_fu_71                  |    0    |    0    |    10   |
|----------|---------------------------------------------------|---------|---------|---------|
|   trunc  |                  trunc_ln65_fu_83                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|bitconcatenate|                  tmp_3_cast_fu_92                 |    0    |    0    |    0    |
|----------|---------------------------------------------------|---------|---------|---------|
|   Total  |                                                   |   0.92  |    79   |   172   |
|----------|---------------------------------------------------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
| v18|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i1_reg_100    |    7   |
|tmp_3_cast_reg_115|   12   |
|trunc_ln65_reg_110|    6   |
+------------------+--------+
|       Total      |   25   |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
| grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55 |  p1  |   2  |  12  |   24   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   24   ||   0.46  ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |   79   |   172  |    -   |
|   Memory  |    1   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |   25   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   104  |   181  |    0   |
+-----------+--------+--------+--------+--------+--------+
