xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../Xilinx/Vivado/2019.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
ov7675_test_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
ov7675_test_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/ov7675_test/ip/ov7675_test_clk_wiz_0_0/ov7675_test_clk_wiz_0_0.v,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
ov7675_test_VGA_test_0_0.v,verilog,xil_defaultlib,../../../bd/ov7675_test/ip/ov7675_test_VGA_test_0_0/sim/ov7675_test_VGA_test_0_0.v,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
ov7675_test_ov7675_ctrl_0_0.v,verilog,xil_defaultlib,../../../bd/ov7675_test/ip/ov7675_test_ov7675_ctrl_0_0/sim/ov7675_test_ov7675_ctrl_0_0.v,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_3,../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c001/simulation/blk_mem_gen_v8_4.v,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
ov7675_test_blk_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/ov7675_test/ip/ov7675_test_blk_mem_gen_0_1/sim/ov7675_test_blk_mem_gen_0_1.v,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
ov7675_test_sccb_if_0_0.v,verilog,xil_defaultlib,../../../bd/ov7675_test/ip/ov7675_test_sccb_if_0_0/sim/ov7675_test_sccb_if_0_0.v,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
ov7675_test.v,verilog,xil_defaultlib,../../../bd/ov7675_test/sim/ov7675_test.v,incdir="$ref_dir/../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"incdir="../../../../OV7675_test.srcs/sources_1/bd/ov7675_test/ipshared/c923"
glbl.v,Verilog,xil_defaultlib,glbl.v
