/*Device: MK64F12
 Version: 1.6
 Description: MK64F12 Freescale Microcontroller
*/


#include "../chip/chip.h"
#include "../inc/logic.h"


struct DATA ADC_REG_DATA[] = {
	{"OFFSET(LPTMR_MemMap, PSR)", OFFSET(LPTMR_MemMap,PSR), 4},
	{"OFFSET(LPTMR_MemMap, CMR)", OFFSET(LPTMR_MemMap,CMR), 8},
	{"OFFSET(LPTMR_MemMap, CNR)", OFFSET(LPTMR_MemMap,CNR), 12},
	{"sizeof(LPTMR_MemMap)", sizeof(struct LPTMR_MemMap), 16},
	{"OFFSET(PIT_MemMap, MCR)", OFFSET(PIT_MemMap,MCR), 0},
	{"sizeof(PIT_MemMap)", sizeof(struct PIT_MemMap), 320},
	{"OFFSET(RFSYS_MemMap, REG)", OFFSET(RFSYS_MemMap,REG[0]), 0},
	{"sizeof(RFSYS_MemMap)", sizeof(struct RFSYS_MemMap), 32},
	{"OFFSET(USB_MemMap, PERID)", OFFSET(USB_MemMap,PERID), 0},
	{"OFFSET(USB_MemMap, IDCOMP)", OFFSET(USB_MemMap,IDCOMP), 4},
	{"OFFSET(USB_MemMap, REV)", OFFSET(USB_MemMap,REV), 8},
	{"OFFSET(USB_MemMap, ADDINFO)", OFFSET(USB_MemMap,ADDINFO), 12},
	{"OFFSET(USB_MemMap, OTGCTL)", OFFSET(USB_MemMap,OTGCTL), 28},
	{"OFFSET(USB_MemMap, ISTAT)", OFFSET(USB_MemMap,ISTAT), 128},
	{"OFFSET(USB_MemMap, INTEN)", OFFSET(USB_MemMap,INTEN), 132},
	{"OFFSET(USB_MemMap, ERRSTAT)", OFFSET(USB_MemMap,ERRSTAT), 136},
	{"OFFSET(USB_MemMap, ERREN)", OFFSET(USB_MemMap,ERREN), 140},
	{"OFFSET(USB_MemMap, STAT)", OFFSET(USB_MemMap,STAT), 144},
	{"OFFSET(USB_MemMap, CTL)", OFFSET(USB_MemMap,CTL), 148},
	{"OFFSET(USB_MemMap, ADDR)", OFFSET(USB_MemMap,ADDR), 152},
	{"OFFSET(USB_MemMap, BDTPAGE1)", OFFSET(USB_MemMap,BDTPAGE1), 156},
	{"OFFSET(USB_MemMap, FRMNUML)", OFFSET(USB_MemMap,FRMNUML), 160},
	{"OFFSET(USB_MemMap, FRMNUMH)", OFFSET(USB_MemMap,FRMNUMH), 164},
	{"OFFSET(USB_MemMap, BDTPAGE2)", OFFSET(USB_MemMap,BDTPAGE2), 176},
	{"OFFSET(USB_MemMap, BDTPAGE3)", OFFSET(USB_MemMap,BDTPAGE3), 180},
	{"OFFSET(USB_MemMap, USBCTRL)", OFFSET(USB_MemMap,USBCTRL), 256},
	{"OFFSET(USB_MemMap, OBSERVE)", OFFSET(USB_MemMap,OBSERVE), 260},
	{"OFFSET(USB_MemMap, CONTROL)", OFFSET(USB_MemMap,CONTROL), 264},
	{"OFFSET(USB_MemMap, USBTRC0)", OFFSET(USB_MemMap,USBTRC0), 268},
	{"OFFSET(USB_MemMap, USBFRMADJUST)", OFFSET(USB_MemMap,USBFRMADJUST), 276},
	{"OFFSET(USB_MemMap, CLK_RECOVER_CTRL)", OFFSET(USB_MemMap,CLK_RECOVER_CTRL), 320},
	{"OFFSET(USB_MemMap, CLK_RECOVER_IRC_EN)", OFFSET(USB_MemMap,CLK_RECOVER_IRC_EN), 324},
	{"OFFSET(USB_MemMap, CLK_RECOVER_INT_STATUS)", OFFSET(USB_MemMap,CLK_RECOVER_INT_STATUS), 348},
	{"OFFSET(USB_MemMap, OTGISTAT)", OFFSET(USB_MemMap,OTGISTAT), 16},
	{"OFFSET(USB_MemMap, OTGICR)", OFFSET(USB_MemMap,OTGICR), 20},
	{"OFFSET(USB_MemMap, OTGSTAT)", OFFSET(USB_MemMap,OTGSTAT), 24},
	{"OFFSET(USB_MemMap, TOKEN)", OFFSET(USB_MemMap,TOKEN), 168},
	{"OFFSET(USB_MemMap, SOFTHLD)", OFFSET(USB_MemMap,SOFTHLD), 172},
	{"sizeof(USB_MemMap)", sizeof(struct USB_MemMap), 349},
	{"OFFSET(VREF_MemMap, TRM)", OFFSET(VREF_MemMap,TRM), 0},
	{"OFFSET(VREF_MemMap, SC)", OFFSET(VREF_MemMap,SC), 1},
	{"sizeof(VREF_MemMap)", sizeof(struct VREF_MemMap), 2},
	{"OFFSET(PMC_MemMap, LVDSC1)", OFFSET(PMC_MemMap,LVDSC1), 0},
	{"OFFSET(PMC_MemMap, LVDSC2)", OFFSET(PMC_MemMap,LVDSC2), 1},
	{"OFFSET(PMC_MemMap, REGSC)", OFFSET(PMC_MemMap,REGSC), 2},
	{"sizeof(PMC_MemMap)", sizeof(struct PMC_MemMap), 3},
	{"OFFSET(SMC_MemMap, PMPROT)", OFFSET(SMC_MemMap,PMPROT), 0},
	{"OFFSET(SMC_MemMap, PMCTRL)", OFFSET(SMC_MemMap,PMCTRL), 1},
	{"OFFSET(SMC_MemMap, VLLSCTRL)", OFFSET(SMC_MemMap,VLLSCTRL), 2},
	{"OFFSET(SMC_MemMap, PMSTAT)", OFFSET(SMC_MemMap,PMSTAT), 3},
	{"sizeof(SMC_MemMap)", sizeof(struct SMC_MemMap), 4},
	{"OFFSET(RNG_MemMap, CR)", OFFSET(RNG_MemMap,CR), 0},
	{"OFFSET(RNG_MemMap, SR)", OFFSET(RNG_MemMap,SR), 4},
	{"OFFSET(RNG_MemMap, ER)", OFFSET(RNG_MemMap,ER), 8},
	{"OFFSET(RNG_MemMap, OR)", OFFSET(RNG_MemMap,OR), 12},
	{"sizeof(RNG_MemMap)", sizeof(struct RNG_MemMap), 16},
	{"OFFSET(EWM_MemMap, CTRL)", OFFSET(EWM_MemMap,CTRL), 0},
	{"OFFSET(EWM_MemMap, SERV)", OFFSET(EWM_MemMap,SERV), 1},
	{"OFFSET(EWM_MemMap, CMPL)", OFFSET(EWM_MemMap,CMPL), 2},
	{"OFFSET(EWM_MemMap, CMPH)", OFFSET(EWM_MemMap,CMPH), 3},
	{"sizeof(EWM_MemMap)", sizeof(struct EWM_MemMap), 4},
	{"OFFSET(DMA_MemMap, ES)", OFFSET(DMA_MemMap,ES), 4},
	{"OFFSET(DMA_MemMap, ERQ)", OFFSET(DMA_MemMap,ERQ), 12},
	{"OFFSET(DMA_MemMap, EEI)", OFFSET(DMA_MemMap,EEI), 20},
	{"OFFSET(DMA_MemMap, CEEI)", OFFSET(DMA_MemMap,CEEI), 24},
	{"OFFSET(DMA_MemMap, SEEI)", OFFSET(DMA_MemMap,SEEI), 25},
	{"OFFSET(DMA_MemMap, CERQ)", OFFSET(DMA_MemMap,CERQ), 26},
	{"OFFSET(DMA_MemMap, SERQ)", OFFSET(DMA_MemMap,SERQ), 27},
	{"OFFSET(DMA_MemMap, CDNE)", OFFSET(DMA_MemMap,CDNE), 28},
	{"OFFSET(DMA_MemMap, SSRT)", OFFSET(DMA_MemMap,SSRT), 29},
	{"OFFSET(DMA_MemMap, CERR)", OFFSET(DMA_MemMap,CERR), 30},
	{"OFFSET(DMA_MemMap, CINT)", OFFSET(DMA_MemMap,CINT), 31},
	{"OFFSET(DMA_MemMap, INT)", OFFSET(DMA_MemMap,INT), 36},
	{"OFFSET(DMA_MemMap, ERR)", OFFSET(DMA_MemMap,ERR), 44},
	{"OFFSET(DMA_MemMap, HRS)", OFFSET(DMA_MemMap,HRS), 52},
	{"OFFSET(DMA_MemMap, DCHPRI3)", OFFSET(DMA_MemMap,DCHPRI3), 256},
	{"OFFSET(DMA_MemMap, DCHPRI2)", OFFSET(DMA_MemMap,DCHPRI2), 257},
	{"OFFSET(DMA_MemMap, DCHPRI1)", OFFSET(DMA_MemMap,DCHPRI1), 258},
	{"OFFSET(DMA_MemMap, DCHPRI0)", OFFSET(DMA_MemMap,DCHPRI0), 259},
	{"OFFSET(DMA_MemMap, DCHPRI7)", OFFSET(DMA_MemMap,DCHPRI7), 260},
	{"OFFSET(DMA_MemMap, DCHPRI6)", OFFSET(DMA_MemMap,DCHPRI6), 261},
	{"OFFSET(DMA_MemMap, DCHPRI5)", OFFSET(DMA_MemMap,DCHPRI5), 262},
	{"OFFSET(DMA_MemMap, DCHPRI4)", OFFSET(DMA_MemMap,DCHPRI4), 263},
	{"OFFSET(DMA_MemMap, DCHPRI11)", OFFSET(DMA_MemMap,DCHPRI11), 264},
	{"OFFSET(DMA_MemMap, DCHPRI10)", OFFSET(DMA_MemMap,DCHPRI10), 265},
	{"OFFSET(DMA_MemMap, DCHPRI9)", OFFSET(DMA_MemMap,DCHPRI9), 266},
	{"OFFSET(DMA_MemMap, DCHPRI8)", OFFSET(DMA_MemMap,DCHPRI8), 267},
	{"OFFSET(DMA_MemMap, DCHPRI15)", OFFSET(DMA_MemMap,DCHPRI15), 268},
	{"OFFSET(DMA_MemMap, DCHPRI14)", OFFSET(DMA_MemMap,DCHPRI14), 269},
	{"OFFSET(DMA_MemMap, DCHPRI13)", OFFSET(DMA_MemMap,DCHPRI13), 270},
	{"OFFSET(DMA_MemMap, DCHPRI12)", OFFSET(DMA_MemMap,DCHPRI12), 271},
	{"sizeof(DMA_MemMap)", sizeof(struct DMA_MemMap), 4608},
	{"OFFSET(DMAMUX_MemMap, CHCFG)", OFFSET(DMAMUX_MemMap,CHCFG[0]), 0},
	{"sizeof(DMAMUX_MemMap)", sizeof(struct DMAMUX_MemMap), 16},
	{"sizeof(OSC_MemMap)", sizeof(struct OSC_MemMap), 1},
	{"OFFSET(I2S_MemMap, TCSR)", OFFSET(I2S_MemMap,TCSR), 0},
	{"OFFSET(I2S_MemMap, RCSR)", OFFSET(I2S_MemMap,RCSR), 128},
	{"OFFSET(I2S_MemMap, TCR1)", OFFSET(I2S_MemMap,TCR1), 4},
	{"OFFSET(I2S_MemMap, TCR2)", OFFSET(I2S_MemMap,TCR2), 8},
	{"OFFSET(I2S_MemMap, RCR2)", OFFSET(I2S_MemMap,RCR2), 136},
	{"OFFSET(I2S_MemMap, TCR3)", OFFSET(I2S_MemMap,TCR3), 12},
	{"OFFSET(I2S_MemMap, RCR3)", OFFSET(I2S_MemMap,RCR3), 140},
	{"OFFSET(I2S_MemMap, TCR4)", OFFSET(I2S_MemMap,TCR4), 16},
	{"OFFSET(I2S_MemMap, RCR4)", OFFSET(I2S_MemMap,RCR4), 144},
	{"OFFSET(I2S_MemMap, TCR5)", OFFSET(I2S_MemMap,TCR5), 20},
	{"OFFSET(I2S_MemMap, RCR5)", OFFSET(I2S_MemMap,RCR5), 148},
	{"OFFSET(I2S_MemMap, TDR)", OFFSET(I2S_MemMap,TDR[0]), 32},
	{"OFFSET(I2S_MemMap, TFR)", OFFSET(I2S_MemMap,TFR[0]), 64},
	{"OFFSET(I2S_MemMap, RFR)", OFFSET(I2S_MemMap,RFR[0]), 192},
	{"OFFSET(I2S_MemMap, TMR)", OFFSET(I2S_MemMap,TMR), 96},
	{"OFFSET(I2S_MemMap, RCR1)", OFFSET(I2S_MemMap,RCR1), 132},
	{"OFFSET(I2S_MemMap, RDR)", OFFSET(I2S_MemMap,RDR[0]), 160},
	{"OFFSET(I2S_MemMap, RMR)", OFFSET(I2S_MemMap,RMR), 224},
	{"OFFSET(I2S_MemMap, MDR)", OFFSET(I2S_MemMap,MDR), 260},
	{"sizeof(I2S_MemMap)", sizeof(struct I2S_MemMap), 264},
	{"OFFSET(CRC_MemMap, DATA)", OFFSET(CRC_MemMap,DATA), 0},
	{"OFFSET(CRC_MemMap, GPOLY)", OFFSET(CRC_MemMap,GPOLY), 4},
	{"sizeof(CRC_MemMap)", sizeof(struct CRC_MemMap), 12},
	{"OFFSET(USBDCD_MemMap, CLOCK)", OFFSET(USBDCD_MemMap,CLOCK), 4},
	{"OFFSET(USBDCD_MemMap, STATUS)", OFFSET(USBDCD_MemMap,STATUS), 8},
	{"OFFSET(USBDCD_MemMap, TIMER0)", OFFSET(USBDCD_MemMap,TIMER0), 16},
	{"OFFSET(USBDCD_MemMap, TIMER1)", OFFSET(USBDCD_MemMap,TIMER1), 20},
	{"OFFSET(USBDCD_MemMap, TIMER2_BC11)", OFFSET(USBDCD_MemMap,TIMER2_BC11), 24},
	{"OFFSET(USBDCD_MemMap, TIMER2_BC12)", OFFSET(USBDCD_MemMap,TIMER2_BC12), 24},
	{"sizeof(USBDCD_MemMap)", sizeof(struct USBDCD_MemMap), 28},
	{"OFFSET(AIPS_MemMap, PACRA)", OFFSET(AIPS_MemMap,PACRA), 32},
	{"OFFSET(AIPS_MemMap, PACRB)", OFFSET(AIPS_MemMap,PACRB), 36},
	{"OFFSET(AIPS_MemMap, PACRC)", OFFSET(AIPS_MemMap,PACRC), 40},
	{"OFFSET(AIPS_MemMap, PACRD)", OFFSET(AIPS_MemMap,PACRD), 44},
	{"OFFSET(AIPS_MemMap, PACRE)", OFFSET(AIPS_MemMap,PACRE), 64},
	{"OFFSET(AIPS_MemMap, PACRF)", OFFSET(AIPS_MemMap,PACRF), 68},
	{"OFFSET(AIPS_MemMap, PACRG)", OFFSET(AIPS_MemMap,PACRG), 72},
	{"OFFSET(AIPS_MemMap, PACRH)", OFFSET(AIPS_MemMap,PACRH), 76},
	{"OFFSET(AIPS_MemMap, PACRI)", OFFSET(AIPS_MemMap,PACRI), 80},
	{"OFFSET(AIPS_MemMap, PACRJ)", OFFSET(AIPS_MemMap,PACRJ), 84},
	{"OFFSET(AIPS_MemMap, PACRK)", OFFSET(AIPS_MemMap,PACRK), 88},
	{"OFFSET(AIPS_MemMap, PACRL)", OFFSET(AIPS_MemMap,PACRL), 92},
	{"OFFSET(AIPS_MemMap, PACRM)", OFFSET(AIPS_MemMap,PACRM), 96},
	{"OFFSET(AIPS_MemMap, PACRN)", OFFSET(AIPS_MemMap,PACRN), 100},
	{"OFFSET(AIPS_MemMap, PACRO)", OFFSET(AIPS_MemMap,PACRO), 104},
	{"OFFSET(AIPS_MemMap, PACRP)", OFFSET(AIPS_MemMap,PACRP), 108},
	{"OFFSET(AIPS_MemMap, PACRU)", OFFSET(AIPS_MemMap,PACRU), 128},
	{"OFFSET(AIPS_MemMap, MPRA)", OFFSET(AIPS_MemMap,MPRA), 0},
	{"sizeof(AIPS_MemMap)", sizeof(struct AIPS_MemMap), 132},
	{"OFFSET(PORT_MemMap, PCR)", OFFSET(PORT_MemMap,PCR[0]), 0},
	{"OFFSET(PORT_MemMap, GPCLR)", OFFSET(PORT_MemMap,GPCLR), 128},
	{"OFFSET(PORT_MemMap, GPCHR)", OFFSET(PORT_MemMap,GPCHR), 132},
	{"OFFSET(PORT_MemMap, ISFR)", OFFSET(PORT_MemMap,ISFR), 160},
	{"sizeof(PORT_MemMap)", sizeof(struct PORT_MemMap), 164},
	{"OFFSET(SPI_MemMap, TCR)", OFFSET(SPI_MemMap,TCR), 8},
	{"OFFSET(SPI_MemMap, CTAR_SLAVE)", OFFSET(SPI_MemMap,CTAR_SLAVE), 12},
	{"OFFSET(SPI_MemMap, CTAR)", OFFSET(SPI_MemMap,CTAR[0]), 12},
	{"OFFSET(SPI_MemMap, RSER)", OFFSET(SPI_MemMap,RSER), 48},
	{"OFFSET(SPI_MemMap, PUSHR)", OFFSET(SPI_MemMap,PUSHR), 52},
	{"OFFSET(SPI_MemMap, PUSHR_SLAVE)", OFFSET(SPI_MemMap,PUSHR_SLAVE), 52},
	{"OFFSET(SPI_MemMap, POPR)", OFFSET(SPI_MemMap,POPR), 56},
	{"OFFSET(SPI_MemMap, TXFR0)", OFFSET(SPI_MemMap,TXFR0), 60},
	{"OFFSET(SPI_MemMap, TXFR1)", OFFSET(SPI_MemMap,TXFR1), 64},
	{"OFFSET(SPI_MemMap, TXFR2)", OFFSET(SPI_MemMap,TXFR2), 68},
	{"OFFSET(SPI_MemMap, TXFR3)", OFFSET(SPI_MemMap,TXFR3), 72},
	{"OFFSET(SPI_MemMap, RXFR0)", OFFSET(SPI_MemMap,RXFR0), 124},
	{"OFFSET(SPI_MemMap, RXFR1)", OFFSET(SPI_MemMap,RXFR1), 128},
	{"OFFSET(SPI_MemMap, RXFR2)", OFFSET(SPI_MemMap,RXFR2), 132},
	{"OFFSET(SPI_MemMap, RXFR3)", OFFSET(SPI_MemMap,RXFR3), 136},
	{"sizeof(SPI_MemMap)", sizeof(struct SPI_MemMap), 140},
	{"OFFSET(UART_MemMap, BDH)", OFFSET(UART_MemMap,BDH), 0},
	{"OFFSET(UART_MemMap, C2)", OFFSET(UART_MemMap,C2), 3},
	{"OFFSET(UART_MemMap, S1)", OFFSET(UART_MemMap,S1), 4},
	{"OFFSET(UART_MemMap, S2)", OFFSET(UART_MemMap,S2), 5},
	{"OFFSET(UART_MemMap, C3)", OFFSET(UART_MemMap,C3), 6},
	{"OFFSET(UART_MemMap, BDL)", OFFSET(UART_MemMap,BDL), 1},
	{"OFFSET(UART_MemMap, D)", OFFSET(UART_MemMap,D), 7},
	{"OFFSET(UART_MemMap, MA1)", OFFSET(UART_MemMap,MA1), 8},
	{"OFFSET(UART_MemMap, MA2)", OFFSET(UART_MemMap,MA2), 9},
	{"OFFSET(UART_MemMap, C4)", OFFSET(UART_MemMap,C4), 10},
	{"OFFSET(UART_MemMap, C5)", OFFSET(UART_MemMap,C5), 11},
	{"OFFSET(UART_MemMap, ED)", OFFSET(UART_MemMap,ED), 12},
	{"OFFSET(UART_MemMap, MODEM)", OFFSET(UART_MemMap,MODEM), 13},
	{"OFFSET(UART_MemMap, IR)", OFFSET(UART_MemMap,IR), 14},
	{"OFFSET(UART_MemMap, PFIFO)", OFFSET(UART_MemMap,PFIFO), 16},
	{"OFFSET(UART_MemMap, CFIFO)", OFFSET(UART_MemMap,CFIFO), 17},
	{"OFFSET(UART_MemMap, SFIFO)", OFFSET(UART_MemMap,SFIFO), 18},
	{"OFFSET(UART_MemMap, TWFIFO)", OFFSET(UART_MemMap,TWFIFO), 19},
	{"OFFSET(UART_MemMap, TCFIFO)", OFFSET(UART_MemMap,TCFIFO), 20},
	{"OFFSET(UART_MemMap, RWFIFO)", OFFSET(UART_MemMap,RWFIFO), 21},
	{"OFFSET(UART_MemMap, RCFIFO)", OFFSET(UART_MemMap,RCFIFO), 22},
	{"sizeof(UART_MemMap)", sizeof(struct UART_MemMap), 23}
};

struct DATA ADC_BITFIELD_DATA[] = {
	{"LPTMR_CSR_TEN_MASK", LPTMR_CSR_TEN_MASK, MASK(0,1)},
	{"LPTMR_CSR_TEN_SHIFT", LPTMR_CSR_TEN_SHIFT, SHIFT(0)},
	{"LPTMR_CSR_TMS_MASK", LPTMR_CSR_TMS_MASK, MASK(1,1)},
	{"LPTMR_CSR_TMS_SHIFT", LPTMR_CSR_TMS_SHIFT, SHIFT(1)},
	{"LPTMR_CSR_TFC_MASK", LPTMR_CSR_TFC_MASK, MASK(2,1)},
	{"LPTMR_CSR_TFC_SHIFT", LPTMR_CSR_TFC_SHIFT, SHIFT(2)},
	{"LPTMR_CSR_TPP_MASK", LPTMR_CSR_TPP_MASK, MASK(3,1)},
	{"LPTMR_CSR_TPP_SHIFT", LPTMR_CSR_TPP_SHIFT, SHIFT(3)},
	{"LPTMR_CSR_TPS_MASK", LPTMR_CSR_TPS_MASK, MASK(4,2)},
	{"LPTMR_CSR_TPS_SHIFT", LPTMR_CSR_TPS_SHIFT, SHIFT(4)},
	{"LPTMR_CSR_TPS_VALUE", LPTMR_CSR_TPS(1), SHIFT_VALUE(4)},
	{"LPTMR_CSR_TIE_MASK", LPTMR_CSR_TIE_MASK, MASK(6,1)},
	{"LPTMR_CSR_TIE_SHIFT", LPTMR_CSR_TIE_SHIFT, SHIFT(6)},
	{"LPTMR_CSR_TCF_MASK", LPTMR_CSR_TCF_MASK, MASK(7,1)},
	{"LPTMR_CSR_TCF_SHIFT", LPTMR_CSR_TCF_SHIFT, SHIFT(7)},
	{"LPTMR_PSR_PCS_MASK", LPTMR_PSR_PCS_MASK, MASK(0,2)},
	{"LPTMR_PSR_PCS_SHIFT", LPTMR_PSR_PCS_SHIFT, SHIFT(0)},
	{"LPTMR_PSR_PCS_VALUE", LPTMR_PSR_PCS(1), SHIFT_VALUE(0)},
	{"LPTMR_PSR_PBYP_MASK", LPTMR_PSR_PBYP_MASK, MASK(2,1)},
	{"LPTMR_PSR_PBYP_SHIFT", LPTMR_PSR_PBYP_SHIFT, SHIFT(2)},
	{"LPTMR_PSR_PRESCALE_MASK", LPTMR_PSR_PRESCALE_MASK, MASK(3,4)},
	{"LPTMR_PSR_PRESCALE_SHIFT", LPTMR_PSR_PRESCALE_SHIFT, SHIFT(3)},
	{"LPTMR_PSR_PRESCALE_VALUE", LPTMR_PSR_PRESCALE(1), SHIFT_VALUE(3)},
	{"LPTMR_CMR_COMPARE_MASK", LPTMR_CMR_COMPARE_MASK, MASK(0,16)},
	{"LPTMR_CMR_COMPARE_SHIFT", LPTMR_CMR_COMPARE_SHIFT, SHIFT(0)},
	{"LPTMR_CMR_COMPARE_VALUE", LPTMR_CMR_COMPARE(1), SHIFT_VALUE(0)},
	{"LPTMR_CNR_COUNTER_MASK", LPTMR_CNR_COUNTER_MASK, MASK(0,16)},
	{"LPTMR_CNR_COUNTER_SHIFT", LPTMR_CNR_COUNTER_SHIFT, SHIFT(0)},
	{"LPTMR_CNR_COUNTER_VALUE", LPTMR_CNR_COUNTER(1), SHIFT_VALUE(0)},
	{"PIT_MCR_FRZ_MASK", PIT_MCR_FRZ_MASK, MASK(0,1)},
	{"PIT_MCR_FRZ_SHIFT", PIT_MCR_FRZ_SHIFT, SHIFT(0)},
	{"PIT_MCR_MDIS_MASK", PIT_MCR_MDIS_MASK, MASK(1,1)},
	{"PIT_MCR_MDIS_SHIFT", PIT_MCR_MDIS_SHIFT, SHIFT(1)},
	{"PIT_LDVAL_TSV_MASK", PIT_LDVAL_TSV_MASK, MASK(0,32)},
	{"PIT_LDVAL_TSV_SHIFT", PIT_LDVAL_TSV_SHIFT, SHIFT(0)},
	{"PIT_LDVAL_TSV_VALUE", PIT_LDVAL_TSV(1), SHIFT_VALUE(0)},
	{"PIT_CVAL_TVL_MASK", PIT_CVAL_TVL_MASK, MASK(0,32)},
	{"PIT_CVAL_TVL_SHIFT", PIT_CVAL_TVL_SHIFT, SHIFT(0)},
	{"PIT_CVAL_TVL_VALUE", PIT_CVAL_TVL(1), SHIFT_VALUE(0)},
	{"PIT_TCTRL_TEN_MASK", PIT_TCTRL_TEN_MASK, MASK(0,1)},
	{"PIT_TCTRL_TEN_SHIFT", PIT_TCTRL_TEN_SHIFT, SHIFT(0)},
	{"PIT_TCTRL_TIE_MASK", PIT_TCTRL_TIE_MASK, MASK(1,1)},
	{"PIT_TCTRL_TIE_SHIFT", PIT_TCTRL_TIE_SHIFT, SHIFT(1)},
	{"PIT_TCTRL_CHN_MASK", PIT_TCTRL_CHN_MASK, MASK(2,1)},
	{"PIT_TCTRL_CHN_SHIFT", PIT_TCTRL_CHN_SHIFT, SHIFT(2)},
	{"PIT_TFLG_TIF_MASK", PIT_TFLG_TIF_MASK, MASK(0,1)},
	{"PIT_TFLG_TIF_SHIFT", PIT_TFLG_TIF_SHIFT, SHIFT(0)},
	{"RFSYS_REG_LL_MASK", RFSYS_REG_LL_MASK, MASK(0,8)},
	{"RFSYS_REG_LL_SHIFT", RFSYS_REG_LL_SHIFT, SHIFT(0)},
	{"RFSYS_REG_LL_VALUE", RFSYS_REG_LL(1), SHIFT_VALUE(0)},
	{"RFSYS_REG_LH_MASK", RFSYS_REG_LH_MASK, MASK(8,8)},
	{"RFSYS_REG_LH_SHIFT", RFSYS_REG_LH_SHIFT, SHIFT(8)},
	{"RFSYS_REG_LH_VALUE", RFSYS_REG_LH(1), SHIFT_VALUE(8)},
	{"RFSYS_REG_HL_MASK", RFSYS_REG_HL_MASK, MASK(16,8)},
	{"RFSYS_REG_HL_SHIFT", RFSYS_REG_HL_SHIFT, SHIFT(16)},
	{"RFSYS_REG_HL_VALUE", RFSYS_REG_HL(1), SHIFT_VALUE(16)},
	{"RFSYS_REG_HH_MASK", RFSYS_REG_HH_MASK, MASK(24,8)},
	{"RFSYS_REG_HH_SHIFT", RFSYS_REG_HH_SHIFT, SHIFT(24)},
	{"RFSYS_REG_HH_VALUE", RFSYS_REG_HH(1), SHIFT_VALUE(24)},
	{"USB_PERID_ID_MASK", USB_PERID_ID_MASK, MASK(0,6)},
	{"USB_PERID_ID_SHIFT", USB_PERID_ID_SHIFT, SHIFT(0)},
	{"USB_PERID_ID_VALUE", USB_PERID_ID(1), SHIFT_VALUE(0)},
	{"USB_IDCOMP_NID_MASK", USB_IDCOMP_NID_MASK, MASK(0,6)},
	{"USB_IDCOMP_NID_SHIFT", USB_IDCOMP_NID_SHIFT, SHIFT(0)},
	{"USB_IDCOMP_NID_VALUE", USB_IDCOMP_NID(1), SHIFT_VALUE(0)},
	{"USB_REV_REV_MASK", USB_REV_REV_MASK, MASK(0,8)},
	{"USB_REV_REV_SHIFT", USB_REV_REV_SHIFT, SHIFT(0)},
	{"USB_REV_REV_VALUE", USB_REV_REV(1), SHIFT_VALUE(0)},
	{"USB_ADDINFO_IEHOST_MASK", USB_ADDINFO_IEHOST_MASK, MASK(0,1)},
	{"USB_ADDINFO_IEHOST_SHIFT", USB_ADDINFO_IEHOST_SHIFT, SHIFT(0)},
	{"USB_OTGCTL_DPHIGH_MASK", USB_OTGCTL_DPHIGH_MASK, MASK(7,1)},
	{"USB_OTGCTL_DPHIGH_SHIFT", USB_OTGCTL_DPHIGH_SHIFT, SHIFT(7)},
	{"USB_ISTAT_USBRST_MASK", USB_ISTAT_USBRST_MASK, MASK(0,1)},
	{"USB_ISTAT_USBRST_SHIFT", USB_ISTAT_USBRST_SHIFT, SHIFT(0)},
	{"USB_ISTAT_ERROR_MASK", USB_ISTAT_ERROR_MASK, MASK(1,1)},
	{"USB_ISTAT_ERROR_SHIFT", USB_ISTAT_ERROR_SHIFT, SHIFT(1)},
	{"USB_ISTAT_SOFTOK_MASK", USB_ISTAT_SOFTOK_MASK, MASK(2,1)},
	{"USB_ISTAT_SOFTOK_SHIFT", USB_ISTAT_SOFTOK_SHIFT, SHIFT(2)},
	{"USB_ISTAT_TOKDNE_MASK", USB_ISTAT_TOKDNE_MASK, MASK(3,1)},
	{"USB_ISTAT_TOKDNE_SHIFT", USB_ISTAT_TOKDNE_SHIFT, SHIFT(3)},
	{"USB_ISTAT_SLEEP_MASK", USB_ISTAT_SLEEP_MASK, MASK(4,1)},
	{"USB_ISTAT_SLEEP_SHIFT", USB_ISTAT_SLEEP_SHIFT, SHIFT(4)},
	{"USB_ISTAT_RESUME_MASK", USB_ISTAT_RESUME_MASK, MASK(5,1)},
	{"USB_ISTAT_RESUME_SHIFT", USB_ISTAT_RESUME_SHIFT, SHIFT(5)},
	{"USB_ISTAT_STALL_MASK", USB_ISTAT_STALL_MASK, MASK(7,1)},
	{"USB_ISTAT_STALL_SHIFT", USB_ISTAT_STALL_SHIFT, SHIFT(7)},
	{"USB_INTEN_USBRSTEN_MASK", USB_INTEN_USBRSTEN_MASK, MASK(0,1)},
	{"USB_INTEN_USBRSTEN_SHIFT", USB_INTEN_USBRSTEN_SHIFT, SHIFT(0)},
	{"USB_INTEN_ERROREN_MASK", USB_INTEN_ERROREN_MASK, MASK(1,1)},
	{"USB_INTEN_ERROREN_SHIFT", USB_INTEN_ERROREN_SHIFT, SHIFT(1)},
	{"USB_INTEN_SOFTOKEN_MASK", USB_INTEN_SOFTOKEN_MASK, MASK(2,1)},
	{"USB_INTEN_SOFTOKEN_SHIFT", USB_INTEN_SOFTOKEN_SHIFT, SHIFT(2)},
	{"USB_INTEN_TOKDNEEN_MASK", USB_INTEN_TOKDNEEN_MASK, MASK(3,1)},
	{"USB_INTEN_TOKDNEEN_SHIFT", USB_INTEN_TOKDNEEN_SHIFT, SHIFT(3)},
	{"USB_INTEN_SLEEPEN_MASK", USB_INTEN_SLEEPEN_MASK, MASK(4,1)},
	{"USB_INTEN_SLEEPEN_SHIFT", USB_INTEN_SLEEPEN_SHIFT, SHIFT(4)},
	{"USB_INTEN_RESUMEEN_MASK", USB_INTEN_RESUMEEN_MASK, MASK(5,1)},
	{"USB_INTEN_RESUMEEN_SHIFT", USB_INTEN_RESUMEEN_SHIFT, SHIFT(5)},
	{"USB_INTEN_STALLEN_MASK", USB_INTEN_STALLEN_MASK, MASK(7,1)},
	{"USB_INTEN_STALLEN_SHIFT", USB_INTEN_STALLEN_SHIFT, SHIFT(7)},
	{"USB_ERRSTAT_PIDERR_MASK", USB_ERRSTAT_PIDERR_MASK, MASK(0,1)},
	{"USB_ERRSTAT_PIDERR_SHIFT", USB_ERRSTAT_PIDERR_SHIFT, SHIFT(0)},
	{"USB_ERRSTAT_CRC16_MASK", USB_ERRSTAT_CRC16_MASK, MASK(2,1)},
	{"USB_ERRSTAT_CRC16_SHIFT", USB_ERRSTAT_CRC16_SHIFT, SHIFT(2)},
	{"USB_ERRSTAT_DFN8_MASK", USB_ERRSTAT_DFN8_MASK, MASK(3,1)},
	{"USB_ERRSTAT_DFN8_SHIFT", USB_ERRSTAT_DFN8_SHIFT, SHIFT(3)},
	{"USB_ERRSTAT_BTOERR_MASK", USB_ERRSTAT_BTOERR_MASK, MASK(4,1)},
	{"USB_ERRSTAT_BTOERR_SHIFT", USB_ERRSTAT_BTOERR_SHIFT, SHIFT(4)},
	{"USB_ERRSTAT_DMAERR_MASK", USB_ERRSTAT_DMAERR_MASK, MASK(5,1)},
	{"USB_ERRSTAT_DMAERR_SHIFT", USB_ERRSTAT_DMAERR_SHIFT, SHIFT(5)},
	{"USB_ERRSTAT_BTSERR_MASK", USB_ERRSTAT_BTSERR_MASK, MASK(7,1)},
	{"USB_ERRSTAT_BTSERR_SHIFT", USB_ERRSTAT_BTSERR_SHIFT, SHIFT(7)},
	{"USB_ERREN_PIDERREN_MASK", USB_ERREN_PIDERREN_MASK, MASK(0,1)},
	{"USB_ERREN_PIDERREN_SHIFT", USB_ERREN_PIDERREN_SHIFT, SHIFT(0)},
	{"USB_ERREN_CRC5EOFEN_MASK", USB_ERREN_CRC5EOFEN_MASK, MASK(1,1)},
	{"USB_ERREN_CRC5EOFEN_SHIFT", USB_ERREN_CRC5EOFEN_SHIFT, SHIFT(1)},
	{"USB_ERREN_CRC16EN_MASK", USB_ERREN_CRC16EN_MASK, MASK(2,1)},
	{"USB_ERREN_CRC16EN_SHIFT", USB_ERREN_CRC16EN_SHIFT, SHIFT(2)},
	{"USB_ERREN_DFN8EN_MASK", USB_ERREN_DFN8EN_MASK, MASK(3,1)},
	{"USB_ERREN_DFN8EN_SHIFT", USB_ERREN_DFN8EN_SHIFT, SHIFT(3)},
	{"USB_ERREN_BTOERREN_MASK", USB_ERREN_BTOERREN_MASK, MASK(4,1)},
	{"USB_ERREN_BTOERREN_SHIFT", USB_ERREN_BTOERREN_SHIFT, SHIFT(4)},
	{"USB_ERREN_DMAERREN_MASK", USB_ERREN_DMAERREN_MASK, MASK(5,1)},
	{"USB_ERREN_DMAERREN_SHIFT", USB_ERREN_DMAERREN_SHIFT, SHIFT(5)},
	{"USB_ERREN_BTSERREN_MASK", USB_ERREN_BTSERREN_MASK, MASK(7,1)},
	{"USB_ERREN_BTSERREN_SHIFT", USB_ERREN_BTSERREN_SHIFT, SHIFT(7)},
	{"USB_STAT_ODD_MASK", USB_STAT_ODD_MASK, MASK(2,1)},
	{"USB_STAT_ODD_SHIFT", USB_STAT_ODD_SHIFT, SHIFT(2)},
	{"USB_STAT_TX_MASK", USB_STAT_TX_MASK, MASK(3,1)},
	{"USB_STAT_TX_SHIFT", USB_STAT_TX_SHIFT, SHIFT(3)},
	{"USB_STAT_ENDP_MASK", USB_STAT_ENDP_MASK, MASK(4,4)},
	{"USB_STAT_ENDP_SHIFT", USB_STAT_ENDP_SHIFT, SHIFT(4)},
	{"USB_STAT_ENDP_VALUE", USB_STAT_ENDP(1), SHIFT_VALUE(4)},
	{"USB_CTL_ODDRST_MASK", USB_CTL_ODDRST_MASK, MASK(1,1)},
	{"USB_CTL_ODDRST_SHIFT", USB_CTL_ODDRST_SHIFT, SHIFT(1)},
	{"USB_CTL_TXSUSPENDTOKENBUSY_MASK", USB_CTL_TXSUSPENDTOKENBUSY_MASK, MASK(5,1)},
	{"USB_CTL_TXSUSPENDTOKENBUSY_SHIFT", USB_CTL_TXSUSPENDTOKENBUSY_SHIFT, SHIFT(5)},
	{"USB_CTL_SE0_MASK", USB_CTL_SE0_MASK, MASK(6,1)},
	{"USB_CTL_SE0_SHIFT", USB_CTL_SE0_SHIFT, SHIFT(6)},
	{"USB_CTL_JSTATE_MASK", USB_CTL_JSTATE_MASK, MASK(7,1)},
	{"USB_CTL_JSTATE_SHIFT", USB_CTL_JSTATE_SHIFT, SHIFT(7)},
	{"USB_ADDR_ADDR_MASK", USB_ADDR_ADDR_MASK, MASK(0,7)},
	{"USB_ADDR_ADDR_SHIFT", USB_ADDR_ADDR_SHIFT, SHIFT(0)},
	{"USB_ADDR_ADDR_VALUE", USB_ADDR_ADDR(1), SHIFT_VALUE(0)},
	{"USB_BDTPAGE1_BDTBA_MASK", USB_BDTPAGE1_BDTBA_MASK, MASK(1,7)},
	{"USB_BDTPAGE1_BDTBA_SHIFT", USB_BDTPAGE1_BDTBA_SHIFT, SHIFT(1)},
	{"USB_BDTPAGE1_BDTBA_VALUE", USB_BDTPAGE1_BDTBA(1), SHIFT_VALUE(1)},
	{"USB_FRMNUML_FRM_MASK", USB_FRMNUML_FRM_MASK, MASK(0,8)},
	{"USB_FRMNUML_FRM_SHIFT", USB_FRMNUML_FRM_SHIFT, SHIFT(0)},
	{"USB_FRMNUML_FRM_VALUE", USB_FRMNUML_FRM(1), SHIFT_VALUE(0)},
	{"USB_FRMNUMH_FRM_MASK", USB_FRMNUMH_FRM_MASK, MASK(0,3)},
	{"USB_FRMNUMH_FRM_SHIFT", USB_FRMNUMH_FRM_SHIFT, SHIFT(0)},
	{"USB_FRMNUMH_FRM_VALUE", USB_FRMNUMH_FRM(1), SHIFT_VALUE(0)},
	{"USB_BDTPAGE2_BDTBA_MASK", USB_BDTPAGE2_BDTBA_MASK, MASK(0,8)},
	{"USB_BDTPAGE2_BDTBA_SHIFT", USB_BDTPAGE2_BDTBA_SHIFT, SHIFT(0)},
	{"USB_BDTPAGE2_BDTBA_VALUE", USB_BDTPAGE2_BDTBA(1), SHIFT_VALUE(0)},
	{"USB_BDTPAGE3_BDTBA_MASK", USB_BDTPAGE3_BDTBA_MASK, MASK(0,8)},
	{"USB_BDTPAGE3_BDTBA_SHIFT", USB_BDTPAGE3_BDTBA_SHIFT, SHIFT(0)},
	{"USB_BDTPAGE3_BDTBA_VALUE", USB_BDTPAGE3_BDTBA(1), SHIFT_VALUE(0)},
	{"USB_ENDPT_EPHSHK_MASK", USB_ENDPT_EPHSHK_MASK, MASK(0,1)},
	{"USB_ENDPT_EPHSHK_SHIFT", USB_ENDPT_EPHSHK_SHIFT, SHIFT(0)},
	{"USB_ENDPT_EPSTALL_MASK", USB_ENDPT_EPSTALL_MASK, MASK(1,1)},
	{"USB_ENDPT_EPSTALL_SHIFT", USB_ENDPT_EPSTALL_SHIFT, SHIFT(1)},
	{"USB_ENDPT_EPTXEN_MASK", USB_ENDPT_EPTXEN_MASK, MASK(2,1)},
	{"USB_ENDPT_EPTXEN_SHIFT", USB_ENDPT_EPTXEN_SHIFT, SHIFT(2)},
	{"USB_ENDPT_EPRXEN_MASK", USB_ENDPT_EPRXEN_MASK, MASK(3,1)},
	{"USB_ENDPT_EPRXEN_SHIFT", USB_ENDPT_EPRXEN_SHIFT, SHIFT(3)},
	{"USB_ENDPT_EPCTLDIS_MASK", USB_ENDPT_EPCTLDIS_MASK, MASK(4,1)},
	{"USB_ENDPT_EPCTLDIS_SHIFT", USB_ENDPT_EPCTLDIS_SHIFT, SHIFT(4)},
	{"USB_USBCTRL_PDE_MASK", USB_USBCTRL_PDE_MASK, MASK(6,1)},
	{"USB_USBCTRL_PDE_SHIFT", USB_USBCTRL_PDE_SHIFT, SHIFT(6)},
	{"USB_USBCTRL_SUSP_MASK", USB_USBCTRL_SUSP_MASK, MASK(7,1)},
	{"USB_USBCTRL_SUSP_SHIFT", USB_USBCTRL_SUSP_SHIFT, SHIFT(7)},
	{"USB_OBSERVE_DMPD_MASK", USB_OBSERVE_DMPD_MASK, MASK(4,1)},
	{"USB_OBSERVE_DMPD_SHIFT", USB_OBSERVE_DMPD_SHIFT, SHIFT(4)},
	{"USB_OBSERVE_DPPD_MASK", USB_OBSERVE_DPPD_MASK, MASK(6,1)},
	{"USB_OBSERVE_DPPD_SHIFT", USB_OBSERVE_DPPD_SHIFT, SHIFT(6)},
	{"USB_OBSERVE_DPPU_MASK", USB_OBSERVE_DPPU_MASK, MASK(7,1)},
	{"USB_OBSERVE_DPPU_SHIFT", USB_OBSERVE_DPPU_SHIFT, SHIFT(7)},
	{"USB_CONTROL_DPPULLUPNONOTG_MASK", USB_CONTROL_DPPULLUPNONOTG_MASK, MASK(4,1)},
	{"USB_CONTROL_DPPULLUPNONOTG_SHIFT", USB_CONTROL_DPPULLUPNONOTG_SHIFT, SHIFT(4)},
	{"USB_USBTRC0_USB_RESUME_INT_MASK", USB_USBTRC0_USB_RESUME_INT_MASK, MASK(0,1)},
	{"USB_USBTRC0_USB_RESUME_INT_SHIFT", USB_USBTRC0_USB_RESUME_INT_SHIFT, SHIFT(0)},
	{"USB_USBTRC0_SYNC_DET_MASK", USB_USBTRC0_SYNC_DET_MASK, MASK(1,1)},
	{"USB_USBTRC0_SYNC_DET_SHIFT", USB_USBTRC0_SYNC_DET_SHIFT, SHIFT(1)},
	{"USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK", USB_USBTRC0_USB_CLK_RECOVERY_INT_MASK, MASK(2,1)},
	{"USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT", USB_USBTRC0_USB_CLK_RECOVERY_INT_SHIFT, SHIFT(2)},
	{"USB_USBTRC0_USBRESMEN_MASK", USB_USBTRC0_USBRESMEN_MASK, MASK(5,1)},
	{"USB_USBTRC0_USBRESMEN_SHIFT", USB_USBTRC0_USBRESMEN_SHIFT, SHIFT(5)},
	{"USB_USBTRC0_USBRESET_MASK", USB_USBTRC0_USBRESET_MASK, MASK(7,1)},
	{"USB_USBTRC0_USBRESET_SHIFT", USB_USBTRC0_USBRESET_SHIFT, SHIFT(7)},
	{"USB_USBFRMADJUST_ADJ_MASK", USB_USBFRMADJUST_ADJ_MASK, MASK(0,8)},
	{"USB_USBFRMADJUST_ADJ_SHIFT", USB_USBFRMADJUST_ADJ_SHIFT, SHIFT(0)},
	{"USB_USBFRMADJUST_ADJ_VALUE", USB_USBFRMADJUST_ADJ(1), SHIFT_VALUE(0)},
	{"USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK", USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_MASK, MASK(5,1)},
	{"USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT", USB_CLK_RECOVER_CTRL_RESTART_IFRTRIM_EN_SHIFT, SHIFT(5)},
	{"USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK", USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_MASK, MASK(6,1)},
	{"USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT", USB_CLK_RECOVER_CTRL_RESET_RESUME_ROUGH_EN_SHIFT, SHIFT(6)},
	{"USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK", USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_MASK, MASK(7,1)},
	{"USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT", USB_CLK_RECOVER_CTRL_CLOCK_RECOVER_EN_SHIFT, SHIFT(7)},
	{"USB_CLK_RECOVER_IRC_EN_REG_EN_MASK", USB_CLK_RECOVER_IRC_EN_REG_EN_MASK, MASK(0,1)},
	{"USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT", USB_CLK_RECOVER_IRC_EN_REG_EN_SHIFT, SHIFT(0)},
	{"USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK", USB_CLK_RECOVER_IRC_EN_IRC_EN_MASK, MASK(1,1)},
	{"USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT", USB_CLK_RECOVER_IRC_EN_IRC_EN_SHIFT, SHIFT(1)},
	{"USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK", USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_MASK, MASK(4,1)},
	{"USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT", USB_CLK_RECOVER_INT_STATUS_OVF_ERROR_SHIFT, SHIFT(4)},
	{"USB_OTGISTAT_AVBUSCHG_MASK", USB_OTGISTAT_AVBUSCHG_MASK, MASK(0,1)},
	{"USB_OTGISTAT_AVBUSCHG_SHIFT", USB_OTGISTAT_AVBUSCHG_SHIFT, SHIFT(0)},
	{"USB_OTGISTAT_B_SESS_CHG_MASK", USB_OTGISTAT_B_SESS_CHG_MASK, MASK(2,1)},
	{"USB_OTGISTAT_B_SESS_CHG_SHIFT", USB_OTGISTAT_B_SESS_CHG_SHIFT, SHIFT(2)},
	{"USB_OTGISTAT_SESSVLDCHG_MASK", USB_OTGISTAT_SESSVLDCHG_MASK, MASK(3,1)},
	{"USB_OTGISTAT_SESSVLDCHG_SHIFT", USB_OTGISTAT_SESSVLDCHG_SHIFT, SHIFT(3)},
	{"USB_OTGISTAT_LINE_STATE_CHG_MASK", USB_OTGISTAT_LINE_STATE_CHG_MASK, MASK(5,1)},
	{"USB_OTGISTAT_LINE_STATE_CHG_SHIFT", USB_OTGISTAT_LINE_STATE_CHG_SHIFT, SHIFT(5)},
	{"USB_OTGISTAT_ONEMSEC_MASK", USB_OTGISTAT_ONEMSEC_MASK, MASK(6,1)},
	{"USB_OTGISTAT_ONEMSEC_SHIFT", USB_OTGISTAT_ONEMSEC_SHIFT, SHIFT(6)},
	{"USB_OTGISTAT_IDCHG_MASK", USB_OTGISTAT_IDCHG_MASK, MASK(7,1)},
	{"USB_OTGISTAT_IDCHG_SHIFT", USB_OTGISTAT_IDCHG_SHIFT, SHIFT(7)},
	{"USB_OTGICR_AVBUSEN_MASK", USB_OTGICR_AVBUSEN_MASK, MASK(0,1)},
	{"USB_OTGICR_AVBUSEN_SHIFT", USB_OTGICR_AVBUSEN_SHIFT, SHIFT(0)},
	{"USB_OTGICR_BSESSEN_MASK", USB_OTGICR_BSESSEN_MASK, MASK(2,1)},
	{"USB_OTGICR_BSESSEN_SHIFT", USB_OTGICR_BSESSEN_SHIFT, SHIFT(2)},
	{"USB_OTGICR_SESSVLDEN_MASK", USB_OTGICR_SESSVLDEN_MASK, MASK(3,1)},
	{"USB_OTGICR_SESSVLDEN_SHIFT", USB_OTGICR_SESSVLDEN_SHIFT, SHIFT(3)},
	{"USB_OTGICR_LINESTATEEN_MASK", USB_OTGICR_LINESTATEEN_MASK, MASK(5,1)},
	{"USB_OTGICR_LINESTATEEN_SHIFT", USB_OTGICR_LINESTATEEN_SHIFT, SHIFT(5)},
	{"USB_OTGICR_ONEMSECEN_MASK", USB_OTGICR_ONEMSECEN_MASK, MASK(6,1)},
	{"USB_OTGICR_ONEMSECEN_SHIFT", USB_OTGICR_ONEMSECEN_SHIFT, SHIFT(6)},
	{"USB_OTGICR_IDEN_MASK", USB_OTGICR_IDEN_MASK, MASK(7,1)},
	{"USB_OTGICR_IDEN_SHIFT", USB_OTGICR_IDEN_SHIFT, SHIFT(7)},
	{"USB_OTGSTAT_AVBUSVLD_MASK", USB_OTGSTAT_AVBUSVLD_MASK, MASK(0,1)},
	{"USB_OTGSTAT_AVBUSVLD_SHIFT", USB_OTGSTAT_AVBUSVLD_SHIFT, SHIFT(0)},
	{"USB_OTGSTAT_BSESSEND_MASK", USB_OTGSTAT_BSESSEND_MASK, MASK(2,1)},
	{"USB_OTGSTAT_BSESSEND_SHIFT", USB_OTGSTAT_BSESSEND_SHIFT, SHIFT(2)},
	{"USB_OTGSTAT_SESS_VLD_MASK", USB_OTGSTAT_SESS_VLD_MASK, MASK(3,1)},
	{"USB_OTGSTAT_SESS_VLD_SHIFT", USB_OTGSTAT_SESS_VLD_SHIFT, SHIFT(3)},
	{"USB_OTGSTAT_LINESTATESTABLE_MASK", USB_OTGSTAT_LINESTATESTABLE_MASK, MASK(5,1)},
	{"USB_OTGSTAT_LINESTATESTABLE_SHIFT", USB_OTGSTAT_LINESTATESTABLE_SHIFT, SHIFT(5)},
	{"USB_OTGSTAT_ONEMSECEN_MASK", USB_OTGSTAT_ONEMSECEN_MASK, MASK(6,1)},
	{"USB_OTGSTAT_ONEMSECEN_SHIFT", USB_OTGSTAT_ONEMSECEN_SHIFT, SHIFT(6)},
	{"USB_OTGSTAT_ID_MASK", USB_OTGSTAT_ID_MASK, MASK(7,1)},
	{"USB_OTGSTAT_ID_SHIFT", USB_OTGSTAT_ID_SHIFT, SHIFT(7)},
	{"USB_OTGCTL_OTGEN_MASK", USB_OTGCTL_OTGEN_MASK, MASK(2,1)},
	{"USB_OTGCTL_OTGEN_SHIFT", USB_OTGCTL_OTGEN_SHIFT, SHIFT(2)},
	{"USB_OTGCTL_DMLOW_MASK", USB_OTGCTL_DMLOW_MASK, MASK(4,1)},
	{"USB_OTGCTL_DMLOW_SHIFT", USB_OTGCTL_DMLOW_SHIFT, SHIFT(4)},
	{"USB_OTGCTL_DPLOW_MASK", USB_OTGCTL_DPLOW_MASK, MASK(5,1)},
	{"USB_OTGCTL_DPLOW_SHIFT", USB_OTGCTL_DPLOW_SHIFT, SHIFT(5)},
	{"USB_ISTAT_ATTACH_MASK", USB_ISTAT_ATTACH_MASK, MASK(6,1)},
	{"USB_ISTAT_ATTACH_SHIFT", USB_ISTAT_ATTACH_SHIFT, SHIFT(6)},
	{"USB_INTEN_ATTACHEN_MASK", USB_INTEN_ATTACHEN_MASK, MASK(6,1)},
	{"USB_INTEN_ATTACHEN_SHIFT", USB_INTEN_ATTACHEN_SHIFT, SHIFT(6)},
	{"USB_ERRSTAT_CRC5EOF_MASK", USB_ERRSTAT_CRC5EOF_MASK, MASK(1,1)},
	{"USB_ERRSTAT_CRC5EOF_SHIFT", USB_ERRSTAT_CRC5EOF_SHIFT, SHIFT(1)},
	{"USB_CTL_USBENSOFEN_MASK", USB_CTL_USBENSOFEN_MASK, MASK(0,1)},
	{"USB_CTL_USBENSOFEN_SHIFT", USB_CTL_USBENSOFEN_SHIFT, SHIFT(0)},
	{"USB_CTL_RESUME_MASK", USB_CTL_RESUME_MASK, MASK(2,1)},
	{"USB_CTL_RESUME_SHIFT", USB_CTL_RESUME_SHIFT, SHIFT(2)},
	{"USB_CTL_HOSTMODEEN_MASK", USB_CTL_HOSTMODEEN_MASK, MASK(3,1)},
	{"USB_CTL_HOSTMODEEN_SHIFT", USB_CTL_HOSTMODEEN_SHIFT, SHIFT(3)},
	{"USB_CTL_RESET_MASK", USB_CTL_RESET_MASK, MASK(4,1)},
	{"USB_CTL_RESET_SHIFT", USB_CTL_RESET_SHIFT, SHIFT(4)},
	{"USB_ADDR_LSEN_MASK", USB_ADDR_LSEN_MASK, MASK(7,1)},
	{"USB_ADDR_LSEN_SHIFT", USB_ADDR_LSEN_SHIFT, SHIFT(7)},
	{"USB_TOKEN_TOKENENDPT_MASK", USB_TOKEN_TOKENENDPT_MASK, MASK(0,4)},
	{"USB_TOKEN_TOKENENDPT_SHIFT", USB_TOKEN_TOKENENDPT_SHIFT, SHIFT(0)},
	{"USB_TOKEN_TOKENENDPT_VALUE", USB_TOKEN_TOKENENDPT(1), SHIFT_VALUE(0)},
	{"USB_TOKEN_TOKENPID_MASK", USB_TOKEN_TOKENPID_MASK, MASK(4,4)},
	{"USB_TOKEN_TOKENPID_SHIFT", USB_TOKEN_TOKENPID_SHIFT, SHIFT(4)},
	{"USB_TOKEN_TOKENPID_VALUE", USB_TOKEN_TOKENPID(1), SHIFT_VALUE(4)},
	{"USB_SOFTHLD_CNT_MASK", USB_SOFTHLD_CNT_MASK, MASK(0,8)},
	{"USB_SOFTHLD_CNT_SHIFT", USB_SOFTHLD_CNT_SHIFT, SHIFT(0)},
	{"USB_SOFTHLD_CNT_VALUE", USB_SOFTHLD_CNT(1), SHIFT_VALUE(0)},
	{"USB_ENDPT_RETRYDIS_MASK", USB_ENDPT_RETRYDIS_MASK, MASK(6,1)},
	{"USB_ENDPT_RETRYDIS_SHIFT", USB_ENDPT_RETRYDIS_SHIFT, SHIFT(6)},
	{"USB_ENDPT_HOSTWOHUB_MASK", USB_ENDPT_HOSTWOHUB_MASK, MASK(7,1)},
	{"USB_ENDPT_HOSTWOHUB_SHIFT", USB_ENDPT_HOSTWOHUB_SHIFT, SHIFT(7)},
	{"USB_ADDINFO_IRQNUM_MASK", USB_ADDINFO_IRQNUM_MASK, MASK(3,5)},
	{"USB_ADDINFO_IRQNUM_SHIFT", USB_ADDINFO_IRQNUM_SHIFT, SHIFT(3)},
	{"USB_ADDINFO_IRQNUM_VALUE", USB_ADDINFO_IRQNUM(1), SHIFT_VALUE(3)},
	{"VREF_TRM_TRIM_MASK", VREF_TRM_TRIM_MASK, MASK(0,6)},
	{"VREF_TRM_TRIM_SHIFT", VREF_TRM_TRIM_SHIFT, SHIFT(0)},
	{"VREF_TRM_TRIM_VALUE", VREF_TRM_TRIM(1), SHIFT_VALUE(0)},
	{"VREF_TRM_CHOPEN_MASK", VREF_TRM_CHOPEN_MASK, MASK(6,1)},
	{"VREF_TRM_CHOPEN_SHIFT", VREF_TRM_CHOPEN_SHIFT, SHIFT(6)},
	{"VREF_SC_MODE_LV_MASK", VREF_SC_MODE_LV_MASK, MASK(0,2)},
	{"VREF_SC_MODE_LV_SHIFT", VREF_SC_MODE_LV_SHIFT, SHIFT(0)},
	{"VREF_SC_MODE_LV_VALUE", VREF_SC_MODE_LV(1), SHIFT_VALUE(0)},
	{"VREF_SC_VREFST_MASK", VREF_SC_VREFST_MASK, MASK(2,1)},
	{"VREF_SC_VREFST_SHIFT", VREF_SC_VREFST_SHIFT, SHIFT(2)},
	{"VREF_SC_ICOMPEN_MASK", VREF_SC_ICOMPEN_MASK, MASK(5,1)},
	{"VREF_SC_ICOMPEN_SHIFT", VREF_SC_ICOMPEN_SHIFT, SHIFT(5)},
	{"VREF_SC_REGEN_MASK", VREF_SC_REGEN_MASK, MASK(6,1)},
	{"VREF_SC_REGEN_SHIFT", VREF_SC_REGEN_SHIFT, SHIFT(6)},
	{"VREF_SC_VREFEN_MASK", VREF_SC_VREFEN_MASK, MASK(7,1)},
	{"VREF_SC_VREFEN_SHIFT", VREF_SC_VREFEN_SHIFT, SHIFT(7)},
	{"PMC_LVDSC1_LVDV_MASK", PMC_LVDSC1_LVDV_MASK, MASK(0,2)},
	{"PMC_LVDSC1_LVDV_SHIFT", PMC_LVDSC1_LVDV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC1_LVDV_VALUE", PMC_LVDSC1_LVDV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC1_LVDRE_MASK", PMC_LVDSC1_LVDRE_MASK, MASK(4,1)},
	{"PMC_LVDSC1_LVDRE_SHIFT", PMC_LVDSC1_LVDRE_SHIFT, SHIFT(4)},
	{"PMC_LVDSC1_LVDIE_MASK", PMC_LVDSC1_LVDIE_MASK, MASK(5,1)},
	{"PMC_LVDSC1_LVDIE_SHIFT", PMC_LVDSC1_LVDIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC1_LVDACK_MASK", PMC_LVDSC1_LVDACK_MASK, MASK(6,1)},
	{"PMC_LVDSC1_LVDACK_SHIFT", PMC_LVDSC1_LVDACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC1_LVDF_MASK", PMC_LVDSC1_LVDF_MASK, MASK(7,1)},
	{"PMC_LVDSC1_LVDF_SHIFT", PMC_LVDSC1_LVDF_SHIFT, SHIFT(7)},
	{"PMC_LVDSC2_LVWV_MASK", PMC_LVDSC2_LVWV_MASK, MASK(0,2)},
	{"PMC_LVDSC2_LVWV_SHIFT", PMC_LVDSC2_LVWV_SHIFT, SHIFT(0)},
	{"PMC_LVDSC2_LVWV_VALUE", PMC_LVDSC2_LVWV(1), SHIFT_VALUE(0)},
	{"PMC_LVDSC2_LVWIE_MASK", PMC_LVDSC2_LVWIE_MASK, MASK(5,1)},
	{"PMC_LVDSC2_LVWIE_SHIFT", PMC_LVDSC2_LVWIE_SHIFT, SHIFT(5)},
	{"PMC_LVDSC2_LVWACK_MASK", PMC_LVDSC2_LVWACK_MASK, MASK(6,1)},
	{"PMC_LVDSC2_LVWACK_SHIFT", PMC_LVDSC2_LVWACK_SHIFT, SHIFT(6)},
	{"PMC_LVDSC2_LVWF_MASK", PMC_LVDSC2_LVWF_MASK, MASK(7,1)},
	{"PMC_LVDSC2_LVWF_SHIFT", PMC_LVDSC2_LVWF_SHIFT, SHIFT(7)},
	{"PMC_REGSC_BGBE_MASK", PMC_REGSC_BGBE_MASK, MASK(0,1)},
	{"PMC_REGSC_BGBE_SHIFT", PMC_REGSC_BGBE_SHIFT, SHIFT(0)},
	{"PMC_REGSC_REGONS_MASK", PMC_REGSC_REGONS_MASK, MASK(2,1)},
	{"PMC_REGSC_REGONS_SHIFT", PMC_REGSC_REGONS_SHIFT, SHIFT(2)},
	{"PMC_REGSC_ACKISO_MASK", PMC_REGSC_ACKISO_MASK, MASK(3,1)},
	{"PMC_REGSC_ACKISO_SHIFT", PMC_REGSC_ACKISO_SHIFT, SHIFT(3)},
	{"PMC_REGSC_BGEN_MASK", PMC_REGSC_BGEN_MASK, MASK(4,1)},
	{"PMC_REGSC_BGEN_SHIFT", PMC_REGSC_BGEN_SHIFT, SHIFT(4)},
	{"SMC_PMPROT_AVLLS_MASK", SMC_PMPROT_AVLLS_MASK, MASK(1,1)},
	{"SMC_PMPROT_AVLLS_SHIFT", SMC_PMPROT_AVLLS_SHIFT, SHIFT(1)},
	{"SMC_PMPROT_ALLS_MASK", SMC_PMPROT_ALLS_MASK, MASK(3,1)},
	{"SMC_PMPROT_ALLS_SHIFT", SMC_PMPROT_ALLS_SHIFT, SHIFT(3)},
	{"SMC_PMPROT_AVLP_MASK", SMC_PMPROT_AVLP_MASK, MASK(5,1)},
	{"SMC_PMPROT_AVLP_SHIFT", SMC_PMPROT_AVLP_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_STOPM_MASK", SMC_PMCTRL_STOPM_MASK, MASK(0,3)},
	{"SMC_PMCTRL_STOPM_SHIFT", SMC_PMCTRL_STOPM_SHIFT, SHIFT(0)},
	{"SMC_PMCTRL_STOPM_VALUE", SMC_PMCTRL_STOPM(1), SHIFT_VALUE(0)},
	{"SMC_PMCTRL_STOPA_MASK", SMC_PMCTRL_STOPA_MASK, MASK(3,1)},
	{"SMC_PMCTRL_STOPA_SHIFT", SMC_PMCTRL_STOPA_SHIFT, SHIFT(3)},
	{"SMC_PMCTRL_RUNM_MASK", SMC_PMCTRL_RUNM_MASK, MASK(5,2)},
	{"SMC_PMCTRL_RUNM_SHIFT", SMC_PMCTRL_RUNM_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_RUNM_VALUE", SMC_PMCTRL_RUNM(1), SHIFT_VALUE(5)},
	{"SMC_VLLSCTRL_VLLSM_MASK", SMC_VLLSCTRL_VLLSM_MASK, MASK(0,3)},
	{"SMC_VLLSCTRL_VLLSM_SHIFT", SMC_VLLSCTRL_VLLSM_SHIFT, SHIFT(0)},
	{"SMC_VLLSCTRL_VLLSM_VALUE", SMC_VLLSCTRL_VLLSM(1), SHIFT_VALUE(0)},
	{"SMC_VLLSCTRL_PORPO_MASK", SMC_VLLSCTRL_PORPO_MASK, MASK(5,1)},
	{"SMC_VLLSCTRL_PORPO_SHIFT", SMC_VLLSCTRL_PORPO_SHIFT, SHIFT(5)},
	{"SMC_PMCTRL_LPWUI_MASK", SMC_PMCTRL_LPWUI_MASK, MASK(7,1)},
	{"SMC_PMCTRL_LPWUI_SHIFT", SMC_PMCTRL_LPWUI_SHIFT, SHIFT(7)},
	{"SMC_PMSTAT_PMSTAT_MASK", SMC_PMSTAT_PMSTAT_MASK, MASK(0,7)},
	{"SMC_PMSTAT_PMSTAT_SHIFT", SMC_PMSTAT_PMSTAT_SHIFT, SHIFT(0)},
	{"SMC_PMSTAT_PMSTAT_VALUE", SMC_PMSTAT_PMSTAT(1), SHIFT_VALUE(0)},
	{"RNG_CR_GO_MASK", RNG_CR_GO_MASK, MASK(0,1)},
	{"RNG_CR_GO_SHIFT", RNG_CR_GO_SHIFT, SHIFT(0)},
	{"RNG_CR_HA_MASK", RNG_CR_HA_MASK, MASK(1,1)},
	{"RNG_CR_HA_SHIFT", RNG_CR_HA_SHIFT, SHIFT(1)},
	{"RNG_CR_INTM_MASK", RNG_CR_INTM_MASK, MASK(2,1)},
	{"RNG_CR_INTM_SHIFT", RNG_CR_INTM_SHIFT, SHIFT(2)},
	{"RNG_CR_CLRI_MASK", RNG_CR_CLRI_MASK, MASK(3,1)},
	{"RNG_CR_CLRI_SHIFT", RNG_CR_CLRI_SHIFT, SHIFT(3)},
	{"RNG_CR_SLP_MASK", RNG_CR_SLP_MASK, MASK(4,1)},
	{"RNG_CR_SLP_SHIFT", RNG_CR_SLP_SHIFT, SHIFT(4)},
	{"RNG_SR_SECV_MASK", RNG_SR_SECV_MASK, MASK(0,1)},
	{"RNG_SR_SECV_SHIFT", RNG_SR_SECV_SHIFT, SHIFT(0)},
	{"RNG_SR_LRS_MASK", RNG_SR_LRS_MASK, MASK(1,1)},
	{"RNG_SR_LRS_SHIFT", RNG_SR_LRS_SHIFT, SHIFT(1)},
	{"RNG_SR_ORU_MASK", RNG_SR_ORU_MASK, MASK(2,1)},
	{"RNG_SR_ORU_SHIFT", RNG_SR_ORU_SHIFT, SHIFT(2)},
	{"RNG_SR_ERRI_MASK", RNG_SR_ERRI_MASK, MASK(3,1)},
	{"RNG_SR_ERRI_SHIFT", RNG_SR_ERRI_SHIFT, SHIFT(3)},
	{"RNG_SR_SLP_MASK", RNG_SR_SLP_MASK, MASK(4,1)},
	{"RNG_SR_SLP_SHIFT", RNG_SR_SLP_SHIFT, SHIFT(4)},
	{"RNG_SR_OREG_LVL_MASK", RNG_SR_OREG_LVL_MASK, MASK(8,8)},
	{"RNG_SR_OREG_LVL_SHIFT", RNG_SR_OREG_LVL_SHIFT, SHIFT(8)},
	{"RNG_SR_OREG_LVL_VALUE", RNG_SR_OREG_LVL(1), SHIFT_VALUE(8)},
	{"RNG_SR_OREG_SIZE_MASK", RNG_SR_OREG_SIZE_MASK, MASK(16,8)},
	{"RNG_SR_OREG_SIZE_SHIFT", RNG_SR_OREG_SIZE_SHIFT, SHIFT(16)},
	{"RNG_SR_OREG_SIZE_VALUE", RNG_SR_OREG_SIZE(1), SHIFT_VALUE(16)},
	{"RNG_ER_EXT_ENT_MASK", RNG_ER_EXT_ENT_MASK, MASK(0,32)},
	{"RNG_ER_EXT_ENT_SHIFT", RNG_ER_EXT_ENT_SHIFT, SHIFT(0)},
	{"RNG_ER_EXT_ENT_VALUE", RNG_ER_EXT_ENT(1), SHIFT_VALUE(0)},
	{"RNG_OR_RANDOUT_MASK", RNG_OR_RANDOUT_MASK, MASK(0,32)},
	{"RNG_OR_RANDOUT_SHIFT", RNG_OR_RANDOUT_SHIFT, SHIFT(0)},
	{"RNG_OR_RANDOUT_VALUE", RNG_OR_RANDOUT(1), SHIFT_VALUE(0)},
	{"EWM_CTRL_EWMEN_MASK", EWM_CTRL_EWMEN_MASK, MASK(0,1)},
	{"EWM_CTRL_EWMEN_SHIFT", EWM_CTRL_EWMEN_SHIFT, SHIFT(0)},
	{"EWM_CTRL_ASSIN_MASK", EWM_CTRL_ASSIN_MASK, MASK(1,1)},
	{"EWM_CTRL_ASSIN_SHIFT", EWM_CTRL_ASSIN_SHIFT, SHIFT(1)},
	{"EWM_CTRL_INEN_MASK", EWM_CTRL_INEN_MASK, MASK(2,1)},
	{"EWM_CTRL_INEN_SHIFT", EWM_CTRL_INEN_SHIFT, SHIFT(2)},
	{"EWM_CTRL_INTEN_MASK", EWM_CTRL_INTEN_MASK, MASK(3,1)},
	{"EWM_CTRL_INTEN_SHIFT", EWM_CTRL_INTEN_SHIFT, SHIFT(3)},
	{"EWM_SERV_SERVICE_MASK", EWM_SERV_SERVICE_MASK, MASK(0,8)},
	{"EWM_SERV_SERVICE_SHIFT", EWM_SERV_SERVICE_SHIFT, SHIFT(0)},
	{"EWM_SERV_SERVICE_VALUE", EWM_SERV_SERVICE(1), SHIFT_VALUE(0)},
	{"EWM_CMPL_COMPAREL_MASK", EWM_CMPL_COMPAREL_MASK, MASK(0,8)},
	{"EWM_CMPL_COMPAREL_SHIFT", EWM_CMPL_COMPAREL_SHIFT, SHIFT(0)},
	{"EWM_CMPL_COMPAREL_VALUE", EWM_CMPL_COMPAREL(1), SHIFT_VALUE(0)},
	{"EWM_CMPH_COMPAREH_MASK", EWM_CMPH_COMPAREH_MASK, MASK(0,8)},
	{"EWM_CMPH_COMPAREH_SHIFT", EWM_CMPH_COMPAREH_SHIFT, SHIFT(0)},
	{"EWM_CMPH_COMPAREH_VALUE", EWM_CMPH_COMPAREH(1), SHIFT_VALUE(0)},
	{"DMA_CR_EDBG_MASK", DMA_CR_EDBG_MASK, MASK(1,1)},
	{"DMA_CR_EDBG_SHIFT", DMA_CR_EDBG_SHIFT, SHIFT(1)},
	{"DMA_CR_ERCA_MASK", DMA_CR_ERCA_MASK, MASK(2,1)},
	{"DMA_CR_ERCA_SHIFT", DMA_CR_ERCA_SHIFT, SHIFT(2)},
	{"DMA_CR_HOE_MASK", DMA_CR_HOE_MASK, MASK(4,1)},
	{"DMA_CR_HOE_SHIFT", DMA_CR_HOE_SHIFT, SHIFT(4)},
	{"DMA_CR_HALT_MASK", DMA_CR_HALT_MASK, MASK(5,1)},
	{"DMA_CR_HALT_SHIFT", DMA_CR_HALT_SHIFT, SHIFT(5)},
	{"DMA_CR_CLM_MASK", DMA_CR_CLM_MASK, MASK(6,1)},
	{"DMA_CR_CLM_SHIFT", DMA_CR_CLM_SHIFT, SHIFT(6)},
	{"DMA_CR_EMLM_MASK", DMA_CR_EMLM_MASK, MASK(7,1)},
	{"DMA_CR_EMLM_SHIFT", DMA_CR_EMLM_SHIFT, SHIFT(7)},
	{"DMA_CR_ECX_MASK", DMA_CR_ECX_MASK, MASK(16,1)},
	{"DMA_CR_ECX_SHIFT", DMA_CR_ECX_SHIFT, SHIFT(16)},
	{"DMA_CR_CX_MASK", DMA_CR_CX_MASK, MASK(17,1)},
	{"DMA_CR_CX_SHIFT", DMA_CR_CX_SHIFT, SHIFT(17)},
	{"DMA_ES_DBE_MASK", DMA_ES_DBE_MASK, MASK(0,1)},
	{"DMA_ES_DBE_SHIFT", DMA_ES_DBE_SHIFT, SHIFT(0)},
	{"DMA_ES_SBE_MASK", DMA_ES_SBE_MASK, MASK(1,1)},
	{"DMA_ES_SBE_SHIFT", DMA_ES_SBE_SHIFT, SHIFT(1)},
	{"DMA_ES_SGE_MASK", DMA_ES_SGE_MASK, MASK(2,1)},
	{"DMA_ES_SGE_SHIFT", DMA_ES_SGE_SHIFT, SHIFT(2)},
	{"DMA_ES_NCE_MASK", DMA_ES_NCE_MASK, MASK(3,1)},
	{"DMA_ES_NCE_SHIFT", DMA_ES_NCE_SHIFT, SHIFT(3)},
	{"DMA_ES_DOE_MASK", DMA_ES_DOE_MASK, MASK(4,1)},
	{"DMA_ES_DOE_SHIFT", DMA_ES_DOE_SHIFT, SHIFT(4)},
	{"DMA_ES_DAE_MASK", DMA_ES_DAE_MASK, MASK(5,1)},
	{"DMA_ES_DAE_SHIFT", DMA_ES_DAE_SHIFT, SHIFT(5)},
	{"DMA_ES_SOE_MASK", DMA_ES_SOE_MASK, MASK(6,1)},
	{"DMA_ES_SOE_SHIFT", DMA_ES_SOE_SHIFT, SHIFT(6)},
	{"DMA_ES_SAE_MASK", DMA_ES_SAE_MASK, MASK(7,1)},
	{"DMA_ES_SAE_SHIFT", DMA_ES_SAE_SHIFT, SHIFT(7)},
	{"DMA_ES_ERRCHN_MASK", DMA_ES_ERRCHN_MASK, MASK(8,4)},
	{"DMA_ES_ERRCHN_SHIFT", DMA_ES_ERRCHN_SHIFT, SHIFT(8)},
	{"DMA_ES_ERRCHN_VALUE", DMA_ES_ERRCHN(1), SHIFT_VALUE(8)},
	{"DMA_ES_CPE_MASK", DMA_ES_CPE_MASK, MASK(14,1)},
	{"DMA_ES_CPE_SHIFT", DMA_ES_CPE_SHIFT, SHIFT(14)},
	{"DMA_ES_ECX_MASK", DMA_ES_ECX_MASK, MASK(16,1)},
	{"DMA_ES_ECX_SHIFT", DMA_ES_ECX_SHIFT, SHIFT(16)},
	{"DMA_ES_VLD_MASK", DMA_ES_VLD_MASK, MASK(31,1)},
	{"DMA_ES_VLD_SHIFT", DMA_ES_VLD_SHIFT, SHIFT(31)},
	{"DMA_ERQ_ERQ0_MASK", DMA_ERQ_ERQ0_MASK, MASK(0,1)},
	{"DMA_ERQ_ERQ0_SHIFT", DMA_ERQ_ERQ0_SHIFT, SHIFT(0)},
	{"DMA_ERQ_ERQ1_MASK", DMA_ERQ_ERQ1_MASK, MASK(1,1)},
	{"DMA_ERQ_ERQ1_SHIFT", DMA_ERQ_ERQ1_SHIFT, SHIFT(1)},
	{"DMA_ERQ_ERQ2_MASK", DMA_ERQ_ERQ2_MASK, MASK(2,1)},
	{"DMA_ERQ_ERQ2_SHIFT", DMA_ERQ_ERQ2_SHIFT, SHIFT(2)},
	{"DMA_ERQ_ERQ3_MASK", DMA_ERQ_ERQ3_MASK, MASK(3,1)},
	{"DMA_ERQ_ERQ3_SHIFT", DMA_ERQ_ERQ3_SHIFT, SHIFT(3)},
	{"DMA_ERQ_ERQ4_MASK", DMA_ERQ_ERQ4_MASK, MASK(4,1)},
	{"DMA_ERQ_ERQ4_SHIFT", DMA_ERQ_ERQ4_SHIFT, SHIFT(4)},
	{"DMA_ERQ_ERQ5_MASK", DMA_ERQ_ERQ5_MASK, MASK(5,1)},
	{"DMA_ERQ_ERQ5_SHIFT", DMA_ERQ_ERQ5_SHIFT, SHIFT(5)},
	{"DMA_ERQ_ERQ6_MASK", DMA_ERQ_ERQ6_MASK, MASK(6,1)},
	{"DMA_ERQ_ERQ6_SHIFT", DMA_ERQ_ERQ6_SHIFT, SHIFT(6)},
	{"DMA_ERQ_ERQ7_MASK", DMA_ERQ_ERQ7_MASK, MASK(7,1)},
	{"DMA_ERQ_ERQ7_SHIFT", DMA_ERQ_ERQ7_SHIFT, SHIFT(7)},
	{"DMA_ERQ_ERQ8_MASK", DMA_ERQ_ERQ8_MASK, MASK(8,1)},
	{"DMA_ERQ_ERQ8_SHIFT", DMA_ERQ_ERQ8_SHIFT, SHIFT(8)},
	{"DMA_ERQ_ERQ9_MASK", DMA_ERQ_ERQ9_MASK, MASK(9,1)},
	{"DMA_ERQ_ERQ9_SHIFT", DMA_ERQ_ERQ9_SHIFT, SHIFT(9)},
	{"DMA_ERQ_ERQ10_MASK", DMA_ERQ_ERQ10_MASK, MASK(10,1)},
	{"DMA_ERQ_ERQ10_SHIFT", DMA_ERQ_ERQ10_SHIFT, SHIFT(10)},
	{"DMA_ERQ_ERQ11_MASK", DMA_ERQ_ERQ11_MASK, MASK(11,1)},
	{"DMA_ERQ_ERQ11_SHIFT", DMA_ERQ_ERQ11_SHIFT, SHIFT(11)},
	{"DMA_ERQ_ERQ12_MASK", DMA_ERQ_ERQ12_MASK, MASK(12,1)},
	{"DMA_ERQ_ERQ12_SHIFT", DMA_ERQ_ERQ12_SHIFT, SHIFT(12)},
	{"DMA_ERQ_ERQ13_MASK", DMA_ERQ_ERQ13_MASK, MASK(13,1)},
	{"DMA_ERQ_ERQ13_SHIFT", DMA_ERQ_ERQ13_SHIFT, SHIFT(13)},
	{"DMA_ERQ_ERQ14_MASK", DMA_ERQ_ERQ14_MASK, MASK(14,1)},
	{"DMA_ERQ_ERQ14_SHIFT", DMA_ERQ_ERQ14_SHIFT, SHIFT(14)},
	{"DMA_ERQ_ERQ15_MASK", DMA_ERQ_ERQ15_MASK, MASK(15,1)},
	{"DMA_ERQ_ERQ15_SHIFT", DMA_ERQ_ERQ15_SHIFT, SHIFT(15)},
	{"DMA_EEI_EEI0_MASK", DMA_EEI_EEI0_MASK, MASK(0,1)},
	{"DMA_EEI_EEI0_SHIFT", DMA_EEI_EEI0_SHIFT, SHIFT(0)},
	{"DMA_EEI_EEI1_MASK", DMA_EEI_EEI1_MASK, MASK(1,1)},
	{"DMA_EEI_EEI1_SHIFT", DMA_EEI_EEI1_SHIFT, SHIFT(1)},
	{"DMA_EEI_EEI2_MASK", DMA_EEI_EEI2_MASK, MASK(2,1)},
	{"DMA_EEI_EEI2_SHIFT", DMA_EEI_EEI2_SHIFT, SHIFT(2)},
	{"DMA_EEI_EEI3_MASK", DMA_EEI_EEI3_MASK, MASK(3,1)},
	{"DMA_EEI_EEI3_SHIFT", DMA_EEI_EEI3_SHIFT, SHIFT(3)},
	{"DMA_EEI_EEI4_MASK", DMA_EEI_EEI4_MASK, MASK(4,1)},
	{"DMA_EEI_EEI4_SHIFT", DMA_EEI_EEI4_SHIFT, SHIFT(4)},
	{"DMA_EEI_EEI5_MASK", DMA_EEI_EEI5_MASK, MASK(5,1)},
	{"DMA_EEI_EEI5_SHIFT", DMA_EEI_EEI5_SHIFT, SHIFT(5)},
	{"DMA_EEI_EEI6_MASK", DMA_EEI_EEI6_MASK, MASK(6,1)},
	{"DMA_EEI_EEI6_SHIFT", DMA_EEI_EEI6_SHIFT, SHIFT(6)},
	{"DMA_EEI_EEI7_MASK", DMA_EEI_EEI7_MASK, MASK(7,1)},
	{"DMA_EEI_EEI7_SHIFT", DMA_EEI_EEI7_SHIFT, SHIFT(7)},
	{"DMA_EEI_EEI8_MASK", DMA_EEI_EEI8_MASK, MASK(8,1)},
	{"DMA_EEI_EEI8_SHIFT", DMA_EEI_EEI8_SHIFT, SHIFT(8)},
	{"DMA_EEI_EEI9_MASK", DMA_EEI_EEI9_MASK, MASK(9,1)},
	{"DMA_EEI_EEI9_SHIFT", DMA_EEI_EEI9_SHIFT, SHIFT(9)},
	{"DMA_EEI_EEI10_MASK", DMA_EEI_EEI10_MASK, MASK(10,1)},
	{"DMA_EEI_EEI10_SHIFT", DMA_EEI_EEI10_SHIFT, SHIFT(10)},
	{"DMA_EEI_EEI11_MASK", DMA_EEI_EEI11_MASK, MASK(11,1)},
	{"DMA_EEI_EEI11_SHIFT", DMA_EEI_EEI11_SHIFT, SHIFT(11)},
	{"DMA_EEI_EEI12_MASK", DMA_EEI_EEI12_MASK, MASK(12,1)},
	{"DMA_EEI_EEI12_SHIFT", DMA_EEI_EEI12_SHIFT, SHIFT(12)},
	{"DMA_EEI_EEI13_MASK", DMA_EEI_EEI13_MASK, MASK(13,1)},
	{"DMA_EEI_EEI13_SHIFT", DMA_EEI_EEI13_SHIFT, SHIFT(13)},
	{"DMA_EEI_EEI14_MASK", DMA_EEI_EEI14_MASK, MASK(14,1)},
	{"DMA_EEI_EEI14_SHIFT", DMA_EEI_EEI14_SHIFT, SHIFT(14)},
	{"DMA_EEI_EEI15_MASK", DMA_EEI_EEI15_MASK, MASK(15,1)},
	{"DMA_EEI_EEI15_SHIFT", DMA_EEI_EEI15_SHIFT, SHIFT(15)},
	{"DMA_CEEI_CEEI_MASK", DMA_CEEI_CEEI_MASK, MASK(0,4)},
	{"DMA_CEEI_CEEI_SHIFT", DMA_CEEI_CEEI_SHIFT, SHIFT(0)},
	{"DMA_CEEI_CEEI_VALUE", DMA_CEEI_CEEI(1), SHIFT_VALUE(0)},
	{"DMA_CEEI_CAEE_MASK", DMA_CEEI_CAEE_MASK, MASK(6,1)},
	{"DMA_CEEI_CAEE_SHIFT", DMA_CEEI_CAEE_SHIFT, SHIFT(6)},
	{"DMA_CEEI_NOP_MASK", DMA_CEEI_NOP_MASK, MASK(7,1)},
	{"DMA_CEEI_NOP_SHIFT", DMA_CEEI_NOP_SHIFT, SHIFT(7)},
	{"DMA_SEEI_NOP_MASK", DMA_SEEI_NOP_MASK, MASK(7,1)},
	{"DMA_SEEI_NOP_SHIFT", DMA_SEEI_NOP_SHIFT, SHIFT(7)},
	{"DMA_CERQ_NOP_MASK", DMA_CERQ_NOP_MASK, MASK(7,1)},
	{"DMA_CERQ_NOP_SHIFT", DMA_CERQ_NOP_SHIFT, SHIFT(7)},
	{"DMA_SERQ_NOP_MASK", DMA_SERQ_NOP_MASK, MASK(7,1)},
	{"DMA_SERQ_NOP_SHIFT", DMA_SERQ_NOP_SHIFT, SHIFT(7)},
	{"DMA_CDNE_NOP_MASK", DMA_CDNE_NOP_MASK, MASK(7,1)},
	{"DMA_CDNE_NOP_SHIFT", DMA_CDNE_NOP_SHIFT, SHIFT(7)},
	{"DMA_SSRT_NOP_MASK", DMA_SSRT_NOP_MASK, MASK(7,1)},
	{"DMA_SSRT_NOP_SHIFT", DMA_SSRT_NOP_SHIFT, SHIFT(7)},
	{"DMA_CERR_NOP_MASK", DMA_CERR_NOP_MASK, MASK(7,1)},
	{"DMA_CERR_NOP_SHIFT", DMA_CERR_NOP_SHIFT, SHIFT(7)},
	{"DMA_CINT_NOP_MASK", DMA_CINT_NOP_MASK, MASK(7,1)},
	{"DMA_CINT_NOP_SHIFT", DMA_CINT_NOP_SHIFT, SHIFT(7)},
	{"DMA_SEEI_SEEI_MASK", DMA_SEEI_SEEI_MASK, MASK(0,4)},
	{"DMA_SEEI_SEEI_SHIFT", DMA_SEEI_SEEI_SHIFT, SHIFT(0)},
	{"DMA_SEEI_SEEI_VALUE", DMA_SEEI_SEEI(1), SHIFT_VALUE(0)},
	{"DMA_SEEI_SAEE_MASK", DMA_SEEI_SAEE_MASK, MASK(6,1)},
	{"DMA_SEEI_SAEE_SHIFT", DMA_SEEI_SAEE_SHIFT, SHIFT(6)},
	{"DMA_CERQ_CERQ_MASK", DMA_CERQ_CERQ_MASK, MASK(0,4)},
	{"DMA_CERQ_CERQ_SHIFT", DMA_CERQ_CERQ_SHIFT, SHIFT(0)},
	{"DMA_CERQ_CERQ_VALUE", DMA_CERQ_CERQ(1), SHIFT_VALUE(0)},
	{"DMA_CERQ_CAER_MASK", DMA_CERQ_CAER_MASK, MASK(6,1)},
	{"DMA_CERQ_CAER_SHIFT", DMA_CERQ_CAER_SHIFT, SHIFT(6)},
	{"DMA_SERQ_SERQ_MASK", DMA_SERQ_SERQ_MASK, MASK(0,4)},
	{"DMA_SERQ_SERQ_SHIFT", DMA_SERQ_SERQ_SHIFT, SHIFT(0)},
	{"DMA_SERQ_SERQ_VALUE", DMA_SERQ_SERQ(1), SHIFT_VALUE(0)},
	{"DMA_SERQ_SAER_MASK", DMA_SERQ_SAER_MASK, MASK(6,1)},
	{"DMA_SERQ_SAER_SHIFT", DMA_SERQ_SAER_SHIFT, SHIFT(6)},
	{"DMA_CDNE_CDNE_MASK", DMA_CDNE_CDNE_MASK, MASK(0,4)},
	{"DMA_CDNE_CDNE_SHIFT", DMA_CDNE_CDNE_SHIFT, SHIFT(0)},
	{"DMA_CDNE_CDNE_VALUE", DMA_CDNE_CDNE(1), SHIFT_VALUE(0)},
	{"DMA_CDNE_CADN_MASK", DMA_CDNE_CADN_MASK, MASK(6,1)},
	{"DMA_CDNE_CADN_SHIFT", DMA_CDNE_CADN_SHIFT, SHIFT(6)},
	{"DMA_SSRT_SSRT_MASK", DMA_SSRT_SSRT_MASK, MASK(0,4)},
	{"DMA_SSRT_SSRT_SHIFT", DMA_SSRT_SSRT_SHIFT, SHIFT(0)},
	{"DMA_SSRT_SSRT_VALUE", DMA_SSRT_SSRT(1), SHIFT_VALUE(0)},
	{"DMA_SSRT_SAST_MASK", DMA_SSRT_SAST_MASK, MASK(6,1)},
	{"DMA_SSRT_SAST_SHIFT", DMA_SSRT_SAST_SHIFT, SHIFT(6)},
	{"DMA_CERR_CERR_MASK", DMA_CERR_CERR_MASK, MASK(0,4)},
	{"DMA_CERR_CERR_SHIFT", DMA_CERR_CERR_SHIFT, SHIFT(0)},
	{"DMA_CERR_CERR_VALUE", DMA_CERR_CERR(1), SHIFT_VALUE(0)},
	{"DMA_CERR_CAEI_MASK", DMA_CERR_CAEI_MASK, MASK(6,1)},
	{"DMA_CERR_CAEI_SHIFT", DMA_CERR_CAEI_SHIFT, SHIFT(6)},
	{"DMA_CINT_CINT_MASK", DMA_CINT_CINT_MASK, MASK(0,4)},
	{"DMA_CINT_CINT_SHIFT", DMA_CINT_CINT_SHIFT, SHIFT(0)},
	{"DMA_CINT_CINT_VALUE", DMA_CINT_CINT(1), SHIFT_VALUE(0)},
	{"DMA_CINT_CAIR_MASK", DMA_CINT_CAIR_MASK, MASK(6,1)},
	{"DMA_CINT_CAIR_SHIFT", DMA_CINT_CAIR_SHIFT, SHIFT(6)},
	{"DMA_INT_INT0_MASK", DMA_INT_INT0_MASK, MASK(0,1)},
	{"DMA_INT_INT0_SHIFT", DMA_INT_INT0_SHIFT, SHIFT(0)},
	{"DMA_INT_INT1_MASK", DMA_INT_INT1_MASK, MASK(1,1)},
	{"DMA_INT_INT1_SHIFT", DMA_INT_INT1_SHIFT, SHIFT(1)},
	{"DMA_INT_INT2_MASK", DMA_INT_INT2_MASK, MASK(2,1)},
	{"DMA_INT_INT2_SHIFT", DMA_INT_INT2_SHIFT, SHIFT(2)},
	{"DMA_INT_INT3_MASK", DMA_INT_INT3_MASK, MASK(3,1)},
	{"DMA_INT_INT3_SHIFT", DMA_INT_INT3_SHIFT, SHIFT(3)},
	{"DMA_INT_INT4_MASK", DMA_INT_INT4_MASK, MASK(4,1)},
	{"DMA_INT_INT4_SHIFT", DMA_INT_INT4_SHIFT, SHIFT(4)},
	{"DMA_INT_INT5_MASK", DMA_INT_INT5_MASK, MASK(5,1)},
	{"DMA_INT_INT5_SHIFT", DMA_INT_INT5_SHIFT, SHIFT(5)},
	{"DMA_INT_INT6_MASK", DMA_INT_INT6_MASK, MASK(6,1)},
	{"DMA_INT_INT6_SHIFT", DMA_INT_INT6_SHIFT, SHIFT(6)},
	{"DMA_INT_INT7_MASK", DMA_INT_INT7_MASK, MASK(7,1)},
	{"DMA_INT_INT7_SHIFT", DMA_INT_INT7_SHIFT, SHIFT(7)},
	{"DMA_INT_INT8_MASK", DMA_INT_INT8_MASK, MASK(8,1)},
	{"DMA_INT_INT8_SHIFT", DMA_INT_INT8_SHIFT, SHIFT(8)},
	{"DMA_INT_INT9_MASK", DMA_INT_INT9_MASK, MASK(9,1)},
	{"DMA_INT_INT9_SHIFT", DMA_INT_INT9_SHIFT, SHIFT(9)},
	{"DMA_INT_INT10_MASK", DMA_INT_INT10_MASK, MASK(10,1)},
	{"DMA_INT_INT10_SHIFT", DMA_INT_INT10_SHIFT, SHIFT(10)},
	{"DMA_INT_INT11_MASK", DMA_INT_INT11_MASK, MASK(11,1)},
	{"DMA_INT_INT11_SHIFT", DMA_INT_INT11_SHIFT, SHIFT(11)},
	{"DMA_INT_INT12_MASK", DMA_INT_INT12_MASK, MASK(12,1)},
	{"DMA_INT_INT12_SHIFT", DMA_INT_INT12_SHIFT, SHIFT(12)},
	{"DMA_INT_INT13_MASK", DMA_INT_INT13_MASK, MASK(13,1)},
	{"DMA_INT_INT13_SHIFT", DMA_INT_INT13_SHIFT, SHIFT(13)},
	{"DMA_INT_INT14_MASK", DMA_INT_INT14_MASK, MASK(14,1)},
	{"DMA_INT_INT14_SHIFT", DMA_INT_INT14_SHIFT, SHIFT(14)},
	{"DMA_INT_INT15_MASK", DMA_INT_INT15_MASK, MASK(15,1)},
	{"DMA_INT_INT15_SHIFT", DMA_INT_INT15_SHIFT, SHIFT(15)},
	{"DMA_ERR_ERR0_MASK", DMA_ERR_ERR0_MASK, MASK(0,1)},
	{"DMA_ERR_ERR0_SHIFT", DMA_ERR_ERR0_SHIFT, SHIFT(0)},
	{"DMA_ERR_ERR1_MASK", DMA_ERR_ERR1_MASK, MASK(1,1)},
	{"DMA_ERR_ERR1_SHIFT", DMA_ERR_ERR1_SHIFT, SHIFT(1)},
	{"DMA_ERR_ERR2_MASK", DMA_ERR_ERR2_MASK, MASK(2,1)},
	{"DMA_ERR_ERR2_SHIFT", DMA_ERR_ERR2_SHIFT, SHIFT(2)},
	{"DMA_ERR_ERR3_MASK", DMA_ERR_ERR3_MASK, MASK(3,1)},
	{"DMA_ERR_ERR3_SHIFT", DMA_ERR_ERR3_SHIFT, SHIFT(3)},
	{"DMA_ERR_ERR4_MASK", DMA_ERR_ERR4_MASK, MASK(4,1)},
	{"DMA_ERR_ERR4_SHIFT", DMA_ERR_ERR4_SHIFT, SHIFT(4)},
	{"DMA_ERR_ERR5_MASK", DMA_ERR_ERR5_MASK, MASK(5,1)},
	{"DMA_ERR_ERR5_SHIFT", DMA_ERR_ERR5_SHIFT, SHIFT(5)},
	{"DMA_ERR_ERR6_MASK", DMA_ERR_ERR6_MASK, MASK(6,1)},
	{"DMA_ERR_ERR6_SHIFT", DMA_ERR_ERR6_SHIFT, SHIFT(6)},
	{"DMA_ERR_ERR7_MASK", DMA_ERR_ERR7_MASK, MASK(7,1)},
	{"DMA_ERR_ERR7_SHIFT", DMA_ERR_ERR7_SHIFT, SHIFT(7)},
	{"DMA_ERR_ERR8_MASK", DMA_ERR_ERR8_MASK, MASK(8,1)},
	{"DMA_ERR_ERR8_SHIFT", DMA_ERR_ERR8_SHIFT, SHIFT(8)},
	{"DMA_ERR_ERR9_MASK", DMA_ERR_ERR9_MASK, MASK(9,1)},
	{"DMA_ERR_ERR9_SHIFT", DMA_ERR_ERR9_SHIFT, SHIFT(9)},
	{"DMA_ERR_ERR10_MASK", DMA_ERR_ERR10_MASK, MASK(10,1)},
	{"DMA_ERR_ERR10_SHIFT", DMA_ERR_ERR10_SHIFT, SHIFT(10)},
	{"DMA_ERR_ERR11_MASK", DMA_ERR_ERR11_MASK, MASK(11,1)},
	{"DMA_ERR_ERR11_SHIFT", DMA_ERR_ERR11_SHIFT, SHIFT(11)},
	{"DMA_ERR_ERR12_MASK", DMA_ERR_ERR12_MASK, MASK(12,1)},
	{"DMA_ERR_ERR12_SHIFT", DMA_ERR_ERR12_SHIFT, SHIFT(12)},
	{"DMA_ERR_ERR13_MASK", DMA_ERR_ERR13_MASK, MASK(13,1)},
	{"DMA_ERR_ERR13_SHIFT", DMA_ERR_ERR13_SHIFT, SHIFT(13)},
	{"DMA_ERR_ERR14_MASK", DMA_ERR_ERR14_MASK, MASK(14,1)},
	{"DMA_ERR_ERR14_SHIFT", DMA_ERR_ERR14_SHIFT, SHIFT(14)},
	{"DMA_ERR_ERR15_MASK", DMA_ERR_ERR15_MASK, MASK(15,1)},
	{"DMA_ERR_ERR15_SHIFT", DMA_ERR_ERR15_SHIFT, SHIFT(15)},
	{"DMA_HRS_HRS0_MASK", DMA_HRS_HRS0_MASK, MASK(0,1)},
	{"DMA_HRS_HRS0_SHIFT", DMA_HRS_HRS0_SHIFT, SHIFT(0)},
	{"DMA_HRS_HRS1_MASK", DMA_HRS_HRS1_MASK, MASK(1,1)},
	{"DMA_HRS_HRS1_SHIFT", DMA_HRS_HRS1_SHIFT, SHIFT(1)},
	{"DMA_HRS_HRS2_MASK", DMA_HRS_HRS2_MASK, MASK(2,1)},
	{"DMA_HRS_HRS2_SHIFT", DMA_HRS_HRS2_SHIFT, SHIFT(2)},
	{"DMA_HRS_HRS3_MASK", DMA_HRS_HRS3_MASK, MASK(3,1)},
	{"DMA_HRS_HRS3_SHIFT", DMA_HRS_HRS3_SHIFT, SHIFT(3)},
	{"DMA_HRS_HRS4_MASK", DMA_HRS_HRS4_MASK, MASK(4,1)},
	{"DMA_HRS_HRS4_SHIFT", DMA_HRS_HRS4_SHIFT, SHIFT(4)},
	{"DMA_HRS_HRS5_MASK", DMA_HRS_HRS5_MASK, MASK(5,1)},
	{"DMA_HRS_HRS5_SHIFT", DMA_HRS_HRS5_SHIFT, SHIFT(5)},
	{"DMA_HRS_HRS6_MASK", DMA_HRS_HRS6_MASK, MASK(6,1)},
	{"DMA_HRS_HRS6_SHIFT", DMA_HRS_HRS6_SHIFT, SHIFT(6)},
	{"DMA_HRS_HRS7_MASK", DMA_HRS_HRS7_MASK, MASK(7,1)},
	{"DMA_HRS_HRS7_SHIFT", DMA_HRS_HRS7_SHIFT, SHIFT(7)},
	{"DMA_HRS_HRS8_MASK", DMA_HRS_HRS8_MASK, MASK(8,1)},
	{"DMA_HRS_HRS8_SHIFT", DMA_HRS_HRS8_SHIFT, SHIFT(8)},
	{"DMA_HRS_HRS9_MASK", DMA_HRS_HRS9_MASK, MASK(9,1)},
	{"DMA_HRS_HRS9_SHIFT", DMA_HRS_HRS9_SHIFT, SHIFT(9)},
	{"DMA_HRS_HRS10_MASK", DMA_HRS_HRS10_MASK, MASK(10,1)},
	{"DMA_HRS_HRS10_SHIFT", DMA_HRS_HRS10_SHIFT, SHIFT(10)},
	{"DMA_HRS_HRS11_MASK", DMA_HRS_HRS11_MASK, MASK(11,1)},
	{"DMA_HRS_HRS11_SHIFT", DMA_HRS_HRS11_SHIFT, SHIFT(11)},
	{"DMA_HRS_HRS12_MASK", DMA_HRS_HRS12_MASK, MASK(12,1)},
	{"DMA_HRS_HRS12_SHIFT", DMA_HRS_HRS12_SHIFT, SHIFT(12)},
	{"DMA_HRS_HRS13_MASK", DMA_HRS_HRS13_MASK, MASK(13,1)},
	{"DMA_HRS_HRS13_SHIFT", DMA_HRS_HRS13_SHIFT, SHIFT(13)},
	{"DMA_HRS_HRS14_MASK", DMA_HRS_HRS14_MASK, MASK(14,1)},
	{"DMA_HRS_HRS14_SHIFT", DMA_HRS_HRS14_SHIFT, SHIFT(14)},
	{"DMA_HRS_HRS15_MASK", DMA_HRS_HRS15_MASK, MASK(15,1)},
	{"DMA_HRS_HRS15_SHIFT", DMA_HRS_HRS15_SHIFT, SHIFT(15)},
	{"DMA_DCHPRI3_CHPRI_MASK", DMA_DCHPRI3_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI3_CHPRI_SHIFT", DMA_DCHPRI3_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI3_CHPRI_VALUE", DMA_DCHPRI3_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI2_CHPRI_MASK", DMA_DCHPRI2_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI2_CHPRI_SHIFT", DMA_DCHPRI2_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI2_CHPRI_VALUE", DMA_DCHPRI2_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI1_CHPRI_MASK", DMA_DCHPRI1_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI1_CHPRI_SHIFT", DMA_DCHPRI1_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI1_CHPRI_VALUE", DMA_DCHPRI1_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI0_CHPRI_MASK", DMA_DCHPRI0_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI0_CHPRI_SHIFT", DMA_DCHPRI0_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI0_CHPRI_VALUE", DMA_DCHPRI0_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI7_CHPRI_MASK", DMA_DCHPRI7_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI7_CHPRI_SHIFT", DMA_DCHPRI7_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI7_CHPRI_VALUE", DMA_DCHPRI7_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI6_CHPRI_MASK", DMA_DCHPRI6_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI6_CHPRI_SHIFT", DMA_DCHPRI6_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI6_CHPRI_VALUE", DMA_DCHPRI6_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI5_CHPRI_MASK", DMA_DCHPRI5_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI5_CHPRI_SHIFT", DMA_DCHPRI5_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI5_CHPRI_VALUE", DMA_DCHPRI5_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI4_CHPRI_MASK", DMA_DCHPRI4_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI4_CHPRI_SHIFT", DMA_DCHPRI4_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI4_CHPRI_VALUE", DMA_DCHPRI4_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI11_CHPRI_MASK", DMA_DCHPRI11_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI11_CHPRI_SHIFT", DMA_DCHPRI11_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI11_CHPRI_VALUE", DMA_DCHPRI11_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI10_CHPRI_MASK", DMA_DCHPRI10_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI10_CHPRI_SHIFT", DMA_DCHPRI10_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI10_CHPRI_VALUE", DMA_DCHPRI10_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI9_CHPRI_MASK", DMA_DCHPRI9_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI9_CHPRI_SHIFT", DMA_DCHPRI9_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI9_CHPRI_VALUE", DMA_DCHPRI9_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI8_CHPRI_MASK", DMA_DCHPRI8_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI8_CHPRI_SHIFT", DMA_DCHPRI8_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI8_CHPRI_VALUE", DMA_DCHPRI8_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI15_CHPRI_MASK", DMA_DCHPRI15_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI15_CHPRI_SHIFT", DMA_DCHPRI15_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI15_CHPRI_VALUE", DMA_DCHPRI15_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI14_CHPRI_MASK", DMA_DCHPRI14_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI14_CHPRI_SHIFT", DMA_DCHPRI14_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI14_CHPRI_VALUE", DMA_DCHPRI14_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI13_CHPRI_MASK", DMA_DCHPRI13_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI13_CHPRI_SHIFT", DMA_DCHPRI13_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI13_CHPRI_VALUE", DMA_DCHPRI13_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI12_CHPRI_MASK", DMA_DCHPRI12_CHPRI_MASK, MASK(0,4)},
	{"DMA_DCHPRI12_CHPRI_SHIFT", DMA_DCHPRI12_CHPRI_SHIFT, SHIFT(0)},
	{"DMA_DCHPRI12_CHPRI_VALUE", DMA_DCHPRI12_CHPRI(1), SHIFT_VALUE(0)},
	{"DMA_DCHPRI3_DPA_MASK", DMA_DCHPRI3_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI3_DPA_SHIFT", DMA_DCHPRI3_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI2_DPA_MASK", DMA_DCHPRI2_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI2_DPA_SHIFT", DMA_DCHPRI2_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI1_DPA_MASK", DMA_DCHPRI1_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI1_DPA_SHIFT", DMA_DCHPRI1_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI0_DPA_MASK", DMA_DCHPRI0_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI0_DPA_SHIFT", DMA_DCHPRI0_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI7_DPA_MASK", DMA_DCHPRI7_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI7_DPA_SHIFT", DMA_DCHPRI7_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI6_DPA_MASK", DMA_DCHPRI6_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI6_DPA_SHIFT", DMA_DCHPRI6_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI5_DPA_MASK", DMA_DCHPRI5_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI5_DPA_SHIFT", DMA_DCHPRI5_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI4_DPA_MASK", DMA_DCHPRI4_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI4_DPA_SHIFT", DMA_DCHPRI4_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI11_DPA_MASK", DMA_DCHPRI11_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI11_DPA_SHIFT", DMA_DCHPRI11_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI10_DPA_MASK", DMA_DCHPRI10_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI10_DPA_SHIFT", DMA_DCHPRI10_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI9_DPA_MASK", DMA_DCHPRI9_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI9_DPA_SHIFT", DMA_DCHPRI9_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI8_DPA_MASK", DMA_DCHPRI8_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI8_DPA_SHIFT", DMA_DCHPRI8_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI15_DPA_MASK", DMA_DCHPRI15_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI15_DPA_SHIFT", DMA_DCHPRI15_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI14_DPA_MASK", DMA_DCHPRI14_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI14_DPA_SHIFT", DMA_DCHPRI14_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI13_DPA_MASK", DMA_DCHPRI13_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI13_DPA_SHIFT", DMA_DCHPRI13_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI12_DPA_MASK", DMA_DCHPRI12_DPA_MASK, MASK(6,1)},
	{"DMA_DCHPRI12_DPA_SHIFT", DMA_DCHPRI12_DPA_SHIFT, SHIFT(6)},
	{"DMA_DCHPRI3_ECP_MASK", DMA_DCHPRI3_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI3_ECP_SHIFT", DMA_DCHPRI3_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI2_ECP_MASK", DMA_DCHPRI2_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI2_ECP_SHIFT", DMA_DCHPRI2_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI1_ECP_MASK", DMA_DCHPRI1_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI1_ECP_SHIFT", DMA_DCHPRI1_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI0_ECP_MASK", DMA_DCHPRI0_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI0_ECP_SHIFT", DMA_DCHPRI0_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI7_ECP_MASK", DMA_DCHPRI7_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI7_ECP_SHIFT", DMA_DCHPRI7_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI6_ECP_MASK", DMA_DCHPRI6_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI6_ECP_SHIFT", DMA_DCHPRI6_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI5_ECP_MASK", DMA_DCHPRI5_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI5_ECP_SHIFT", DMA_DCHPRI5_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI4_ECP_MASK", DMA_DCHPRI4_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI4_ECP_SHIFT", DMA_DCHPRI4_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI11_ECP_MASK", DMA_DCHPRI11_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI11_ECP_SHIFT", DMA_DCHPRI11_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI10_ECP_MASK", DMA_DCHPRI10_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI10_ECP_SHIFT", DMA_DCHPRI10_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI9_ECP_MASK", DMA_DCHPRI9_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI9_ECP_SHIFT", DMA_DCHPRI9_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI8_ECP_MASK", DMA_DCHPRI8_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI8_ECP_SHIFT", DMA_DCHPRI8_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI15_ECP_MASK", DMA_DCHPRI15_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI15_ECP_SHIFT", DMA_DCHPRI15_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI14_ECP_MASK", DMA_DCHPRI14_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI14_ECP_SHIFT", DMA_DCHPRI14_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI13_ECP_MASK", DMA_DCHPRI13_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI13_ECP_SHIFT", DMA_DCHPRI13_ECP_SHIFT, SHIFT(7)},
	{"DMA_DCHPRI12_ECP_MASK", DMA_DCHPRI12_ECP_MASK, MASK(7,1)},
	{"DMA_DCHPRI12_ECP_SHIFT", DMA_DCHPRI12_ECP_SHIFT, SHIFT(7)},
	{"DMA_SADDR_SADDR_MASK", DMA_SADDR_SADDR_MASK, MASK(0,32)},
	{"DMA_SADDR_SADDR_SHIFT", DMA_SADDR_SADDR_SHIFT, SHIFT(0)},
	{"DMA_SADDR_SADDR_VALUE", DMA_SADDR_SADDR(1), SHIFT_VALUE(0)},
	{"DMA_SOFF_SOFF_MASK", DMA_SOFF_SOFF_MASK, MASK(0,16)},
	{"DMA_SOFF_SOFF_SHIFT", DMA_SOFF_SOFF_SHIFT, SHIFT(0)},
	{"DMA_SOFF_SOFF_VALUE", DMA_SOFF_SOFF(1), SHIFT_VALUE(0)},
	{"DMA_ATTR_DSIZE_MASK", DMA_ATTR_DSIZE_MASK, MASK(0,3)},
	{"DMA_ATTR_DSIZE_SHIFT", DMA_ATTR_DSIZE_SHIFT, SHIFT(0)},
	{"DMA_ATTR_DSIZE_VALUE", DMA_ATTR_DSIZE(1), SHIFT_VALUE(0)},
	{"DMA_ATTR_DMOD_MASK", DMA_ATTR_DMOD_MASK, MASK(3,5)},
	{"DMA_ATTR_DMOD_SHIFT", DMA_ATTR_DMOD_SHIFT, SHIFT(3)},
	{"DMA_ATTR_DMOD_VALUE", DMA_ATTR_DMOD(1), SHIFT_VALUE(3)},
	{"DMA_ATTR_SSIZE_MASK", DMA_ATTR_SSIZE_MASK, MASK(8,3)},
	{"DMA_ATTR_SSIZE_SHIFT", DMA_ATTR_SSIZE_SHIFT, SHIFT(8)},
	{"DMA_ATTR_SSIZE_VALUE", DMA_ATTR_SSIZE(1), SHIFT_VALUE(8)},
	{"DMA_ATTR_SMOD_MASK", DMA_ATTR_SMOD_MASK, MASK(11,5)},
	{"DMA_ATTR_SMOD_SHIFT", DMA_ATTR_SMOD_SHIFT, SHIFT(11)},
	{"DMA_ATTR_SMOD_VALUE", DMA_ATTR_SMOD(1), SHIFT_VALUE(11)},
	{"DMA_NBYTES_MLOFFYES_NBYTES_MASK", DMA_NBYTES_MLOFFYES_NBYTES_MASK, MASK(0,10)},
	{"DMA_NBYTES_MLOFFYES_NBYTES_SHIFT", DMA_NBYTES_MLOFFYES_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_NBYTES_MLOFFYES_NBYTES_VALUE", DMA_NBYTES_MLOFFYES_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_NBYTES_MLOFFYES_MLOFF_MASK", DMA_NBYTES_MLOFFYES_MLOFF_MASK, MASK(10,20)},
	{"DMA_NBYTES_MLOFFYES_MLOFF_SHIFT", DMA_NBYTES_MLOFFYES_MLOFF_SHIFT, SHIFT(10)},
	{"DMA_NBYTES_MLOFFYES_MLOFF_VALUE", DMA_NBYTES_MLOFFYES_MLOFF(1), SHIFT_VALUE(10)},
	{"DMA_NBYTES_MLOFFYES_DMLOE_MASK", DMA_NBYTES_MLOFFYES_DMLOE_MASK, MASK(30,1)},
	{"DMA_NBYTES_MLOFFYES_DMLOE_SHIFT", DMA_NBYTES_MLOFFYES_DMLOE_SHIFT, SHIFT(30)},
	{"DMA_NBYTES_MLOFFNO_DMLOE_MASK", DMA_NBYTES_MLOFFNO_DMLOE_MASK, MASK(30,1)},
	{"DMA_NBYTES_MLOFFNO_DMLOE_SHIFT", DMA_NBYTES_MLOFFNO_DMLOE_SHIFT, SHIFT(30)},
	{"DMA_NBYTES_MLOFFYES_SMLOE_MASK", DMA_NBYTES_MLOFFYES_SMLOE_MASK, MASK(31,1)},
	{"DMA_NBYTES_MLOFFYES_SMLOE_SHIFT", DMA_NBYTES_MLOFFYES_SMLOE_SHIFT, SHIFT(31)},
	{"DMA_NBYTES_MLOFFNO_SMLOE_MASK", DMA_NBYTES_MLOFFNO_SMLOE_MASK, MASK(31,1)},
	{"DMA_NBYTES_MLOFFNO_SMLOE_SHIFT", DMA_NBYTES_MLOFFNO_SMLOE_SHIFT, SHIFT(31)},
	{"DMA_NBYTES_MLOFFNO_NBYTES_MASK", DMA_NBYTES_MLOFFNO_NBYTES_MASK, MASK(0,30)},
	{"DMA_NBYTES_MLOFFNO_NBYTES_SHIFT", DMA_NBYTES_MLOFFNO_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_NBYTES_MLOFFNO_NBYTES_VALUE", DMA_NBYTES_MLOFFNO_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_NBYTES_MLNO_NBYTES_MASK", DMA_NBYTES_MLNO_NBYTES_MASK, MASK(0,32)},
	{"DMA_NBYTES_MLNO_NBYTES_SHIFT", DMA_NBYTES_MLNO_NBYTES_SHIFT, SHIFT(0)},
	{"DMA_NBYTES_MLNO_NBYTES_VALUE", DMA_NBYTES_MLNO_NBYTES(1), SHIFT_VALUE(0)},
	{"DMA_SLAST_SLAST_MASK", DMA_SLAST_SLAST_MASK, MASK(0,32)},
	{"DMA_SLAST_SLAST_SHIFT", DMA_SLAST_SLAST_SHIFT, SHIFT(0)},
	{"DMA_SLAST_SLAST_VALUE", DMA_SLAST_SLAST(1), SHIFT_VALUE(0)},
	{"DMA_DADDR_DADDR_MASK", DMA_DADDR_DADDR_MASK, MASK(0,32)},
	{"DMA_DADDR_DADDR_SHIFT", DMA_DADDR_DADDR_SHIFT, SHIFT(0)},
	{"DMA_DADDR_DADDR_VALUE", DMA_DADDR_DADDR(1), SHIFT_VALUE(0)},
	{"DMA_DOFF_DOFF_MASK", DMA_DOFF_DOFF_MASK, MASK(0,16)},
	{"DMA_DOFF_DOFF_SHIFT", DMA_DOFF_DOFF_SHIFT, SHIFT(0)},
	{"DMA_DOFF_DOFF_VALUE", DMA_DOFF_DOFF(1), SHIFT_VALUE(0)},
	{"DMA_CITER_ELINKYES_CITER_MASK", DMA_CITER_ELINKYES_CITER_MASK, MASK(0,9)},
	{"DMA_CITER_ELINKYES_CITER_SHIFT", DMA_CITER_ELINKYES_CITER_SHIFT, SHIFT(0)},
	{"DMA_CITER_ELINKYES_CITER_VALUE", DMA_CITER_ELINKYES_CITER(1), SHIFT_VALUE(0)},
	{"DMA_CITER_ELINKYES_LINKCH_MASK", DMA_CITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{"DMA_CITER_ELINKYES_LINKCH_SHIFT", DMA_CITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{"DMA_CITER_ELINKYES_LINKCH_VALUE", DMA_CITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)},
	{"DMA_BITER_ELINKYES_LINKCH_MASK", DMA_BITER_ELINKYES_LINKCH_MASK, MASK(9,4)},
	{"DMA_BITER_ELINKYES_LINKCH_SHIFT", DMA_BITER_ELINKYES_LINKCH_SHIFT, SHIFT(9)},
	{"DMA_BITER_ELINKYES_LINKCH_VALUE", DMA_BITER_ELINKYES_LINKCH(1), SHIFT_VALUE(9)},
	{"DMA_CITER_ELINKYES_ELINK_MASK", DMA_CITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{"DMA_CITER_ELINKYES_ELINK_SHIFT", DMA_CITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{"DMA_CITER_ELINKNO_ELINK_MASK", DMA_CITER_ELINKNO_ELINK_MASK, MASK(15,1)},
	{"DMA_CITER_ELINKNO_ELINK_SHIFT", DMA_CITER_ELINKNO_ELINK_SHIFT, SHIFT(15)},
	{"DMA_CITER_ELINKNO_CITER_MASK", DMA_CITER_ELINKNO_CITER_MASK, MASK(0,15)},
	{"DMA_CITER_ELINKNO_CITER_SHIFT", DMA_CITER_ELINKNO_CITER_SHIFT, SHIFT(0)},
	{"DMA_CITER_ELINKNO_CITER_VALUE", DMA_CITER_ELINKNO_CITER(1), SHIFT_VALUE(0)},
	{"DMA_DLAST_SGA_DLASTSGA_MASK", DMA_DLAST_SGA_DLASTSGA_MASK, MASK(0,32)},
	{"DMA_DLAST_SGA_DLASTSGA_SHIFT", DMA_DLAST_SGA_DLASTSGA_SHIFT, SHIFT(0)},
	{"DMA_DLAST_SGA_DLASTSGA_VALUE", DMA_DLAST_SGA_DLASTSGA(1), SHIFT_VALUE(0)},
	{"DMA_CSR_START_MASK", DMA_CSR_START_MASK, MASK(0,1)},
	{"DMA_CSR_START_SHIFT", DMA_CSR_START_SHIFT, SHIFT(0)},
	{"DMA_CSR_INTMAJOR_MASK", DMA_CSR_INTMAJOR_MASK, MASK(1,1)},
	{"DMA_CSR_INTMAJOR_SHIFT", DMA_CSR_INTMAJOR_SHIFT, SHIFT(1)},
	{"DMA_CSR_INTHALF_MASK", DMA_CSR_INTHALF_MASK, MASK(2,1)},
	{"DMA_CSR_INTHALF_SHIFT", DMA_CSR_INTHALF_SHIFT, SHIFT(2)},
	{"DMA_CSR_DREQ_MASK", DMA_CSR_DREQ_MASK, MASK(3,1)},
	{"DMA_CSR_DREQ_SHIFT", DMA_CSR_DREQ_SHIFT, SHIFT(3)},
	{"DMA_CSR_ESG_MASK", DMA_CSR_ESG_MASK, MASK(4,1)},
	{"DMA_CSR_ESG_SHIFT", DMA_CSR_ESG_SHIFT, SHIFT(4)},
	{"DMA_CSR_MAJORELINK_MASK", DMA_CSR_MAJORELINK_MASK, MASK(5,1)},
	{"DMA_CSR_MAJORELINK_SHIFT", DMA_CSR_MAJORELINK_SHIFT, SHIFT(5)},
	{"DMA_CSR_ACTIVE_MASK", DMA_CSR_ACTIVE_MASK, MASK(6,1)},
	{"DMA_CSR_ACTIVE_SHIFT", DMA_CSR_ACTIVE_SHIFT, SHIFT(6)},
	{"DMA_CSR_DONE_MASK", DMA_CSR_DONE_MASK, MASK(7,1)},
	{"DMA_CSR_DONE_SHIFT", DMA_CSR_DONE_SHIFT, SHIFT(7)},
	{"DMA_CSR_MAJORLINKCH_MASK", DMA_CSR_MAJORLINKCH_MASK, MASK(8,4)},
	{"DMA_CSR_MAJORLINKCH_SHIFT", DMA_CSR_MAJORLINKCH_SHIFT, SHIFT(8)},
	{"DMA_CSR_MAJORLINKCH_VALUE", DMA_CSR_MAJORLINKCH(1), SHIFT_VALUE(8)},
	{"DMA_CSR_BWC_MASK", DMA_CSR_BWC_MASK, MASK(14,2)},
	{"DMA_CSR_BWC_SHIFT", DMA_CSR_BWC_SHIFT, SHIFT(14)},
	{"DMA_CSR_BWC_VALUE", DMA_CSR_BWC(1), SHIFT_VALUE(14)},
	{"DMA_BITER_ELINKYES_BITER_MASK", DMA_BITER_ELINKYES_BITER_MASK, MASK(0,9)},
	{"DMA_BITER_ELINKYES_BITER_SHIFT", DMA_BITER_ELINKYES_BITER_SHIFT, SHIFT(0)},
	{"DMA_BITER_ELINKYES_BITER_VALUE", DMA_BITER_ELINKYES_BITER(1), SHIFT_VALUE(0)},
	{"DMA_BITER_ELINKYES_ELINK_MASK", DMA_BITER_ELINKYES_ELINK_MASK, MASK(15,1)},
	{"DMA_BITER_ELINKYES_ELINK_SHIFT", DMA_BITER_ELINKYES_ELINK_SHIFT, SHIFT(15)},
	{"DMA_BITER_ELINKNO_ELINK_MASK", DMA_BITER_ELINKNO_ELINK_MASK, MASK(15,1)},
	{"DMA_BITER_ELINKNO_ELINK_SHIFT", DMA_BITER_ELINKNO_ELINK_SHIFT, SHIFT(15)},
	{"DMA_BITER_ELINKNO_BITER_MASK", DMA_BITER_ELINKNO_BITER_MASK, MASK(0,15)},
	{"DMA_BITER_ELINKNO_BITER_SHIFT", DMA_BITER_ELINKNO_BITER_SHIFT, SHIFT(0)},
	{"DMA_BITER_ELINKNO_BITER_VALUE", DMA_BITER_ELINKNO_BITER(1), SHIFT_VALUE(0)},
	{"DMAMUX_CHCFG_SOURCE_MASK", DMAMUX_CHCFG_SOURCE_MASK, MASK(0,6)},
	{"DMAMUX_CHCFG_SOURCE_SHIFT", DMAMUX_CHCFG_SOURCE_SHIFT, SHIFT(0)},
	{"DMAMUX_CHCFG_SOURCE_VALUE", DMAMUX_CHCFG_SOURCE(1), SHIFT_VALUE(0)},
	{"DMAMUX_CHCFG_TRIG_MASK", DMAMUX_CHCFG_TRIG_MASK, MASK(6,1)},
	{"DMAMUX_CHCFG_TRIG_SHIFT", DMAMUX_CHCFG_TRIG_SHIFT, SHIFT(6)},
	{"DMAMUX_CHCFG_ENBL_MASK", DMAMUX_CHCFG_ENBL_MASK, MASK(7,1)},
	{"DMAMUX_CHCFG_ENBL_SHIFT", DMAMUX_CHCFG_ENBL_SHIFT, SHIFT(7)},
	{"OSC_CR_SC16P_MASK", OSC_CR_SC16P_MASK, MASK(0,1)},
	{"OSC_CR_SC16P_SHIFT", OSC_CR_SC16P_SHIFT, SHIFT(0)},
	{"OSC_CR_SC8P_MASK", OSC_CR_SC8P_MASK, MASK(1,1)},
	{"OSC_CR_SC8P_SHIFT", OSC_CR_SC8P_SHIFT, SHIFT(1)},
	{"OSC_CR_SC4P_MASK", OSC_CR_SC4P_MASK, MASK(2,1)},
	{"OSC_CR_SC4P_SHIFT", OSC_CR_SC4P_SHIFT, SHIFT(2)},
	{"OSC_CR_SC2P_MASK", OSC_CR_SC2P_MASK, MASK(3,1)},
	{"OSC_CR_SC2P_SHIFT", OSC_CR_SC2P_SHIFT, SHIFT(3)},
	{"OSC_CR_EREFSTEN_MASK", OSC_CR_EREFSTEN_MASK, MASK(5,1)},
	{"OSC_CR_EREFSTEN_SHIFT", OSC_CR_EREFSTEN_SHIFT, SHIFT(5)},
	{"OSC_CR_ERCLKEN_MASK", OSC_CR_ERCLKEN_MASK, MASK(7,1)},
	{"OSC_CR_ERCLKEN_SHIFT", OSC_CR_ERCLKEN_SHIFT, SHIFT(7)},
	{"I2S_TCSR_FRDE_MASK", I2S_TCSR_FRDE_MASK, MASK(0,1)},
	{"I2S_TCSR_FRDE_SHIFT", I2S_TCSR_FRDE_SHIFT, SHIFT(0)},
	{"I2S_RCSR_FRDE_MASK", I2S_RCSR_FRDE_MASK, MASK(0,1)},
	{"I2S_RCSR_FRDE_SHIFT", I2S_RCSR_FRDE_SHIFT, SHIFT(0)},
	{"I2S_TCSR_FWDE_MASK", I2S_TCSR_FWDE_MASK, MASK(1,1)},
	{"I2S_TCSR_FWDE_SHIFT", I2S_TCSR_FWDE_SHIFT, SHIFT(1)},
	{"I2S_RCSR_FWDE_MASK", I2S_RCSR_FWDE_MASK, MASK(1,1)},
	{"I2S_RCSR_FWDE_SHIFT", I2S_RCSR_FWDE_SHIFT, SHIFT(1)},
	{"I2S_TCSR_FRIE_MASK", I2S_TCSR_FRIE_MASK, MASK(8,1)},
	{"I2S_TCSR_FRIE_SHIFT", I2S_TCSR_FRIE_SHIFT, SHIFT(8)},
	{"I2S_RCSR_FRIE_MASK", I2S_RCSR_FRIE_MASK, MASK(8,1)},
	{"I2S_RCSR_FRIE_SHIFT", I2S_RCSR_FRIE_SHIFT, SHIFT(8)},
	{"I2S_TCSR_FWIE_MASK", I2S_TCSR_FWIE_MASK, MASK(9,1)},
	{"I2S_TCSR_FWIE_SHIFT", I2S_TCSR_FWIE_SHIFT, SHIFT(9)},
	{"I2S_RCSR_FWIE_MASK", I2S_RCSR_FWIE_MASK, MASK(9,1)},
	{"I2S_RCSR_FWIE_SHIFT", I2S_RCSR_FWIE_SHIFT, SHIFT(9)},
	{"I2S_TCSR_FEIE_MASK", I2S_TCSR_FEIE_MASK, MASK(10,1)},
	{"I2S_TCSR_FEIE_SHIFT", I2S_TCSR_FEIE_SHIFT, SHIFT(10)},
	{"I2S_RCSR_FEIE_MASK", I2S_RCSR_FEIE_MASK, MASK(10,1)},
	{"I2S_RCSR_FEIE_SHIFT", I2S_RCSR_FEIE_SHIFT, SHIFT(10)},
	{"I2S_TCSR_SEIE_MASK", I2S_TCSR_SEIE_MASK, MASK(11,1)},
	{"I2S_TCSR_SEIE_SHIFT", I2S_TCSR_SEIE_SHIFT, SHIFT(11)},
	{"I2S_RCSR_SEIE_MASK", I2S_RCSR_SEIE_MASK, MASK(11,1)},
	{"I2S_RCSR_SEIE_SHIFT", I2S_RCSR_SEIE_SHIFT, SHIFT(11)},
	{"I2S_TCSR_WSIE_MASK", I2S_TCSR_WSIE_MASK, MASK(12,1)},
	{"I2S_TCSR_WSIE_SHIFT", I2S_TCSR_WSIE_SHIFT, SHIFT(12)},
	{"I2S_RCSR_WSIE_MASK", I2S_RCSR_WSIE_MASK, MASK(12,1)},
	{"I2S_RCSR_WSIE_SHIFT", I2S_RCSR_WSIE_SHIFT, SHIFT(12)},
	{"I2S_TCSR_FRF_MASK", I2S_TCSR_FRF_MASK, MASK(16,1)},
	{"I2S_TCSR_FRF_SHIFT", I2S_TCSR_FRF_SHIFT, SHIFT(16)},
	{"I2S_RCSR_FRF_MASK", I2S_RCSR_FRF_MASK, MASK(16,1)},
	{"I2S_RCSR_FRF_SHIFT", I2S_RCSR_FRF_SHIFT, SHIFT(16)},
	{"I2S_TCSR_FWF_MASK", I2S_TCSR_FWF_MASK, MASK(17,1)},
	{"I2S_TCSR_FWF_SHIFT", I2S_TCSR_FWF_SHIFT, SHIFT(17)},
	{"I2S_RCSR_FWF_MASK", I2S_RCSR_FWF_MASK, MASK(17,1)},
	{"I2S_RCSR_FWF_SHIFT", I2S_RCSR_FWF_SHIFT, SHIFT(17)},
	{"I2S_TCSR_FEF_MASK", I2S_TCSR_FEF_MASK, MASK(18,1)},
	{"I2S_TCSR_FEF_SHIFT", I2S_TCSR_FEF_SHIFT, SHIFT(18)},
	{"I2S_RCSR_FEF_MASK", I2S_RCSR_FEF_MASK, MASK(18,1)},
	{"I2S_RCSR_FEF_SHIFT", I2S_RCSR_FEF_SHIFT, SHIFT(18)},
	{"I2S_TCSR_SEF_MASK", I2S_TCSR_SEF_MASK, MASK(19,1)},
	{"I2S_TCSR_SEF_SHIFT", I2S_TCSR_SEF_SHIFT, SHIFT(19)},
	{"I2S_RCSR_SEF_MASK", I2S_RCSR_SEF_MASK, MASK(19,1)},
	{"I2S_RCSR_SEF_SHIFT", I2S_RCSR_SEF_SHIFT, SHIFT(19)},
	{"I2S_TCSR_WSF_MASK", I2S_TCSR_WSF_MASK, MASK(20,1)},
	{"I2S_TCSR_WSF_SHIFT", I2S_TCSR_WSF_SHIFT, SHIFT(20)},
	{"I2S_RCSR_WSF_MASK", I2S_RCSR_WSF_MASK, MASK(20,1)},
	{"I2S_RCSR_WSF_SHIFT", I2S_RCSR_WSF_SHIFT, SHIFT(20)},
	{"I2S_TCSR_SR_MASK", I2S_TCSR_SR_MASK, MASK(24,1)},
	{"I2S_TCSR_SR_SHIFT", I2S_TCSR_SR_SHIFT, SHIFT(24)},
	{"I2S_RCSR_SR_MASK", I2S_RCSR_SR_MASK, MASK(24,1)},
	{"I2S_RCSR_SR_SHIFT", I2S_RCSR_SR_SHIFT, SHIFT(24)},
	{"I2S_TCSR_FR_MASK", I2S_TCSR_FR_MASK, MASK(25,1)},
	{"I2S_TCSR_FR_SHIFT", I2S_TCSR_FR_SHIFT, SHIFT(25)},
	{"I2S_RCSR_FR_MASK", I2S_RCSR_FR_MASK, MASK(25,1)},
	{"I2S_RCSR_FR_SHIFT", I2S_RCSR_FR_SHIFT, SHIFT(25)},
	{"I2S_TCSR_BCE_MASK", I2S_TCSR_BCE_MASK, MASK(28,1)},
	{"I2S_TCSR_BCE_SHIFT", I2S_TCSR_BCE_SHIFT, SHIFT(28)},
	{"I2S_RCSR_BCE_MASK", I2S_RCSR_BCE_MASK, MASK(28,1)},
	{"I2S_RCSR_BCE_SHIFT", I2S_RCSR_BCE_SHIFT, SHIFT(28)},
	{"I2S_TCSR_DBGE_MASK", I2S_TCSR_DBGE_MASK, MASK(29,1)},
	{"I2S_TCSR_DBGE_SHIFT", I2S_TCSR_DBGE_SHIFT, SHIFT(29)},
	{"I2S_RCSR_DBGE_MASK", I2S_RCSR_DBGE_MASK, MASK(29,1)},
	{"I2S_RCSR_DBGE_SHIFT", I2S_RCSR_DBGE_SHIFT, SHIFT(29)},
	{"I2S_TCSR_STOPE_MASK", I2S_TCSR_STOPE_MASK, MASK(30,1)},
	{"I2S_TCSR_STOPE_SHIFT", I2S_TCSR_STOPE_SHIFT, SHIFT(30)},
	{"I2S_RCSR_STOPE_MASK", I2S_RCSR_STOPE_MASK, MASK(30,1)},
	{"I2S_RCSR_STOPE_SHIFT", I2S_RCSR_STOPE_SHIFT, SHIFT(30)},
	{"I2S_TCSR_TE_MASK", I2S_TCSR_TE_MASK, MASK(31,1)},
	{"I2S_TCSR_TE_SHIFT", I2S_TCSR_TE_SHIFT, SHIFT(31)},
	{"I2S_TCR1_TFW_MASK", I2S_TCR1_TFW_MASK, MASK(0,3)},
	{"I2S_TCR1_TFW_SHIFT", I2S_TCR1_TFW_SHIFT, SHIFT(0)},
	{"I2S_TCR1_TFW_VALUE", I2S_TCR1_TFW(1), SHIFT_VALUE(0)},
	{"I2S_TCR2_DIV_MASK", I2S_TCR2_DIV_MASK, MASK(0,8)},
	{"I2S_TCR2_DIV_SHIFT", I2S_TCR2_DIV_SHIFT, SHIFT(0)},
	{"I2S_TCR2_DIV_VALUE", I2S_TCR2_DIV(1), SHIFT_VALUE(0)},
	{"I2S_RCR2_DIV_MASK", I2S_RCR2_DIV_MASK, MASK(0,8)},
	{"I2S_RCR2_DIV_SHIFT", I2S_RCR2_DIV_SHIFT, SHIFT(0)},
	{"I2S_RCR2_DIV_VALUE", I2S_RCR2_DIV(1), SHIFT_VALUE(0)},
	{"I2S_TCR2_BCD_MASK", I2S_TCR2_BCD_MASK, MASK(24,1)},
	{"I2S_TCR2_BCD_SHIFT", I2S_TCR2_BCD_SHIFT, SHIFT(24)},
	{"I2S_RCR2_BCD_MASK", I2S_RCR2_BCD_MASK, MASK(24,1)},
	{"I2S_RCR2_BCD_SHIFT", I2S_RCR2_BCD_SHIFT, SHIFT(24)},
	{"I2S_TCR2_BCP_MASK", I2S_TCR2_BCP_MASK, MASK(25,1)},
	{"I2S_TCR2_BCP_SHIFT", I2S_TCR2_BCP_SHIFT, SHIFT(25)},
	{"I2S_RCR2_BCP_MASK", I2S_RCR2_BCP_MASK, MASK(25,1)},
	{"I2S_RCR2_BCP_SHIFT", I2S_RCR2_BCP_SHIFT, SHIFT(25)},
	{"I2S_TCR2_MSEL_MASK", I2S_TCR2_MSEL_MASK, MASK(26,2)},
	{"I2S_TCR2_MSEL_SHIFT", I2S_TCR2_MSEL_SHIFT, SHIFT(26)},
	{"I2S_TCR2_MSEL_VALUE", I2S_TCR2_MSEL(1), SHIFT_VALUE(26)},
	{"I2S_RCR2_MSEL_MASK", I2S_RCR2_MSEL_MASK, MASK(26,2)},
	{"I2S_RCR2_MSEL_SHIFT", I2S_RCR2_MSEL_SHIFT, SHIFT(26)},
	{"I2S_RCR2_MSEL_VALUE", I2S_RCR2_MSEL(1), SHIFT_VALUE(26)},
	{"I2S_TCR2_BCI_MASK", I2S_TCR2_BCI_MASK, MASK(28,1)},
	{"I2S_TCR2_BCI_SHIFT", I2S_TCR2_BCI_SHIFT, SHIFT(28)},
	{"I2S_RCR2_BCI_MASK", I2S_RCR2_BCI_MASK, MASK(28,1)},
	{"I2S_RCR2_BCI_SHIFT", I2S_RCR2_BCI_SHIFT, SHIFT(28)},
	{"I2S_TCR2_BCS_MASK", I2S_TCR2_BCS_MASK, MASK(29,1)},
	{"I2S_TCR2_BCS_SHIFT", I2S_TCR2_BCS_SHIFT, SHIFT(29)},
	{"I2S_RCR2_BCS_MASK", I2S_RCR2_BCS_MASK, MASK(29,1)},
	{"I2S_RCR2_BCS_SHIFT", I2S_RCR2_BCS_SHIFT, SHIFT(29)},
	{"I2S_TCR2_SYNC_MASK", I2S_TCR2_SYNC_MASK, MASK(30,2)},
	{"I2S_TCR2_SYNC_SHIFT", I2S_TCR2_SYNC_SHIFT, SHIFT(30)},
	{"I2S_TCR2_SYNC_VALUE", I2S_TCR2_SYNC(1), SHIFT_VALUE(30)},
	{"I2S_RCR2_SYNC_MASK", I2S_RCR2_SYNC_MASK, MASK(30,2)},
	{"I2S_RCR2_SYNC_SHIFT", I2S_RCR2_SYNC_SHIFT, SHIFT(30)},
	{"I2S_RCR2_SYNC_VALUE", I2S_RCR2_SYNC(1), SHIFT_VALUE(30)},
	{"I2S_TCR3_WDFL_MASK", I2S_TCR3_WDFL_MASK, MASK(0,5)},
	{"I2S_TCR3_WDFL_SHIFT", I2S_TCR3_WDFL_SHIFT, SHIFT(0)},
	{"I2S_TCR3_WDFL_VALUE", I2S_TCR3_WDFL(1), SHIFT_VALUE(0)},
	{"I2S_RCR3_WDFL_MASK", I2S_RCR3_WDFL_MASK, MASK(0,5)},
	{"I2S_RCR3_WDFL_SHIFT", I2S_RCR3_WDFL_SHIFT, SHIFT(0)},
	{"I2S_RCR3_WDFL_VALUE", I2S_RCR3_WDFL(1), SHIFT_VALUE(0)},
	{"I2S_TCR3_TCE_MASK", I2S_TCR3_TCE_MASK, MASK(16,2)},
	{"I2S_TCR3_TCE_SHIFT", I2S_TCR3_TCE_SHIFT, SHIFT(16)},
	{"I2S_TCR3_TCE_VALUE", I2S_TCR3_TCE(1), SHIFT_VALUE(16)},
	{"I2S_TCR4_FSD_MASK", I2S_TCR4_FSD_MASK, MASK(0,1)},
	{"I2S_TCR4_FSD_SHIFT", I2S_TCR4_FSD_SHIFT, SHIFT(0)},
	{"I2S_RCR4_FSD_MASK", I2S_RCR4_FSD_MASK, MASK(0,1)},
	{"I2S_RCR4_FSD_SHIFT", I2S_RCR4_FSD_SHIFT, SHIFT(0)},
	{"I2S_TCR4_FSP_MASK", I2S_TCR4_FSP_MASK, MASK(1,1)},
	{"I2S_TCR4_FSP_SHIFT", I2S_TCR4_FSP_SHIFT, SHIFT(1)},
	{"I2S_RCR4_FSP_MASK", I2S_RCR4_FSP_MASK, MASK(1,1)},
	{"I2S_RCR4_FSP_SHIFT", I2S_RCR4_FSP_SHIFT, SHIFT(1)},
	{"I2S_TCR4_FSE_MASK", I2S_TCR4_FSE_MASK, MASK(3,1)},
	{"I2S_TCR4_FSE_SHIFT", I2S_TCR4_FSE_SHIFT, SHIFT(3)},
	{"I2S_RCR4_FSE_MASK", I2S_RCR4_FSE_MASK, MASK(3,1)},
	{"I2S_RCR4_FSE_SHIFT", I2S_RCR4_FSE_SHIFT, SHIFT(3)},
	{"I2S_TCR4_MF_MASK", I2S_TCR4_MF_MASK, MASK(4,1)},
	{"I2S_TCR4_MF_SHIFT", I2S_TCR4_MF_SHIFT, SHIFT(4)},
	{"I2S_RCR4_MF_MASK", I2S_RCR4_MF_MASK, MASK(4,1)},
	{"I2S_RCR4_MF_SHIFT", I2S_RCR4_MF_SHIFT, SHIFT(4)},
	{"I2S_TCR4_SYWD_MASK", I2S_TCR4_SYWD_MASK, MASK(8,5)},
	{"I2S_TCR4_SYWD_SHIFT", I2S_TCR4_SYWD_SHIFT, SHIFT(8)},
	{"I2S_TCR4_SYWD_VALUE", I2S_TCR4_SYWD(1), SHIFT_VALUE(8)},
	{"I2S_RCR4_SYWD_MASK", I2S_RCR4_SYWD_MASK, MASK(8,5)},
	{"I2S_RCR4_SYWD_SHIFT", I2S_RCR4_SYWD_SHIFT, SHIFT(8)},
	{"I2S_RCR4_SYWD_VALUE", I2S_RCR4_SYWD(1), SHIFT_VALUE(8)},
	{"I2S_TCR4_FRSZ_MASK", I2S_TCR4_FRSZ_MASK, MASK(16,5)},
	{"I2S_TCR4_FRSZ_SHIFT", I2S_TCR4_FRSZ_SHIFT, SHIFT(16)},
	{"I2S_TCR4_FRSZ_VALUE", I2S_TCR4_FRSZ(1), SHIFT_VALUE(16)},
	{"I2S_RCR4_FRSZ_MASK", I2S_RCR4_FRSZ_MASK, MASK(16,5)},
	{"I2S_RCR4_FRSZ_SHIFT", I2S_RCR4_FRSZ_SHIFT, SHIFT(16)},
	{"I2S_RCR4_FRSZ_VALUE", I2S_RCR4_FRSZ(1), SHIFT_VALUE(16)},
	{"I2S_TCR5_FBT_MASK", I2S_TCR5_FBT_MASK, MASK(8,5)},
	{"I2S_TCR5_FBT_SHIFT", I2S_TCR5_FBT_SHIFT, SHIFT(8)},
	{"I2S_TCR5_FBT_VALUE", I2S_TCR5_FBT(1), SHIFT_VALUE(8)},
	{"I2S_RCR5_FBT_MASK", I2S_RCR5_FBT_MASK, MASK(8,5)},
	{"I2S_RCR5_FBT_SHIFT", I2S_RCR5_FBT_SHIFT, SHIFT(8)},
	{"I2S_RCR5_FBT_VALUE", I2S_RCR5_FBT(1), SHIFT_VALUE(8)},
	{"I2S_TCR5_W0W_MASK", I2S_TCR5_W0W_MASK, MASK(16,5)},
	{"I2S_TCR5_W0W_SHIFT", I2S_TCR5_W0W_SHIFT, SHIFT(16)},
	{"I2S_TCR5_W0W_VALUE", I2S_TCR5_W0W(1), SHIFT_VALUE(16)},
	{"I2S_RCR5_W0W_MASK", I2S_RCR5_W0W_MASK, MASK(16,5)},
	{"I2S_RCR5_W0W_SHIFT", I2S_RCR5_W0W_SHIFT, SHIFT(16)},
	{"I2S_RCR5_W0W_VALUE", I2S_RCR5_W0W(1), SHIFT_VALUE(16)},
	{"I2S_TCR5_WNW_MASK", I2S_TCR5_WNW_MASK, MASK(24,5)},
	{"I2S_TCR5_WNW_SHIFT", I2S_TCR5_WNW_SHIFT, SHIFT(24)},
	{"I2S_TCR5_WNW_VALUE", I2S_TCR5_WNW(1), SHIFT_VALUE(24)},
	{"I2S_RCR5_WNW_MASK", I2S_RCR5_WNW_MASK, MASK(24,5)},
	{"I2S_RCR5_WNW_SHIFT", I2S_RCR5_WNW_SHIFT, SHIFT(24)},
	{"I2S_RCR5_WNW_VALUE", I2S_RCR5_WNW(1), SHIFT_VALUE(24)},
	{"I2S_TDR_TDR_MASK", I2S_TDR_TDR_MASK, MASK(0,32)},
	{"I2S_TDR_TDR_SHIFT", I2S_TDR_TDR_SHIFT, SHIFT(0)},
	{"I2S_TDR_TDR_VALUE", I2S_TDR_TDR(1), SHIFT_VALUE(0)},
	{"I2S_TFR_RFP_MASK", I2S_TFR_RFP_MASK, MASK(0,4)},
	{"I2S_TFR_RFP_SHIFT", I2S_TFR_RFP_SHIFT, SHIFT(0)},
	{"I2S_TFR_RFP_VALUE", I2S_TFR_RFP(1), SHIFT_VALUE(0)},
	{"I2S_RFR_RFP_MASK", I2S_RFR_RFP_MASK, MASK(0,4)},
	{"I2S_RFR_RFP_SHIFT", I2S_RFR_RFP_SHIFT, SHIFT(0)},
	{"I2S_RFR_RFP_VALUE", I2S_RFR_RFP(1), SHIFT_VALUE(0)},
	{"I2S_TFR_WFP_MASK", I2S_TFR_WFP_MASK, MASK(16,4)},
	{"I2S_TFR_WFP_SHIFT", I2S_TFR_WFP_SHIFT, SHIFT(16)},
	{"I2S_TFR_WFP_VALUE", I2S_TFR_WFP(1), SHIFT_VALUE(16)},
	{"I2S_RFR_WFP_MASK", I2S_RFR_WFP_MASK, MASK(16,4)},
	{"I2S_RFR_WFP_SHIFT", I2S_RFR_WFP_SHIFT, SHIFT(16)},
	{"I2S_RFR_WFP_VALUE", I2S_RFR_WFP(1), SHIFT_VALUE(16)},
	{"I2S_TMR_TWM_MASK", I2S_TMR_TWM_MASK, MASK(0,32)},
	{"I2S_TMR_TWM_SHIFT", I2S_TMR_TWM_SHIFT, SHIFT(0)},
	{"I2S_TMR_TWM_VALUE", I2S_TMR_TWM(1), SHIFT_VALUE(0)},
	{"I2S_RCSR_RE_MASK", I2S_RCSR_RE_MASK, MASK(31,1)},
	{"I2S_RCSR_RE_SHIFT", I2S_RCSR_RE_SHIFT, SHIFT(31)},
	{"I2S_RCR1_RFW_MASK", I2S_RCR1_RFW_MASK, MASK(0,3)},
	{"I2S_RCR1_RFW_SHIFT", I2S_RCR1_RFW_SHIFT, SHIFT(0)},
	{"I2S_RCR1_RFW_VALUE", I2S_RCR1_RFW(1), SHIFT_VALUE(0)},
	{"I2S_RCR3_RCE_MASK", I2S_RCR3_RCE_MASK, MASK(16,2)},
	{"I2S_RCR3_RCE_SHIFT", I2S_RCR3_RCE_SHIFT, SHIFT(16)},
	{"I2S_RCR3_RCE_VALUE", I2S_RCR3_RCE(1), SHIFT_VALUE(16)},
	{"I2S_RDR_RDR_MASK", I2S_RDR_RDR_MASK, MASK(0,32)},
	{"I2S_RDR_RDR_SHIFT", I2S_RDR_RDR_SHIFT, SHIFT(0)},
	{"I2S_RDR_RDR_VALUE", I2S_RDR_RDR(1), SHIFT_VALUE(0)},
	{"I2S_RMR_RWM_MASK", I2S_RMR_RWM_MASK, MASK(0,32)},
	{"I2S_RMR_RWM_SHIFT", I2S_RMR_RWM_SHIFT, SHIFT(0)},
	{"I2S_RMR_RWM_VALUE", I2S_RMR_RWM(1), SHIFT_VALUE(0)},
	{"I2S_MCR_MICS_MASK", I2S_MCR_MICS_MASK, MASK(24,2)},
	{"I2S_MCR_MICS_SHIFT", I2S_MCR_MICS_SHIFT, SHIFT(24)},
	{"I2S_MCR_MICS_VALUE", I2S_MCR_MICS(1), SHIFT_VALUE(24)},
	{"I2S_MCR_MOE_MASK", I2S_MCR_MOE_MASK, MASK(30,1)},
	{"I2S_MCR_MOE_SHIFT", I2S_MCR_MOE_SHIFT, SHIFT(30)},
	{"I2S_MCR_DUF_MASK", I2S_MCR_DUF_MASK, MASK(31,1)},
	{"I2S_MCR_DUF_SHIFT", I2S_MCR_DUF_SHIFT, SHIFT(31)},
	{"I2S_MDR_DIVIDE_MASK", I2S_MDR_DIVIDE_MASK, MASK(0,12)},
	{"I2S_MDR_DIVIDE_SHIFT", I2S_MDR_DIVIDE_SHIFT, SHIFT(0)},
	{"I2S_MDR_DIVIDE_VALUE", I2S_MDR_DIVIDE(1), SHIFT_VALUE(0)},
	{"I2S_MDR_FRACT_MASK", I2S_MDR_FRACT_MASK, MASK(12,8)},
	{"I2S_MDR_FRACT_SHIFT", I2S_MDR_FRACT_SHIFT, SHIFT(12)},
	{"I2S_MDR_FRACT_VALUE", I2S_MDR_FRACT(1), SHIFT_VALUE(12)},
	{"CRC_DATALL_DATALL_MASK", CRC_DATALL_DATALL_MASK, MASK(0,8)},
	{"CRC_DATALL_DATALL_SHIFT", CRC_DATALL_DATALL_SHIFT, SHIFT(0)},
	{"CRC_DATALL_DATALL_VALUE", CRC_DATALL_DATALL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LL_MASK", CRC_DATA_LL_MASK, MASK(0,8)},
	{"CRC_DATA_LL_SHIFT", CRC_DATA_LL_SHIFT, SHIFT(0)},
	{"CRC_DATA_LL_VALUE", CRC_DATA_LL(1), SHIFT_VALUE(0)},
	{"CRC_DATA_LU_MASK", CRC_DATA_LU_MASK, MASK(8,8)},
	{"CRC_DATA_LU_SHIFT", CRC_DATA_LU_SHIFT, SHIFT(8)},
	{"CRC_DATA_LU_VALUE", CRC_DATA_LU(1), SHIFT_VALUE(8)},
	{"CRC_DATA_HL_MASK", CRC_DATA_HL_MASK, MASK(16,8)},
	{"CRC_DATA_HL_SHIFT", CRC_DATA_HL_SHIFT, SHIFT(16)},
	{"CRC_DATA_HL_VALUE", CRC_DATA_HL(1), SHIFT_VALUE(16)},
	{"CRC_DATA_HU_MASK", CRC_DATA_HU_MASK, MASK(24,8)},
	{"CRC_DATA_HU_SHIFT", CRC_DATA_HU_SHIFT, SHIFT(24)},
	{"CRC_DATA_HU_VALUE", CRC_DATA_HU(1), SHIFT_VALUE(24)},
	{"CRC_DATAL_DATAL_MASK", CRC_DATAL_DATAL_MASK, MASK(0,16)},
	{"CRC_DATAL_DATAL_SHIFT", CRC_DATAL_DATAL_SHIFT, SHIFT(0)},
	{"CRC_DATAL_DATAL_VALUE", CRC_DATAL_DATAL(1), SHIFT_VALUE(0)},
	{"CRC_DATALU_DATALU_MASK", CRC_DATALU_DATALU_MASK, MASK(0,8)},
	{"CRC_DATALU_DATALU_SHIFT", CRC_DATALU_DATALU_SHIFT, SHIFT(0)},
	{"CRC_DATALU_DATALU_VALUE", CRC_DATALU_DATALU(1), SHIFT_VALUE(0)},
	{"CRC_DATAHL_DATAHL_MASK", CRC_DATAHL_DATAHL_MASK, MASK(0,8)},
	{"CRC_DATAHL_DATAHL_SHIFT", CRC_DATAHL_DATAHL_SHIFT, SHIFT(0)},
	{"CRC_DATAHL_DATAHL_VALUE", CRC_DATAHL_DATAHL(1), SHIFT_VALUE(0)},
	{"CRC_DATAH_DATAH_MASK", CRC_DATAH_DATAH_MASK, MASK(0,16)},
	{"CRC_DATAH_DATAH_SHIFT", CRC_DATAH_DATAH_SHIFT, SHIFT(0)},
	{"CRC_DATAH_DATAH_VALUE", CRC_DATAH_DATAH(1), SHIFT_VALUE(0)},
	{"CRC_DATAHU_DATAHU_MASK", CRC_DATAHU_DATAHU_MASK, MASK(0,8)},
	{"CRC_DATAHU_DATAHU_SHIFT", CRC_DATAHU_DATAHU_SHIFT, SHIFT(0)},
	{"CRC_DATAHU_DATAHU_VALUE", CRC_DATAHU_DATAHU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_LOW_MASK", CRC_GPOLY_LOW_MASK, MASK(0,16)},
	{"CRC_GPOLY_LOW_SHIFT", CRC_GPOLY_LOW_SHIFT, SHIFT(0)},
	{"CRC_GPOLY_LOW_VALUE", CRC_GPOLY_LOW(1), SHIFT_VALUE(0)},
	{"CRC_GPOLY_HIGH_MASK", CRC_GPOLY_HIGH_MASK, MASK(16,16)},
	{"CRC_GPOLY_HIGH_SHIFT", CRC_GPOLY_HIGH_SHIFT, SHIFT(16)},
	{"CRC_GPOLY_HIGH_VALUE", CRC_GPOLY_HIGH(1), SHIFT_VALUE(16)},
	{"CRC_GPOLYLL_GPOLYLL_MASK", CRC_GPOLYLL_GPOLYLL_MASK, MASK(0,8)},
	{"CRC_GPOLYLL_GPOLYLL_SHIFT", CRC_GPOLYLL_GPOLYLL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLL_GPOLYLL_VALUE", CRC_GPOLYLL_GPOLYLL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYL_GPOLYL_MASK", CRC_GPOLYL_GPOLYL_MASK, MASK(0,16)},
	{"CRC_GPOLYL_GPOLYL_SHIFT", CRC_GPOLYL_GPOLYL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYL_GPOLYL_VALUE", CRC_GPOLYL_GPOLYL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYLU_GPOLYLU_MASK", CRC_GPOLYLU_GPOLYLU_MASK, MASK(0,8)},
	{"CRC_GPOLYLU_GPOLYLU_SHIFT", CRC_GPOLYLU_GPOLYLU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYLU_GPOLYLU_VALUE", CRC_GPOLYLU_GPOLYLU(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYH_GPOLYH_MASK", CRC_GPOLYH_GPOLYH_MASK, MASK(0,16)},
	{"CRC_GPOLYH_GPOLYH_SHIFT", CRC_GPOLYH_GPOLYH_SHIFT, SHIFT(0)},
	{"CRC_GPOLYH_GPOLYH_VALUE", CRC_GPOLYH_GPOLYH(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHL_GPOLYHL_MASK", CRC_GPOLYHL_GPOLYHL_MASK, MASK(0,8)},
	{"CRC_GPOLYHL_GPOLYHL_SHIFT", CRC_GPOLYHL_GPOLYHL_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHL_GPOLYHL_VALUE", CRC_GPOLYHL_GPOLYHL(1), SHIFT_VALUE(0)},
	{"CRC_GPOLYHU_GPOLYHU_MASK", CRC_GPOLYHU_GPOLYHU_MASK, MASK(0,8)},
	{"CRC_GPOLYHU_GPOLYHU_SHIFT", CRC_GPOLYHU_GPOLYHU_SHIFT, SHIFT(0)},
	{"CRC_GPOLYHU_GPOLYHU_VALUE", CRC_GPOLYHU_GPOLYHU(1), SHIFT_VALUE(0)},
	{"CRC_CTRL_TCRC_MASK", CRC_CTRL_TCRC_MASK, MASK(24,1)},
	{"CRC_CTRL_TCRC_SHIFT", CRC_CTRL_TCRC_SHIFT, SHIFT(24)},
	{"CRC_CTRL_WAS_MASK", CRC_CTRL_WAS_MASK, MASK(25,1)},
	{"CRC_CTRL_WAS_SHIFT", CRC_CTRL_WAS_SHIFT, SHIFT(25)},
	{"CRC_CTRL_FXOR_MASK", CRC_CTRL_FXOR_MASK, MASK(26,1)},
	{"CRC_CTRL_FXOR_SHIFT", CRC_CTRL_FXOR_SHIFT, SHIFT(26)},
	{"CRC_CTRL_TOTR_MASK", CRC_CTRL_TOTR_MASK, MASK(28,2)},
	{"CRC_CTRL_TOTR_SHIFT", CRC_CTRL_TOTR_SHIFT, SHIFT(28)},
	{"CRC_CTRL_TOTR_VALUE", CRC_CTRL_TOTR(1), SHIFT_VALUE(28)},
	{"CRC_CTRL_TOT_MASK", CRC_CTRL_TOT_MASK, MASK(30,2)},
	{"CRC_CTRL_TOT_SHIFT", CRC_CTRL_TOT_SHIFT, SHIFT(30)},
	{"CRC_CTRL_TOT_VALUE", CRC_CTRL_TOT(1), SHIFT_VALUE(30)},
	{"CRC_CTRLHU_TCRC_MASK", CRC_CTRLHU_TCRC_MASK, MASK(0,1)},
	{"CRC_CTRLHU_TCRC_SHIFT", CRC_CTRLHU_TCRC_SHIFT, SHIFT(0)},
	{"CRC_CTRLHU_WAS_MASK", CRC_CTRLHU_WAS_MASK, MASK(1,1)},
	{"CRC_CTRLHU_WAS_SHIFT", CRC_CTRLHU_WAS_SHIFT, SHIFT(1)},
	{"CRC_CTRLHU_FXOR_MASK", CRC_CTRLHU_FXOR_MASK, MASK(2,1)},
	{"CRC_CTRLHU_FXOR_SHIFT", CRC_CTRLHU_FXOR_SHIFT, SHIFT(2)},
	{"CRC_CTRLHU_TOTR_MASK", CRC_CTRLHU_TOTR_MASK, MASK(4,2)},
	{"CRC_CTRLHU_TOTR_SHIFT", CRC_CTRLHU_TOTR_SHIFT, SHIFT(4)},
	{"CRC_CTRLHU_TOTR_VALUE", CRC_CTRLHU_TOTR(1), SHIFT_VALUE(4)},
	{"CRC_CTRLHU_TOT_MASK", CRC_CTRLHU_TOT_MASK, MASK(6,2)},
	{"CRC_CTRLHU_TOT_SHIFT", CRC_CTRLHU_TOT_SHIFT, SHIFT(6)},
	{"CRC_CTRLHU_TOT_VALUE", CRC_CTRLHU_TOT(1), SHIFT_VALUE(6)},
	{"USBDCD_CONTROL_IACK_MASK", USBDCD_CONTROL_IACK_MASK, MASK(0,1)},
	{"USBDCD_CONTROL_IACK_SHIFT", USBDCD_CONTROL_IACK_SHIFT, SHIFT(0)},
	{"USBDCD_CONTROL_IF_MASK", USBDCD_CONTROL_IF_MASK, MASK(8,1)},
	{"USBDCD_CONTROL_IF_SHIFT", USBDCD_CONTROL_IF_SHIFT, SHIFT(8)},
	{"USBDCD_CONTROL_IE_MASK", USBDCD_CONTROL_IE_MASK, MASK(16,1)},
	{"USBDCD_CONTROL_IE_SHIFT", USBDCD_CONTROL_IE_SHIFT, SHIFT(16)},
	{"USBDCD_CONTROL_BC12_MASK", USBDCD_CONTROL_BC12_MASK, MASK(17,1)},
	{"USBDCD_CONTROL_BC12_SHIFT", USBDCD_CONTROL_BC12_SHIFT, SHIFT(17)},
	{"USBDCD_CONTROL_START_MASK", USBDCD_CONTROL_START_MASK, MASK(24,1)},
	{"USBDCD_CONTROL_START_SHIFT", USBDCD_CONTROL_START_SHIFT, SHIFT(24)},
	{"USBDCD_CONTROL_SR_MASK", USBDCD_CONTROL_SR_MASK, MASK(25,1)},
	{"USBDCD_CONTROL_SR_SHIFT", USBDCD_CONTROL_SR_SHIFT, SHIFT(25)},
	{"USBDCD_CLOCK_CLOCK_UNIT_MASK", USBDCD_CLOCK_CLOCK_UNIT_MASK, MASK(0,1)},
	{"USBDCD_CLOCK_CLOCK_UNIT_SHIFT", USBDCD_CLOCK_CLOCK_UNIT_SHIFT, SHIFT(0)},
	{"USBDCD_CLOCK_CLOCK_SPEED_MASK", USBDCD_CLOCK_CLOCK_SPEED_MASK, MASK(2,10)},
	{"USBDCD_CLOCK_CLOCK_SPEED_SHIFT", USBDCD_CLOCK_CLOCK_SPEED_SHIFT, SHIFT(2)},
	{"USBDCD_CLOCK_CLOCK_SPEED_VALUE", USBDCD_CLOCK_CLOCK_SPEED(1), SHIFT_VALUE(2)},
	{"USBDCD_STATUS_SEQ_RES_MASK", USBDCD_STATUS_SEQ_RES_MASK, MASK(16,2)},
	{"USBDCD_STATUS_SEQ_RES_SHIFT", USBDCD_STATUS_SEQ_RES_SHIFT, SHIFT(16)},
	{"USBDCD_STATUS_SEQ_RES_VALUE", USBDCD_STATUS_SEQ_RES(1), SHIFT_VALUE(16)},
	{"USBDCD_STATUS_SEQ_STAT_MASK", USBDCD_STATUS_SEQ_STAT_MASK, MASK(18,2)},
	{"USBDCD_STATUS_SEQ_STAT_SHIFT", USBDCD_STATUS_SEQ_STAT_SHIFT, SHIFT(18)},
	{"USBDCD_STATUS_SEQ_STAT_VALUE", USBDCD_STATUS_SEQ_STAT(1), SHIFT_VALUE(18)},
	{"USBDCD_STATUS_ERR_MASK", USBDCD_STATUS_ERR_MASK, MASK(20,1)},
	{"USBDCD_STATUS_ERR_SHIFT", USBDCD_STATUS_ERR_SHIFT, SHIFT(20)},
	{"USBDCD_STATUS_TO_MASK", USBDCD_STATUS_TO_MASK, MASK(21,1)},
	{"USBDCD_STATUS_TO_SHIFT", USBDCD_STATUS_TO_SHIFT, SHIFT(21)},
	{"USBDCD_STATUS_ACTIVE_MASK", USBDCD_STATUS_ACTIVE_MASK, MASK(22,1)},
	{"USBDCD_STATUS_ACTIVE_SHIFT", USBDCD_STATUS_ACTIVE_SHIFT, SHIFT(22)},
	{"USBDCD_TIMER0_TUNITCON_MASK", USBDCD_TIMER0_TUNITCON_MASK, MASK(0,12)},
	{"USBDCD_TIMER0_TUNITCON_SHIFT", USBDCD_TIMER0_TUNITCON_SHIFT, SHIFT(0)},
	{"USBDCD_TIMER0_TUNITCON_VALUE", USBDCD_TIMER0_TUNITCON(1), SHIFT_VALUE(0)},
	{"USBDCD_TIMER0_TSEQ_INIT_MASK", USBDCD_TIMER0_TSEQ_INIT_MASK, MASK(16,10)},
	{"USBDCD_TIMER0_TSEQ_INIT_SHIFT", USBDCD_TIMER0_TSEQ_INIT_SHIFT, SHIFT(16)},
	{"USBDCD_TIMER0_TSEQ_INIT_VALUE", USBDCD_TIMER0_TSEQ_INIT(1), SHIFT_VALUE(16)},
	{"USBDCD_TIMER1_TVDPSRC_ON_MASK", USBDCD_TIMER1_TVDPSRC_ON_MASK, MASK(0,10)},
	{"USBDCD_TIMER1_TVDPSRC_ON_SHIFT", USBDCD_TIMER1_TVDPSRC_ON_SHIFT, SHIFT(0)},
	{"USBDCD_TIMER1_TVDPSRC_ON_VALUE", USBDCD_TIMER1_TVDPSRC_ON(1), SHIFT_VALUE(0)},
	{"USBDCD_TIMER1_TDCD_DBNC_MASK", USBDCD_TIMER1_TDCD_DBNC_MASK, MASK(16,10)},
	{"USBDCD_TIMER1_TDCD_DBNC_SHIFT", USBDCD_TIMER1_TDCD_DBNC_SHIFT, SHIFT(16)},
	{"USBDCD_TIMER1_TDCD_DBNC_VALUE", USBDCD_TIMER1_TDCD_DBNC(1), SHIFT_VALUE(16)},
	{"USBDCD_TIMER2_BC11_CHECK_DM_MASK", USBDCD_TIMER2_BC11_CHECK_DM_MASK, MASK(0,4)},
	{"USBDCD_TIMER2_BC11_CHECK_DM_SHIFT", USBDCD_TIMER2_BC11_CHECK_DM_SHIFT, SHIFT(0)},
	{"USBDCD_TIMER2_BC11_CHECK_DM_VALUE", USBDCD_TIMER2_BC11_CHECK_DM(1), SHIFT_VALUE(0)},
	{"USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK", USBDCD_TIMER2_BC11_TVDPSRC_CON_MASK, MASK(16,10)},
	{"USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT", USBDCD_TIMER2_BC11_TVDPSRC_CON_SHIFT, SHIFT(16)},
	{"USBDCD_TIMER2_BC11_TVDPSRC_CON_VALUE", USBDCD_TIMER2_BC11_TVDPSRC_CON(1), SHIFT_VALUE(16)},
	{"USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK", USBDCD_TIMER2_BC12_TVDMSRC_ON_MASK, MASK(0,10)},
	{"USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT", USBDCD_TIMER2_BC12_TVDMSRC_ON_SHIFT, SHIFT(0)},
	{"USBDCD_TIMER2_BC12_TVDMSRC_ON_VALUE", USBDCD_TIMER2_BC12_TVDMSRC_ON(1), SHIFT_VALUE(0)},
	{"USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK", USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_MASK, MASK(16,10)},
	{"USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT", USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_SHIFT, SHIFT(16)},
	{"USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD_VALUE", USBDCD_TIMER2_BC12_TWAIT_AFTER_PRD(1), SHIFT_VALUE(16)},
	{"AIPS_PACRA_TP7_MASK", AIPS_PACRA_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRA_TP7_SHIFT", AIPS_PACRA_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRB_TP7_MASK", AIPS_PACRB_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRB_TP7_SHIFT", AIPS_PACRB_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRC_TP7_MASK", AIPS_PACRC_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRC_TP7_SHIFT", AIPS_PACRC_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRD_TP7_MASK", AIPS_PACRD_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRD_TP7_SHIFT", AIPS_PACRD_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRE_TP7_MASK", AIPS_PACRE_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRE_TP7_SHIFT", AIPS_PACRE_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRF_TP7_MASK", AIPS_PACRF_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRF_TP7_SHIFT", AIPS_PACRF_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRG_TP7_MASK", AIPS_PACRG_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRG_TP7_SHIFT", AIPS_PACRG_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRH_TP7_MASK", AIPS_PACRH_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRH_TP7_SHIFT", AIPS_PACRH_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRI_TP7_MASK", AIPS_PACRI_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRI_TP7_SHIFT", AIPS_PACRI_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRJ_TP7_MASK", AIPS_PACRJ_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRJ_TP7_SHIFT", AIPS_PACRJ_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRK_TP7_MASK", AIPS_PACRK_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRK_TP7_SHIFT", AIPS_PACRK_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRL_TP7_MASK", AIPS_PACRL_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRL_TP7_SHIFT", AIPS_PACRL_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRM_TP7_MASK", AIPS_PACRM_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRM_TP7_SHIFT", AIPS_PACRM_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRN_TP7_MASK", AIPS_PACRN_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRN_TP7_SHIFT", AIPS_PACRN_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRO_TP7_MASK", AIPS_PACRO_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRO_TP7_SHIFT", AIPS_PACRO_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRP_TP7_MASK", AIPS_PACRP_TP7_MASK, MASK(0,1)},
	{"AIPS_PACRP_TP7_SHIFT", AIPS_PACRP_TP7_SHIFT, SHIFT(0)},
	{"AIPS_PACRA_WP7_MASK", AIPS_PACRA_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRA_WP7_SHIFT", AIPS_PACRA_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRB_WP7_MASK", AIPS_PACRB_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRB_WP7_SHIFT", AIPS_PACRB_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRC_WP7_MASK", AIPS_PACRC_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRC_WP7_SHIFT", AIPS_PACRC_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRD_WP7_MASK", AIPS_PACRD_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRD_WP7_SHIFT", AIPS_PACRD_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRE_WP7_MASK", AIPS_PACRE_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRE_WP7_SHIFT", AIPS_PACRE_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRF_WP7_MASK", AIPS_PACRF_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRF_WP7_SHIFT", AIPS_PACRF_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRG_WP7_MASK", AIPS_PACRG_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRG_WP7_SHIFT", AIPS_PACRG_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRH_WP7_MASK", AIPS_PACRH_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRH_WP7_SHIFT", AIPS_PACRH_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRI_WP7_MASK", AIPS_PACRI_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRI_WP7_SHIFT", AIPS_PACRI_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRJ_WP7_MASK", AIPS_PACRJ_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRJ_WP7_SHIFT", AIPS_PACRJ_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRK_WP7_MASK", AIPS_PACRK_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRK_WP7_SHIFT", AIPS_PACRK_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRL_WP7_MASK", AIPS_PACRL_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRL_WP7_SHIFT", AIPS_PACRL_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRM_WP7_MASK", AIPS_PACRM_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRM_WP7_SHIFT", AIPS_PACRM_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRN_WP7_MASK", AIPS_PACRN_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRN_WP7_SHIFT", AIPS_PACRN_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRO_WP7_MASK", AIPS_PACRO_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRO_WP7_SHIFT", AIPS_PACRO_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRP_WP7_MASK", AIPS_PACRP_WP7_MASK, MASK(1,1)},
	{"AIPS_PACRP_WP7_SHIFT", AIPS_PACRP_WP7_SHIFT, SHIFT(1)},
	{"AIPS_PACRA_SP7_MASK", AIPS_PACRA_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRA_SP7_SHIFT", AIPS_PACRA_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRB_SP7_MASK", AIPS_PACRB_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRB_SP7_SHIFT", AIPS_PACRB_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRC_SP7_MASK", AIPS_PACRC_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRC_SP7_SHIFT", AIPS_PACRC_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRD_SP7_MASK", AIPS_PACRD_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRD_SP7_SHIFT", AIPS_PACRD_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRE_SP7_MASK", AIPS_PACRE_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRE_SP7_SHIFT", AIPS_PACRE_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRF_SP7_MASK", AIPS_PACRF_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRF_SP7_SHIFT", AIPS_PACRF_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRG_SP7_MASK", AIPS_PACRG_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRG_SP7_SHIFT", AIPS_PACRG_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRH_SP7_MASK", AIPS_PACRH_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRH_SP7_SHIFT", AIPS_PACRH_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRI_SP7_MASK", AIPS_PACRI_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRI_SP7_SHIFT", AIPS_PACRI_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRJ_SP7_MASK", AIPS_PACRJ_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRJ_SP7_SHIFT", AIPS_PACRJ_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRK_SP7_MASK", AIPS_PACRK_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRK_SP7_SHIFT", AIPS_PACRK_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRL_SP7_MASK", AIPS_PACRL_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRL_SP7_SHIFT", AIPS_PACRL_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRM_SP7_MASK", AIPS_PACRM_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRM_SP7_SHIFT", AIPS_PACRM_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRN_SP7_MASK", AIPS_PACRN_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRN_SP7_SHIFT", AIPS_PACRN_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRO_SP7_MASK", AIPS_PACRO_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRO_SP7_SHIFT", AIPS_PACRO_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRP_SP7_MASK", AIPS_PACRP_SP7_MASK, MASK(2,1)},
	{"AIPS_PACRP_SP7_SHIFT", AIPS_PACRP_SP7_SHIFT, SHIFT(2)},
	{"AIPS_PACRA_TP6_MASK", AIPS_PACRA_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRA_TP6_SHIFT", AIPS_PACRA_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRB_TP6_MASK", AIPS_PACRB_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRB_TP6_SHIFT", AIPS_PACRB_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRC_TP6_MASK", AIPS_PACRC_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRC_TP6_SHIFT", AIPS_PACRC_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRD_TP6_MASK", AIPS_PACRD_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRD_TP6_SHIFT", AIPS_PACRD_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRE_TP6_MASK", AIPS_PACRE_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRE_TP6_SHIFT", AIPS_PACRE_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRF_TP6_MASK", AIPS_PACRF_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRF_TP6_SHIFT", AIPS_PACRF_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRG_TP6_MASK", AIPS_PACRG_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRG_TP6_SHIFT", AIPS_PACRG_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRH_TP6_MASK", AIPS_PACRH_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRH_TP6_SHIFT", AIPS_PACRH_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRI_TP6_MASK", AIPS_PACRI_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRI_TP6_SHIFT", AIPS_PACRI_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRJ_TP6_MASK", AIPS_PACRJ_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRJ_TP6_SHIFT", AIPS_PACRJ_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRK_TP6_MASK", AIPS_PACRK_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRK_TP6_SHIFT", AIPS_PACRK_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRL_TP6_MASK", AIPS_PACRL_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRL_TP6_SHIFT", AIPS_PACRL_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRM_TP6_MASK", AIPS_PACRM_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRM_TP6_SHIFT", AIPS_PACRM_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRN_TP6_MASK", AIPS_PACRN_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRN_TP6_SHIFT", AIPS_PACRN_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRO_TP6_MASK", AIPS_PACRO_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRO_TP6_SHIFT", AIPS_PACRO_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRP_TP6_MASK", AIPS_PACRP_TP6_MASK, MASK(4,1)},
	{"AIPS_PACRP_TP6_SHIFT", AIPS_PACRP_TP6_SHIFT, SHIFT(4)},
	{"AIPS_PACRA_WP6_MASK", AIPS_PACRA_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRA_WP6_SHIFT", AIPS_PACRA_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRB_WP6_MASK", AIPS_PACRB_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRB_WP6_SHIFT", AIPS_PACRB_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRC_WP6_MASK", AIPS_PACRC_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRC_WP6_SHIFT", AIPS_PACRC_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRD_WP6_MASK", AIPS_PACRD_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRD_WP6_SHIFT", AIPS_PACRD_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRE_WP6_MASK", AIPS_PACRE_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRE_WP6_SHIFT", AIPS_PACRE_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRF_WP6_MASK", AIPS_PACRF_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRF_WP6_SHIFT", AIPS_PACRF_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRG_WP6_MASK", AIPS_PACRG_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRG_WP6_SHIFT", AIPS_PACRG_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRH_WP6_MASK", AIPS_PACRH_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRH_WP6_SHIFT", AIPS_PACRH_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRI_WP6_MASK", AIPS_PACRI_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRI_WP6_SHIFT", AIPS_PACRI_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRJ_WP6_MASK", AIPS_PACRJ_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRJ_WP6_SHIFT", AIPS_PACRJ_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRK_WP6_MASK", AIPS_PACRK_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRK_WP6_SHIFT", AIPS_PACRK_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRL_WP6_MASK", AIPS_PACRL_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRL_WP6_SHIFT", AIPS_PACRL_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRM_WP6_MASK", AIPS_PACRM_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRM_WP6_SHIFT", AIPS_PACRM_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRN_WP6_MASK", AIPS_PACRN_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRN_WP6_SHIFT", AIPS_PACRN_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRO_WP6_MASK", AIPS_PACRO_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRO_WP6_SHIFT", AIPS_PACRO_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRP_WP6_MASK", AIPS_PACRP_WP6_MASK, MASK(5,1)},
	{"AIPS_PACRP_WP6_SHIFT", AIPS_PACRP_WP6_SHIFT, SHIFT(5)},
	{"AIPS_PACRA_SP6_MASK", AIPS_PACRA_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRA_SP6_SHIFT", AIPS_PACRA_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRB_SP6_MASK", AIPS_PACRB_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRB_SP6_SHIFT", AIPS_PACRB_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRC_SP6_MASK", AIPS_PACRC_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRC_SP6_SHIFT", AIPS_PACRC_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRD_SP6_MASK", AIPS_PACRD_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRD_SP6_SHIFT", AIPS_PACRD_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRE_SP6_MASK", AIPS_PACRE_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRE_SP6_SHIFT", AIPS_PACRE_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRF_SP6_MASK", AIPS_PACRF_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRF_SP6_SHIFT", AIPS_PACRF_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRG_SP6_MASK", AIPS_PACRG_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRG_SP6_SHIFT", AIPS_PACRG_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRH_SP6_MASK", AIPS_PACRH_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRH_SP6_SHIFT", AIPS_PACRH_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRI_SP6_MASK", AIPS_PACRI_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRI_SP6_SHIFT", AIPS_PACRI_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRJ_SP6_MASK", AIPS_PACRJ_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRJ_SP6_SHIFT", AIPS_PACRJ_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRK_SP6_MASK", AIPS_PACRK_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRK_SP6_SHIFT", AIPS_PACRK_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRL_SP6_MASK", AIPS_PACRL_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRL_SP6_SHIFT", AIPS_PACRL_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRM_SP6_MASK", AIPS_PACRM_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRM_SP6_SHIFT", AIPS_PACRM_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRN_SP6_MASK", AIPS_PACRN_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRN_SP6_SHIFT", AIPS_PACRN_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRO_SP6_MASK", AIPS_PACRO_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRO_SP6_SHIFT", AIPS_PACRO_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRP_SP6_MASK", AIPS_PACRP_SP6_MASK, MASK(6,1)},
	{"AIPS_PACRP_SP6_SHIFT", AIPS_PACRP_SP6_SHIFT, SHIFT(6)},
	{"AIPS_PACRA_TP5_MASK", AIPS_PACRA_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRA_TP5_SHIFT", AIPS_PACRA_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRB_TP5_MASK", AIPS_PACRB_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRB_TP5_SHIFT", AIPS_PACRB_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRC_TP5_MASK", AIPS_PACRC_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRC_TP5_SHIFT", AIPS_PACRC_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRD_TP5_MASK", AIPS_PACRD_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRD_TP5_SHIFT", AIPS_PACRD_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRE_TP5_MASK", AIPS_PACRE_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRE_TP5_SHIFT", AIPS_PACRE_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRF_TP5_MASK", AIPS_PACRF_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRF_TP5_SHIFT", AIPS_PACRF_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRG_TP5_MASK", AIPS_PACRG_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRG_TP5_SHIFT", AIPS_PACRG_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRH_TP5_MASK", AIPS_PACRH_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRH_TP5_SHIFT", AIPS_PACRH_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRI_TP5_MASK", AIPS_PACRI_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRI_TP5_SHIFT", AIPS_PACRI_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRJ_TP5_MASK", AIPS_PACRJ_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRJ_TP5_SHIFT", AIPS_PACRJ_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRK_TP5_MASK", AIPS_PACRK_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRK_TP5_SHIFT", AIPS_PACRK_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRL_TP5_MASK", AIPS_PACRL_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRL_TP5_SHIFT", AIPS_PACRL_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRM_TP5_MASK", AIPS_PACRM_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRM_TP5_SHIFT", AIPS_PACRM_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRN_TP5_MASK", AIPS_PACRN_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRN_TP5_SHIFT", AIPS_PACRN_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRO_TP5_MASK", AIPS_PACRO_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRO_TP5_SHIFT", AIPS_PACRO_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRP_TP5_MASK", AIPS_PACRP_TP5_MASK, MASK(8,1)},
	{"AIPS_PACRP_TP5_SHIFT", AIPS_PACRP_TP5_SHIFT, SHIFT(8)},
	{"AIPS_PACRA_WP5_MASK", AIPS_PACRA_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRA_WP5_SHIFT", AIPS_PACRA_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRB_WP5_MASK", AIPS_PACRB_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRB_WP5_SHIFT", AIPS_PACRB_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRC_WP5_MASK", AIPS_PACRC_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRC_WP5_SHIFT", AIPS_PACRC_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRD_WP5_MASK", AIPS_PACRD_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRD_WP5_SHIFT", AIPS_PACRD_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRE_WP5_MASK", AIPS_PACRE_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRE_WP5_SHIFT", AIPS_PACRE_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRF_WP5_MASK", AIPS_PACRF_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRF_WP5_SHIFT", AIPS_PACRF_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRG_WP5_MASK", AIPS_PACRG_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRG_WP5_SHIFT", AIPS_PACRG_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRH_WP5_MASK", AIPS_PACRH_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRH_WP5_SHIFT", AIPS_PACRH_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRI_WP5_MASK", AIPS_PACRI_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRI_WP5_SHIFT", AIPS_PACRI_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRJ_WP5_MASK", AIPS_PACRJ_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRJ_WP5_SHIFT", AIPS_PACRJ_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRK_WP5_MASK", AIPS_PACRK_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRK_WP5_SHIFT", AIPS_PACRK_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRL_WP5_MASK", AIPS_PACRL_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRL_WP5_SHIFT", AIPS_PACRL_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRM_WP5_MASK", AIPS_PACRM_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRM_WP5_SHIFT", AIPS_PACRM_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRN_WP5_MASK", AIPS_PACRN_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRN_WP5_SHIFT", AIPS_PACRN_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRO_WP5_MASK", AIPS_PACRO_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRO_WP5_SHIFT", AIPS_PACRO_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRP_WP5_MASK", AIPS_PACRP_WP5_MASK, MASK(9,1)},
	{"AIPS_PACRP_WP5_SHIFT", AIPS_PACRP_WP5_SHIFT, SHIFT(9)},
	{"AIPS_PACRA_SP5_MASK", AIPS_PACRA_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRA_SP5_SHIFT", AIPS_PACRA_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRB_SP5_MASK", AIPS_PACRB_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRB_SP5_SHIFT", AIPS_PACRB_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRC_SP5_MASK", AIPS_PACRC_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRC_SP5_SHIFT", AIPS_PACRC_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRD_SP5_MASK", AIPS_PACRD_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRD_SP5_SHIFT", AIPS_PACRD_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRE_SP5_MASK", AIPS_PACRE_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRE_SP5_SHIFT", AIPS_PACRE_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRF_SP5_MASK", AIPS_PACRF_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRF_SP5_SHIFT", AIPS_PACRF_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRG_SP5_MASK", AIPS_PACRG_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRG_SP5_SHIFT", AIPS_PACRG_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRH_SP5_MASK", AIPS_PACRH_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRH_SP5_SHIFT", AIPS_PACRH_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRI_SP5_MASK", AIPS_PACRI_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRI_SP5_SHIFT", AIPS_PACRI_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRJ_SP5_MASK", AIPS_PACRJ_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRJ_SP5_SHIFT", AIPS_PACRJ_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRK_SP5_MASK", AIPS_PACRK_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRK_SP5_SHIFT", AIPS_PACRK_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRL_SP5_MASK", AIPS_PACRL_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRL_SP5_SHIFT", AIPS_PACRL_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRM_SP5_MASK", AIPS_PACRM_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRM_SP5_SHIFT", AIPS_PACRM_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRN_SP5_MASK", AIPS_PACRN_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRN_SP5_SHIFT", AIPS_PACRN_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRO_SP5_MASK", AIPS_PACRO_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRO_SP5_SHIFT", AIPS_PACRO_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRP_SP5_MASK", AIPS_PACRP_SP5_MASK, MASK(10,1)},
	{"AIPS_PACRP_SP5_SHIFT", AIPS_PACRP_SP5_SHIFT, SHIFT(10)},
	{"AIPS_PACRA_TP4_MASK", AIPS_PACRA_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRA_TP4_SHIFT", AIPS_PACRA_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRB_TP4_MASK", AIPS_PACRB_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRB_TP4_SHIFT", AIPS_PACRB_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRC_TP4_MASK", AIPS_PACRC_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRC_TP4_SHIFT", AIPS_PACRC_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRD_TP4_MASK", AIPS_PACRD_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRD_TP4_SHIFT", AIPS_PACRD_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRE_TP4_MASK", AIPS_PACRE_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRE_TP4_SHIFT", AIPS_PACRE_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRF_TP4_MASK", AIPS_PACRF_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRF_TP4_SHIFT", AIPS_PACRF_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRG_TP4_MASK", AIPS_PACRG_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRG_TP4_SHIFT", AIPS_PACRG_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRH_TP4_MASK", AIPS_PACRH_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRH_TP4_SHIFT", AIPS_PACRH_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRI_TP4_MASK", AIPS_PACRI_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRI_TP4_SHIFT", AIPS_PACRI_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRJ_TP4_MASK", AIPS_PACRJ_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRJ_TP4_SHIFT", AIPS_PACRJ_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRK_TP4_MASK", AIPS_PACRK_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRK_TP4_SHIFT", AIPS_PACRK_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRL_TP4_MASK", AIPS_PACRL_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRL_TP4_SHIFT", AIPS_PACRL_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRM_TP4_MASK", AIPS_PACRM_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRM_TP4_SHIFT", AIPS_PACRM_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRN_TP4_MASK", AIPS_PACRN_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRN_TP4_SHIFT", AIPS_PACRN_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRO_TP4_MASK", AIPS_PACRO_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRO_TP4_SHIFT", AIPS_PACRO_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRP_TP4_MASK", AIPS_PACRP_TP4_MASK, MASK(12,1)},
	{"AIPS_PACRP_TP4_SHIFT", AIPS_PACRP_TP4_SHIFT, SHIFT(12)},
	{"AIPS_PACRA_WP4_MASK", AIPS_PACRA_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRA_WP4_SHIFT", AIPS_PACRA_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRB_WP4_MASK", AIPS_PACRB_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRB_WP4_SHIFT", AIPS_PACRB_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRC_WP4_MASK", AIPS_PACRC_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRC_WP4_SHIFT", AIPS_PACRC_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRD_WP4_MASK", AIPS_PACRD_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRD_WP4_SHIFT", AIPS_PACRD_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRE_WP4_MASK", AIPS_PACRE_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRE_WP4_SHIFT", AIPS_PACRE_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRF_WP4_MASK", AIPS_PACRF_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRF_WP4_SHIFT", AIPS_PACRF_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRG_WP4_MASK", AIPS_PACRG_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRG_WP4_SHIFT", AIPS_PACRG_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRH_WP4_MASK", AIPS_PACRH_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRH_WP4_SHIFT", AIPS_PACRH_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRI_WP4_MASK", AIPS_PACRI_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRI_WP4_SHIFT", AIPS_PACRI_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRJ_WP4_MASK", AIPS_PACRJ_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRJ_WP4_SHIFT", AIPS_PACRJ_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRK_WP4_MASK", AIPS_PACRK_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRK_WP4_SHIFT", AIPS_PACRK_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRL_WP4_MASK", AIPS_PACRL_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRL_WP4_SHIFT", AIPS_PACRL_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRM_WP4_MASK", AIPS_PACRM_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRM_WP4_SHIFT", AIPS_PACRM_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRN_WP4_MASK", AIPS_PACRN_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRN_WP4_SHIFT", AIPS_PACRN_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRO_WP4_MASK", AIPS_PACRO_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRO_WP4_SHIFT", AIPS_PACRO_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRP_WP4_MASK", AIPS_PACRP_WP4_MASK, MASK(13,1)},
	{"AIPS_PACRP_WP4_SHIFT", AIPS_PACRP_WP4_SHIFT, SHIFT(13)},
	{"AIPS_PACRA_SP4_MASK", AIPS_PACRA_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRA_SP4_SHIFT", AIPS_PACRA_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRB_SP4_MASK", AIPS_PACRB_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRB_SP4_SHIFT", AIPS_PACRB_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRC_SP4_MASK", AIPS_PACRC_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRC_SP4_SHIFT", AIPS_PACRC_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRD_SP4_MASK", AIPS_PACRD_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRD_SP4_SHIFT", AIPS_PACRD_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRE_SP4_MASK", AIPS_PACRE_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRE_SP4_SHIFT", AIPS_PACRE_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRF_SP4_MASK", AIPS_PACRF_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRF_SP4_SHIFT", AIPS_PACRF_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRG_SP4_MASK", AIPS_PACRG_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRG_SP4_SHIFT", AIPS_PACRG_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRH_SP4_MASK", AIPS_PACRH_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRH_SP4_SHIFT", AIPS_PACRH_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRI_SP4_MASK", AIPS_PACRI_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRI_SP4_SHIFT", AIPS_PACRI_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRJ_SP4_MASK", AIPS_PACRJ_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRJ_SP4_SHIFT", AIPS_PACRJ_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRK_SP4_MASK", AIPS_PACRK_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRK_SP4_SHIFT", AIPS_PACRK_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRL_SP4_MASK", AIPS_PACRL_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRL_SP4_SHIFT", AIPS_PACRL_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRM_SP4_MASK", AIPS_PACRM_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRM_SP4_SHIFT", AIPS_PACRM_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRN_SP4_MASK", AIPS_PACRN_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRN_SP4_SHIFT", AIPS_PACRN_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRO_SP4_MASK", AIPS_PACRO_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRO_SP4_SHIFT", AIPS_PACRO_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRP_SP4_MASK", AIPS_PACRP_SP4_MASK, MASK(14,1)},
	{"AIPS_PACRP_SP4_SHIFT", AIPS_PACRP_SP4_SHIFT, SHIFT(14)},
	{"AIPS_PACRA_TP3_MASK", AIPS_PACRA_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRA_TP3_SHIFT", AIPS_PACRA_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRB_TP3_MASK", AIPS_PACRB_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRB_TP3_SHIFT", AIPS_PACRB_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRC_TP3_MASK", AIPS_PACRC_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRC_TP3_SHIFT", AIPS_PACRC_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRD_TP3_MASK", AIPS_PACRD_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRD_TP3_SHIFT", AIPS_PACRD_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRE_TP3_MASK", AIPS_PACRE_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRE_TP3_SHIFT", AIPS_PACRE_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRF_TP3_MASK", AIPS_PACRF_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRF_TP3_SHIFT", AIPS_PACRF_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRG_TP3_MASK", AIPS_PACRG_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRG_TP3_SHIFT", AIPS_PACRG_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRH_TP3_MASK", AIPS_PACRH_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRH_TP3_SHIFT", AIPS_PACRH_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRI_TP3_MASK", AIPS_PACRI_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRI_TP3_SHIFT", AIPS_PACRI_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRJ_TP3_MASK", AIPS_PACRJ_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRJ_TP3_SHIFT", AIPS_PACRJ_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRK_TP3_MASK", AIPS_PACRK_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRK_TP3_SHIFT", AIPS_PACRK_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRL_TP3_MASK", AIPS_PACRL_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRL_TP3_SHIFT", AIPS_PACRL_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRM_TP3_MASK", AIPS_PACRM_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRM_TP3_SHIFT", AIPS_PACRM_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRN_TP3_MASK", AIPS_PACRN_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRN_TP3_SHIFT", AIPS_PACRN_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRO_TP3_MASK", AIPS_PACRO_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRO_TP3_SHIFT", AIPS_PACRO_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRP_TP3_MASK", AIPS_PACRP_TP3_MASK, MASK(16,1)},
	{"AIPS_PACRP_TP3_SHIFT", AIPS_PACRP_TP3_SHIFT, SHIFT(16)},
	{"AIPS_PACRA_WP3_MASK", AIPS_PACRA_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRA_WP3_SHIFT", AIPS_PACRA_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRB_WP3_MASK", AIPS_PACRB_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRB_WP3_SHIFT", AIPS_PACRB_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRC_WP3_MASK", AIPS_PACRC_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRC_WP3_SHIFT", AIPS_PACRC_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRD_WP3_MASK", AIPS_PACRD_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRD_WP3_SHIFT", AIPS_PACRD_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRE_WP3_MASK", AIPS_PACRE_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRE_WP3_SHIFT", AIPS_PACRE_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRF_WP3_MASK", AIPS_PACRF_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRF_WP3_SHIFT", AIPS_PACRF_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRG_WP3_MASK", AIPS_PACRG_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRG_WP3_SHIFT", AIPS_PACRG_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRH_WP3_MASK", AIPS_PACRH_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRH_WP3_SHIFT", AIPS_PACRH_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRI_WP3_MASK", AIPS_PACRI_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRI_WP3_SHIFT", AIPS_PACRI_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRJ_WP3_MASK", AIPS_PACRJ_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRJ_WP3_SHIFT", AIPS_PACRJ_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRK_WP3_MASK", AIPS_PACRK_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRK_WP3_SHIFT", AIPS_PACRK_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRL_WP3_MASK", AIPS_PACRL_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRL_WP3_SHIFT", AIPS_PACRL_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRM_WP3_MASK", AIPS_PACRM_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRM_WP3_SHIFT", AIPS_PACRM_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRN_WP3_MASK", AIPS_PACRN_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRN_WP3_SHIFT", AIPS_PACRN_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRO_WP3_MASK", AIPS_PACRO_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRO_WP3_SHIFT", AIPS_PACRO_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRP_WP3_MASK", AIPS_PACRP_WP3_MASK, MASK(17,1)},
	{"AIPS_PACRP_WP3_SHIFT", AIPS_PACRP_WP3_SHIFT, SHIFT(17)},
	{"AIPS_PACRA_SP3_MASK", AIPS_PACRA_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRA_SP3_SHIFT", AIPS_PACRA_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRB_SP3_MASK", AIPS_PACRB_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRB_SP3_SHIFT", AIPS_PACRB_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRC_SP3_MASK", AIPS_PACRC_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRC_SP3_SHIFT", AIPS_PACRC_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRD_SP3_MASK", AIPS_PACRD_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRD_SP3_SHIFT", AIPS_PACRD_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRE_SP3_MASK", AIPS_PACRE_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRE_SP3_SHIFT", AIPS_PACRE_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRF_SP3_MASK", AIPS_PACRF_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRF_SP3_SHIFT", AIPS_PACRF_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRG_SP3_MASK", AIPS_PACRG_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRG_SP3_SHIFT", AIPS_PACRG_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRH_SP3_MASK", AIPS_PACRH_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRH_SP3_SHIFT", AIPS_PACRH_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRI_SP3_MASK", AIPS_PACRI_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRI_SP3_SHIFT", AIPS_PACRI_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRJ_SP3_MASK", AIPS_PACRJ_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRJ_SP3_SHIFT", AIPS_PACRJ_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRK_SP3_MASK", AIPS_PACRK_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRK_SP3_SHIFT", AIPS_PACRK_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRL_SP3_MASK", AIPS_PACRL_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRL_SP3_SHIFT", AIPS_PACRL_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRM_SP3_MASK", AIPS_PACRM_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRM_SP3_SHIFT", AIPS_PACRM_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRN_SP3_MASK", AIPS_PACRN_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRN_SP3_SHIFT", AIPS_PACRN_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRO_SP3_MASK", AIPS_PACRO_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRO_SP3_SHIFT", AIPS_PACRO_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRP_SP3_MASK", AIPS_PACRP_SP3_MASK, MASK(18,1)},
	{"AIPS_PACRP_SP3_SHIFT", AIPS_PACRP_SP3_SHIFT, SHIFT(18)},
	{"AIPS_PACRA_TP2_MASK", AIPS_PACRA_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRA_TP2_SHIFT", AIPS_PACRA_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRB_TP2_MASK", AIPS_PACRB_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRB_TP2_SHIFT", AIPS_PACRB_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRC_TP2_MASK", AIPS_PACRC_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRC_TP2_SHIFT", AIPS_PACRC_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRD_TP2_MASK", AIPS_PACRD_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRD_TP2_SHIFT", AIPS_PACRD_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRE_TP2_MASK", AIPS_PACRE_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRE_TP2_SHIFT", AIPS_PACRE_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRF_TP2_MASK", AIPS_PACRF_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRF_TP2_SHIFT", AIPS_PACRF_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRG_TP2_MASK", AIPS_PACRG_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRG_TP2_SHIFT", AIPS_PACRG_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRH_TP2_MASK", AIPS_PACRH_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRH_TP2_SHIFT", AIPS_PACRH_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRI_TP2_MASK", AIPS_PACRI_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRI_TP2_SHIFT", AIPS_PACRI_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRJ_TP2_MASK", AIPS_PACRJ_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRJ_TP2_SHIFT", AIPS_PACRJ_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRK_TP2_MASK", AIPS_PACRK_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRK_TP2_SHIFT", AIPS_PACRK_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRL_TP2_MASK", AIPS_PACRL_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRL_TP2_SHIFT", AIPS_PACRL_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRM_TP2_MASK", AIPS_PACRM_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRM_TP2_SHIFT", AIPS_PACRM_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRN_TP2_MASK", AIPS_PACRN_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRN_TP2_SHIFT", AIPS_PACRN_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRO_TP2_MASK", AIPS_PACRO_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRO_TP2_SHIFT", AIPS_PACRO_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRP_TP2_MASK", AIPS_PACRP_TP2_MASK, MASK(20,1)},
	{"AIPS_PACRP_TP2_SHIFT", AIPS_PACRP_TP2_SHIFT, SHIFT(20)},
	{"AIPS_PACRA_WP2_MASK", AIPS_PACRA_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRA_WP2_SHIFT", AIPS_PACRA_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRB_WP2_MASK", AIPS_PACRB_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRB_WP2_SHIFT", AIPS_PACRB_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRC_WP2_MASK", AIPS_PACRC_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRC_WP2_SHIFT", AIPS_PACRC_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRD_WP2_MASK", AIPS_PACRD_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRD_WP2_SHIFT", AIPS_PACRD_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRE_WP2_MASK", AIPS_PACRE_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRE_WP2_SHIFT", AIPS_PACRE_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRF_WP2_MASK", AIPS_PACRF_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRF_WP2_SHIFT", AIPS_PACRF_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRG_WP2_MASK", AIPS_PACRG_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRG_WP2_SHIFT", AIPS_PACRG_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRH_WP2_MASK", AIPS_PACRH_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRH_WP2_SHIFT", AIPS_PACRH_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRI_WP2_MASK", AIPS_PACRI_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRI_WP2_SHIFT", AIPS_PACRI_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRJ_WP2_MASK", AIPS_PACRJ_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRJ_WP2_SHIFT", AIPS_PACRJ_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRK_WP2_MASK", AIPS_PACRK_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRK_WP2_SHIFT", AIPS_PACRK_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRL_WP2_MASK", AIPS_PACRL_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRL_WP2_SHIFT", AIPS_PACRL_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRM_WP2_MASK", AIPS_PACRM_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRM_WP2_SHIFT", AIPS_PACRM_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRN_WP2_MASK", AIPS_PACRN_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRN_WP2_SHIFT", AIPS_PACRN_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRO_WP2_MASK", AIPS_PACRO_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRO_WP2_SHIFT", AIPS_PACRO_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRP_WP2_MASK", AIPS_PACRP_WP2_MASK, MASK(21,1)},
	{"AIPS_PACRP_WP2_SHIFT", AIPS_PACRP_WP2_SHIFT, SHIFT(21)},
	{"AIPS_PACRA_SP2_MASK", AIPS_PACRA_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRA_SP2_SHIFT", AIPS_PACRA_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRB_SP2_MASK", AIPS_PACRB_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRB_SP2_SHIFT", AIPS_PACRB_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRC_SP2_MASK", AIPS_PACRC_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRC_SP2_SHIFT", AIPS_PACRC_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRD_SP2_MASK", AIPS_PACRD_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRD_SP2_SHIFT", AIPS_PACRD_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRE_SP2_MASK", AIPS_PACRE_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRE_SP2_SHIFT", AIPS_PACRE_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRF_SP2_MASK", AIPS_PACRF_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRF_SP2_SHIFT", AIPS_PACRF_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRG_SP2_MASK", AIPS_PACRG_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRG_SP2_SHIFT", AIPS_PACRG_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRH_SP2_MASK", AIPS_PACRH_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRH_SP2_SHIFT", AIPS_PACRH_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRI_SP2_MASK", AIPS_PACRI_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRI_SP2_SHIFT", AIPS_PACRI_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRJ_SP2_MASK", AIPS_PACRJ_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRJ_SP2_SHIFT", AIPS_PACRJ_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRK_SP2_MASK", AIPS_PACRK_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRK_SP2_SHIFT", AIPS_PACRK_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRL_SP2_MASK", AIPS_PACRL_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRL_SP2_SHIFT", AIPS_PACRL_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRM_SP2_MASK", AIPS_PACRM_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRM_SP2_SHIFT", AIPS_PACRM_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRN_SP2_MASK", AIPS_PACRN_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRN_SP2_SHIFT", AIPS_PACRN_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRO_SP2_MASK", AIPS_PACRO_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRO_SP2_SHIFT", AIPS_PACRO_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRP_SP2_MASK", AIPS_PACRP_SP2_MASK, MASK(22,1)},
	{"AIPS_PACRP_SP2_SHIFT", AIPS_PACRP_SP2_SHIFT, SHIFT(22)},
	{"AIPS_PACRA_TP1_MASK", AIPS_PACRA_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRA_TP1_SHIFT", AIPS_PACRA_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRB_TP1_MASK", AIPS_PACRB_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRB_TP1_SHIFT", AIPS_PACRB_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRC_TP1_MASK", AIPS_PACRC_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRC_TP1_SHIFT", AIPS_PACRC_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRD_TP1_MASK", AIPS_PACRD_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRD_TP1_SHIFT", AIPS_PACRD_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRE_TP1_MASK", AIPS_PACRE_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRE_TP1_SHIFT", AIPS_PACRE_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRF_TP1_MASK", AIPS_PACRF_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRF_TP1_SHIFT", AIPS_PACRF_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRG_TP1_MASK", AIPS_PACRG_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRG_TP1_SHIFT", AIPS_PACRG_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRH_TP1_MASK", AIPS_PACRH_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRH_TP1_SHIFT", AIPS_PACRH_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRI_TP1_MASK", AIPS_PACRI_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRI_TP1_SHIFT", AIPS_PACRI_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRJ_TP1_MASK", AIPS_PACRJ_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRJ_TP1_SHIFT", AIPS_PACRJ_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRK_TP1_MASK", AIPS_PACRK_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRK_TP1_SHIFT", AIPS_PACRK_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRL_TP1_MASK", AIPS_PACRL_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRL_TP1_SHIFT", AIPS_PACRL_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRM_TP1_MASK", AIPS_PACRM_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRM_TP1_SHIFT", AIPS_PACRM_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRN_TP1_MASK", AIPS_PACRN_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRN_TP1_SHIFT", AIPS_PACRN_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRO_TP1_MASK", AIPS_PACRO_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRO_TP1_SHIFT", AIPS_PACRO_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRP_TP1_MASK", AIPS_PACRP_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRP_TP1_SHIFT", AIPS_PACRP_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRU_TP1_MASK", AIPS_PACRU_TP1_MASK, MASK(24,1)},
	{"AIPS_PACRU_TP1_SHIFT", AIPS_PACRU_TP1_SHIFT, SHIFT(24)},
	{"AIPS_PACRA_WP1_MASK", AIPS_PACRA_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRA_WP1_SHIFT", AIPS_PACRA_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRB_WP1_MASK", AIPS_PACRB_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRB_WP1_SHIFT", AIPS_PACRB_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRC_WP1_MASK", AIPS_PACRC_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRC_WP1_SHIFT", AIPS_PACRC_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRD_WP1_MASK", AIPS_PACRD_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRD_WP1_SHIFT", AIPS_PACRD_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRE_WP1_MASK", AIPS_PACRE_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRE_WP1_SHIFT", AIPS_PACRE_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRF_WP1_MASK", AIPS_PACRF_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRF_WP1_SHIFT", AIPS_PACRF_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRG_WP1_MASK", AIPS_PACRG_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRG_WP1_SHIFT", AIPS_PACRG_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRH_WP1_MASK", AIPS_PACRH_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRH_WP1_SHIFT", AIPS_PACRH_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRI_WP1_MASK", AIPS_PACRI_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRI_WP1_SHIFT", AIPS_PACRI_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRJ_WP1_MASK", AIPS_PACRJ_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRJ_WP1_SHIFT", AIPS_PACRJ_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRK_WP1_MASK", AIPS_PACRK_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRK_WP1_SHIFT", AIPS_PACRK_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRL_WP1_MASK", AIPS_PACRL_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRL_WP1_SHIFT", AIPS_PACRL_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRM_WP1_MASK", AIPS_PACRM_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRM_WP1_SHIFT", AIPS_PACRM_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRN_WP1_MASK", AIPS_PACRN_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRN_WP1_SHIFT", AIPS_PACRN_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRO_WP1_MASK", AIPS_PACRO_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRO_WP1_SHIFT", AIPS_PACRO_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRP_WP1_MASK", AIPS_PACRP_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRP_WP1_SHIFT", AIPS_PACRP_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRU_WP1_MASK", AIPS_PACRU_WP1_MASK, MASK(25,1)},
	{"AIPS_PACRU_WP1_SHIFT", AIPS_PACRU_WP1_SHIFT, SHIFT(25)},
	{"AIPS_PACRA_SP1_MASK", AIPS_PACRA_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRA_SP1_SHIFT", AIPS_PACRA_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRB_SP1_MASK", AIPS_PACRB_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRB_SP1_SHIFT", AIPS_PACRB_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRC_SP1_MASK", AIPS_PACRC_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRC_SP1_SHIFT", AIPS_PACRC_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRD_SP1_MASK", AIPS_PACRD_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRD_SP1_SHIFT", AIPS_PACRD_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRE_SP1_MASK", AIPS_PACRE_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRE_SP1_SHIFT", AIPS_PACRE_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRF_SP1_MASK", AIPS_PACRF_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRF_SP1_SHIFT", AIPS_PACRF_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRG_SP1_MASK", AIPS_PACRG_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRG_SP1_SHIFT", AIPS_PACRG_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRH_SP1_MASK", AIPS_PACRH_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRH_SP1_SHIFT", AIPS_PACRH_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRI_SP1_MASK", AIPS_PACRI_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRI_SP1_SHIFT", AIPS_PACRI_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRJ_SP1_MASK", AIPS_PACRJ_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRJ_SP1_SHIFT", AIPS_PACRJ_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRK_SP1_MASK", AIPS_PACRK_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRK_SP1_SHIFT", AIPS_PACRK_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRL_SP1_MASK", AIPS_PACRL_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRL_SP1_SHIFT", AIPS_PACRL_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRM_SP1_MASK", AIPS_PACRM_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRM_SP1_SHIFT", AIPS_PACRM_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRN_SP1_MASK", AIPS_PACRN_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRN_SP1_SHIFT", AIPS_PACRN_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRO_SP1_MASK", AIPS_PACRO_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRO_SP1_SHIFT", AIPS_PACRO_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRP_SP1_MASK", AIPS_PACRP_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRP_SP1_SHIFT", AIPS_PACRP_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRU_SP1_MASK", AIPS_PACRU_SP1_MASK, MASK(26,1)},
	{"AIPS_PACRU_SP1_SHIFT", AIPS_PACRU_SP1_SHIFT, SHIFT(26)},
	{"AIPS_PACRA_TP0_MASK", AIPS_PACRA_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRA_TP0_SHIFT", AIPS_PACRA_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRB_TP0_MASK", AIPS_PACRB_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRB_TP0_SHIFT", AIPS_PACRB_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRC_TP0_MASK", AIPS_PACRC_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRC_TP0_SHIFT", AIPS_PACRC_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRD_TP0_MASK", AIPS_PACRD_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRD_TP0_SHIFT", AIPS_PACRD_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRE_TP0_MASK", AIPS_PACRE_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRE_TP0_SHIFT", AIPS_PACRE_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRF_TP0_MASK", AIPS_PACRF_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRF_TP0_SHIFT", AIPS_PACRF_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRG_TP0_MASK", AIPS_PACRG_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRG_TP0_SHIFT", AIPS_PACRG_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRH_TP0_MASK", AIPS_PACRH_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRH_TP0_SHIFT", AIPS_PACRH_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRI_TP0_MASK", AIPS_PACRI_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRI_TP0_SHIFT", AIPS_PACRI_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRJ_TP0_MASK", AIPS_PACRJ_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRJ_TP0_SHIFT", AIPS_PACRJ_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRK_TP0_MASK", AIPS_PACRK_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRK_TP0_SHIFT", AIPS_PACRK_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRL_TP0_MASK", AIPS_PACRL_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRL_TP0_SHIFT", AIPS_PACRL_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRM_TP0_MASK", AIPS_PACRM_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRM_TP0_SHIFT", AIPS_PACRM_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRN_TP0_MASK", AIPS_PACRN_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRN_TP0_SHIFT", AIPS_PACRN_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRO_TP0_MASK", AIPS_PACRO_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRO_TP0_SHIFT", AIPS_PACRO_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRP_TP0_MASK", AIPS_PACRP_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRP_TP0_SHIFT", AIPS_PACRP_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRU_TP0_MASK", AIPS_PACRU_TP0_MASK, MASK(28,1)},
	{"AIPS_PACRU_TP0_SHIFT", AIPS_PACRU_TP0_SHIFT, SHIFT(28)},
	{"AIPS_PACRA_WP0_MASK", AIPS_PACRA_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRA_WP0_SHIFT", AIPS_PACRA_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRB_WP0_MASK", AIPS_PACRB_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRB_WP0_SHIFT", AIPS_PACRB_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRC_WP0_MASK", AIPS_PACRC_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRC_WP0_SHIFT", AIPS_PACRC_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRD_WP0_MASK", AIPS_PACRD_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRD_WP0_SHIFT", AIPS_PACRD_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRE_WP0_MASK", AIPS_PACRE_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRE_WP0_SHIFT", AIPS_PACRE_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRF_WP0_MASK", AIPS_PACRF_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRF_WP0_SHIFT", AIPS_PACRF_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRG_WP0_MASK", AIPS_PACRG_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRG_WP0_SHIFT", AIPS_PACRG_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRH_WP0_MASK", AIPS_PACRH_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRH_WP0_SHIFT", AIPS_PACRH_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRI_WP0_MASK", AIPS_PACRI_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRI_WP0_SHIFT", AIPS_PACRI_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRJ_WP0_MASK", AIPS_PACRJ_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRJ_WP0_SHIFT", AIPS_PACRJ_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRK_WP0_MASK", AIPS_PACRK_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRK_WP0_SHIFT", AIPS_PACRK_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRL_WP0_MASK", AIPS_PACRL_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRL_WP0_SHIFT", AIPS_PACRL_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRM_WP0_MASK", AIPS_PACRM_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRM_WP0_SHIFT", AIPS_PACRM_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRN_WP0_MASK", AIPS_PACRN_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRN_WP0_SHIFT", AIPS_PACRN_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRO_WP0_MASK", AIPS_PACRO_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRO_WP0_SHIFT", AIPS_PACRO_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRP_WP0_MASK", AIPS_PACRP_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRP_WP0_SHIFT", AIPS_PACRP_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRU_WP0_MASK", AIPS_PACRU_WP0_MASK, MASK(29,1)},
	{"AIPS_PACRU_WP0_SHIFT", AIPS_PACRU_WP0_SHIFT, SHIFT(29)},
	{"AIPS_PACRA_SP0_MASK", AIPS_PACRA_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRA_SP0_SHIFT", AIPS_PACRA_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRB_SP0_MASK", AIPS_PACRB_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRB_SP0_SHIFT", AIPS_PACRB_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRC_SP0_MASK", AIPS_PACRC_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRC_SP0_SHIFT", AIPS_PACRC_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRD_SP0_MASK", AIPS_PACRD_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRD_SP0_SHIFT", AIPS_PACRD_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRE_SP0_MASK", AIPS_PACRE_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRE_SP0_SHIFT", AIPS_PACRE_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRF_SP0_MASK", AIPS_PACRF_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRF_SP0_SHIFT", AIPS_PACRF_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRG_SP0_MASK", AIPS_PACRG_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRG_SP0_SHIFT", AIPS_PACRG_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRH_SP0_MASK", AIPS_PACRH_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRH_SP0_SHIFT", AIPS_PACRH_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRI_SP0_MASK", AIPS_PACRI_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRI_SP0_SHIFT", AIPS_PACRI_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRJ_SP0_MASK", AIPS_PACRJ_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRJ_SP0_SHIFT", AIPS_PACRJ_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRK_SP0_MASK", AIPS_PACRK_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRK_SP0_SHIFT", AIPS_PACRK_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRL_SP0_MASK", AIPS_PACRL_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRL_SP0_SHIFT", AIPS_PACRL_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRM_SP0_MASK", AIPS_PACRM_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRM_SP0_SHIFT", AIPS_PACRM_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRN_SP0_MASK", AIPS_PACRN_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRN_SP0_SHIFT", AIPS_PACRN_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRO_SP0_MASK", AIPS_PACRO_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRO_SP0_SHIFT", AIPS_PACRO_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRP_SP0_MASK", AIPS_PACRP_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRP_SP0_SHIFT", AIPS_PACRP_SP0_SHIFT, SHIFT(30)},
	{"AIPS_PACRU_SP0_MASK", AIPS_PACRU_SP0_MASK, MASK(30,1)},
	{"AIPS_PACRU_SP0_SHIFT", AIPS_PACRU_SP0_SHIFT, SHIFT(30)},
	{"AIPS_MPRA_MPL5_MASK", AIPS_MPRA_MPL5_MASK, MASK(8,1)},
	{"AIPS_MPRA_MPL5_SHIFT", AIPS_MPRA_MPL5_SHIFT, SHIFT(8)},
	{"AIPS_MPRA_MTW5_MASK", AIPS_MPRA_MTW5_MASK, MASK(9,1)},
	{"AIPS_MPRA_MTW5_SHIFT", AIPS_MPRA_MTW5_SHIFT, SHIFT(9)},
	{"AIPS_MPRA_MTR5_MASK", AIPS_MPRA_MTR5_MASK, MASK(10,1)},
	{"AIPS_MPRA_MTR5_SHIFT", AIPS_MPRA_MTR5_SHIFT, SHIFT(10)},
	{"AIPS_MPRA_MPL4_MASK", AIPS_MPRA_MPL4_MASK, MASK(12,1)},
	{"AIPS_MPRA_MPL4_SHIFT", AIPS_MPRA_MPL4_SHIFT, SHIFT(12)},
	{"AIPS_MPRA_MTW4_MASK", AIPS_MPRA_MTW4_MASK, MASK(13,1)},
	{"AIPS_MPRA_MTW4_SHIFT", AIPS_MPRA_MTW4_SHIFT, SHIFT(13)},
	{"AIPS_MPRA_MTR4_MASK", AIPS_MPRA_MTR4_MASK, MASK(14,1)},
	{"AIPS_MPRA_MTR4_SHIFT", AIPS_MPRA_MTR4_SHIFT, SHIFT(14)},
	{"AIPS_MPRA_MPL3_MASK", AIPS_MPRA_MPL3_MASK, MASK(16,1)},
	{"AIPS_MPRA_MPL3_SHIFT", AIPS_MPRA_MPL3_SHIFT, SHIFT(16)},
	{"AIPS_MPRA_MTW3_MASK", AIPS_MPRA_MTW3_MASK, MASK(17,1)},
	{"AIPS_MPRA_MTW3_SHIFT", AIPS_MPRA_MTW3_SHIFT, SHIFT(17)},
	{"AIPS_MPRA_MTR3_MASK", AIPS_MPRA_MTR3_MASK, MASK(18,1)},
	{"AIPS_MPRA_MTR3_SHIFT", AIPS_MPRA_MTR3_SHIFT, SHIFT(18)},
	{"AIPS_MPRA_MPL2_MASK", AIPS_MPRA_MPL2_MASK, MASK(20,1)},
	{"AIPS_MPRA_MPL2_SHIFT", AIPS_MPRA_MPL2_SHIFT, SHIFT(20)},
	{"AIPS_MPRA_MTW2_MASK", AIPS_MPRA_MTW2_MASK, MASK(21,1)},
	{"AIPS_MPRA_MTW2_SHIFT", AIPS_MPRA_MTW2_SHIFT, SHIFT(21)},
	{"AIPS_MPRA_MTR2_MASK", AIPS_MPRA_MTR2_MASK, MASK(22,1)},
	{"AIPS_MPRA_MTR2_SHIFT", AIPS_MPRA_MTR2_SHIFT, SHIFT(22)},
	{"AIPS_MPRA_MPL1_MASK", AIPS_MPRA_MPL1_MASK, MASK(24,1)},
	{"AIPS_MPRA_MPL1_SHIFT", AIPS_MPRA_MPL1_SHIFT, SHIFT(24)},
	{"AIPS_MPRA_MTW1_MASK", AIPS_MPRA_MTW1_MASK, MASK(25,1)},
	{"AIPS_MPRA_MTW1_SHIFT", AIPS_MPRA_MTW1_SHIFT, SHIFT(25)},
	{"AIPS_MPRA_MTR1_MASK", AIPS_MPRA_MTR1_MASK, MASK(26,1)},
	{"AIPS_MPRA_MTR1_SHIFT", AIPS_MPRA_MTR1_SHIFT, SHIFT(26)},
	{"AIPS_MPRA_MPL0_MASK", AIPS_MPRA_MPL0_MASK, MASK(28,1)},
	{"AIPS_MPRA_MPL0_SHIFT", AIPS_MPRA_MPL0_SHIFT, SHIFT(28)},
	{"AIPS_MPRA_MTW0_MASK", AIPS_MPRA_MTW0_MASK, MASK(29,1)},
	{"AIPS_MPRA_MTW0_SHIFT", AIPS_MPRA_MTW0_SHIFT, SHIFT(29)},
	{"AIPS_MPRA_MTR0_MASK", AIPS_MPRA_MTR0_MASK, MASK(30,1)},
	{"AIPS_MPRA_MTR0_SHIFT", AIPS_MPRA_MTR0_SHIFT, SHIFT(30)},
	{"PORT_PCR_PS_MASK", PORT_PCR_PS_MASK, MASK(0,1)},
	{"PORT_PCR_PS_SHIFT", PORT_PCR_PS_SHIFT, SHIFT(0)},
	{"PORT_PCR_PE_MASK", PORT_PCR_PE_MASK, MASK(1,1)},
	{"PORT_PCR_PE_SHIFT", PORT_PCR_PE_SHIFT, SHIFT(1)},
	{"PORT_PCR_SRE_MASK", PORT_PCR_SRE_MASK, MASK(2,1)},
	{"PORT_PCR_SRE_SHIFT", PORT_PCR_SRE_SHIFT, SHIFT(2)},
	{"PORT_PCR_PFE_MASK", PORT_PCR_PFE_MASK, MASK(4,1)},
	{"PORT_PCR_PFE_SHIFT", PORT_PCR_PFE_SHIFT, SHIFT(4)},
	{"PORT_PCR_DSE_MASK", PORT_PCR_DSE_MASK, MASK(6,1)},
	{"PORT_PCR_DSE_SHIFT", PORT_PCR_DSE_SHIFT, SHIFT(6)},
	{"PORT_PCR_MUX_MASK", PORT_PCR_MUX_MASK, MASK(8,3)},
	{"PORT_PCR_MUX_SHIFT", PORT_PCR_MUX_SHIFT, SHIFT(8)},
	{"PORT_PCR_MUX_VALUE", PORT_PCR_MUX(1), SHIFT_VALUE(8)},
	{"PORT_PCR_IRQC_MASK", PORT_PCR_IRQC_MASK, MASK(16,4)},
	{"PORT_PCR_IRQC_SHIFT", PORT_PCR_IRQC_SHIFT, SHIFT(16)},
	{"PORT_PCR_IRQC_VALUE", PORT_PCR_IRQC(1), SHIFT_VALUE(16)},
	{"PORT_PCR_ISF_MASK", PORT_PCR_ISF_MASK, MASK(24,1)},
	{"PORT_PCR_ISF_SHIFT", PORT_PCR_ISF_SHIFT, SHIFT(24)},
	{"PORT_GPCLR_GPWD_MASK", PORT_GPCLR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCLR_GPWD_SHIFT", PORT_GPCLR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCLR_GPWD_VALUE", PORT_GPCLR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCHR_GPWD_MASK", PORT_GPCHR_GPWD_MASK, MASK(0,16)},
	{"PORT_GPCHR_GPWD_SHIFT", PORT_GPCHR_GPWD_SHIFT, SHIFT(0)},
	{"PORT_GPCHR_GPWD_VALUE", PORT_GPCHR_GPWD(1), SHIFT_VALUE(0)},
	{"PORT_GPCLR_GPWE_MASK", PORT_GPCLR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCLR_GPWE_SHIFT", PORT_GPCLR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCLR_GPWE_VALUE", PORT_GPCLR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_GPCHR_GPWE_MASK", PORT_GPCHR_GPWE_MASK, MASK(16,16)},
	{"PORT_GPCHR_GPWE_SHIFT", PORT_GPCHR_GPWE_SHIFT, SHIFT(16)},
	{"PORT_GPCHR_GPWE_VALUE", PORT_GPCHR_GPWE(1), SHIFT_VALUE(16)},
	{"PORT_ISFR_ISF_MASK", PORT_ISFR_ISF_MASK, MASK(0,32)},
	{"PORT_ISFR_ISF_SHIFT", PORT_ISFR_ISF_SHIFT, SHIFT(0)},
	{"PORT_ISFR_ISF_VALUE", PORT_ISFR_ISF(1), SHIFT_VALUE(0)},
	{"PORT_PCR_LK_MASK", PORT_PCR_LK_MASK, MASK(15,1)},
	{"PORT_PCR_LK_SHIFT", PORT_PCR_LK_SHIFT, SHIFT(15)},
	{"PORT_PCR_ODE_MASK", PORT_PCR_ODE_MASK, MASK(5,1)},
	{"PORT_PCR_ODE_SHIFT", PORT_PCR_ODE_SHIFT, SHIFT(5)},
	{"SPI_MCR_HALT_MASK", SPI_MCR_HALT_MASK, MASK(0,1)},
	{"SPI_MCR_HALT_SHIFT", SPI_MCR_HALT_SHIFT, SHIFT(0)},
	{"SPI_MCR_SMPL_PT_MASK", SPI_MCR_SMPL_PT_MASK, MASK(8,2)},
	{"SPI_MCR_SMPL_PT_SHIFT", SPI_MCR_SMPL_PT_SHIFT, SHIFT(8)},
	{"SPI_MCR_SMPL_PT_VALUE", SPI_MCR_SMPL_PT(1), SHIFT_VALUE(8)},
	{"SPI_MCR_CLR_TXF_MASK", SPI_MCR_CLR_TXF_MASK, MASK(11,1)},
	{"SPI_MCR_CLR_TXF_SHIFT", SPI_MCR_CLR_TXF_SHIFT, SHIFT(11)},
	{"SPI_MCR_DIS_RXF_MASK", SPI_MCR_DIS_RXF_MASK, MASK(12,1)},
	{"SPI_MCR_DIS_RXF_SHIFT", SPI_MCR_DIS_RXF_SHIFT, SHIFT(12)},
	{"SPI_MCR_DIS_TXF_MASK", SPI_MCR_DIS_TXF_MASK, MASK(13,1)},
	{"SPI_MCR_DIS_TXF_SHIFT", SPI_MCR_DIS_TXF_SHIFT, SHIFT(13)},
	{"SPI_MCR_MDIS_MASK", SPI_MCR_MDIS_MASK, MASK(14,1)},
	{"SPI_MCR_MDIS_SHIFT", SPI_MCR_MDIS_SHIFT, SHIFT(14)},
	{"SPI_MCR_DOZE_MASK", SPI_MCR_DOZE_MASK, MASK(15,1)},
	{"SPI_MCR_DOZE_SHIFT", SPI_MCR_DOZE_SHIFT, SHIFT(15)},
	{"SPI_MCR_PCSIS_MASK", SPI_MCR_PCSIS_MASK, MASK(16,6)},
	{"SPI_MCR_PCSIS_SHIFT", SPI_MCR_PCSIS_SHIFT, SHIFT(16)},
	{"SPI_MCR_PCSIS_VALUE", SPI_MCR_PCSIS(1), SHIFT_VALUE(16)},
	{"SPI_MCR_ROOE_MASK", SPI_MCR_ROOE_MASK, MASK(24,1)},
	{"SPI_MCR_ROOE_SHIFT", SPI_MCR_ROOE_SHIFT, SHIFT(24)},
	{"SPI_MCR_PCSSE_MASK", SPI_MCR_PCSSE_MASK, MASK(25,1)},
	{"SPI_MCR_PCSSE_SHIFT", SPI_MCR_PCSSE_SHIFT, SHIFT(25)},
	{"SPI_MCR_MTFE_MASK", SPI_MCR_MTFE_MASK, MASK(26,1)},
	{"SPI_MCR_MTFE_SHIFT", SPI_MCR_MTFE_SHIFT, SHIFT(26)},
	{"SPI_MCR_FRZ_MASK", SPI_MCR_FRZ_MASK, MASK(27,1)},
	{"SPI_MCR_FRZ_SHIFT", SPI_MCR_FRZ_SHIFT, SHIFT(27)},
	{"SPI_MCR_DCONF_MASK", SPI_MCR_DCONF_MASK, MASK(28,2)},
	{"SPI_MCR_DCONF_SHIFT", SPI_MCR_DCONF_SHIFT, SHIFT(28)},
	{"SPI_MCR_DCONF_VALUE", SPI_MCR_DCONF(1), SHIFT_VALUE(28)},
	{"SPI_MCR_CONT_SCKE_MASK", SPI_MCR_CONT_SCKE_MASK, MASK(30,1)},
	{"SPI_MCR_CONT_SCKE_SHIFT", SPI_MCR_CONT_SCKE_SHIFT, SHIFT(30)},
	{"SPI_MCR_MSTR_MASK", SPI_MCR_MSTR_MASK, MASK(31,1)},
	{"SPI_MCR_MSTR_SHIFT", SPI_MCR_MSTR_SHIFT, SHIFT(31)},
	{"SPI_TCR_SPI_TCNT_MASK", SPI_TCR_SPI_TCNT_MASK, MASK(16,16)},
	{"SPI_TCR_SPI_TCNT_SHIFT", SPI_TCR_SPI_TCNT_SHIFT, SHIFT(16)},
	{"SPI_TCR_SPI_TCNT_VALUE", SPI_TCR_SPI_TCNT(1), SHIFT_VALUE(16)},
	{"SPI_CTAR_SLAVE_CPHA_MASK", SPI_CTAR_SLAVE_CPHA_MASK, MASK(25,1)},
	{"SPI_CTAR_SLAVE_CPHA_SHIFT", SPI_CTAR_SLAVE_CPHA_SHIFT, SHIFT(25)},
	{"SPI_CTAR_CPHA_MASK", SPI_CTAR_CPHA_MASK, MASK(25,1)},
	{"SPI_CTAR_CPHA_SHIFT", SPI_CTAR_CPHA_SHIFT, SHIFT(25)},
	{"SPI_CTAR_SLAVE_CPOL_MASK", SPI_CTAR_SLAVE_CPOL_MASK, MASK(26,1)},
	{"SPI_CTAR_SLAVE_CPOL_SHIFT", SPI_CTAR_SLAVE_CPOL_SHIFT, SHIFT(26)},
	{"SPI_CTAR_CPOL_MASK", SPI_CTAR_CPOL_MASK, MASK(26,1)},
	{"SPI_CTAR_CPOL_SHIFT", SPI_CTAR_CPOL_SHIFT, SHIFT(26)},
	{"SPI_CTAR_SLAVE_FMSZ_MASK", SPI_CTAR_SLAVE_FMSZ_MASK, MASK(27,5)},
	{"SPI_CTAR_SLAVE_FMSZ_SHIFT", SPI_CTAR_SLAVE_FMSZ_SHIFT, SHIFT(27)},
	{"SPI_CTAR_SLAVE_FMSZ_VALUE", SPI_CTAR_SLAVE_FMSZ(1), SHIFT_VALUE(27)},
	{"SPI_CTAR_BR_MASK", SPI_CTAR_BR_MASK, MASK(0,4)},
	{"SPI_CTAR_BR_SHIFT", SPI_CTAR_BR_SHIFT, SHIFT(0)},
	{"SPI_CTAR_BR_VALUE", SPI_CTAR_BR(1), SHIFT_VALUE(0)},
	{"SPI_CTAR_DT_MASK", SPI_CTAR_DT_MASK, MASK(4,4)},
	{"SPI_CTAR_DT_SHIFT", SPI_CTAR_DT_SHIFT, SHIFT(4)},
	{"SPI_CTAR_DT_VALUE", SPI_CTAR_DT(1), SHIFT_VALUE(4)},
	{"SPI_CTAR_ASC_MASK", SPI_CTAR_ASC_MASK, MASK(8,4)},
	{"SPI_CTAR_ASC_SHIFT", SPI_CTAR_ASC_SHIFT, SHIFT(8)},
	{"SPI_CTAR_ASC_VALUE", SPI_CTAR_ASC(1), SHIFT_VALUE(8)},
	{"SPI_CTAR_CSSCK_MASK", SPI_CTAR_CSSCK_MASK, MASK(12,4)},
	{"SPI_CTAR_CSSCK_SHIFT", SPI_CTAR_CSSCK_SHIFT, SHIFT(12)},
	{"SPI_CTAR_CSSCK_VALUE", SPI_CTAR_CSSCK(1), SHIFT_VALUE(12)},
	{"SPI_CTAR_PBR_MASK", SPI_CTAR_PBR_MASK, MASK(16,2)},
	{"SPI_CTAR_PBR_SHIFT", SPI_CTAR_PBR_SHIFT, SHIFT(16)},
	{"SPI_CTAR_PBR_VALUE", SPI_CTAR_PBR(1), SHIFT_VALUE(16)},
	{"SPI_CTAR_PDT_MASK", SPI_CTAR_PDT_MASK, MASK(18,2)},
	{"SPI_CTAR_PDT_SHIFT", SPI_CTAR_PDT_SHIFT, SHIFT(18)},
	{"SPI_CTAR_PDT_VALUE", SPI_CTAR_PDT(1), SHIFT_VALUE(18)},
	{"SPI_CTAR_PASC_MASK", SPI_CTAR_PASC_MASK, MASK(20,2)},
	{"SPI_CTAR_PASC_SHIFT", SPI_CTAR_PASC_SHIFT, SHIFT(20)},
	{"SPI_CTAR_PASC_VALUE", SPI_CTAR_PASC(1), SHIFT_VALUE(20)},
	{"SPI_CTAR_PCSSCK_MASK", SPI_CTAR_PCSSCK_MASK, MASK(22,2)},
	{"SPI_CTAR_PCSSCK_SHIFT", SPI_CTAR_PCSSCK_SHIFT, SHIFT(22)},
	{"SPI_CTAR_PCSSCK_VALUE", SPI_CTAR_PCSSCK(1), SHIFT_VALUE(22)},
	{"SPI_CTAR_LSBFE_MASK", SPI_CTAR_LSBFE_MASK, MASK(24,1)},
	{"SPI_CTAR_LSBFE_SHIFT", SPI_CTAR_LSBFE_SHIFT, SHIFT(24)},
	{"SPI_CTAR_FMSZ_MASK", SPI_CTAR_FMSZ_MASK, MASK(27,4)},
	{"SPI_CTAR_FMSZ_SHIFT", SPI_CTAR_FMSZ_SHIFT, SHIFT(27)},
	{"SPI_CTAR_FMSZ_VALUE", SPI_CTAR_FMSZ(1), SHIFT_VALUE(27)},
	{"SPI_CTAR_DBR_MASK", SPI_CTAR_DBR_MASK, MASK(31,1)},
	{"SPI_CTAR_DBR_SHIFT", SPI_CTAR_DBR_SHIFT, SHIFT(31)},
	{"SPI_SR_POPNXTPTR_MASK", SPI_SR_POPNXTPTR_MASK, MASK(0,4)},
	{"SPI_SR_POPNXTPTR_SHIFT", SPI_SR_POPNXTPTR_SHIFT, SHIFT(0)},
	{"SPI_SR_POPNXTPTR_VALUE", SPI_SR_POPNXTPTR(1), SHIFT_VALUE(0)},
	{"SPI_SR_RXCTR_MASK", SPI_SR_RXCTR_MASK, MASK(4,4)},
	{"SPI_SR_RXCTR_SHIFT", SPI_SR_RXCTR_SHIFT, SHIFT(4)},
	{"SPI_SR_RXCTR_VALUE", SPI_SR_RXCTR(1), SHIFT_VALUE(4)},
	{"SPI_SR_TXNXTPTR_MASK", SPI_SR_TXNXTPTR_MASK, MASK(8,4)},
	{"SPI_SR_TXNXTPTR_SHIFT", SPI_SR_TXNXTPTR_SHIFT, SHIFT(8)},
	{"SPI_SR_TXNXTPTR_VALUE", SPI_SR_TXNXTPTR(1), SHIFT_VALUE(8)},
	{"SPI_SR_TXCTR_MASK", SPI_SR_TXCTR_MASK, MASK(12,4)},
	{"SPI_SR_TXCTR_SHIFT", SPI_SR_TXCTR_SHIFT, SHIFT(12)},
	{"SPI_SR_TXCTR_VALUE", SPI_SR_TXCTR(1), SHIFT_VALUE(12)},
	{"SPI_SR_RFDF_MASK", SPI_SR_RFDF_MASK, MASK(17,1)},
	{"SPI_SR_RFDF_SHIFT", SPI_SR_RFDF_SHIFT, SHIFT(17)},
	{"SPI_SR_RFOF_MASK", SPI_SR_RFOF_MASK, MASK(19,1)},
	{"SPI_SR_RFOF_SHIFT", SPI_SR_RFOF_SHIFT, SHIFT(19)},
	{"SPI_SR_TFFF_MASK", SPI_SR_TFFF_MASK, MASK(25,1)},
	{"SPI_SR_TFFF_SHIFT", SPI_SR_TFFF_SHIFT, SHIFT(25)},
	{"SPI_SR_TFUF_MASK", SPI_SR_TFUF_MASK, MASK(27,1)},
	{"SPI_SR_TFUF_SHIFT", SPI_SR_TFUF_SHIFT, SHIFT(27)},
	{"SPI_SR_EOQF_MASK", SPI_SR_EOQF_MASK, MASK(28,1)},
	{"SPI_SR_EOQF_SHIFT", SPI_SR_EOQF_SHIFT, SHIFT(28)},
	{"SPI_SR_TXRXS_MASK", SPI_SR_TXRXS_MASK, MASK(30,1)},
	{"SPI_SR_TXRXS_SHIFT", SPI_SR_TXRXS_SHIFT, SHIFT(30)},
	{"SPI_SR_TCF_MASK", SPI_SR_TCF_MASK, MASK(31,1)},
	{"SPI_SR_TCF_SHIFT", SPI_SR_TCF_SHIFT, SHIFT(31)},
	{"SPI_RSER_RFDF_DIRS_MASK", SPI_RSER_RFDF_DIRS_MASK, MASK(16,1)},
	{"SPI_RSER_RFDF_DIRS_SHIFT", SPI_RSER_RFDF_DIRS_SHIFT, SHIFT(16)},
	{"SPI_RSER_RFDF_RE_MASK", SPI_RSER_RFDF_RE_MASK, MASK(17,1)},
	{"SPI_RSER_RFDF_RE_SHIFT", SPI_RSER_RFDF_RE_SHIFT, SHIFT(17)},
	{"SPI_RSER_RFOF_RE_MASK", SPI_RSER_RFOF_RE_MASK, MASK(19,1)},
	{"SPI_RSER_RFOF_RE_SHIFT", SPI_RSER_RFOF_RE_SHIFT, SHIFT(19)},
	{"SPI_RSER_TFFF_DIRS_MASK", SPI_RSER_TFFF_DIRS_MASK, MASK(24,1)},
	{"SPI_RSER_TFFF_DIRS_SHIFT", SPI_RSER_TFFF_DIRS_SHIFT, SHIFT(24)},
	{"SPI_RSER_TFFF_RE_MASK", SPI_RSER_TFFF_RE_MASK, MASK(25,1)},
	{"SPI_RSER_TFFF_RE_SHIFT", SPI_RSER_TFFF_RE_SHIFT, SHIFT(25)},
	{"SPI_RSER_TFUF_RE_MASK", SPI_RSER_TFUF_RE_MASK, MASK(27,1)},
	{"SPI_RSER_TFUF_RE_SHIFT", SPI_RSER_TFUF_RE_SHIFT, SHIFT(27)},
	{"SPI_RSER_EOQF_RE_MASK", SPI_RSER_EOQF_RE_MASK, MASK(28,1)},
	{"SPI_RSER_EOQF_RE_SHIFT", SPI_RSER_EOQF_RE_SHIFT, SHIFT(28)},
	{"SPI_RSER_TCF_RE_MASK", SPI_RSER_TCF_RE_MASK, MASK(31,1)},
	{"SPI_RSER_TCF_RE_SHIFT", SPI_RSER_TCF_RE_SHIFT, SHIFT(31)},
	{"SPI_PUSHR_TXDATA_MASK", SPI_PUSHR_TXDATA_MASK, MASK(0,16)},
	{"SPI_PUSHR_TXDATA_SHIFT", SPI_PUSHR_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_PUSHR_TXDATA_VALUE", SPI_PUSHR_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_PUSHR_PCS_MASK", SPI_PUSHR_PCS_MASK, MASK(16,6)},
	{"SPI_PUSHR_PCS_SHIFT", SPI_PUSHR_PCS_SHIFT, SHIFT(16)},
	{"SPI_PUSHR_PCS_VALUE", SPI_PUSHR_PCS(1), SHIFT_VALUE(16)},
	{"SPI_PUSHR_CTCNT_MASK", SPI_PUSHR_CTCNT_MASK, MASK(26,1)},
	{"SPI_PUSHR_CTCNT_SHIFT", SPI_PUSHR_CTCNT_SHIFT, SHIFT(26)},
	{"SPI_PUSHR_EOQ_MASK", SPI_PUSHR_EOQ_MASK, MASK(27,1)},
	{"SPI_PUSHR_EOQ_SHIFT", SPI_PUSHR_EOQ_SHIFT, SHIFT(27)},
	{"SPI_PUSHR_CTAS_MASK", SPI_PUSHR_CTAS_MASK, MASK(28,3)},
	{"SPI_PUSHR_CTAS_SHIFT", SPI_PUSHR_CTAS_SHIFT, SHIFT(28)},
	{"SPI_PUSHR_CTAS_VALUE", SPI_PUSHR_CTAS(1), SHIFT_VALUE(28)},
	{"SPI_PUSHR_CONT_MASK", SPI_PUSHR_CONT_MASK, MASK(31,1)},
	{"SPI_PUSHR_CONT_SHIFT", SPI_PUSHR_CONT_SHIFT, SHIFT(31)},
	{"SPI_PUSHR_SLAVE_TXDATA_MASK", SPI_PUSHR_SLAVE_TXDATA_MASK, MASK(0,32)},
	{"SPI_PUSHR_SLAVE_TXDATA_SHIFT", SPI_PUSHR_SLAVE_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_PUSHR_SLAVE_TXDATA_VALUE", SPI_PUSHR_SLAVE_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_POPR_RXDATA_MASK", SPI_POPR_RXDATA_MASK, MASK(0,32)},
	{"SPI_POPR_RXDATA_SHIFT", SPI_POPR_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_POPR_RXDATA_VALUE", SPI_POPR_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR0_TXDATA_MASK", SPI_TXFR0_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR0_TXDATA_SHIFT", SPI_TXFR0_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR0_TXDATA_VALUE", SPI_TXFR0_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR1_TXDATA_MASK", SPI_TXFR1_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR1_TXDATA_SHIFT", SPI_TXFR1_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR1_TXDATA_VALUE", SPI_TXFR1_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR2_TXDATA_MASK", SPI_TXFR2_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR2_TXDATA_SHIFT", SPI_TXFR2_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR2_TXDATA_VALUE", SPI_TXFR2_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR3_TXDATA_MASK", SPI_TXFR3_TXDATA_MASK, MASK(0,16)},
	{"SPI_TXFR3_TXDATA_SHIFT", SPI_TXFR3_TXDATA_SHIFT, SHIFT(0)},
	{"SPI_TXFR3_TXDATA_VALUE", SPI_TXFR3_TXDATA(1), SHIFT_VALUE(0)},
	{"SPI_TXFR0_TXCMD_TXDATA_MASK", SPI_TXFR0_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR0_TXCMD_TXDATA_SHIFT", SPI_TXFR0_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR0_TXCMD_TXDATA_VALUE", SPI_TXFR0_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR1_TXCMD_TXDATA_MASK", SPI_TXFR1_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR1_TXCMD_TXDATA_SHIFT", SPI_TXFR1_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR1_TXCMD_TXDATA_VALUE", SPI_TXFR1_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR2_TXCMD_TXDATA_MASK", SPI_TXFR2_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR2_TXCMD_TXDATA_SHIFT", SPI_TXFR2_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR2_TXCMD_TXDATA_VALUE", SPI_TXFR2_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_TXFR3_TXCMD_TXDATA_MASK", SPI_TXFR3_TXCMD_TXDATA_MASK, MASK(16,16)},
	{"SPI_TXFR3_TXCMD_TXDATA_SHIFT", SPI_TXFR3_TXCMD_TXDATA_SHIFT, SHIFT(16)},
	{"SPI_TXFR3_TXCMD_TXDATA_VALUE", SPI_TXFR3_TXCMD_TXDATA(1), SHIFT_VALUE(16)},
	{"SPI_RXFR0_RXDATA_MASK", SPI_RXFR0_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR0_RXDATA_SHIFT", SPI_RXFR0_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR0_RXDATA_VALUE", SPI_RXFR0_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR1_RXDATA_MASK", SPI_RXFR1_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR1_RXDATA_SHIFT", SPI_RXFR1_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR1_RXDATA_VALUE", SPI_RXFR1_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR2_RXDATA_MASK", SPI_RXFR2_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR2_RXDATA_SHIFT", SPI_RXFR2_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR2_RXDATA_VALUE", SPI_RXFR2_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_RXFR3_RXDATA_MASK", SPI_RXFR3_RXDATA_MASK, MASK(0,32)},
	{"SPI_RXFR3_RXDATA_SHIFT", SPI_RXFR3_RXDATA_SHIFT, SHIFT(0)},
	{"SPI_RXFR3_RXDATA_VALUE", SPI_RXFR3_RXDATA(1), SHIFT_VALUE(0)},
	{"SPI_MCR_CLR_RXF_MASK", SPI_MCR_CLR_RXF_MASK, MASK(10,1)},
	{"SPI_MCR_CLR_RXF_SHIFT", SPI_MCR_CLR_RXF_SHIFT, SHIFT(10)},
	{"UART_BDH_SBNS_MASK", UART_BDH_SBNS_MASK, MASK(5,1)},
	{"UART_BDH_SBNS_SHIFT", UART_BDH_SBNS_SHIFT, SHIFT(5)},
	{"UART_C1_PT_MASK", UART_C1_PT_MASK, MASK(0,1)},
	{"UART_C1_PT_SHIFT", UART_C1_PT_SHIFT, SHIFT(0)},
	{"UART_C1_PE_MASK", UART_C1_PE_MASK, MASK(1,1)},
	{"UART_C1_PE_SHIFT", UART_C1_PE_SHIFT, SHIFT(1)},
	{"UART_C1_ILT_MASK", UART_C1_ILT_MASK, MASK(2,1)},
	{"UART_C1_ILT_SHIFT", UART_C1_ILT_SHIFT, SHIFT(2)},
	{"UART_C1_WAKE_MASK", UART_C1_WAKE_MASK, MASK(3,1)},
	{"UART_C1_WAKE_SHIFT", UART_C1_WAKE_SHIFT, SHIFT(3)},
	{"UART_C1_M_MASK", UART_C1_M_MASK, MASK(4,1)},
	{"UART_C1_M_SHIFT", UART_C1_M_SHIFT, SHIFT(4)},
	{"UART_C1_RSRC_MASK", UART_C1_RSRC_MASK, MASK(5,1)},
	{"UART_C1_RSRC_SHIFT", UART_C1_RSRC_SHIFT, SHIFT(5)},
	{"UART_C1_UARTSWAI_MASK", UART_C1_UARTSWAI_MASK, MASK(6,1)},
	{"UART_C1_UARTSWAI_SHIFT", UART_C1_UARTSWAI_SHIFT, SHIFT(6)},
	{"UART_C1_LOOPS_MASK", UART_C1_LOOPS_MASK, MASK(7,1)},
	{"UART_C1_LOOPS_SHIFT", UART_C1_LOOPS_SHIFT, SHIFT(7)},
	{"UART_C2_SBK_MASK", UART_C2_SBK_MASK, MASK(0,1)},
	{"UART_C2_SBK_SHIFT", UART_C2_SBK_SHIFT, SHIFT(0)},
	{"UART_C2_RWU_MASK", UART_C2_RWU_MASK, MASK(1,1)},
	{"UART_C2_RWU_SHIFT", UART_C2_RWU_SHIFT, SHIFT(1)},
	{"UART_C2_RE_MASK", UART_C2_RE_MASK, MASK(2,1)},
	{"UART_C2_RE_SHIFT", UART_C2_RE_SHIFT, SHIFT(2)},
	{"UART_C2_TE_MASK", UART_C2_TE_MASK, MASK(3,1)},
	{"UART_C2_TE_SHIFT", UART_C2_TE_SHIFT, SHIFT(3)},
	{"UART_S1_PF_MASK", UART_S1_PF_MASK, MASK(0,1)},
	{"UART_S1_PF_SHIFT", UART_S1_PF_SHIFT, SHIFT(0)},
	{"UART_S1_FE_MASK", UART_S1_FE_MASK, MASK(1,1)},
	{"UART_S1_FE_SHIFT", UART_S1_FE_SHIFT, SHIFT(1)},
	{"UART_S1_NF_MASK", UART_S1_NF_MASK, MASK(2,1)},
	{"UART_S1_NF_SHIFT", UART_S1_NF_SHIFT, SHIFT(2)},
	{"UART_S1_OR_MASK", UART_S1_OR_MASK, MASK(3,1)},
	{"UART_S1_OR_SHIFT", UART_S1_OR_SHIFT, SHIFT(3)},
	{"UART_S1_IDLE_MASK", UART_S1_IDLE_MASK, MASK(4,1)},
	{"UART_S1_IDLE_SHIFT", UART_S1_IDLE_SHIFT, SHIFT(4)},
	{"UART_S1_RDRF_MASK", UART_S1_RDRF_MASK, MASK(5,1)},
	{"UART_S1_RDRF_SHIFT", UART_S1_RDRF_SHIFT, SHIFT(5)},
	{"UART_S1_TDRE_MASK", UART_S1_TDRE_MASK, MASK(7,1)},
	{"UART_S1_TDRE_SHIFT", UART_S1_TDRE_SHIFT, SHIFT(7)},
	{"UART_S2_RAF_MASK", UART_S2_RAF_MASK, MASK(0,1)},
	{"UART_S2_RAF_SHIFT", UART_S2_RAF_SHIFT, SHIFT(0)},
	{"UART_S2_LBKDE_MASK", UART_S2_LBKDE_MASK, MASK(1,1)},
	{"UART_S2_LBKDE_SHIFT", UART_S2_LBKDE_SHIFT, SHIFT(1)},
	{"UART_S2_RXINV_MASK", UART_S2_RXINV_MASK, MASK(4,1)},
	{"UART_S2_RXINV_SHIFT", UART_S2_RXINV_SHIFT, SHIFT(4)},
	{"UART_S2_RXEDGIF_MASK", UART_S2_RXEDGIF_MASK, MASK(6,1)},
	{"UART_S2_RXEDGIF_SHIFT", UART_S2_RXEDGIF_SHIFT, SHIFT(6)},
	{"UART_S2_LBKDIF_MASK", UART_S2_LBKDIF_MASK, MASK(7,1)},
	{"UART_S2_LBKDIF_SHIFT", UART_S2_LBKDIF_SHIFT, SHIFT(7)},
	{"UART_C3_PEIE_MASK", UART_C3_PEIE_MASK, MASK(0,1)},
	{"UART_C3_PEIE_SHIFT", UART_C3_PEIE_SHIFT, SHIFT(0)},
	{"UART_C3_FEIE_MASK", UART_C3_FEIE_MASK, MASK(1,1)},
	{"UART_C3_FEIE_SHIFT", UART_C3_FEIE_SHIFT, SHIFT(1)},
	{"UART_C3_NEIE_MASK", UART_C3_NEIE_MASK, MASK(2,1)},
	{"UART_C3_NEIE_SHIFT", UART_C3_NEIE_SHIFT, SHIFT(2)},
	{"UART_BDH_SBR_MASK", UART_BDH_SBR_MASK, MASK(0,5)},
	{"UART_BDH_SBR_SHIFT", UART_BDH_SBR_SHIFT, SHIFT(0)},
	{"UART_BDH_SBR_VALUE", UART_BDH_SBR(1), SHIFT_VALUE(0)},
	{"UART_BDH_RXEDGIE_MASK", UART_BDH_RXEDGIE_MASK, MASK(6,1)},
	{"UART_BDH_RXEDGIE_SHIFT", UART_BDH_RXEDGIE_SHIFT, SHIFT(6)},
	{"UART_BDL_SBR_MASK", UART_BDL_SBR_MASK, MASK(0,8)},
	{"UART_BDL_SBR_SHIFT", UART_BDL_SBR_SHIFT, SHIFT(0)},
	{"UART_BDL_SBR_VALUE", UART_BDL_SBR(1), SHIFT_VALUE(0)},
	{"UART_C2_RIE_MASK", UART_C2_RIE_MASK, MASK(5,1)},
	{"UART_C2_RIE_SHIFT", UART_C2_RIE_SHIFT, SHIFT(5)},
	{"UART_C2_TIE_MASK", UART_C2_TIE_MASK, MASK(7,1)},
	{"UART_C2_TIE_SHIFT", UART_C2_TIE_SHIFT, SHIFT(7)},
	{"UART_S1_TC_MASK", UART_S1_TC_MASK, MASK(6,1)},
	{"UART_S1_TC_SHIFT", UART_S1_TC_SHIFT, SHIFT(6)},
	{"UART_S2_BRK13_MASK", UART_S2_BRK13_MASK, MASK(2,1)},
	{"UART_S2_BRK13_SHIFT", UART_S2_BRK13_SHIFT, SHIFT(2)},
	{"UART_S2_RWUID_MASK", UART_S2_RWUID_MASK, MASK(3,1)},
	{"UART_S2_RWUID_SHIFT", UART_S2_RWUID_SHIFT, SHIFT(3)},
	{"UART_S2_MSBF_MASK", UART_S2_MSBF_MASK, MASK(5,1)},
	{"UART_S2_MSBF_SHIFT", UART_S2_MSBF_SHIFT, SHIFT(5)},
	{"UART_C3_ORIE_MASK", UART_C3_ORIE_MASK, MASK(3,1)},
	{"UART_C3_ORIE_SHIFT", UART_C3_ORIE_SHIFT, SHIFT(3)},
	{"UART_C3_TXINV_MASK", UART_C3_TXINV_MASK, MASK(4,1)},
	{"UART_C3_TXINV_SHIFT", UART_C3_TXINV_SHIFT, SHIFT(4)},
	{"UART_C3_TXDIR_MASK", UART_C3_TXDIR_MASK, MASK(5,1)},
	{"UART_C3_TXDIR_SHIFT", UART_C3_TXDIR_SHIFT, SHIFT(5)},
	{"UART_C3_T8_MASK", UART_C3_T8_MASK, MASK(6,1)},
	{"UART_C3_T8_SHIFT", UART_C3_T8_SHIFT, SHIFT(6)},
	{"UART_C3_R8_MASK", UART_C3_R8_MASK, MASK(7,1)},
	{"UART_C3_R8_SHIFT", UART_C3_R8_SHIFT, SHIFT(7)},
	{"UART_D_RT_MASK", UART_D_RT_MASK, MASK(0,8)},
	{"UART_D_RT_SHIFT", UART_D_RT_SHIFT, SHIFT(0)},
	{"UART_D_RT_VALUE", UART_D_RT(1), SHIFT_VALUE(0)},
	{"UART_MA1_MA_MASK", UART_MA1_MA_MASK, MASK(0,8)},
	{"UART_MA1_MA_SHIFT", UART_MA1_MA_SHIFT, SHIFT(0)},
	{"UART_MA1_MA_VALUE", UART_MA1_MA(1), SHIFT_VALUE(0)},
	{"UART_MA2_MA_MASK", UART_MA2_MA_MASK, MASK(0,8)},
	{"UART_MA2_MA_SHIFT", UART_MA2_MA_SHIFT, SHIFT(0)},
	{"UART_MA2_MA_VALUE", UART_MA2_MA(1), SHIFT_VALUE(0)},
	{"UART_C4_BRFA_MASK", UART_C4_BRFA_MASK, MASK(0,5)},
	{"UART_C4_BRFA_SHIFT", UART_C4_BRFA_SHIFT, SHIFT(0)},
	{"UART_C4_BRFA_VALUE", UART_C4_BRFA(1), SHIFT_VALUE(0)},
	{"UART_C4_M10_MASK", UART_C4_M10_MASK, MASK(5,1)},
	{"UART_C4_M10_SHIFT", UART_C4_M10_SHIFT, SHIFT(5)},
	{"UART_C4_MAEN2_MASK", UART_C4_MAEN2_MASK, MASK(6,1)},
	{"UART_C4_MAEN2_SHIFT", UART_C4_MAEN2_SHIFT, SHIFT(6)},
	{"UART_C4_MAEN1_MASK", UART_C4_MAEN1_MASK, MASK(7,1)},
	{"UART_C4_MAEN1_SHIFT", UART_C4_MAEN1_SHIFT, SHIFT(7)},
	{"UART_C5_RDMAS_MASK", UART_C5_RDMAS_MASK, MASK(5,1)},
	{"UART_C5_RDMAS_SHIFT", UART_C5_RDMAS_SHIFT, SHIFT(5)},
	{"UART_C5_TDMAS_MASK", UART_C5_TDMAS_MASK, MASK(7,1)},
	{"UART_C5_TDMAS_SHIFT", UART_C5_TDMAS_SHIFT, SHIFT(7)},
	{"UART_ED_PARITYE_MASK", UART_ED_PARITYE_MASK, MASK(6,1)},
	{"UART_ED_PARITYE_SHIFT", UART_ED_PARITYE_SHIFT, SHIFT(6)},
	{"UART_ED_NOISY_MASK", UART_ED_NOISY_MASK, MASK(7,1)},
	{"UART_ED_NOISY_SHIFT", UART_ED_NOISY_SHIFT, SHIFT(7)},
	{"UART_MODEM_TXCTSE_MASK", UART_MODEM_TXCTSE_MASK, MASK(0,1)},
	{"UART_MODEM_TXCTSE_SHIFT", UART_MODEM_TXCTSE_SHIFT, SHIFT(0)},
	{"UART_MODEM_TXRTSE_MASK", UART_MODEM_TXRTSE_MASK, MASK(1,1)},
	{"UART_MODEM_TXRTSE_SHIFT", UART_MODEM_TXRTSE_SHIFT, SHIFT(1)},
	{"UART_MODEM_TXRTSPOL_MASK", UART_MODEM_TXRTSPOL_MASK, MASK(2,1)},
	{"UART_MODEM_TXRTSPOL_SHIFT", UART_MODEM_TXRTSPOL_SHIFT, SHIFT(2)},
	{"UART_MODEM_RXRTSE_MASK", UART_MODEM_RXRTSE_MASK, MASK(3,1)},
	{"UART_MODEM_RXRTSE_SHIFT", UART_MODEM_RXRTSE_SHIFT, SHIFT(3)},
	{"UART_IR_TNP_MASK", UART_IR_TNP_MASK, MASK(0,2)},
	{"UART_IR_TNP_SHIFT", UART_IR_TNP_SHIFT, SHIFT(0)},
	{"UART_IR_TNP_VALUE", UART_IR_TNP(1), SHIFT_VALUE(0)},
	{"UART_IR_IREN_MASK", UART_IR_IREN_MASK, MASK(2,1)},
	{"UART_IR_IREN_SHIFT", UART_IR_IREN_SHIFT, SHIFT(2)},
	{"UART_PFIFO_RXFIFOSIZE_MASK", UART_PFIFO_RXFIFOSIZE_MASK, MASK(0,3)},
	{"UART_PFIFO_RXFIFOSIZE_SHIFT", UART_PFIFO_RXFIFOSIZE_SHIFT, SHIFT(0)},
	{"UART_PFIFO_RXFIFOSIZE_VALUE", UART_PFIFO_RXFIFOSIZE(1), SHIFT_VALUE(0)},
	{"UART_PFIFO_RXFE_MASK", UART_PFIFO_RXFE_MASK, MASK(3,1)},
	{"UART_PFIFO_RXFE_SHIFT", UART_PFIFO_RXFE_SHIFT, SHIFT(3)},
	{"UART_PFIFO_TXFIFOSIZE_MASK", UART_PFIFO_TXFIFOSIZE_MASK, MASK(4,3)},
	{"UART_PFIFO_TXFIFOSIZE_SHIFT", UART_PFIFO_TXFIFOSIZE_SHIFT, SHIFT(4)},
	{"UART_PFIFO_TXFIFOSIZE_VALUE", UART_PFIFO_TXFIFOSIZE(1), SHIFT_VALUE(4)},
	{"UART_PFIFO_TXFE_MASK", UART_PFIFO_TXFE_MASK, MASK(7,1)},
	{"UART_PFIFO_TXFE_SHIFT", UART_PFIFO_TXFE_SHIFT, SHIFT(7)},
	{"UART_CFIFO_RXUFE_MASK", UART_CFIFO_RXUFE_MASK, MASK(0,1)},
	{"UART_CFIFO_RXUFE_SHIFT", UART_CFIFO_RXUFE_SHIFT, SHIFT(0)},
	{"UART_CFIFO_TXOFE_MASK", UART_CFIFO_TXOFE_MASK, MASK(1,1)},
	{"UART_CFIFO_TXOFE_SHIFT", UART_CFIFO_TXOFE_SHIFT, SHIFT(1)},
	{"UART_CFIFO_RXOFE_MASK", UART_CFIFO_RXOFE_MASK, MASK(2,1)},
	{"UART_CFIFO_RXOFE_SHIFT", UART_CFIFO_RXOFE_SHIFT, SHIFT(2)},
	{"UART_CFIFO_RXFLUSH_MASK", UART_CFIFO_RXFLUSH_MASK, MASK(6,1)},
	{"UART_CFIFO_RXFLUSH_SHIFT", UART_CFIFO_RXFLUSH_SHIFT, SHIFT(6)},
	{"UART_CFIFO_TXFLUSH_MASK", UART_CFIFO_TXFLUSH_MASK, MASK(7,1)},
	{"UART_CFIFO_TXFLUSH_SHIFT", UART_CFIFO_TXFLUSH_SHIFT, SHIFT(7)},
	{"UART_SFIFO_RXUF_MASK", UART_SFIFO_RXUF_MASK, MASK(0,1)},
	{"UART_SFIFO_RXUF_SHIFT", UART_SFIFO_RXUF_SHIFT, SHIFT(0)},
	{"UART_SFIFO_TXOF_MASK", UART_SFIFO_TXOF_MASK, MASK(1,1)},
	{"UART_SFIFO_TXOF_SHIFT", UART_SFIFO_TXOF_SHIFT, SHIFT(1)},
	{"UART_SFIFO_RXOF_MASK", UART_SFIFO_RXOF_MASK, MASK(2,1)},
	{"UART_SFIFO_RXOF_SHIFT", UART_SFIFO_RXOF_SHIFT, SHIFT(2)},
	{"UART_SFIFO_RXEMPT_MASK", UART_SFIFO_RXEMPT_MASK, MASK(6,1)},
	{"UART_SFIFO_RXEMPT_SHIFT", UART_SFIFO_RXEMPT_SHIFT, SHIFT(6)},
	{"UART_SFIFO_TXEMPT_MASK", UART_SFIFO_TXEMPT_MASK, MASK(7,1)},
	{"UART_SFIFO_TXEMPT_SHIFT", UART_SFIFO_TXEMPT_SHIFT, SHIFT(7)},
	{"UART_TWFIFO_TXWATER_MASK", UART_TWFIFO_TXWATER_MASK, MASK(0,8)},
	{"UART_TWFIFO_TXWATER_SHIFT", UART_TWFIFO_TXWATER_SHIFT, SHIFT(0)},
	{"UART_TWFIFO_TXWATER_VALUE", UART_TWFIFO_TXWATER(1), SHIFT_VALUE(0)},
	{"UART_TCFIFO_TXCOUNT_MASK", UART_TCFIFO_TXCOUNT_MASK, MASK(0,8)},
	{"UART_TCFIFO_TXCOUNT_SHIFT", UART_TCFIFO_TXCOUNT_SHIFT, SHIFT(0)},
	{"UART_TCFIFO_TXCOUNT_VALUE", UART_TCFIFO_TXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_RWFIFO_RXWATER_MASK", UART_RWFIFO_RXWATER_MASK, MASK(0,8)},
	{"UART_RWFIFO_RXWATER_SHIFT", UART_RWFIFO_RXWATER_SHIFT, SHIFT(0)},
	{"UART_RWFIFO_RXWATER_VALUE", UART_RWFIFO_RXWATER(1), SHIFT_VALUE(0)},
	{"UART_RCFIFO_RXCOUNT_MASK", UART_RCFIFO_RXCOUNT_MASK, MASK(0,8)},
	{"UART_RCFIFO_RXCOUNT_SHIFT", UART_RCFIFO_RXCOUNT_SHIFT, SHIFT(0)},
	{"UART_RCFIFO_RXCOUNT_VALUE", UART_RCFIFO_RXCOUNT(1), SHIFT_VALUE(0)},
	{"UART_BDH_LBKDIE_MASK", UART_BDH_LBKDIE_MASK, MASK(7,1)},
	{"UART_BDH_LBKDIE_SHIFT", UART_BDH_LBKDIE_SHIFT, SHIFT(7)},
	{"UART_C2_ILIE_MASK", UART_C2_ILIE_MASK, MASK(4,1)},
	{"UART_C2_ILIE_SHIFT", UART_C2_ILIE_SHIFT, SHIFT(4)},
	{"UART_C2_TCIE_MASK", UART_C2_TCIE_MASK, MASK(6,1)},
	{"UART_C2_TCIE_SHIFT", UART_C2_TCIE_SHIFT, SHIFT(6)},
	{"UART_C5_LBKDDMAS_MASK", UART_C5_LBKDDMAS_MASK, MASK(3,1)},
	{"UART_C5_LBKDDMAS_SHIFT", UART_C5_LBKDDMAS_SHIFT, SHIFT(3)},
	{"UART_C5_ILDMAS_MASK", UART_C5_ILDMAS_MASK, MASK(4,1)},
	{"UART_C5_ILDMAS_SHIFT", UART_C5_ILDMAS_SHIFT, SHIFT(4)},
	{"UART_C5_TCDMAS_MASK", UART_C5_TCDMAS_MASK, MASK(6,1)},
	{"UART_C5_TCDMAS_SHIFT", UART_C5_TCDMAS_SHIFT, SHIFT(6)}
};