Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 10 16:13:15 2025
| Host         : DESKTOP-HQDS37Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_APB_TOP_control_sets_placed.rpt
| Design       : UART_APB_TOP
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|      8 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |              62 |            9 |
| Yes          | Yes                   | No                     |              22 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------+------------------------+------------------+----------------+
|   Clock Signal  |      Enable Signal      |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-----------------+-------------------------+------------------------+------------------+----------------+
|  PCLK_IBUF_BUFG |                         | apb/BAUDIV_reg[18]_0   |                1 |              6 |
|  PCLK_IBUF_BUFG | apb/CTRL_REG[3]_i_1_n_0 | apb/BAUDIV_reg[18]_0   |                2 |              8 |
|  PCLK_IBUF_BUFG | apb/TX_DATA             | apb/BAUDIV_reg[18]_0   |                3 |             16 |
|  PCLK_IBUF_BUFG | apb/PRDATA[7]_i_1_n_0   |                        |                3 |             16 |
|  PCLK_IBUF_BUFG | apb/PRDATA[7]_i_1_n_0   | apb/PRDATA[18]_i_1_n_0 |                2 |             22 |
|  PCLK_IBUF_BUFG | apb/BAUDIV              | apb/BAUDIV_reg[18]_0   |                4 |             38 |
+-----------------+-------------------------+------------------------+------------------+----------------+


