// Seed: 880436956
module module_0 (
    output tri id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6
);
  rpmos (id_3, id_3, 1);
endmodule
module module_1 #(
    parameter id_3 = 32'd69,
    parameter id_4 = 32'd89,
    parameter id_5 = 32'd74
) (
    input wand id_0,
    input wand id_1,
    input wor id_2,
    output supply1 _id_3,
    input wire _id_4,
    input tri _id_5,
    output tri0 id_6,
    input tri0 id_7
);
  logic id_9;
  ;
  wire id_10;
  logic [{  1 'b0 {  1  }  } : id_3] id_11;
  ;
  assign id_9 = -1 == -1'd0;
  localparam id_12 = -1;
  wire id_13;
  wire [id_5 : id_4] id_14;
  module_0 modCall_1 (
      id_6,
      id_2,
      id_1,
      id_7,
      id_7,
      id_1,
      id_6
  );
  assign modCall_1.id_3 = 0;
  assign id_14 = id_12;
  logic id_15;
endmodule
