// Seed: 3840378771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  assign module_1.id_4 = 0;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_1 = id_4;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ;
  logic id_38;
endmodule
module module_1 #(
    parameter id_4 = 32'd32
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout uwire id_8;
  module_0 modCall_1 (
      id_12,
      id_6,
      id_10,
      id_7,
      id_7,
      id_10
  );
  inout wire id_7;
  output logic [7:0] id_6;
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6[1] = id_7;
  assign id_8 = -1;
  assign id_1 = id_10;
  logic [id_4 : 1 'b0] id_13;
  ;
endmodule
