// Seed: 3998355932
module module_0;
  parameter id_1 = -1;
  string id_2, id_3;
  logic id_4;
  always begin : LABEL_0
    $clog2(5);
    ;
  end
  assign id_2 = "";
  assign id_3 = id_4;
  wire id_5, id_6;
  logic id_7;
  assign id_2 = id_7;
  assign module_1.id_18 = 0;
endmodule
module module_1 #(
    parameter id_15 = 32'd42
) (
    input tri1 id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3[1 : -1],
    input wire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    output tri1 id_8,
    input supply1 id_9,
    input wor id_10,
    input wor id_11,
    input supply0 id_12
);
  assign id_8 = -1;
  logic [7:0] id_14, _id_15;
  wire id_16;
  ;
  assign id_7 = id_14;
  wire [1 'b0 : -1 'b0] id_17;
  assign id_17 = id_1;
  reg id_18, id_19;
  assign id_14[id_15] = id_18;
  module_0 modCall_1 ();
  always id_19 = id_0;
endmodule
